
*** Running vivado
    with args -log scaler_to_vpss.vds -m64 -mode batch -messageDb vivado.pb -notrace -source scaler_to_vpss.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source scaler_to_vpss.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xapp1285/HW/hw_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:02:30 . Memory (MB): peak = 379.066 ; gain = 172.906
Converted RTL already exists. Skipping compile_c
Converted RTL already exists. Skipping compile_c
Converted RTL already exists. Skipping compile_c
Converted RTL already exists. Skipping compile_c
Command: synth_design -top scaler_to_vpss -part xc7z020clg484-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:03:22 . Memory (MB): peak = 494.176 ; gain = 323.129
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_pkg.vhd:208]
INFO: [Synth 8-638] synthesizing module 'scaler_to_vpss' [C:/xapp1285/HW/rtl/scaler_to_vpss.v:24]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1503]
INFO: [Synth 8-638] synthesizing module 'control_path_imp_1BU48Y2' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_gpio_0' of module 'design_1_axi_gpio_0_0' requires 22 connections, but only 21 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1060]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_iic_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:91]
INFO: [Synth 8-3491] module 'axi_iic' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-638] synthesizing module 'iic' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized36' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized36' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized37' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized37' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized38' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized38' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized39' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized39' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (8#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (9#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (10#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (11#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (12#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-638] synthesizing module 'filter' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:158]
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (12#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (13#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'filter' (14#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'iic_control' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_10_upcnt_n' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_10_upcnt_n' (15#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-638] synthesizing module 'shift8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'shift8' (16#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_10_upcnt_n__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_10_upcnt_n__parameterized0' (16#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (17#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-256] done synthesizing module 'FDR' (18#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (19#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (20#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (21#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (22#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (23#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (24#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:44845' bound to instance 'XORCY_I' of component 'XORCY' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43282' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (24#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'iic' (25#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (26#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_iic_0_0' (27#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_0' of module 'design_1_axi_iic_0_0' requires 27 connections, but only 26 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1082]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:2416]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_WMQE6A' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8040]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_WMQE6A' (28#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8040]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_16Y4MUB' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_16Y4MUB' (29#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8172]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_V5TWOX' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8304]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_V5TWOX' (30#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8304]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_185DKBK' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8436]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_185DKBK' (31#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8436]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_Z0LU10' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8561]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_Z0LU10' (32#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8561]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_14C5QJP' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8693]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_14C5QJP' (33#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8693]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_YDNE87' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8825]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_YDNE87' (34#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8825]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_159EDRA' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8950]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_159EDRA' (35#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:8950]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_RESQBY' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9096]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/axi_clock_converter_v2_1_6/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (36#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (36#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (37#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem' (38#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory' (39#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4768]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (40#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (41#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (42#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare' (43#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (44#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (45#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (46#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (47#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (48#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (49#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (50#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (51#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (52#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (53#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (54#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter' (55#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/axi_clock_converter_v2_1_6/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_0' (56#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_0' requires 42 connections, but only 40 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9259]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_RESQBY' (57#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9096]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_13ACKHB' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9302]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/synth/design_1_auto_cc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_1' (58#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/synth/design_1_auto_cc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_1' requires 42 connections, but only 40 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9465]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_13ACKHB' (59#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9302]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_130VZ7K' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9572]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (60#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (61#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (62#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (63#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (64#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (65#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (65#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (66#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (67#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (68#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (68#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (68#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (69#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (70#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (71#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (71#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (71#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (71#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (72#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (73#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (73#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (73#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (73#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (73#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (73#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (73#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (73#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (73#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (74#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (75#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (76#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_130VZ7K' (77#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9572]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (78#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (79#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (79#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (79#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (79#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (79#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (79#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (79#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (79#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (79#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (79#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder' (80#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave' (81#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd' (82#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter' (83#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized0' (83#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (84#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (84#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (84#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (84#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (84#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (84#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd' (85#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar' (86#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (87#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (88#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:2416]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (89#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (90#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (91#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (92#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (93#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:592]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (94#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 160 connections, but only 147 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1342]
INFO: [Synth 8-638] synthesizing module 'rst_gen_imp_VZRCPE' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9508]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_rst_ctrl_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_ctrl_0/synth/design_1_proc_sys_rst_ctrl_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_ctrl_0/synth/design_1_proc_sys_rst_ctrl_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (95#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (95#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (95#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (96#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_8_upcnt_n' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_8_upcnt_n' (97#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (98#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (99#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_rst_ctrl_0' (100#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_ctrl_0/synth/design_1_proc_sys_rst_ctrl_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_rst_ctrl' of module 'design_1_proc_sys_rst_ctrl_0' requires 10 connections, but only 7 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9547]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_rst_vid_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid_0/synth/design_1_proc_sys_rst_vid_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid_0/synth/design_1_proc_sys_rst_vid_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_rst_vid_0' (101#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid_0/synth/design_1_proc_sys_rst_vid_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_rst_vid' of module 'design_1_proc_sys_rst_vid_0' requires 10 connections, but only 7 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9555]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_rst_vid1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid1_0/synth/design_1_proc_sys_rst_vid1_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid1_0/synth/design_1_proc_sys_rst_vid1_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_rst_vid1_0' (102#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid1_0/synth/design_1_proc_sys_rst_vid1_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_rst_vid1' of module 'design_1_proc_sys_rst_vid1_0' requires 10 connections, but only 6 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9563]
INFO: [Synth 8-256] done synthesizing module 'rst_gen_imp_VZRCPE' (103#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9508]
INFO: [Synth 8-256] done synthesizing module 'control_path_imp_1BU48Y2' (104#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'video_path_imp_1DWGEAZ' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:11449]
INFO: [Synth 8-638] synthesizing module 'framebuffer_new_imp_1I5043Q' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:5266]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_1_0' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:4042]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_6E6BWV' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6748]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' (105#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (105#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (105#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (105#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (105#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (105#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (105#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (105#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (105#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (106#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (106#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (106#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (106#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized3' (106#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (107#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (107#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (107#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (107#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (107#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (107#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (107#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (108#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (109#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (110#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized6' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized7' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized1' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized1' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' (111#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (112#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (113#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (113#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (114#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_m00_data_fifo_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_m00_data_fifo_0/synth/design_1_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized8' (114#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized9' (114#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (114#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (114#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (114#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (114#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss' (115#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (115#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (115#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized4' (115#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized5' (115#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (115#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized10' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized6' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized6' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized7' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized2' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized2' (116#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo' (117#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'design_1_m00_data_fifo_0' (118#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_m00_data_fifo_0/synth/design_1_m00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_m00_regslice_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/synth/design_1_m00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (118#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' (118#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' (118#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' (118#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' (118#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' (118#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (118#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' (118#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'design_1_m00_regslice_0' (119#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/synth/design_1_m00_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_6E6BWV' (120#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6748]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1U3EWLP' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10095]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/synth/design_1_s00_data_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized11' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized12' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized7' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized0' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized8' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized9' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized0' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'axi_reg_slice' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized13' (120#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'axi_reg_slice' (121#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32823]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized14' (121#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (121#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (122#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (123#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (124#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (125#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (126#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (127#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth' (128#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized5' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized10' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized11' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized1' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized5' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized5' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized12' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized13' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized3' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized1 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized1' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized5' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized3' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized3' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized0' (129#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (130#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0/synth/design_1_s00_data_fifo_0.v:57]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_0' requires 34 connections, but only 33 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10242]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_regslice_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_0/synth/design_1_s00_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (130#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' (130#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' (130#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' (130#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' (130#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized18' (130#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (130#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' (130#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_regslice_0' (131#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_0/synth/design_1_s00_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1U3EWLP' (132#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10095]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_E0WA4' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10313]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_cc_df_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_0/synth/design_1_auto_us_cc_df_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_top' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer_pktfifo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:54]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized15' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized16' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized8' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized1' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized2' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized3' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized4' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized5' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized6' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized14' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized15' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized6' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized6' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized16' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized17' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized6' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized4' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized4' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:417]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:454]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1252]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:4803]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193270]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193274]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193278]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193282]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193296]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:185950]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:186103]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized0' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
WARNING: [Synth 8-350] instance 'w_buffer' of module 'blk_mem_gen_v8_3_1' requires 63 connections, but only 59 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1539]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized17' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized10' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized9' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized10' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized6' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized7' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized8' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized9' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized10' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized11' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized1' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized7' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized18' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized19' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized1' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized7' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized7' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized20' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized21' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized1' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized7' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized10' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized10' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized10' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized5' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized5' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized19' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized20' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized21' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized22' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized23' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized3' (132#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer_pktfifo' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:54]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized18' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized11' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized10' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized11' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized12' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized13' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized14' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized15' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized16' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized17' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized2' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized8' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized22' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized23' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized2' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized8' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized8' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized24' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized25' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized2' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized8' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized11' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized11' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized11' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized6' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized6' (133#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' (134#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (134#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized24' (134#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized25' (134#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized26' (134#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized27' (134#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized28' (134#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (134#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized4' (134#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_7_axi_upsizer does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' (135#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_top' (136#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_cc_df_0' (137#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_0/synth/design_1_auto_us_cc_df_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us_cc_df' of module 'design_1_auto_us_cc_df_0' requires 42 connections, but only 41 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10487]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_regslice_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s01_regslice_0/synth/design_1_s01_regslice_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (137#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized29' (137#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized30' (137#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized31' (137#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized32' (137#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized33' (137#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (137#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized5' (137#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_regslice_0' (138#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s01_regslice_0/synth/design_1_s01_regslice_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_E0WA4' (139#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10313]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (139#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized0' (139#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (140#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43432]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl' (141#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo' (142#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (142#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor' (143#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (143#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized1' (143#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (143#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_si_transactor__parameterized0' (143#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized1' (143#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_router' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized0' (143#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo' (144#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_router' (145#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized2' (145#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized3' (145#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized0' (145#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0' (145#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (145#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized34' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized34' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized35' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized35' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized36' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized36' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized37' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized37' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized38' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized38' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized6' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized4' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized5' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized1' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized2' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized3' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized4' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized5' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized6' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized7' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized8' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_srl_fifo__parameterized1' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_ndeep_srl__parameterized9' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_wdata_mux__parameterized0' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized7' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized39' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized39' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized40' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized40' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized41' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized41' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized42' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized42' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized43' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized43' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized7' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized7' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_decerr_slave__parameterized0' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (146#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter' (147#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized2' (147#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar' (148#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized0' (148#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (149#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_1' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:4625]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_1' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:4642]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_1' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:4643]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_1' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:4645]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_1' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:4646]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 78 connections, but only 76 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:4575]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_1_0' (150#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:4042]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_new_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_new_0/synth/design_1_axi_vdma_new_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_new_0/synth/design_1_axi_vdma_new_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:318]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (150#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (150#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (150#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (150#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (150#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (150#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized9' (150#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized10' (150#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized11' (150#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized12' (150#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (151#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:396]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (152#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_rst_module.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:378]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized13' (152#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized14' (152#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (153#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_lite_if.vhd:249]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized15' (153#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized16' (153#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (154#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (155#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (156#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (157#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (158#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (159#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (160#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (161#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (162#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (163#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (164#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (165#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (166#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (167#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (167#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (168#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (169#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (170#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized17' (170#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized18' (170#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized19' (170#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized20' (170#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized21' (170#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized22' (170#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (171#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (172#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:410]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:411]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized19' (172#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32616]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_builtin' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31633]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31772]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31776]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31780]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31784]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31788]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized12' (172#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'reset_builtin' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23881]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23890]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23891]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23893]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23894]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23899]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23900]
INFO: [Synth 8-256] done synthesizing module 'reset_builtin' (173#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:23881]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30728]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30818]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29310]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29454]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29455]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29499]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29502]
INFO: [Synth 8-638] synthesizing module 'builtin_prim_v6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:28623]
INFO: [Synth 8-256] done synthesizing module 'builtin_prim_v6' (174#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:28623]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6' (175#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29310]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6' (176#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30728]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized12' (176#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v13_0_1_builtin does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31733]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_builtin' (177#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31633]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized12 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32408]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized12' (177#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized7' (177#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized7' (177#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (178#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (179#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized23' (179#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized24' (179#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized25' (179#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized26' (179#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized27' (179#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:305]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized28' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized28' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized29' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized29' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized30' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized30' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_register.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_regdirect.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_mux.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_reg_module.vhd:352]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized31' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized31' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_sm.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized1' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_mngr.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2465]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2466]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized20' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32616]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_builtin__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31633]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31772]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31776]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31780]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31784]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31788]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized13' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30728]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30818]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29310]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29487]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29495]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:29310]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30728]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized13' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v13_0_1_builtin__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31733]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_builtin__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:31633]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized13 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32408]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized13' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized8' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized8' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin__parameterized0' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized32' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized32' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized33' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized33' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized34' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized34' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized35' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized35' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized36' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized36' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized37' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized37' (180#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (181#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (182#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (183#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (184#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (185#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (186#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (187#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (187#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (187#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (187#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (187#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (188#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (189#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (190#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (190#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (191#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (191#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (191#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (191#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (191#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (192#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (193#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (193#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (193#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (193#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (193#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized21' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized22' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized14' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16984]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized1' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized2' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized12' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized9' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized26' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized27' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized28' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized28' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (194#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (195#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (196#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (197#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (197#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized9' (197#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized9' (197#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized29' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized29' (197#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized30' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized30' (197#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized4' (197#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (198#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized9' (198#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized14' (198#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized12' (198#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized14' (198#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized9' (198#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized9' (198#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (199#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (200#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (201#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (202#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (203#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (204#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (204#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (204#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (204#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (204#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (205#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (206#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (206#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (207#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (207#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (207#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (207#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (207#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (207#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (208#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (209#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized23' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized24' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized15' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized11' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized13' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized10' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15926]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized10' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized10' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized5' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized10' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized15' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized13' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized15' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized10' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized10' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized25' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized26' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized16' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16048]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized2' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized4' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized14' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized11' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized31' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized31' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized32' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized32' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized33' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized33' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized3' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized11' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized11' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized34' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized34' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized35' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized35' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized6' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized11' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized16' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized14' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized16' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized11' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized11' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_fifo_v1_0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set__parameterized0' (210#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_stbs_set.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (211#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (212#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (212#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (212#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (212#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (212#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (212#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized2' (212#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (212#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (212#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (212#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (212#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (213#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (214#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (215#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (216#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (217#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (218#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:592]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_new_0' (219#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_new_0/synth/design_1_axi_vdma_new_0.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_new' of module 'design_1_axi_vdma_new_0' requires 67 connections, but only 62 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:5658]
INFO: [Synth 8-256] done synthesizing module 'framebuffer_new_imp_1I5043Q' (220#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:5266]
INFO: [Synth 8-638] synthesizing module 'framebuffer_old_imp_TWLZLK' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:5723]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_1_1' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:4654]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_I1DQ6V' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:7394]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized1' (220#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (221#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_m00_data_fifo_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_m00_data_fifo_1/synth/design_1_m00_data_fifo_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_m00_data_fifo_1' (222#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_m00_data_fifo_1/synth/design_1_m00_data_fifo_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_m00_regslice_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_1/synth/design_1_m00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized8' (222#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized44' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized44' (222#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized45' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized45' (222#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized46' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized46' (222#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized47' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized47' (222#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized48' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized48' (222#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized8' (222#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized8' (222#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'design_1_m00_regslice_1' (223#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_1/synth/design_1_m00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_I1DQ6V' (224#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:7394]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1F49NDH' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9877]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_1/synth/design_1_s00_data_fifo_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized27' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized28' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized28' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized17' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized12' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized15' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized12' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized2' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized12' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized12' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized36' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized36' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized37' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized37' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized7' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized2 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized2' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized12' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized17' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized15' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized17' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized29' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized29' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized18' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized16' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized13' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized38' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized38' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized39' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized39' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized4' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_pe_ss__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_pe_ss__parameterized3' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:9509]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized13' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized13' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized40' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized40' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized41' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized41' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized8' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'wr_pf_ss__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
WARNING: [Synth 8-3848] Net PROG_FULL in module/entity wr_pf_ss__parameterized3 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14680]
INFO: [Synth 8-256] done synthesizing module 'wr_pf_ss__parameterized3' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:14684]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized13' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized18' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized16' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized18' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized12' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized12' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axi_data_fifo__parameterized1' (224#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_1' (225#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s00_data_fifo_1/synth/design_1_s00_data_fifo_1.v:57]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_1' requires 34 connections, but only 33 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10024]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_regslice_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_1/synth/design_1_s00_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized9' (225#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized49' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized49' (225#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized50' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized50' (225#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized51' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized51' (225#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized52' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized52' (225#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized53' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized53' (225#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized9' (225#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized9' (225#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_regslice_1' (226#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_1/synth/design_1_s00_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1F49NDH' (227#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:9877]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_O9C778' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10572]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_cc_df_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_1/synth/design_1_auto_us_cc_df_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_cc_df_1' (228#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_1/synth/design_1_auto_us_cc_df_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us_cc_df' of module 'design_1_auto_us_cc_df_1' requires 42 connections, but only 41 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10746]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_regslice_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s01_regslice_1/synth/design_1_s01_regslice_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized10' (228#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized54' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized54' (228#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized55' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized55' (228#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized56' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized56' (228#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized57' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized57' (228#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized58' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized58' (228#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized10' (228#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized10' (228#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_regslice_1' (229#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_s01_regslice_1/synth/design_1_s01_regslice_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_O9C778' (230#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10572]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized1' (230#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_2' (231#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:57]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_2' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:5237]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_2' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:5254]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_2' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:5255]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_2' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:5257]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_2' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:5258]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_2' requires 78 connections, but only 76 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:5187]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_1_1' (232#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:4654]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_old_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_old_0/synth/design_1_axi_vdma_old_0.vhd:131]
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_vdma_v6_2/hdl/src/vhdl/axi_vdma.vhd:154' bound to instance 'U0' of component 'axi_vdma' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_old_0/synth/design_1_axi_vdma_old_0.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_old_0' (233#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_old_0/synth/design_1_axi_vdma_old_0.vhd:131]
WARNING: [Synth 8-350] instance 'axi_vdma_old' of module 'design_1_axi_vdma_old_0' requires 67 connections, but only 62 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6111]
INFO: [Synth 8-256] done synthesizing module 'framebuffer_old_imp_TWLZLK' (234#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:5723]
INFO: [Synth 8-638] synthesizing module 'hdmi_in_imp_1GO8DMN' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6176]
INFO: [Synth 8-638] synthesizing module 'design_1_fmc_imageon_hdmi_in_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_in_0_0/synth/design_1_fmc_imageon_hdmi_in_0_0.vhd:72]
INFO: [Synth 8-3491] module 'fmc_imageon_hdmi_in' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_in_v2_0/hdl/vhdl/fmc_imageon_hdmi_in.vhd:63' bound to instance 'U0' of component 'fmc_imageon_hdmi_in' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_in_0_0/synth/design_1_fmc_imageon_hdmi_in_0_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_hdmi_in' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_in_v2_0/hdl/vhdl/fmc_imageon_hdmi_in.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* iob = "FORCE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_in_v2_0/hdl/vhdl/fmc_imageon_hdmi_in.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* iob = "FORCE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_in_v2_0/hdl/vhdl/fmc_imageon_hdmi_in.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_hdmi_in' (235#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_in_v2_0/hdl/vhdl/fmc_imageon_hdmi_in.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_fmc_imageon_hdmi_in_0_0' (236#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_in_0_0/synth/design_1_fmc_imageon_hdmi_in_0_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'design_1_net_gnd_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_net_gnd_0/sim/design_1_net_gnd_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (237#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_net_gnd_0' (238#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_net_gnd_0/sim/design_1_net_gnd_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_net_vcc_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_net_vcc_0/sim/design_1_net_vcc_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (238#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_net_vcc_0' (239#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_net_vcc_0/sim/design_1_net_vcc_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0.v:73]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1_formatter' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v:64]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1_formatter' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v:64]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_1_coupler' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:63]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized30' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized30' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized19' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized3' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized3' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized3' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized3' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized3' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized7' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized17' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized18' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized19' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized20' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized21' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized3' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized14' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized42' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized42' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized43' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized43' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized3' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized1' (240#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10629]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as' (241#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10629]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized14' (241#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized14' (241#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized44' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized44' (241#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized45' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized45' (241#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized3' (241#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15738]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as' (242#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15738]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
WARNING: [Synth 8-3848] Net WR_ACK in module/entity wr_handshaking_flags__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15400]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags__parameterized0' (242#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized14' (242#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized19' (242#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized17' (242#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized19' (242#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized13' (242#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized13' (242#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
WARNING: [Synth 8-350] instance 'FIFO_INST' of module 'fifo_generator_v13_0_1' requires 231 connections, but only 116 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:382]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1_coupler' (243#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v:63]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_1' (244#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_vid_in_axi4s_v4_0/hdl/verilog/v_vid_in_axi4s_v4_0.v:73]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (245#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v:57]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'design_1_v_vid_in_axi4s_0_0' requires 28 connections, but only 19 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6347]
INFO: [Synth 8-638] synthesizing module 'design_1_v_vid_in_axi4s_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/synth/design_1_v_vid_in_axi4s_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_vid_in_axi4s_1_0' (246#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/synth/design_1_v_vid_in_axi4s_1_0.v:57]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_1' of module 'design_1_v_vid_in_axi4s_1_0' requires 28 connections, but only 22 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6367]
INFO: [Synth 8-638] synthesizing module 'design_1_vtd_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtd_0/synth/design_1_vtd_0.vhd:93]
INFO: [Synth 8-3491] module 'v_tc' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7266' bound to instance 'U0' of component 'v_tc' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtd_0/synth/design_1_vtd_0.vhd:266]
INFO: [Synth 8-638] synthesizing module 'v_tc' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7477]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "128" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7694]
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4540]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized40' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized40' (246#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized41' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized41' (246#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (246#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (246#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (246#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3916]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3923]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross' (247#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3916]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3916]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized0' (247#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3916]
INFO: [Synth 8-638] synthesizing module 'mux_tree' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-256] done synthesizing module 'mux_tree' (248#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized0' (248#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4764]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[3]' and it is trimmed from '32' to '16' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4764]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (249#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4540]
INFO: [Synth 8-638] synthesizing module 'tc_top' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6104]
INFO: [Synth 8-638] synthesizing module 'tc_detector' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1842]
WARNING: [Synth 8-3848] Net vsync_d in module/entity tc_detector does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1848]
WARNING: [Synth 8-3848] Net vsync_d2 in module/entity tc_detector does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1856]
WARNING: [Synth 8-3848] Net active_chroma_d in module/entity tc_detector does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1852]
WARNING: [Synth 8-3848] Net active_chroma_d2 in module/entity tc_detector does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1860]
WARNING: [Synth 8-3848] Net active_chroma_d3 in module/entity tc_detector does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1861]
INFO: [Synth 8-256] done synthesizing module 'tc_detector' (250#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:1842]
INFO: [Synth 8-256] done synthesizing module 'tc_top' (251#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6104]
INFO: [Synth 8-256] done synthesizing module 'v_tc' (252#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7477]
INFO: [Synth 8-256] done synthesizing module 'design_1_vtd_0' (253#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtd_0/synth/design_1_vtd_0.vhd:93]
WARNING: [Synth 8-350] instance 'vtd' of module 'design_1_vtd_0' requires 29 connections, but only 28 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6390]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (254#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_0' (255#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_imp_1GO8DMN' (256#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6176]
INFO: [Synth 8-638] synthesizing module 'hdmi_out_imp_IOXNEJ' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6424]
INFO: [Synth 8-638] synthesizing module 'design_1_fmc_imageon_hdmi_out_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/synth/design_1_fmc_imageon_hdmi_out_0_0.vhd:76]
INFO: [Synth 8-3491] module 'fmc_imageon_hdmi_out' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/fmc_imageon_hdmi_out.vhd:70' bound to instance 'U0' of component 'fmc_imageon_hdmi_out' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/synth/design_1_fmc_imageon_hdmi_out_0_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'fmc_imageon_hdmi_out' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/fmc_imageon_hdmi_out.vhd:100]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/fmc_imageon_hdmi_out.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/fmc_imageon_hdmi_out.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/fmc_imageon_hdmi_out.vhd:157]
INFO: [Synth 8-3491] module 'adv7511_embed_syncs' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/adv7511_embed_syncs.vhd:40' bound to instance 'embed_syncs_l' of component 'adv7511_embed_syncs' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/fmc_imageon_hdmi_out.vhd:200]
INFO: [Synth 8-638] synthesizing module 'adv7511_embed_syncs' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/adv7511_embed_syncs.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'vblank_d_reg' and it is trimmed from '6' to '5' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'adv7511_embed_syncs' (257#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/adv7511_embed_syncs.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'fmc_imageon_hdmi_out' (258#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/fmc_imageon_hdmi_out.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'design_1_fmc_imageon_hdmi_out_0_0' (259#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_fmc_imageon_hdmi_out_0_0/synth/design_1_fmc_imageon_hdmi_out_0_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'design_1_net_gnd_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_net_gnd_1/sim/design_1_net_gnd_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_net_gnd_1' (260#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_net_gnd_1/sim/design_1_net_gnd_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_net_vcc_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_net_vcc_1/sim/design_1_net_vcc_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (260#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_net_vcc_1' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_net_vcc_1/sim/design_1_net_vcc_1.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized31' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized31' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized20' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized4' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized4' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized4' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized4' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized4' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized9' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized18' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized22' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized23' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized24' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized25' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized4' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized15' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized46' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized46' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized47' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized47' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized4' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized2' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized15' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized15' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized48' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized48' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized49' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized49' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized4' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
WARNING: [Synth 8-3848] Net WR_ACK in module/entity wr_handshaking_flags__parameterized1 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15400]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags__parameterized1' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized15' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized20' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized18' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized20' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized14' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized14' (261#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
WARNING: [Synth 8-350] instance 'FIFO_INST' of module 'fifo_generator_v13_0_1' requires 231 connections, but only 116 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:392]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler' (262#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_sync' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:504]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:202]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_sync' (263#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_formatter' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_formatter.v:62]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_formatter' (264#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_formatter.v:62]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1' (265#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v:57]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' requires 30 connections, but only 25 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6663]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/synth/design_1_v_axi4s_vid_out_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized32' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized32' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized21' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6631]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized5' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized5' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized5' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized5' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized5' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized11' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized19' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized26' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized27' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized28' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized28' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized29' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized29' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4763]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized5' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13050]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized16' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized50' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized50' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized51' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized51' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized5' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8547]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized3' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10275]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10629]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as__parameterized0' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10629]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized16' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized16' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized52' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized52' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized53' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized53' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized5' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13534]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15738]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as__parameterized0' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15738]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
WARNING: [Synth 8-3848] Net WR_ACK in module/entity wr_handshaking_flags__parameterized2 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15400]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags__parameterized2' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15405]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized16' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized21' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized19' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized21' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized15' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized15' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
WARNING: [Synth 8-350] instance 'FIFO_INST' of module 'fifo_generator_v13_0_1' requires 231 connections, but only 116 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:392]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_coupler__parameterized0' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_coupler.v:65]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_1_sync__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:504]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:202]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1_sync__parameterized0' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0_sync.v:61]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_1__parameterized0' (266#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_axi4s_vid_out_v4_0/hdl/verilog/v_axi4s_vid_out_v4_0.v:76]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_1_0' (267#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/synth/design_1_v_axi4s_vid_out_1_0.v:57]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_1' of module 'design_1_v_axi4s_vid_out_1_0' requires 30 connections, but only 25 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6689]
INFO: [Synth 8-638] synthesizing module 'design_1_vtg_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtg_0/synth/design_1_vtg_0.vhd:96]
INFO: [Synth 8-3491] module 'v_tc' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7266' bound to instance 'U0' of component 'v_tc' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtg_0/synth/design_1_vtg_0.vhd:271]
INFO: [Synth 8-638] synthesizing module 'v_tc__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7477]
INFO: [Synth 8-638] synthesizing module 'tc_top__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6104]
INFO: [Synth 8-638] synthesizing module 'tc_generator' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:929]
INFO: [Synth 8-256] done synthesizing module 'tc_generator' (268#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:929]
WARNING: [Synth 8-3848] Net det_vblank_pol in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6162]
WARNING: [Synth 8-3848] Net det_hblank_pol in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6161]
WARNING: [Synth 8-3848] Net det_vsync_pol in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6160]
WARNING: [Synth 8-3848] Net det_hsync_pol in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6159]
WARNING: [Synth 8-3848] Net det_active_video_pol in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6164]
WARNING: [Synth 8-3848] Net det_active_chroma_pol in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6165]
WARNING: [Synth 8-3848] Net det_field_id_pol in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6163]
WARNING: [Synth 8-3848] Net det_chroma_skip_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6144]
WARNING: [Synth 8-3848] Net hsync_lock_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6169]
WARNING: [Synth 8-3848] Net hblank_lock_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6170]
WARNING: [Synth 8-3848] Net vsync_lock_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6171]
WARNING: [Synth 8-3848] Net vblank_lock_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6172]
WARNING: [Synth 8-3848] Net field_id_lock_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6173]
WARNING: [Synth 8-3848] Net active_video_lock_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6174]
WARNING: [Synth 8-3848] Net active_chroma_lock_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6175]
WARNING: [Synth 8-3848] Net det_fsync in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6167]
WARNING: [Synth 8-3848] Net det_htotal_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6114]
WARNING: [Synth 8-3848] Net det_hfp_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6115]
WARNING: [Synth 8-3848] Net det_hsync_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6116]
WARNING: [Synth 8-3848] Net det_hbp_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6117]
WARNING: [Synth 8-3848] Net det_hactive_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6118]
WARNING: [Synth 8-3848] Net det_v0total_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6120]
WARNING: [Synth 8-3848] Net det_v0fp_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6121]
WARNING: [Synth 8-3848] Net det_v0sync_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6122]
WARNING: [Synth 8-3848] Net det_v0bp_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6123]
WARNING: [Synth 8-3848] Net det_v0active_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6124]
WARNING: [Synth 8-3848] Net det_v0chroma_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6125]
WARNING: [Synth 8-3848] Net det_v1total_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6127]
WARNING: [Synth 8-3848] Net det_v1fp_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6128]
WARNING: [Synth 8-3848] Net det_v1sync_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6129]
WARNING: [Synth 8-3848] Net det_v1bp_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6130]
WARNING: [Synth 8-3848] Net det_v1active_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6131]
WARNING: [Synth 8-3848] Net det_v1chroma_start_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6132]
WARNING: [Synth 8-3848] Net det_v0fp_start_hori_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6134]
WARNING: [Synth 8-3848] Net det_v0sync_start_hori_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6135]
WARNING: [Synth 8-3848] Net det_v0bp_start_hori_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6136]
WARNING: [Synth 8-3848] Net det_v0active_start_hori_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6137]
WARNING: [Synth 8-3848] Net det_v1fp_start_hori_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6139]
WARNING: [Synth 8-3848] Net det_v1sync_start_hori_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6140]
WARNING: [Synth 8-3848] Net det_v1bp_start_hori_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6141]
WARNING: [Synth 8-3848] Net det_v1active_start_hori_int in module/entity tc_top__parameterized0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6142]
INFO: [Synth 8-256] done synthesizing module 'tc_top__parameterized0' (268#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:6104]
INFO: [Synth 8-256] done synthesizing module 'v_tc__parameterized1' (268#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:7477]
INFO: [Synth 8-256] done synthesizing module 'design_1_vtg_0' (269#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtg_0/synth/design_1_vtg_0.vhd:96]
WARNING: [Synth 8-350] instance 'vtg' of module 'design_1_vtg_0' requires 32 connections, but only 30 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6715]
INFO: [Synth 8-256] done synthesizing module 'hdmi_out_imp_IOXNEJ' (270#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:6424]
INFO: [Synth 8-638] synthesizing module 'scaler_new_imp_BTA7Z0' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10831]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_subset_converter_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/synth/design_1_axis_subset_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_design_1_axis_subset_converter_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_design_1_axis_subset_converter_0_0.v:68]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_core' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_core' (271#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_design_1_axis_subset_converter_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_design_1_axis_subset_converter_0_0' (272#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_design_1_axis_subset_converter_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_design_1_axis_subset_converter_0_0' (273#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_design_1_axis_subset_converter_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_design_1_axis_subset_converter_0_0' (274#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_design_1_axis_subset_converter_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_design_1_axis_subset_converter_0_0' (275#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_design_1_axis_subset_converter_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_design_1_axis_subset_converter_0_0' (276#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_design_1_axis_subset_converter_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_design_1_axis_subset_converter_0_0' (277#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_design_1_axis_subset_converter_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_design_1_axis_subset_converter_0_0' (278#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_design_1_axis_subset_converter_0_0' (279#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_design_1_axis_subset_converter_0_0.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_subset_converter_0_0' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/synth/design_1_axis_subset_converter_0_0.v:57]
WARNING: [Synth 8-350] instance 'axis_subset_converter_0' of module 'design_1_axis_subset_converter_0_0' requires 20 connections, but only 17 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10995]
INFO: [Synth 8-638] synthesizing module 'design_1_v_proc_ss_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/synth/design_1_v_proc_ss_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_0_axi_interconnect_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:527]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1ITT053' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:1135]
INFO: [Synth 8-638] synthesizing module 'bd_0_auto_cc_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/synth/bd_0_auto_cc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/axi_clock_converter_v2_1_6/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized33' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized33' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized22' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized13' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized20' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized22' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized20' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized22' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized34' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized34' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized23' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized14' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized21' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized23' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized21' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized23' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized35' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized35' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized24' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized15' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized22' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized24' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized22' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized24' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized36' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized36' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized25' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized16' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized23' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized25' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized23' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized25' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized37' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized37' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized26' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized17' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized24' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized26' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized24' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized26' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized16' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized16' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized0' (280#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/axi_clock_converter_v2_1_6/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'bd_0_auto_cc_0' (281#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/synth/bd_0_auto_cc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'bd_0_auto_cc_0' requires 42 connections, but only 40 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:1298]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1ITT053' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:1135]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_OKUF0H' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:1341]
INFO: [Synth 8-638] synthesizing module 'bd_0_auto_cc_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_12/synth/bd_0_auto_cc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/axi_clock_converter_v2_1_6/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized38' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized38' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized27' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized18' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized25' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized27' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized25' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized27' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized28' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized39' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized39' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized28' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized28' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized19' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized26' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized28' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized28' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized26' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized28' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized29' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized40' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized40' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized29' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized29' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized20' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized27' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized29' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized29' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized27' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized29' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized30' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized28' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized41' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized41' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized30' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized30' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized28' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized21' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized28' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized30' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized30' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized28' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized30' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized31' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized29' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized42' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized42' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized31' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized31' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized29' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized22' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized29' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized31' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized31' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized29' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized31' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized17' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized17' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized1' (282#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/axi_clock_converter_v2_1_6/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'bd_0_auto_cc_1' (283#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_12/synth/bd_0_auto_cc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'bd_0_auto_cc_1' requires 42 connections, but only 40 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:1504]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_OKUF0H' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:1341]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_A955Y2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:1547]
INFO: [Synth 8-638] synthesizing module 'bd_0_auto_cc_2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_13/synth/bd_0_auto_cc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/axi_clock_converter_v2_1_6/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized32' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized30' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized43' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized43' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized32' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized32' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized30' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized23' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized30' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized32' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized32' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized30' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized32' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized33' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized31' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized44' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized44' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized33' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized33' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized31' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized24' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized24' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized31' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized33' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized33' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized31' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized33' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized34' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized32' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized45' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized45' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized34' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized34' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized32' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized25' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized25' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized32' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized34' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized34' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized32' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized34' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized35' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized33' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized46' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized46' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized35' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized35' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized33' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized26' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized26' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized33' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized35' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized35' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized33' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized35' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized36' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized34' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized47' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized47' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized36' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized36' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized34' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized27' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized27' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized34' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized36' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized36' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized34' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized36' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized18' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized18' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_6_axi_clock_converter__parameterized2' (284#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/axi_clock_converter_v2_1_6/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'bd_0_auto_cc_2' (285#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_13/synth/bd_0_auto_cc_2.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'bd_0_auto_cc_2' requires 42 connections, but only 40 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:1710]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_A955Y2' (286#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:1547]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WG98I' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:1753]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WG98I' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:1753]
INFO: [Synth 8-638] synthesizing module 'bd_0_xbar_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_1/synth/bd_0_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_decoder__parameterized6' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_addr_arbiter_sasd__parameterized0' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_splitter__parameterized3' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized59' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized59' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized17' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized18' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_crossbar_sasd__parameterized0' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_8_axi_crossbar__parameterized2' (287#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'bd_0_xbar_0' (288#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_1/synth/bd_0_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'bd_0_axi_interconnect_0_0' (289#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:527]
INFO: [Synth 8-638] synthesizing module 'bd_0_axis_fifo_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_8/synth/bd_0_axis_fifo_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_8_axis_data_fifo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_8/axis_data_fifo_v1_1_8/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:62]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_8/axis_data_fifo_v1_1_8/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:181]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (290#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (291#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized48' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized48' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized37' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized35' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized49' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized49' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized37' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized37' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized35' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_1' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:133' bound to instance 'bmg' of component 'blk_mem_gen_v8_3_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:6262]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1__parameterized13' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized6' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187182]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183564]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183565]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-3919] null assignment ignored [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:16289]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:6987]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:182885]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized6' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:184458]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized6' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:187787]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized6' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:192741]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1_synth__parameterized6' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:193780]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_3_1__parameterized13' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized35' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized17' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized54' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized54' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized55' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized55' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized5' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10806]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized1' (292#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8380]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10806]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized17' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized17' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized9' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized56' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized56' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized57' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized57' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized9' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized17' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized37' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized37' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized35' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized37' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized19' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized19' (293#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_8_axis_data_fifo' (294#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_8/axis_data_fifo_v1_1_8/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'bd_0_axis_fifo_0' (295#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_8/synth/bd_0_axis_fifo_0.v:57]
WARNING: [Synth 8-350] instance 'axis_fifo' of module 'bd_0_axis_fifo_0' requires 23 connections, but only 20 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:351]
INFO: [Synth 8-638] synthesizing module 'bd_0_axis_register_slice_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_7/synth/bd_0_axis_register_slice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_7_axis_register_slice' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_7_axisc_register_slice' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:151]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_7_axisc_register_slice' (296#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_7_axis_register_slice' (297#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-256] done synthesizing module 'bd_0_axis_register_slice_0_0' (298#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_7/synth/bd_0_axis_register_slice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_0_input_size_set_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/synth/bd_0_input_size_set_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_bd_0_input_size_set_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_bd_0_input_size_set_0.v:68]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_bd_0_input_size_set_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_bd_0_input_size_set_0' (299#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_bd_0_input_size_set_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_bd_0_input_size_set_0' (300#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_bd_0_input_size_set_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_bd_0_input_size_set_0' (301#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_bd_0_input_size_set_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_bd_0_input_size_set_0' (302#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_bd_0_input_size_set_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_bd_0_input_size_set_0' (303#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_bd_0_input_size_set_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_bd_0_input_size_set_0' (304#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_bd_0_input_size_set_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_bd_0_input_size_set_0' (305#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_bd_0_input_size_set_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_bd_0_input_size_set_0' (306#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_bd_0_input_size_set_0.v:68]
INFO: [Synth 8-256] done synthesizing module 'bd_0_input_size_set_0' (307#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/synth/bd_0_input_size_set_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_0_reset_sel_axis_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/synth/bd_0_reset_sel_axis_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/synth/bd_0_reset_sel_axis_0.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized38' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized38' (307#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (307#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (307#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'bd_0_reset_sel_axis_0' (308#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/synth/bd_0_reset_sel_axis_0.vhd:86]
WARNING: [Synth 8-350] instance 'reset_sel_axis' of module 'bd_0_reset_sel_axis_0' requires 22 connections, but only 21 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:414]
INFO: [Synth 8-638] synthesizing module 'bd_0_rst_axis_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/synth/bd_0_rst_axis_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/synth/bd_0_rst_axis_0.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'bd_0_rst_axis_0' (309#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/synth/bd_0_rst_axis_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_axis' of module 'bd_0_rst_axis_0' requires 10 connections, but only 6 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:436]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/synth/bd_0_v_hscaler_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi_ram' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi.v:594]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi_ram' (310#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi.v:594]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi_ram__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi.v:594]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi_ram__parameterized0' (310#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi.v:594]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi.v:316]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi' (311#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_AXIvideo2MultiPixStream83' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_AXIvideo2MultiPixStream83.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_AXIvideo2MultiPixStream83.v:121]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_AXIvideo2MultiPixStream83.v:725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_AXIvideo2MultiPixStream83.v:729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_AXIvideo2MultiPixStream83.v:733]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_AXIvideo2MultiPixStream83' (312#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_AXIvideo2MultiPixStream83.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_Block_proc' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_Block_proc.v:48]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_Block_proc' (313#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_Block_proc.v:48]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:657]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:697]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721' (314#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core721.v:48]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase.v:48]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase_FiltCoeff_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase_FiltCoeff_0_0.v:46]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase_FiltCoeff_0_0_ram' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase_FiltCoeff_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase_FiltCoeff_0_0_ram' (315#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase_FiltCoeff_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase_FiltCoeff_0_0' (316#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase_FiltCoeff_0_0.v:46]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_hscale_polyphase' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:48]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mux_10to1_sel4_8_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mux_10to1_sel4_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mux_10to1_sel4_8_1' (317#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mux_10to1_sel4_8_1.v:11]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_DSP48_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_DSP48_0' (318#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1' (319#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1_DSP48_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1_DSP48_1' (320#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1' (321#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2' (322#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1' (323#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_DSP48_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_DSP48_3' (324#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1' (325#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_DSP48_4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_DSP48_4' (326#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1' (327#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_DSP48_5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_DSP48_5' (328#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1' (329#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_DSP48_6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_DSP48_6' (330#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1' (331#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1521]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1525]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1527]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1531]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:1868]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_hscale_polyphase' (332#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_polyphase.v:48]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_reg_ap_uint_9_s' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_reg_ap_uint_9_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_reg_ap_uint_9_s' (333#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_reg_ap_uint_9_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase.v:1705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase.v:1707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase.v:1709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase.v:1711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase.v:1713]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase' (334#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase.v:48]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core731' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core731.v:48]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core731' (335#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_v_hcresampler_core731.v:48]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo_mapComp' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo_mapComp.v:43]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo_mapComp_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo_mapComp.v:9]
INFO: [Synth 8-3876] $readmem data file './bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo_mapComp_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo_mapComp.v:24]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo_mapComp_rom' (336#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo_mapComp.v:9]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo_mapComp' (337#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo_mapComp.v:43]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mux_3to1_sel2_8_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mux_3to1_sel2_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_mux_3to1_sel2_8_1' (338#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_mux_3to1_sel2_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo' (339#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_in_V_val_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_in_V_val_V.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_in_V_val_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_in_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_in_V_val_V_shiftReg' (340#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_in_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_in_V_val_V' (341#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_in_V_val_V.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel_shiftReg' (342#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel' (343#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel_shiftReg' (344#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel' (345#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel_shiftReg' (346#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel' (347#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel_shiftReg' (348#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel' (349#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel16' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel16.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel16_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel16.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel16_shiftReg' (350#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel16.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel16' (351#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_ColorMode_channel16.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel_shiftReg' (352#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel' (353#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_upsampled_V_val_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_upsampled_V_val_V.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_upsampled_V_val_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_upsampled_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_upsampled_V_val_V_shiftReg' (354#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_upsampled_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_upsampled_V_val_V' (355#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_upsampled_V_val_V.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel17' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel17.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel17_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel17.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel17_shiftReg' (356#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel17.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel17' (357#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel17.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel18' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel18.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel18_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel18.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel18_shiftReg' (358#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel18.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel18' (359#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthIn_channel18.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel19' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel19.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel19_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel19.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel19_shiftReg' (360#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel19.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel19' (361#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_bPassThru_loc_channel19.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_scaled_V_val_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_scaled_V_val_V.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_scaled_V_val_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_scaled_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_scaled_V_val_V_shiftReg' (362#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_scaled_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_scaled_V_val_V' (363#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_scaled_V_val_V.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel20' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel20.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel20_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel20.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel20_shiftReg' (364#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel20.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel20' (365#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel20.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel21' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel21.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel21_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel21.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel21_shiftReg' (366#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel21.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel21' (367#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel21.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_out_V_val_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_out_V_val_V.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_out_V_val_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_out_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_out_V_val_V_shiftReg' (368#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_out_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_stream_out_V_val_V' (369#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_stream_out_V_val_V.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel22' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel22.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel22_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel22.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel22_shiftReg' (370#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel22.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel22' (371#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_Height_channel22.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel23' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel23.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel23_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel23.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel23_shiftReg' (372#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel23.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel23' (373#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_FIFO_v_hscaler_HwReg_WidthOut_channel23.v:45]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0_v_hscaler' (374#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler.v:53]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_hscaler_0' (375#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/synth/bd_0_v_hscaler_0.v:57]
WARNING: [Synth 8-350] instance 'v_hscaler' of module 'bd_0_v_hscaler_0' requires 38 connections, but only 37 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:443]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/synth/bd_0_v_vscaler_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_CTRL_s_axi' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_CTRL_s_axi_ram' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_CTRL_s_axi.v:480]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_CTRL_s_axi_ram' (376#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_CTRL_s_axi.v:480]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_CTRL_s_axi.v:263]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_CTRL_s_axi' (377#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_AXIvideo2MultiPixStream' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_reg_unsigned_short_s' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_reg_unsigned_short_s' (378#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_AXIvideo2MultiPixStream' (379#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase.v:48]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0.v:54]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram' (380#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0' (381#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0.v:54]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0.v:46]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram' (382#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0' (383#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0.v:46]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mux_8to1_sel3_8_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mux_8to1_sel3_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mux_8to1_sel3_8_1' (384#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mux_8to1_sel3_8_1.v:11]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_DSP48_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_DSP48_0' (385#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1' (386#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_DSP48_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_DSP48_1' (387#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1' (388#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2' (389#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1' (390#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_DSP48_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_DSP48_3' (391#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1' (392#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_DSP48_4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_DSP48_4' (393#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1' (394#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1.v:34]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_DSP48_5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_DSP48_5' (395#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1' (396#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1.v:34]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase' (397#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase.v:48]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_v_vscaler_MultiPixStream2AXIvideo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler_MultiPixStream2AXIvideo' (398#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_FIFO_v_vscaler_SrcYUV_V_val_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_FIFO_v_vscaler_SrcYUV_V_val_V.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_FIFO_v_vscaler_SrcYUV_V_val_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_FIFO_v_vscaler_SrcYUV_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_FIFO_v_vscaler_SrcYUV_V_val_V_shiftReg' (399#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_FIFO_v_vscaler_SrcYUV_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_FIFO_v_vscaler_SrcYUV_V_val_V' (400#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_FIFO_v_vscaler_SrcYUV_V_val_V.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_FIFO_v_vscaler_OutYUV_V_val_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_FIFO_v_vscaler_OutYUV_V_val_V.v:45]
INFO: [Synth 8-638] synthesizing module 'bd_0_v_vscaler_0_FIFO_v_vscaler_OutYUV_V_val_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_FIFO_v_vscaler_OutYUV_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_FIFO_v_vscaler_OutYUV_V_val_V_shiftReg' (401#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_FIFO_v_vscaler_OutYUV_V_val_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_FIFO_v_vscaler_OutYUV_V_val_V' (402#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_FIFO_v_vscaler_OutYUV_V_val_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0_v_vscaler' (403#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_0_v_vscaler_0_v_vscaler.v:53]
INFO: [Synth 8-256] done synthesizing module 'bd_0_v_vscaler_0' (404#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/synth/bd_0_v_vscaler_0.v:57]
WARNING: [Synth 8-350] instance 'v_vscaler' of module 'bd_0_v_vscaler_0' requires 38 connections, but only 37 given [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:481]
INFO: [Synth 8-638] synthesizing module 'bd_0_xlslice_0_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_9/synth/bd_0_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized0' (404#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'bd_0_xlslice_0_0' (405#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_9/synth/bd_0_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_0_xlslice_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_10/synth/bd_0_xlslice_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (405#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'bd_0_xlslice_1_0' (406#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_10/synth/bd_0_xlslice_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (407#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/hdl/bd_0.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_proc_ss_0_0' (408#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/synth/design_1_v_proc_ss_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'scaler_new_imp_BTA7Z0' (409#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:10831]
INFO: [Synth 8-638] synthesizing module 'design_1_scaler_old_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_scaler_old_0/synth/design_1_scaler_old_0.vhd:100]
INFO: [Synth 8-3491] module 'v_scaler' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:18584' bound to instance 'U0' of component 'v_scaler' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_scaler_old_0/synth/design_1_scaler_old_0.vhd:237]
INFO: [Synth 8-638] synthesizing module 'v_scaler' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:18774]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4540]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized42' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized42' (409#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized43' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized43' (409#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (409#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (409#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (409#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3916]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized1' (409#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:3916]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized1' (409#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized2' (409#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4283]
INFO: [Synth 8-3491] module 'hwt' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4043' bound to instance 'hwt1' of component 'hwt' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:5322]
INFO: [Synth 8-638] synthesizing module 'hwt' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4054]
INFO: [Synth 8-256] done synthesizing module 'hwt' (410#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4054]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4764]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized0' (410#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_tc_v6_1/hdl/v_tc_v6_1_vh_rfs.vhd:4540]
INFO: [Synth 8-638] synthesizing module 'video_scaler' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:17773]
INFO: [Synth 8-3491] module 'syncgen_core' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:8166' bound to instance 'sg1' of component 'syncgen_core' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:18231]
INFO: [Synth 8-638] synthesizing module 'syncgen_core' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:8197]
INFO: [Synth 8-256] done synthesizing module 'syncgen_core' (411#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:8197]
INFO: [Synth 8-3491] module 'Scaler_RTI' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:16671' bound to instance 'Scaler_RTI_inst' of component 'Scaler_RTI' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:18274]
INFO: [Synth 8-638] synthesizing module 'Scaler_RTI' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:16796]
INFO: [Synth 8-638] synthesizing module 'axis_input_buffer' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:5403]
INFO: [Synth 8-638] synthesizing module 'synch_fifo_cm' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:1767]
INFO: [Synth 8-638] synthesizing module 'dp_ram_cm' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:870]
INFO: [Synth 8-256] done synthesizing module 'dp_ram_cm' (412#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:870]
INFO: [Synth 8-256] done synthesizing module 'synch_fifo_cm' (413#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:1767]
INFO: [Synth 8-256] done synthesizing module 'axis_input_buffer' (414#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:5403]
INFO: [Synth 8-3491] module 'ScalerExternalSM' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13536' bound to instance 'ScalerExternalSM_inst' of component 'ScalerExternalSM' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:17343]
INFO: [Synth 8-638] synthesizing module 'ScalerExternalSM' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13636]
INFO: [Synth 8-3936] Found unconnected internal register 'ApertureEndLinePlus1_reg' and it is trimmed from '14' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13923]
INFO: [Synth 8-256] done synthesizing module 'ScalerExternalSM' (415#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13636]
INFO: [Synth 8-3491] module 'Scaler_wrap0' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:15054' bound to instance 'Scaler_wrap0_inst' of component 'Scaler_wrap0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:17442]
INFO: [Synth 8-638] synthesizing module 'Scaler_wrap0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:15172]
INFO: [Synth 8-638] synthesizing module 'ObjFifoAsync' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:3020]
INFO: [Synth 8-638] synthesizing module 'dp_ram_async' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:2728]
INFO: [Synth 8-256] done synthesizing module 'dp_ram_async' (416#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:2728]
INFO: [Synth 8-638] synthesizing module 'ObjFifo_prod_ctl' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:2200]
INFO: [Synth 8-256] done synthesizing module 'ObjFifo_prod_ctl' (417#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:2200]
INFO: [Synth 8-638] synthesizing module 'ObjFifo_cons_ctl' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:1995]
INFO: [Synth 8-256] done synthesizing module 'ObjFifo_cons_ctl' (418#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:1995]
INFO: [Synth 8-256] done synthesizing module 'ObjFifoAsync' (419#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:3020]
INFO: [Synth 8-3491] module 'CoefFIFO' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:8792' bound to instance 'CFIFO' of component 'CoefFIFO' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:15975]
INFO: [Synth 8-638] synthesizing module 'CoefFIFO' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:8829]
INFO: [Synth 8-638] synthesizing module 'synch_fifo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:1305]
INFO: [Synth 8-638] synthesizing module 'dp_ram' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'dp_ram' (420#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'synch_fifo' (421#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:1305]
INFO: [Synth 8-256] done synthesizing module 'CoefFIFO' (422#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:8829]
INFO: [Synth 8-3491] module 'Scaler_wrap0_core' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:14525' bound to instance 'Scaler_wrap0_core_u' of component 'Scaler_wrap0_core' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:16009]
INFO: [Synth 8-638] synthesizing module 'Scaler_wrap0_core' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:14626]
INFO: [Synth 8-3491] module 'scaler_top' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:10415' bound to instance 'scaler_top_inst' of component 'scaler_top' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:14852]
INFO: [Synth 8-638] synthesizing module 'scaler_top' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:10520]
WARNING: [Synth 8-5640] Port 'scaleroutch3objfifo_qinputm' is missing in component declaration [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:10648]
INFO: [Synth 8-3491] module 'PhaseAccumulator' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:5920' bound to instance 'YPhaseAcc' of component 'PhaseAccumulator' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:11850]
INFO: [Synth 8-638] synthesizing module 'PhaseAccumulator' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:6022]
INFO: [Synth 8-3936] Found unconnected internal register 'HPhaseFull_reg' and it is trimmed from '35' to '23' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:6870]
INFO: [Synth 8-3936] Found unconnected internal register 'YVPhaseFull_reg' and it is trimmed from '35' to '23' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:6877]
INFO: [Synth 8-256] done synthesizing module 'PhaseAccumulator' (423#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:6022]
WARNING: [Synth 8-5640] Port 'scaleroutch3objfifo_qinputm' is missing in component declaration [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:10648]
INFO: [Synth 8-3491] module 'PhaseAccumulator' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:5920' bound to instance 'CPhaseAcc' of component 'PhaseAccumulator' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:11935]
INFO: [Synth 8-638] synthesizing module 'PhaseAccumulator__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:6022]
INFO: [Synth 8-3936] Found unconnected internal register 'HPhaseFull_reg' and it is trimmed from '35' to '23' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:6870]
INFO: [Synth 8-3936] Found unconnected internal register 'YVPhaseFull_reg' and it is trimmed from '35' to '23' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:6877]
INFO: [Synth 8-256] done synthesizing module 'PhaseAccumulator__parameterized1' (423#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:6022]
INFO: [Synth 8-3491] module 'CoefMemBlk' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9381' bound to instance 'Inst_coefmem' of component 'CoefMemBlk' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:12020]
INFO: [Synth 8-638] synthesizing module 'CoefMemBlk' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9439]
INFO: [Synth 8-3491] module 'CoefRAM' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:8496' bound to instance 'CoefMem' of component 'CoefRAM' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9921]
INFO: [Synth 8-638] synthesizing module 'CoefRAM' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:8524]
INFO: [Synth 8-256] done synthesizing module 'CoefRAM' (424#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:8524]
INFO: [Synth 8-256] done synthesizing module 'CoefMemBlk' (425#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9439]
INFO: [Synth 8-3491] module 'ScalerFilters' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:12794' bound to instance 'Inst_scaler_Y' of component 'ScalerFilters' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:12080]
INFO: [Synth 8-638] synthesizing module 'ScalerFilters' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:12858]
INFO: [Synth 8-638] synthesizing module 'linebuffer' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:4613]
INFO: [Synth 8-638] synthesizing module 'dp_ram__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'dp_ram__parameterized0' (425#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-638] synthesizing module 'dp_ram__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'dp_ram__parameterized1' (425#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-638] synthesizing module 'dp_ram__parameterized2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'dp_ram__parameterized2' (425#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-638] synthesizing module 'dp_ram__parameterized3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'dp_ram__parameterized3' (425#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-638] synthesizing module 'dp_ram__parameterized4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'dp_ram__parameterized4' (425#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-638] synthesizing module 'dp_ram__parameterized5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'dp_ram__parameterized5' (425#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-638] synthesizing module 'dp_ram__parameterized6' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'dp_ram__parameterized6' (425#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'linebuffer' (426#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:4613]
INFO: [Synth 8-3936] Found unconnected internal register 'rounded_partial_sum_reg' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13413]
INFO: [Synth 8-3936] Found unconnected internal register 'intermediate_rounded_partial_sum_reg' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13313]
INFO: [Synth 8-3936] Found unconnected internal register 'v_partial_sum_reg[7]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13302]
INFO: [Synth 8-3936] Found unconnected internal register 'v_mult_out_reg[7]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13298]
INFO: [Synth 8-3936] Found unconnected internal register 'v_partial_sum_reg[6]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13302]
INFO: [Synth 8-3936] Found unconnected internal register 'v_mult_out_reg[6]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13298]
INFO: [Synth 8-3936] Found unconnected internal register 'v_partial_sum_reg[5]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13302]
INFO: [Synth 8-3936] Found unconnected internal register 'v_mult_out_reg[5]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13298]
INFO: [Synth 8-3936] Found unconnected internal register 'v_partial_sum_reg[4]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13302]
INFO: [Synth 8-3936] Found unconnected internal register 'v_mult_out_reg[4]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13298]
INFO: [Synth 8-3936] Found unconnected internal register 'v_partial_sum_reg[3]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13302]
INFO: [Synth 8-3936] Found unconnected internal register 'v_mult_out_reg[3]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13298]
INFO: [Synth 8-3936] Found unconnected internal register 'v_partial_sum_reg[2]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13302]
INFO: [Synth 8-3936] Found unconnected internal register 'v_mult_out_reg[2]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13298]
INFO: [Synth 8-3936] Found unconnected internal register 'v_partial_sum_reg[1]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13302]
INFO: [Synth 8-3936] Found unconnected internal register 'v_mult_out_reg[1]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13298]
INFO: [Synth 8-3936] Found unconnected internal register 'v_partial_sum_reg[0]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13302]
INFO: [Synth 8-3936] Found unconnected internal register 'v_mult_out_reg[0]' and it is trimmed from '36' to '26' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13298]
WARNING: [Synth 8-3848] Net MasterHCoefsOut in module/entity ScalerFilters does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:12835]
WARNING: [Synth 8-3848] Net MasterVCoefsOut in module/entity ScalerFilters does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:12836]
INFO: [Synth 8-256] done synthesizing module 'ScalerFilters' (427#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:12858]
INFO: [Synth 8-3491] module 'ScalerFilters' declared at 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:12794' bound to instance 'Inst_scaler_C' of component 'ScalerFilters' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:12134]
WARNING: [Synth 8-3848] Net InputChannelSel in module/entity scaler_top does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:10463]
WARNING: [Synth 8-3848] Net ScalerOutObjFIFO_qInputD_Eng3 in module/entity scaler_top does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:10514]
WARNING: [Synth 8-3848] Net ScalerOutObjFIFO_qInputD_Eng4 in module/entity scaler_top does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:10515]
WARNING: [Synth 8-3848] Net t_CoefY_C in module/entity scaler_top does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:10831]
INFO: [Synth 8-256] done synthesizing module 'scaler_top' (428#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:10520]
WARNING: [Synth 8-3848] Net RegUpdate in module/entity Scaler_wrap0_core does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:14598]
INFO: [Synth 8-256] done synthesizing module 'Scaler_wrap0_core' (429#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:14626]
INFO: [Synth 8-638] synthesizing module 'synch_fifo2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'dp_ram__parameterized7' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'dp_ram__parameterized7' (429#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'synch_fifo2' (430#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:1534]
WARNING: [Synth 8-3848] Net YInObjFIFORdy in module/entity Scaler_wrap0 does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:15470]
INFO: [Synth 8-256] done synthesizing module 'Scaler_wrap0' (431#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:15172]
WARNING: [Synth 8-3848] Net InputFIFOEmpty in module/entity Scaler_RTI does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:17078]
WARNING: [Synth 8-3848] Net InputFIFOFull in module/entity Scaler_RTI does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:17080]
WARNING: [Synth 8-3848] Net InputFIFOAFull in module/entity Scaler_RTI does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:17079]
INFO: [Synth 8-256] done synthesizing module 'Scaler_RTI' (432#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:16796]
WARNING: [Synth 8-3848] Net Scaler_top_debug_video_in_clk in module/entity video_scaler does not have driver. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:17760]
INFO: [Synth 8-256] done synthesizing module 'video_scaler' (433#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:17773]
INFO: [Synth 8-256] done synthesizing module 'v_scaler' (434#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:18774]
INFO: [Synth 8-256] done synthesizing module 'design_1_scaler_old_0' (435#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_scaler_old_0/synth/design_1_scaler_old_0.vhd:100]
WARNING: [Synth 8-350] instance 'scaler_old' of module 'design_1_scaler_old_0' requires 36 connections, but only 35 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:12748]
INFO: [Synth 8-638] synthesizing module 'tpg_new_imp_1V24X3T' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:11057]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_subset_converter_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/synth/design_1_axis_subset_converter_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_design_1_axis_subset_converter_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_design_1_axis_subset_converter_1_0.v:68]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_core__parameterized0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_core__parameterized0' (435#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_design_1_axis_subset_converter_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_design_1_axis_subset_converter_1_0' (436#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_design_1_axis_subset_converter_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_design_1_axis_subset_converter_1_0' (437#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_design_1_axis_subset_converter_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_design_1_axis_subset_converter_1_0' (438#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_design_1_axis_subset_converter_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_design_1_axis_subset_converter_1_0' (439#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_design_1_axis_subset_converter_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_design_1_axis_subset_converter_1_0' (440#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_design_1_axis_subset_converter_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_design_1_axis_subset_converter_1_0' (441#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_design_1_axis_subset_converter_1_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_design_1_axis_subset_converter_1_0' (442#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_design_1_axis_subset_converter_1_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_design_1_axis_subset_converter_1_0' (443#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_design_1_axis_subset_converter_1_0.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_subset_converter_1_0' (444#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_0/synth/design_1_axis_subset_converter_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/synth/design_1_tpg_new_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg.v:55]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_CTRL_s_axi' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_CTRL_s_axi.v:363]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_CTRL_s_axi' (445#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_AXIvideo2MultiPixStream' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_reg_unsigned_short_s' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_reg_unsigned_short_s' (446#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_AXIvideo2MultiPixStream' (447#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgBackground' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgBackground.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternRainbow' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:31]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:32]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom' (448#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit' (449#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0' (450#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3' (451#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1' (452#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3' (453#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_7s_15_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_7s_15_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_7s_15_3_MulnS_2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_7s_15_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_7s_15_3_MulnS_2' (454#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_7s_15_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_7s_15_3' (455#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_7s_15_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3_MulnS_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3_MulnS_3' (456#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3' (457#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_6s_14_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_6s_14_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_6s_14_3_MulnS_4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_6s_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_6s_14_3_MulnS_4' (458#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_6s_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_6s_14_3' (459#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_6s_14_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5' (460#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3' (461#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3.v:35]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternRainbow' (462#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternZonePlate' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternZonePlate.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom' (463#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray' (464#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_reg_int_s' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_reg_int_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_reg_int_s' (465#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_reg_int_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0' (466#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1' (467#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1' (468#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1' (469#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16ns_16_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_2' (470#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16ns_16_1' (471#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_am_addmul_1s_16ns_16ns_32_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_3' (472#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_am_addmul_1s_16ns_16ns_32_1' (473#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:34]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternZonePlate' (474#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternZonePlate.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom' (475#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray' (476#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242_rom' (477#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242' (478#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239_rom' (479#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239' (480#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245_rom' (481#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245' (482#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233_rom' (483#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233' (484#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236_rom' (485#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236' (486#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248_rom' (487#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248' (488#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'vBarSel_1_loc_2_phi_fu_196_p8_reg' and it is trimmed from '5' to '1' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard.v:567]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard' (489#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom' (490#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray' (491#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars' (492#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_whiYuv_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom' (493#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_whiYuv_1' (494#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_blkYuv_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom' (495#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_blkYuv_1' (496#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch' (497#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHatch.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternColorBars' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternColorBars.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternColorBars' (498#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternColorBars.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternVerticalRamp' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternVerticalRamp.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternVerticalRamp' (499#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternVerticalRamp.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue_bluYuv' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom' (500#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue_bluYuv' (501#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue' (502#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidBlue.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen_grnYuv' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom' (503#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen_grnYuv' (504#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen' (505#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidGreen.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternVerticalHorizontalRa' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternVerticalHorizontalRa.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternVerticalHorizontalRa' (506#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternVerticalHorizontalRa.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidRed' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidRed.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidRed_redYuv' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidRed_redYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidRed_redYuv_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidRed_redYuv.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternSolidRed_redYuv_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidRed_redYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidRed_redYuv_rom' (507#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidRed_redYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidRed_redYuv' (508#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidRed_redYuv.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidRed' (509#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidRed.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidWhite' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidWhite.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidWhite' (510#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidWhite.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPRBS' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPRBS.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPRBS' (511#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPRBS.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidBlack' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidBlack.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternSolidBlack' (512#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternSolidBlack.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternHorizontalRamp' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternHorizontalRamp.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternHorizontalRamp' (513#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternHorizontalRamp.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternTemporalRamp' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternTemporalRamp.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternTemporalRamp' (514#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternTemporalRamp.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgBackground' (515#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgBackground.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgForeground' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgForeground.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternBox' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternBox.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternBox' (516#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternBox.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHair' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHair.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHair_whiYuv_2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom' (517#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHair_whiYuv_2' (518#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternCrossHair' (519#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCrossHair.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternMask' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternMask.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgPatternMask' (520#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternMask.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_tpgForeground' (521#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgForeground.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo_mapComp' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom' (522#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo_mapComp' (523#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_v_tpg_mux_3to1_sel2_8_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mux_3to1_sel2_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_mux_3to1_sel2_8_1' (524#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_mux_3to1_sel2_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo' (525#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_0_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_0_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_0_V_shiftReg' (526#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_0_V' (527#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_1_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_1_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_1_V_shiftReg' (528#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_1_V' (529#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_2_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_2_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_2_V_shiftReg' (530#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_2_V' (531#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_srcYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_0_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_0_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_0_V_shiftReg' (532#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_0_V' (533#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_1_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_1_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_1_V_shiftReg' (534#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_1_V' (535#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_2_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_2_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_2_V_shiftReg' (536#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_2_V' (537#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V_shiftReg' (538#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V' (539#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V_shiftReg' (540#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V' (541#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V_shiftReg' (542#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V' (543#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0_v_tpg' (544#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_new_0' (545#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/synth/design_1_tpg_new_0.v:57]
WARNING: [Synth 8-350] instance 'tpg_new' of module 'design_1_tpg_new_0' requires 38 connections, but only 35 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:11210]
INFO: [Synth 8-256] done synthesizing module 'tpg_new_imp_1V24X3T' (546#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:11057]
INFO: [Synth 8-638] synthesizing module 'tpg_old_imp_OTQ0X3' [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:11248]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_subset_converter_1_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/synth/design_1_axis_subset_converter_1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_design_1_axis_subset_converter_1_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_design_1_axis_subset_converter_1_1.v:68]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_core__parameterized1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_core__parameterized1' (546#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_design_1_axis_subset_converter_1_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_design_1_axis_subset_converter_1_1' (547#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_design_1_axis_subset_converter_1_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_design_1_axis_subset_converter_1_1' (548#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_design_1_axis_subset_converter_1_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_design_1_axis_subset_converter_1_1' (549#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_design_1_axis_subset_converter_1_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_design_1_axis_subset_converter_1_1' (550#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_design_1_axis_subset_converter_1_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_design_1_axis_subset_converter_1_1' (551#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_design_1_axis_subset_converter_1_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_design_1_axis_subset_converter_1_1' (552#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_design_1_axis_subset_converter_1_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_design_1_axis_subset_converter_1_1' (553#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_design_1_axis_subset_converter_1_1.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_design_1_axis_subset_converter_1_1' (554#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_design_1_axis_subset_converter_1_1.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_subset_converter_1_1' (555#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_1_1/synth/design_1_axis_subset_converter_1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_subset_converter_2_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/synth/design_1_axis_subset_converter_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_design_1_axis_subset_converter_2_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_design_1_axis_subset_converter_2_0.v:68]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_design_1_axis_subset_converter_2_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdata_remap_design_1_axis_subset_converter_2_0' (556#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_design_1_axis_subset_converter_2_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tuser_remap_design_1_axis_subset_converter_2_0' (557#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_design_1_axis_subset_converter_2_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tid_remap_design_1_axis_subset_converter_2_0' (558#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tid_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_design_1_axis_subset_converter_2_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tdest_remap_design_1_axis_subset_converter_2_0' (559#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdest_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_design_1_axis_subset_converter_2_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tstrb_remap_design_1_axis_subset_converter_2_0' (560#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tstrb_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_design_1_axis_subset_converter_2_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tkeep_remap_design_1_axis_subset_converter_2_0' (561#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tkeep_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_design_1_axis_subset_converter_2_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_tlast_remap_design_1_axis_subset_converter_2_0' (562#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tlast_remap_design_1_axis_subset_converter_2_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_7_axis_subset_converter_design_1_axis_subset_converter_2_0' (563#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_design_1_axis_subset_converter_2_0.v:68]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_subset_converter_2_0' (564#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_2_0/synth/design_1_axis_subset_converter_2_0.v:57]
WARNING: [Synth 8-350] instance 'axis_subset_converter_2' of module 'design_1_axis_subset_converter_2_0' requires 20 connections, but only 16 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:11394]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/synth/design_1_tpg_old_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg.v:55]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_CTRL_s_axi' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_CTRL_s_axi.v:363]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_CTRL_s_axi' (565#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_AXIvideo2MultiPixStream' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_reg_unsigned_short_s' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_reg_unsigned_short_s' (566#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_AXIvideo2MultiPixStream' (567#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgBackground' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgBackground.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternRainbow' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:31]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:32]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom' (568#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit' (569#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit.v:71]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0' (570#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3' (571#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1' (572#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3' (573#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_7s_15_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_7s_15_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_7s_15_3_MulnS_2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_7s_15_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_7s_15_3_MulnS_2' (574#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_7s_15_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_7s_15_3' (575#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_7s_15_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3_MulnS_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3_MulnS_3' (576#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3' (577#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_6s_14_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_6s_14_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_6s_14_3_MulnS_4' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_6s_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_6s_14_3_MulnS_4' (578#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_6s_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_6s_14_3' (579#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_6s_14_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3.v:35]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5' (580#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3' (581#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3.v:35]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternRainbow' (582#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternZonePlate' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternZonePlate.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom' (583#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray' (584#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_reg_int_s' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_reg_int_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_reg_int_s' (585#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_reg_int_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0' (586#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1' (587#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1' (588#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1' (589#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_am_addmul_1s_16ns_16ns_32_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_2' (590#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_am_addmul_1s_16ns_16ns_32_1' (591#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_am_addmul_1s_16ns_16ns_32_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16ns_16_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_3' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_3' (592#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16ns_16_1' (593#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16ns_16_1.v:34]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternZonePlate' (594#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternZonePlate.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray_rom' (595#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray' (596#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242_rom' (597#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242' (598#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_r242.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239_rom' (599#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239' (600#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_y239.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245_rom' (601#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245' (602#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_g245.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233_rom' (603#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233' (604#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_v233.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236_rom' (605#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236' (606#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelYuv_u236.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248_rom' (607#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248' (608#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard_tpgBarSelRgb_b248.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'vBarSel_1_loc_2_phi_fu_196_p8_reg' and it is trimmed from '5' to '1' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard.v:567]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard' (609#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray_rom' (610#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray' (611#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars_tpgTartanBarArray.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars' (612#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_whiYuv_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_whiYuv_1_rom' (613#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_whiYuv_1' (614#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_whiYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_blkYuv_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_blkYuv_1_rom' (615#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_blkYuv_1' (616#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch_blkYuv_1.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch' (617#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHatch.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternColorBars' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternColorBars.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternColorBars' (618#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternColorBars.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternVerticalRamp' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternVerticalRamp.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternVerticalRamp' (619#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternVerticalRamp.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue_bluYuv' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue_bluYuv_rom' (620#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue_bluYuv' (621#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue_bluYuv.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue' (622#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidBlue.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen_grnYuv' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen_grnYuv_rom' (623#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen_grnYuv' (624#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen_grnYuv.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen' (625#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidGreen.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternVerticalHorizontalRa' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternVerticalHorizontalRa.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternVerticalHorizontalRa' (626#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternVerticalHorizontalRa.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidRed' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidRed.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidRed_redYuv' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidRed_redYuv.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidRed_redYuv_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidRed_redYuv.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternSolidRed_redYuv_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidRed_redYuv.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidRed_redYuv_rom' (627#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidRed_redYuv.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidRed_redYuv' (628#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidRed_redYuv.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidRed' (629#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidRed.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidWhite' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidWhite.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidWhite' (630#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidWhite.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPRBS' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPRBS.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPRBS' (631#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPRBS.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidBlack' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidBlack.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternSolidBlack' (632#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternSolidBlack.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternHorizontalRamp' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternHorizontalRamp.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternHorizontalRamp' (633#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternHorizontalRamp.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternTemporalRamp' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternTemporalRamp.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternTemporalRamp' (634#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternTemporalRamp.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgBackground' (635#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgBackground.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgForeground' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgForeground.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternBox' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternBox.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternBox' (636#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternBox.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHair' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHair.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHair_whiYuv_2' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHair_whiYuv_2_rom' (637#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHair_whiYuv_2' (638#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHair_whiYuv_2.v:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternCrossHair' (639#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCrossHair.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternMask' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternMask.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgPatternMask' (640#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternMask.v:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_tpgForeground' (641#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgForeground.v:48]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo_mapComp' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:9]
INFO: [Synth 8-3876] $readmem data file './design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom.dat' is read successfully [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo_mapComp_rom' (642#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo_mapComp' (643#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo_mapComp.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_v_tpg_mux_3to1_sel2_8_1' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mux_3to1_sel2_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_mux_3to1_sel2_8_1' (644#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_mux_3to1_sel2_8_1.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo' (645#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_0_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_0_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_0_V_shiftReg' (646#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_0_V' (647#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_1_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_1_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_1_V_shiftReg' (648#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_1_V' (649#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_2_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_2_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_2_V_shiftReg' (650#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_2_V' (651#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_srcYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_0_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_0_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_0_V_shiftReg' (652#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_0_V' (653#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_1_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_1_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_1_V_shiftReg' (654#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_1_V' (655#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_2_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_2_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_2_V_shiftReg' (656#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_2_V' (657#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_bckgndYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V_shiftReg' (658#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V' (659#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_0_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V_shiftReg' (660#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V' (661#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_1_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V_shiftReg' [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V_shiftReg' (662#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V' (663#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_FIFO_v_tpg_ovrlayYUV_V_val_2_V.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0_v_tpg' (664#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_tpg_old_0' (665#1) [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/synth/design_1_tpg_old_0.v:57]
WARNING: [Synth 8-350] instance 'tpg_old' of module 'design_1_tpg_old_0' requires 38 connections, but only 35 given [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:11411]
INFO: [Synth 8-256] done synthesizing module 'tpg_old_imp_OTQ0X3' (666#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:11248]
INFO: [Synth 8-256] done synthesizing module 'video_path_imp_1DWGEAZ' (667#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:11449]
INFO: [Synth 8-256] done synthesizing module 'design_1' (668#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/hdl/design_1.v:1503]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (669#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (670#1) [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/xapp1285/HW/rtl/scaler_to_vpss.v:140]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/xapp1285/HW/rtl/scaler_to_vpss.v:147]
INFO: [Synth 8-256] done synthesizing module 'scaler_to_vpss' (671#1) [C:/xapp1285/HW/rtl/scaler_to_vpss.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:21:31 ; elapsed = 00:24:37 . Memory (MB): peak = 1251.645 ; gain = 1080.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin w_buffer:deepsleep to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1539]
INFO: [Synth 8-3295] tying undriven pin w_buffer:shutdown to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1539]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:183803]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[71] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[70] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[69] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[68] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[67] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[66] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[65] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[64] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[63] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[62] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[61] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[60] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[59] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[58] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[57] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[56] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[55] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[54] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[53] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[52] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[51] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[50] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[49] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[48] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[47] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[46] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[45] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[44] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[43] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[42] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[41] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[40] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[39] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[38] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[37] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[36] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[35] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[34] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[33] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[32] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[31] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[30] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[29] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[28] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[27] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[26] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[25] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[24] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[23] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[22] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[21] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[20] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[19] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[18] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \v7_bi_fifo.fblk :INT_CLK to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32005]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[71] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[70] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[69] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[68] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[67] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[66] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[65] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[64] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[63] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[62] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[61] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[60] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[59] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[58] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[57] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[56] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[55] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[54] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[53] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[52] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[51] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[50] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[49] to constant 0 [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:30840]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:21:38 ; elapsed = 00:24:47 . Memory (MB): peak = 1251.645 ; gain = 1080.598
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1683 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_iic_0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_iic_0'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_ctrl_0/design_1_proc_sys_rst_ctrl_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_ctrl_0/design_1_proc_sys_rst_ctrl_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_ctrl_0/design_1_proc_sys_rst_ctrl_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_ctrl_0/design_1_proc_sys_rst_ctrl_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid_0/design_1_proc_sys_rst_vid_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid_0/design_1_proc_sys_rst_vid_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid_0/design_1_proc_sys_rst_vid_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid_0/design_1_proc_sys_rst_vid_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid1_0/design_1_proc_sys_rst_vid1_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid1_0/design_1_proc_sys_rst_vid1_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid1_0/design_1_proc_sys_rst_vid1_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_rst_vid1_0/design_1_proc_sys_rst_vid1_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_new_0/design_1_axi_vdma_new_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_new_0/design_1_axi_vdma_new_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_old_0/design_1_axi_vdma_old_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_old_0/design_1_axi_vdma_old_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0_rst_axis_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/rst_axis'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0_rst_axis_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/rst_axis'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0_rst_axis_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/rst_axis'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_0_rst_axis_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/rst_axis'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0_reset_sel_axis_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/reset_sel_axis/U0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0_reset_sel_axis_0_board.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/reset_sel_axis/U0'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0_reset_sel_axis_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/reset_sel_axis/U0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/bd_0_reset_sel_axis_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/reset_sel_axis/U0'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_8/bd_0_axis_fifo_0/bd_0_axis_fifo_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_8/bd_0_axis_fifo_0/bd_0_axis_fifo_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst'
Parsing XDC File [C:/xapp1285/HW/xdc/scaler_to_vpss_timing.xdc]
Finished Parsing XDC File [C:/xapp1285/HW/xdc/scaler_to_vpss_timing.xdc]
Parsing XDC File [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_new_0/design_1_axi_vdma_new_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_new_0/design_1_axi_vdma_new_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_old_0/design_1_axi_vdma_old_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_old_0/design_1_axi_vdma_old_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/design_1_v_vid_in_axi4s_1_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/design_1_v_vid_in_axi4s_1_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_1_0/design_1_v_vid_in_axi4s_1_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtd_0/design_1_vtd_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtd_0/design_1_vtd_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtd_0/design_1_vtd_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/design_1_v_axi4s_vid_out_1_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/design_1_v_axi4s_vid_out_1_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_1_0/design_1_v_axi4s_vid_out_1_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtg_0/design_1_vtg_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtg_0/design_1_vtg_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_vtg_0/design_1_vtg_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0_v_vscaler_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/bd_0_v_vscaler_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/bd_0_v_hscaler_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/bd_0_v_hscaler_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/bd_0_auto_cc_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/bd_0_auto_cc_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_11/bd_0_auto_cc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_12/bd_0_auto_cc_1_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_12/bd_0_auto_cc_1_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_12/bd_0_auto_cc_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_13/bd_0_auto_cc_2_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_13/bd_0_auto_cc_2_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_13/bd_0_auto_cc_2_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_scaler_old_0/design_1_scaler_old_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_scaler_old_0/design_1_scaler_old_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_scaler_old_0/design_1_scaler_old_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/design_1_tpg_new_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/tpg_new/tpg_new/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/design_1_tpg_new_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/tpg_new/tpg_new/inst'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/design_1_tpg_old_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/tpg_old/tpg_old/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/design_1_tpg_old_0.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/tpg_old/tpg_old/inst'
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_0/design_1_auto_us_cc_df_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_0/design_1_auto_us_cc_df_0_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_0/design_1_auto_us_cc_df_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_1/design_1_auto_us_cc_df_1_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_1/design_1_auto_us_cc_df_1_clocks.xdc] for cell 'design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_auto_us_cc_df_1/design_1_auto_us_cc_df_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scaler_to_vpss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scaler_to_vpss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1491 instances were transformed.
  FDR => FDRE: 1467 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1596.156 ; gain = 1.156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:23:18 ; elapsed = 00:26:35 . Memory (MB): peak = 1597.488 ; gain = 1426.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:23:18 ; elapsed = 00:26:35 . Memory (MB): peak = 1597.488 ; gain = 1426.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0/U0. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 213).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/processing_system7_0/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 228).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new/U0. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 257).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old/U0. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 267).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 275).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 280).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd/U0. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 285).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 290).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 295).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg/U0. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 300).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 309).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 314).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/reset_sel_axis/U0. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 329).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 341).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 346).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 351).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 356).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_old/U0. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 365).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/tpg_new/tpg_new/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 370).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/tpg_old/tpg_old/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 379).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 406).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 411).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 420).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df/inst. (constraint file  C:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.runs/synth_1/dont_touch.xdc, line 427).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m08_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/m09_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_ctrl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/control_path/rst_gen/proc_sys_rst_vid1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/auto_us_cc_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_new/axi_vdma_new. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/auto_us_cc_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/framebuffer_old/axi_vdma_old. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_in/fmc_imageon_hdmi_in_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_in/net_gnd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_in/net_vcc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_in/v_vid_in_axi4s_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_in/vtd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_in/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_out/fmc_imageon_hdmi_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_out/net_gnd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_out/net_vcc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_out/v_axi4s_vid_out_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/hdmi_out/vtg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/input_size_set. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/reset_sel_axis. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/rst_axis. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_hscaler. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/v_vscaler. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_new/v_proc_ss_0/inst/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/scaler_old. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/tpg_new/axis_subset_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/tpg_new/tpg_new. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/tpg_old/axis_subset_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/tpg_old/axis_subset_converter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_inst/design_1_i/video_path/tpg_old/tpg_old. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:23:22 ; elapsed = 00:26:38 . Memory (MB): peak = 1597.488 ; gain = 1426.441
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v:1219]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_7_w_upsizer_pktfifo'
INFO: [Synth 8-5544] ROM "si_ptr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_be" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mi_ptr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mi_ptr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mi_be" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mi_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mi_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mi_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_token_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_offset_cntr_eq_max" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "lvar_num_set" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm__parameterized0'
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_fstore_equal_one" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'vblank_d_reg' and it is trimmed from '5' to '4' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'v_axi4s_vid_out_v4_0_1_sync'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'v_axi4s_vid_out_v4_0_1_sync__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_347_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_fu_291_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'Height_read_reg_1422_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_hscale_core_polyphase.v:1000]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond9_i_fu_641_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_35_i_fu_761_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_fu_777_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_12_i_fu_275_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'Height_read_reg_494_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo.v:779]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_7_reg_509_reg' and it is trimmed from '5' to '4' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_3/hdl/verilog/bd_0_v_hscaler_0_v_hscaler_MultiPixStream2AXIvideo.v:782]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_1199_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_1401_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp2_fu_1407_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (GenerateDoutWriteFirstA.mem_reg)
INFO: [Synth 8-802] inferred FSM for state register 'CFIFO_rd_state_reg' in module 'CoefFIFO'
INFO: [Synth 8-3936] Found unconnected internal register 'DelayedRightEdgeHold_reg' and it is trimmed from '64' to '63' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:7876]
INFO: [Synth 8-3936] Found unconnected internal register 'DelayedRightEdgeHold_reg' and it is trimmed from '64' to '63' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:7876]
INFO: [Synth 8-3936] Found unconnected internal register 'h_partial_sum_reg[7]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13402]
INFO: [Synth 8-3936] Found unconnected internal register 'h_partial_sum_reg[6]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13402]
INFO: [Synth 8-3936] Found unconnected internal register 'h_partial_sum_reg[5]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13402]
INFO: [Synth 8-3936] Found unconnected internal register 'h_partial_sum_reg[4]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13402]
INFO: [Synth 8-3936] Found unconnected internal register 'h_partial_sum_reg[3]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13402]
INFO: [Synth 8-3936] Found unconnected internal register 'h_partial_sum_reg[2]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13402]
INFO: [Synth 8-3936] Found unconnected internal register 'h_partial_sum_reg[1]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13402]
INFO: [Synth 8-3936] Found unconnected internal register 'h_partial_sum_reg[0]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13402]
INFO: [Synth 8-3936] Found unconnected internal register 'h_mult_out_reg[0]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13398]
INFO: [Synth 8-3936] Found unconnected internal register 'h_mult_out_reg[1]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13398]
INFO: [Synth 8-3936] Found unconnected internal register 'h_mult_out_reg[2]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13398]
INFO: [Synth 8-3936] Found unconnected internal register 'h_mult_out_reg[3]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13398]
INFO: [Synth 8-3936] Found unconnected internal register 'h_mult_out_reg[4]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13398]
INFO: [Synth 8-3936] Found unconnected internal register 'h_mult_out_reg[5]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13398]
INFO: [Synth 8-3936] Found unconnected internal register 'h_mult_out_reg[6]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13398]
INFO: [Synth 8-3936] Found unconnected internal register 'h_mult_out_reg[7]' and it is trimmed from '36' to '34' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13398]
INFO: [Synth 8-3936] Found unconnected internal register 'd_RightEdgeHold_reg' and it is trimmed from '32' to '31' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13288]
INFO: [Synth 8-3936] Found unconnected internal register 'vs_out_delay_line_reg' and it is trimmed from '64' to '63' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:8290]
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'syncgen_core'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_443_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_AXIvideo2MultiPixStream.v:426]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_114_fu_316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow.v:797]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow.v:789]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow.v:741]
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp3_fu_411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_fu_223_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_217_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_phiprechg_vBarSel_1_loc_2_reg_192pp0_it1_reg' and it is trimmed from '5' to '1' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard.v:370]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternCheckerBoard.v:649]
INFO: [Synth 8-5546] ROM "tmp_91_fu_290_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_90_fu_284_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_84_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternTartanColorBars.v:630]
INFO: [Synth 8-5546] ROM "tmp_32_fu_286_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_26_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_69_fu_240_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_fu_246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_59_fu_206_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_76_fu_187_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_181_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_815_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_815_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternBox.v:483]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternBox.v:481]
INFO: [Synth 8-5546] ROM "tmp_s_fu_253_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_212_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_73_fu_110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_498_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_MultiPixStream2AXIvideo.v:434]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_443_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_AXIvideo2MultiPixStream.v:426]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_114_fu_316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow.v:797]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow.v:789]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow.v:741]
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp3_fu_411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_11_fu_223_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_217_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_phiprechg_vBarSel_1_loc_2_reg_192pp0_it1_reg' and it is trimmed from '5' to '1' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard.v:370]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternCheckerBoard.v:649]
INFO: [Synth 8-5546] ROM "tmp_91_fu_290_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_90_fu_284_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_84_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternTartanColorBars.v:630]
INFO: [Synth 8-5546] ROM "tmp_32_fu_286_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternBox.v:483]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternBox.v:481]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_498_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_MultiPixStream2AXIvideo.v:434]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  header |                          0000010 |                              001
              ack_header |                          0000100 |                              010
                rcv_data |                          0001000 |                              011
                ack_data |                          0100000 |                              100
               xmit_data |                          0010000 |                              101
                wait_ack |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                        000000001 |                             0000
                   start |                        000000010 |                             0001
              start_edge |                        000000100 |                             0010
            scl_low_edge |                        000001000 |                             0011
                 scl_low |                        000010000 |                             0100
           scl_high_edge |                        000100000 |                             0101
                scl_high |                        001000000 |                             0110
               stop_edge |                        010000000 |                             0111
               stop_wait |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                         00000001 |                              000
                M_ISSUE1 |                         00000010 |                              001
              M_WRITING1 |                         00000100 |                              011
              M_AW_STALL |                         00001000 |                              010
              M_AW_DONE1 |                         00010000 |                              110
                M_ISSUE2 |                         00100000 |                              111
              M_WRITING2 |                         01000000 |                              101
              M_AW_DONE2 |                         10000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'one-hot' in module 'axi_dwidth_converter_v2_1_7_w_upsizer_pktfifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_6_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
              wait_pipe1 |                           000010 |                              001
              wait_pipe2 |                           000100 |                              010
            execute_xfer |                           001000 |                              100
              check_done |                           010000 |                              101
           calc_cmd_addr |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'one-hot' in module 'axi_vdma_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
              wait_pipe1 |                           000010 |                              001
              wait_pipe2 |                           000100 |                              010
            execute_xfer |                           001000 |                              100
              check_done |                           010000 |                              101
           calc_cmd_addr |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'one-hot' in module 'axi_vdma_sm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                    0000000000001 |                             0000
    C_SYNC_CALN_SOF_FIFO |                    0000000000010 |                             0010
     C_SYNC_CALN_SOF_VTG |                    0000000000100 |                             0001
      C_SYNC_FALN_ACTIVE |                    0000000001000 |                             0111
 C_SYNC_FALN_EOL_LEADING |                    0000000010000 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                    0000000100000 |                             0100
 C_SYNC_FALN_SOF_LEADING |                    0000001000000 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                    0000010000000 |                             0110
        C_SYNC_FALN_LOCK |                    0000100000000 |                             1000
 C_SYNC_LALN_EOL_LEADING |                    0001000000000 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                    0010000000000 |                             1010
 C_SYNC_LALN_SOF_LEADING |                    0100000000000 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'v_axi4s_vid_out_v4_0_1_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             C_SYNC_IDLE |                    0000000000001 |                             0000
    C_SYNC_CALN_SOF_FIFO |                    0000000000010 |                             0010
     C_SYNC_CALN_SOF_VTG |                    0000000000100 |                             0001
      C_SYNC_FALN_ACTIVE |                    0000000001000 |                             0111
 C_SYNC_FALN_EOL_LEADING |                    0000000010000 |                             0011
 C_SYNC_FALN_EOL_LAGGING |                    0000000100000 |                             0100
 C_SYNC_FALN_SOF_LEADING |                    0000001000000 |                             0101
 C_SYNC_FALN_SOF_LAGGING |                    0000010000000 |                             0110
        C_SYNC_FALN_LOCK |                    0000100000000 |                             1000
 C_SYNC_LALN_EOL_LEADING |                    0001000000000 |                             1001
 C_SYNC_LALN_EOL_LAGGING |                    0010000000000 |                             1010
 C_SYNC_LALN_SOF_LEADING |                    0100000000000 |                             1011
 C_SYNC_LALN_SOF_LAGGING |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'v_axi4s_vid_out_v4_0_1_sync__parameterized0'
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateDoutWriteFirstB.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateDoutReadFirstB.mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
       awaitscalervreset |                           000010 |                              001
             prereadfifo |                           000100 |                              010
                readfifo |                           001000 |                              011
    awaitlowscalervreset |                           010000 |                              100
                  iSTATE |                           100000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CFIFO_rd_state_reg' using encoding 'one-hot' in module 'CoefFIFO'
INFO: [Synth 8-3971] The signal GenerateDoutReadFirstB.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateDoutReadFirstB.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateDoutReadFirstB.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateDoutReadFirstB.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateDoutReadFirstB.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateDoutReadFirstB.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateDoutReadFirstB.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateDoutReadFirstB.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateDoutWriteFirstB.mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
           activevwindow |                            00010 |                              001
            activehcount |                            00100 |                              010
    detectactivevideoend |                            01000 |                              011
               waitstate |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'one-hot' in module 'syncgen_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:24:17 ; elapsed = 00:27:43 . Memory (MB): peak = 1597.488 ; gain = 1426.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |axi_vdma                      |           2|     18463|
|2     |design_1_axi_interconnect_1_0 |           1|     10772|
|3     |design_1_axi_interconnect_1_1 |           1|     10772|
|4     |fmc_imageon_hdmi_out__GC0     |           1|       571|
|5     |hdmi_out_imp_IOXNEJ__GC0      |           1|     15949|
|6     |scaler_new_imp_BTA7Z0         |           1|     25235|
|7     |hdmi_in_imp_1GO8DMN           |           1|     14192|
|8     |tpg_new_imp_1V24X3T           |           1|     16492|
|9     |design_1_scaler_old_0         |           1|     21151|
|10    |tpg_old_imp_OTQ0X3            |           1|     16492|
|11    |control_path_imp_1BU48Y2      |           1|     11165|
|12    |scaler_to_vpss__GC0           |           1|        63|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:24:21 ; elapsed = 00:27:47 . Memory (MB): peak = 1597.488 ; gain = 1426.441
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'embed_syncs_l/vblank_d_reg' and it is trimmed from '4' to '3' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/avnet/fmc_imageon_hdmi_out_v2_0/hdl/vhdl/adv7511_embed_syncs.vhd:93]
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_SCATTER_STROBE_GEN/var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-115] binding instance 'i_6' in module 'partition' to reference 'logic__359' which has no pins
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3]' and it is trimmed from '38' to '36' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2]' and it is trimmed from '38' to '36' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[1]' and it is trimmed from '38' to '36' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0]' and it is trimmed from '38' to '36' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3]' and it is trimmed from '59' to '51' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2]' and it is trimmed from '59' to '51' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[1]' and it is trimmed from '59' to '51' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-3936] Found unconnected internal register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0]' and it is trimmed from '59' to '51' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/hdl/src/vhdl/dynshreg_f.vhd:246]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
INFO: [Synth 8-3917] design axi_vdma has port mm2s_buffer_empty driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_buffer_almost_empty driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_buffer_full driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_buffer_almost_full driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_fsync_out driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_fsync_out driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_prmtr_update driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port s2mm_prmtr_update driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[31] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[30] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[29] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[28] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[27] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[26] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[25] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[24] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[23] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[22] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[21] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[20] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[19] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[18] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[17] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[16] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[15] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[14] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[13] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[12] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[11] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[10] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[9] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[8] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[7] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[6] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[5] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[4] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[3] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_araddr[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[3] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arlen[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arsize[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arburst[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[1] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_arvalid driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port m_axi_sg_rready driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port mm2s_prmry_reset_out_n driven by constant 1
INFO: [Synth 8-3917] design axi_vdma has port s2mm_prmry_reset_out_n driven by constant 1
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[63] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[62] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[61] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[60] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[59] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[58] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[57] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[56] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[55] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[54] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[53] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[52] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[51] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[50] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[49] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[48] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[47] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[46] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[45] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[44] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[43] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[42] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[41] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[40] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[39] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[38] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[37] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[36] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[35] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[34] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[33] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[32] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[31] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[30] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[29] driven by constant 0
INFO: [Synth 8-3917] design axi_vdma has port axi_vdma_tstvec[28] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_arready
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[31]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[30]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[29]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[28]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[27]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[26]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[25]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[24]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[23]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[22]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[21]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[20]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[19]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[18]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[17]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[16]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[15]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[14]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[13]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[12]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[11]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[10]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[9]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[8]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[7]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[6]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[5]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[4]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[3]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[2]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[1]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rdata[0]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rresp[1]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rresp[0]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rlast
WARNING: [Synth 8-3331] design axi_vdma has unconnected port m_axi_sg_rvalid
WARNING: [Synth 8-3331] design axi_vdma has unconnected port s_axis_s2mm_tkeep[1]
WARNING: [Synth 8-3331] design axi_vdma has unconnected port s_axis_s2mm_tkeep[0]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_AXI_bid[5]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_AXI_bid[4]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_AXI_bid[3]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_AXI_bid[2]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_AXI_bid[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_AXI_rid[5]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_AXI_rid[4]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_AXI_rid[3]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_AXI_rid[2]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_0 has unconnected port M00_AXI_rid[1]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:487]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_1 has unconnected port M00_AXI_bid[5]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_1 has unconnected port M00_AXI_bid[4]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_1 has unconnected port M00_AXI_bid[3]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_1 has unconnected port M00_AXI_bid[2]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_1 has unconnected port M00_AXI_bid[1]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_1 has unconnected port M00_AXI_rid[5]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_1 has unconnected port M00_AXI_rid[4]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_1 has unconnected port M00_AXI_rid[3]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_1 has unconnected port M00_AXI_rid[2]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_1_1 has unconnected port M00_AXI_rid[1]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10672]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10672]
DSP Report: Generating DSP sum_1_reg_1746_reg, operation Mode is: ((C:0x800)+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_reg_1746_reg.
DSP Report: register B is absorbed into DSP sum_1_reg_1746_reg.
DSP Report: register FiltCoeff_0_load_reg_1726_reg is absorbed into DSP sum_1_reg_1746_reg.
DSP Report: register sum_1_reg_1746_reg is absorbed into DSP sum_1_reg_1746_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_13ns_24_1_U48/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_DSP48_5_U/p is absorbed into DSP sum_1_reg_1746_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_13ns_24_1_U48/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_DSP48_5_U/m is absorbed into DSP sum_1_reg_1746_reg.
DSP Report: Generating DSP sum_1_0_0_1_reg_1771_reg, operation Mode is: (C+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_0_1_reg_1771_reg.
DSP Report: register B is absorbed into DSP sum_1_0_0_1_reg_1771_reg.
DSP Report: register FiltCoeff_1_load_reg_1736_reg is absorbed into DSP sum_1_0_0_1_reg_1771_reg.
DSP Report: register sum_1_0_0_1_reg_1771_reg is absorbed into DSP sum_1_0_0_1_reg_1771_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_24s_25_1_U49/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_DSP48_0_U/p is absorbed into DSP sum_1_0_0_1_reg_1771_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_24s_25_1_U49/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_DSP48_0_U/m is absorbed into DSP sum_1_0_0_1_reg_1771_reg.
DSP Report: Generating DSP sum_1_0_0_2_reg_1811_reg, operation Mode is: (C+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_0_2_reg_1811_reg.
DSP Report: register B is absorbed into DSP sum_1_0_0_2_reg_1811_reg.
DSP Report: register FiltCoeff_2_load_reg_1761_reg is absorbed into DSP sum_1_0_0_2_reg_1811_reg.
DSP Report: register sum_1_0_0_2_reg_1811_reg is absorbed into DSP sum_1_0_0_2_reg_1811_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_25s_26_1_U43/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_DSP48_6_U/p is absorbed into DSP sum_1_0_0_2_reg_1811_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_25s_26_1_U43/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_DSP48_6_U/m is absorbed into DSP sum_1_0_0_2_reg_1811_reg.
DSP Report: Generating DSP sum_1_0_0_3_reg_1846_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_0_3_reg_1846_reg.
DSP Report: register B is absorbed into DSP sum_1_0_0_3_reg_1846_reg.
DSP Report: register FiltCoeff_3_load_reg_1786_reg is absorbed into DSP sum_1_0_0_3_reg_1846_reg.
DSP Report: register sum_1_0_0_3_reg_1846_reg is absorbed into DSP sum_1_0_0_3_reg_1846_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_26_1_U53/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_DSP48_4_U/p is absorbed into DSP sum_1_0_0_3_reg_1846_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_26_1_U53/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_DSP48_4_U/m is absorbed into DSP sum_1_0_0_3_reg_1846_reg.
DSP Report: Generating DSP sum_1_0_0_4_reg_1861_reg, operation Mode is: (C+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_0_4_reg_1861_reg.
DSP Report: register B is absorbed into DSP sum_1_0_0_4_reg_1861_reg.
DSP Report: register FiltCoeff_4_load_reg_1826_reg is absorbed into DSP sum_1_0_0_4_reg_1861_reg.
DSP Report: register sum_1_0_0_4_reg_1861_reg is absorbed into DSP sum_1_0_0_4_reg_1861_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_27_1_U51/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_DSP48_3_U/p is absorbed into DSP sum_1_0_0_4_reg_1861_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_27_1_U51/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_DSP48_3_U/m is absorbed into DSP sum_1_0_0_4_reg_1861_reg.
DSP Report: Generating DSP sum_1_0_0_5_reg_1876_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_0_5_reg_1876_reg.
DSP Report: register B is absorbed into DSP sum_1_0_0_5_reg_1876_reg.
DSP Report: register FiltCoeff_5_load_reg_1831_reg is absorbed into DSP sum_1_0_0_5_reg_1876_reg.
DSP Report: register ap_reg_ppstg_FiltCoeff_5_load_reg_1831_pp0_it6_reg is absorbed into DSP sum_1_0_0_5_reg_1876_reg.
DSP Report: register sum_1_0_0_5_reg_1876_reg is absorbed into DSP sum_1_0_0_5_reg_1876_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_27s_27_1_U33/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1_DSP48_1_U/p is absorbed into DSP sum_1_0_0_5_reg_1876_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_27s_27_1_U33/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1_DSP48_1_U/m is absorbed into DSP sum_1_0_0_5_reg_1876_reg.
DSP Report: Generating DSP sum_1_0_0_6_reg_1891_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_0_6_reg_1891_reg.
DSP Report: register B is absorbed into DSP sum_1_0_0_6_reg_1891_reg.
DSP Report: register ap_reg_ppstg_FiltCoeff_6_load_reg_1836_pp0_it6_reg is absorbed into DSP sum_1_0_0_6_reg_1891_reg.
DSP Report: register ap_reg_ppstg_FiltCoeff_6_load_reg_1836_pp0_it7_reg is absorbed into DSP sum_1_0_0_6_reg_1891_reg.
DSP Report: register sum_1_0_0_6_reg_1891_reg is absorbed into DSP sum_1_0_0_6_reg_1891_reg.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U36/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP sum_1_0_0_6_reg_1891_reg.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U36/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP sum_1_0_0_6_reg_1891_reg.
DSP Report: Generating DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register ap_reg_ppstg_FiltCoeff_7_load_reg_1841_pp0_it7_reg is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register ap_reg_ppstg_FiltCoeff_7_load_reg_1841_pp0_it8_reg is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U34/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: Generating DSP sum_1_0_1_reg_1751_reg, operation Mode is: ((C:0x800)+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_1_reg_1751_reg.
DSP Report: register B is absorbed into DSP sum_1_0_1_reg_1751_reg.
DSP Report: register FiltCoeff_0_load_reg_1726_reg is absorbed into DSP sum_1_0_1_reg_1751_reg.
DSP Report: register sum_1_0_1_reg_1751_reg is absorbed into DSP sum_1_0_1_reg_1751_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_13ns_24_1_U44/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_DSP48_5_U/p is absorbed into DSP sum_1_0_1_reg_1751_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_13ns_24_1_U44/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_DSP48_5_U/m is absorbed into DSP sum_1_0_1_reg_1751_reg.
DSP Report: Generating DSP sum_1_0_1_1_reg_1776_reg, operation Mode is: (C+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_1_1_reg_1776_reg.
DSP Report: register B is absorbed into DSP sum_1_0_1_1_reg_1776_reg.
DSP Report: register FiltCoeff_1_load_reg_1736_reg is absorbed into DSP sum_1_0_1_1_reg_1776_reg.
DSP Report: register sum_1_0_1_1_reg_1776_reg is absorbed into DSP sum_1_0_1_1_reg_1776_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_24s_25_1_U31/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_DSP48_0_U/p is absorbed into DSP sum_1_0_1_1_reg_1776_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_24s_25_1_U31/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_DSP48_0_U/m is absorbed into DSP sum_1_0_1_1_reg_1776_reg.
DSP Report: Generating DSP sum_1_0_1_2_reg_1816_reg, operation Mode is: (C+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_1_2_reg_1816_reg.
DSP Report: register B is absorbed into DSP sum_1_0_1_2_reg_1816_reg.
DSP Report: register FiltCoeff_2_load_reg_1761_reg is absorbed into DSP sum_1_0_1_2_reg_1816_reg.
DSP Report: register sum_1_0_1_2_reg_1816_reg is absorbed into DSP sum_1_0_1_2_reg_1816_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_25s_26_1_U52/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_DSP48_6_U/p is absorbed into DSP sum_1_0_1_2_reg_1816_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_25s_26_1_U52/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_DSP48_6_U/m is absorbed into DSP sum_1_0_1_2_reg_1816_reg.
DSP Report: Generating DSP sum_1_0_1_3_reg_1851_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_1_3_reg_1851_reg.
DSP Report: register B is absorbed into DSP sum_1_0_1_3_reg_1851_reg.
DSP Report: register FiltCoeff_3_load_reg_1786_reg is absorbed into DSP sum_1_0_1_3_reg_1851_reg.
DSP Report: register sum_1_0_1_3_reg_1851_reg is absorbed into DSP sum_1_0_1_3_reg_1851_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_26_1_U50/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_DSP48_4_U/p is absorbed into DSP sum_1_0_1_3_reg_1851_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_26_1_U50/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_DSP48_4_U/m is absorbed into DSP sum_1_0_1_3_reg_1851_reg.
DSP Report: Generating DSP sum_1_0_1_4_reg_1866_reg, operation Mode is: (C+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_1_4_reg_1866_reg.
DSP Report: register B is absorbed into DSP sum_1_0_1_4_reg_1866_reg.
DSP Report: register FiltCoeff_4_load_reg_1826_reg is absorbed into DSP sum_1_0_1_4_reg_1866_reg.
DSP Report: register sum_1_0_1_4_reg_1866_reg is absorbed into DSP sum_1_0_1_4_reg_1866_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_27_1_U37/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_DSP48_3_U/p is absorbed into DSP sum_1_0_1_4_reg_1866_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_27_1_U37/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_DSP48_3_U/m is absorbed into DSP sum_1_0_1_4_reg_1866_reg.
DSP Report: Generating DSP sum_1_0_1_5_reg_1881_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_1_5_reg_1881_reg.
DSP Report: register B is absorbed into DSP sum_1_0_1_5_reg_1881_reg.
DSP Report: register FiltCoeff_5_load_reg_1831_reg is absorbed into DSP sum_1_0_1_5_reg_1881_reg.
DSP Report: register ap_reg_ppstg_FiltCoeff_5_load_reg_1831_pp0_it6_reg is absorbed into DSP sum_1_0_1_5_reg_1881_reg.
DSP Report: register sum_1_0_1_5_reg_1881_reg is absorbed into DSP sum_1_0_1_5_reg_1881_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_27s_27_1_U45/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1_DSP48_1_U/p is absorbed into DSP sum_1_0_1_5_reg_1881_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_27s_27_1_U45/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1_DSP48_1_U/m is absorbed into DSP sum_1_0_1_5_reg_1881_reg.
DSP Report: Generating DSP sum_1_0_1_6_reg_1896_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_1_6_reg_1896_reg.
DSP Report: register B is absorbed into DSP sum_1_0_1_6_reg_1896_reg.
DSP Report: register ap_reg_ppstg_FiltCoeff_6_load_reg_1836_pp0_it6_reg is absorbed into DSP sum_1_0_1_6_reg_1896_reg.
DSP Report: register ap_reg_ppstg_FiltCoeff_6_load_reg_1836_pp0_it7_reg is absorbed into DSP sum_1_0_1_6_reg_1896_reg.
DSP Report: register sum_1_0_1_6_reg_1896_reg is absorbed into DSP sum_1_0_1_6_reg_1896_reg.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U39/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP sum_1_0_1_6_reg_1896_reg.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U39/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP sum_1_0_1_6_reg_1896_reg.
DSP Report: Generating DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U54/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U54/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U54/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register ap_reg_ppstg_FiltCoeff_7_load_reg_1841_pp0_it7_reg is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U54/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register ap_reg_ppstg_FiltCoeff_7_load_reg_1841_pp0_it8_reg is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U54/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U54/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U54/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U54/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U54/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: Generating DSP sum_1_0_2_reg_1756_reg, operation Mode is: ((C:0x800)+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_2_reg_1756_reg.
DSP Report: register B is absorbed into DSP sum_1_0_2_reg_1756_reg.
DSP Report: register FiltCoeff_0_load_reg_1726_reg is absorbed into DSP sum_1_0_2_reg_1756_reg.
DSP Report: register sum_1_0_2_reg_1756_reg is absorbed into DSP sum_1_0_2_reg_1756_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_13ns_24_1_U42/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_DSP48_5_U/p is absorbed into DSP sum_1_0_2_reg_1756_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_13ns_24_1_U42/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_13ns_24_1_DSP48_5_U/m is absorbed into DSP sum_1_0_2_reg_1756_reg.
DSP Report: Generating DSP sum_1_0_2_1_reg_1781_reg, operation Mode is: (C+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_2_1_reg_1781_reg.
DSP Report: register B is absorbed into DSP sum_1_0_2_1_reg_1781_reg.
DSP Report: register FiltCoeff_1_load_reg_1736_reg is absorbed into DSP sum_1_0_2_1_reg_1781_reg.
DSP Report: register sum_1_0_2_1_reg_1781_reg is absorbed into DSP sum_1_0_2_1_reg_1781_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_24s_25_1_U35/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_DSP48_0_U/p is absorbed into DSP sum_1_0_2_1_reg_1781_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_24s_25_1_U35/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_24s_25_1_DSP48_0_U/m is absorbed into DSP sum_1_0_2_1_reg_1781_reg.
DSP Report: Generating DSP sum_1_0_2_2_reg_1821_reg, operation Mode is: (C+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_2_2_reg_1821_reg.
DSP Report: register B is absorbed into DSP sum_1_0_2_2_reg_1821_reg.
DSP Report: register FiltCoeff_2_load_reg_1761_reg is absorbed into DSP sum_1_0_2_2_reg_1821_reg.
DSP Report: register sum_1_0_2_2_reg_1821_reg is absorbed into DSP sum_1_0_2_2_reg_1821_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_25s_26_1_U47/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_DSP48_6_U/p is absorbed into DSP sum_1_0_2_2_reg_1821_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_25s_26_1_U47/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_25s_26_1_DSP48_6_U/m is absorbed into DSP sum_1_0_2_2_reg_1821_reg.
DSP Report: Generating DSP sum_1_0_2_3_reg_1856_reg, operation Mode is: (PCIN+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_2_3_reg_1856_reg.
DSP Report: register B is absorbed into DSP sum_1_0_2_3_reg_1856_reg.
DSP Report: register FiltCoeff_3_load_reg_1786_reg is absorbed into DSP sum_1_0_2_3_reg_1856_reg.
DSP Report: register sum_1_0_2_3_reg_1856_reg is absorbed into DSP sum_1_0_2_3_reg_1856_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_26_1_U41/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_DSP48_4_U/p is absorbed into DSP sum_1_0_2_3_reg_1856_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_26_1_U41/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_26_1_DSP48_4_U/m is absorbed into DSP sum_1_0_2_3_reg_1856_reg.
DSP Report: Generating DSP sum_1_0_2_4_reg_1871_reg, operation Mode is: (C+A2*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_2_4_reg_1871_reg.
DSP Report: register B is absorbed into DSP sum_1_0_2_4_reg_1871_reg.
DSP Report: register FiltCoeff_4_load_reg_1826_reg is absorbed into DSP sum_1_0_2_4_reg_1871_reg.
DSP Report: register sum_1_0_2_4_reg_1871_reg is absorbed into DSP sum_1_0_2_4_reg_1871_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_27_1_U46/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_DSP48_3_U/p is absorbed into DSP sum_1_0_2_4_reg_1871_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_26s_27_1_U46/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_26s_27_1_DSP48_3_U/m is absorbed into DSP sum_1_0_2_4_reg_1871_reg.
DSP Report: Generating DSP sum_1_0_2_5_reg_1886_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_2_5_reg_1886_reg.
DSP Report: register B is absorbed into DSP sum_1_0_2_5_reg_1886_reg.
DSP Report: register FiltCoeff_5_load_reg_1831_reg is absorbed into DSP sum_1_0_2_5_reg_1886_reg.
DSP Report: register ap_reg_ppstg_FiltCoeff_5_load_reg_1831_pp0_it6_reg is absorbed into DSP sum_1_0_2_5_reg_1886_reg.
DSP Report: register sum_1_0_2_5_reg_1886_reg is absorbed into DSP sum_1_0_2_5_reg_1886_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_27s_27_1_U32/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1_DSP48_1_U/p is absorbed into DSP sum_1_0_2_5_reg_1886_reg.
DSP Report: operator v_hscaler_mac_muladd_8ns_16s_27s_27_1_U32/bd_0_v_hscaler_0_v_hscaler_mac_muladd_8ns_16s_27s_27_1_DSP48_1_U/m is absorbed into DSP sum_1_0_2_5_reg_1886_reg.
DSP Report: Generating DSP sum_1_0_2_6_reg_1901_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_1_0_2_6_reg_1901_reg.
DSP Report: register B is absorbed into DSP sum_1_0_2_6_reg_1901_reg.
DSP Report: register ap_reg_ppstg_FiltCoeff_6_load_reg_1836_pp0_it6_reg is absorbed into DSP sum_1_0_2_6_reg_1901_reg.
DSP Report: register ap_reg_ppstg_FiltCoeff_6_load_reg_1836_pp0_it7_reg is absorbed into DSP sum_1_0_2_6_reg_1901_reg.
DSP Report: register sum_1_0_2_6_reg_1901_reg is absorbed into DSP sum_1_0_2_6_reg_1901_reg.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U40/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP sum_1_0_2_6_reg_1901_reg.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U40/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP sum_1_0_2_6_reg_1901_reg.
DSP Report: Generating DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U38/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U38/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U38/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register ap_reg_ppstg_FiltCoeff_7_load_reg_1841_pp0_it7_reg is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U38/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register ap_reg_ppstg_FiltCoeff_7_load_reg_1841_pp0_it8_reg is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U38/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U38/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U38/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_hscaler_mac_muladd_16s_8ns_27s_27_1_U38/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP v_hscaler_mac_muladd_16s_8ns_27s_27_1_U38/bd_0_v_hscaler_0_v_hscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
INFO: [Synth 8-5545] ROM "tmp_35_i_fu_761_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP sum_reg_2877_reg, operation Mode is: ((C:0x800)+A''*B2)'.
DSP Report: register B is absorbed into DSP sum_reg_2877_reg.
DSP Report: register FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_reg_2877_reg.
DSP Report: register FiltCoeff_0_load_reg_2872_reg is absorbed into DSP sum_reg_2877_reg.
DSP Report: register sum_reg_2877_reg is absorbed into DSP sum_reg_2877_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_13ns_24_1_U14/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_DSP48_0_U/p is absorbed into DSP sum_reg_2877_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_13ns_24_1_U14/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_DSP48_0_U/m is absorbed into DSP sum_reg_2877_reg.
DSP Report: Generating DSP sum_0_0_1_reg_2897_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_0_1_reg_2897_reg.
DSP Report: register B is absorbed into DSP sum_0_0_1_reg_2897_reg.
DSP Report: register FiltCoeff_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_0_1_reg_2897_reg.
DSP Report: register FiltCoeff_1_load_reg_2882_reg is absorbed into DSP sum_0_0_1_reg_2897_reg.
DSP Report: register sum_0_0_1_reg_2897_reg is absorbed into DSP sum_0_0_1_reg_2897_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_24s_25_1_U17/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_DSP48_3_U/p is absorbed into DSP sum_0_0_1_reg_2897_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_24s_25_1_U17/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_DSP48_3_U/m is absorbed into DSP sum_0_0_1_reg_2897_reg.
DSP Report: Generating DSP sum_0_0_2_reg_2917_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_0_2_reg_2917_reg.
DSP Report: register B is absorbed into DSP sum_0_0_2_reg_2917_reg.
DSP Report: register FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_0_2_reg_2917_reg.
DSP Report: register FiltCoeff_2_load_reg_2902_reg is absorbed into DSP sum_0_0_2_reg_2917_reg.
DSP Report: register sum_0_0_2_reg_2917_reg is absorbed into DSP sum_0_0_2_reg_2917_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_25s_26_1_U36/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_DSP48_5_U/p is absorbed into DSP sum_0_0_2_reg_2917_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_25s_26_1_U36/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_DSP48_5_U/m is absorbed into DSP sum_0_0_2_reg_2917_reg.
DSP Report: Generating DSP sum_0_0_3_reg_2937_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_0_3_reg_2937_reg.
DSP Report: register B is absorbed into DSP sum_0_0_3_reg_2937_reg.
DSP Report: register FiltCoeff_3_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_0_3_reg_2937_reg.
DSP Report: register FiltCoeff_3_load_reg_2922_reg is absorbed into DSP sum_0_0_3_reg_2937_reg.
DSP Report: register sum_0_0_3_reg_2937_reg is absorbed into DSP sum_0_0_3_reg_2937_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_26_1_U27/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_DSP48_1_U/p is absorbed into DSP sum_0_0_3_reg_2937_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_26_1_U27/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_DSP48_1_U/m is absorbed into DSP sum_0_0_3_reg_2937_reg.
DSP Report: Generating DSP sum_0_0_4_reg_2957_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_0_4_reg_2957_reg.
DSP Report: register B is absorbed into DSP sum_0_0_4_reg_2957_reg.
DSP Report: register FiltCoeff_4_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_0_4_reg_2957_reg.
DSP Report: register FiltCoeff_4_load_reg_2942_reg is absorbed into DSP sum_0_0_4_reg_2957_reg.
DSP Report: register sum_0_0_4_reg_2957_reg is absorbed into DSP sum_0_0_4_reg_2957_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_27_1_U32/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_DSP48_4_U/p is absorbed into DSP sum_0_0_4_reg_2957_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_27_1_U32/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_DSP48_4_U/m is absorbed into DSP sum_0_0_4_reg_2957_reg.
DSP Report: Generating DSP sum_0_0_5_reg_2977_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_0_5_reg_2977_reg.
DSP Report: register B is absorbed into DSP sum_0_0_5_reg_2977_reg.
DSP Report: register FiltCoeff_5_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_0_5_reg_2977_reg.
DSP Report: register FiltCoeff_5_load_reg_2962_reg is absorbed into DSP sum_0_0_5_reg_2977_reg.
DSP Report: register sum_0_0_5_reg_2977_reg is absorbed into DSP sum_0_0_5_reg_2977_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U26/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP sum_0_0_5_reg_2977_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U26/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP sum_0_0_5_reg_2977_reg.
DSP Report: Generating DSP sum_0_0_6_reg_2997_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_0_6_reg_2997_reg.
DSP Report: register B is absorbed into DSP sum_0_0_6_reg_2997_reg.
DSP Report: register FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_0_6_reg_2997_reg.
DSP Report: register FiltCoeff_6_load_reg_2982_reg is absorbed into DSP sum_0_0_6_reg_2997_reg.
DSP Report: register sum_0_0_6_reg_2997_reg is absorbed into DSP sum_0_0_6_reg_2997_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U25/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP sum_0_0_6_reg_2997_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U25/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP sum_0_0_6_reg_2997_reg.
DSP Report: Generating DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register FiltCoeff_7_load_reg_3002_reg is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U21/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: Generating DSP sum_0_1_reg_2887_reg, operation Mode is: ((C:0x800)+A''*B2)'.
DSP Report: register B is absorbed into DSP sum_0_1_reg_2887_reg.
DSP Report: register FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_1_reg_2887_reg.
DSP Report: register FiltCoeff_0_load_reg_2872_reg is absorbed into DSP sum_0_1_reg_2887_reg.
DSP Report: register sum_0_1_reg_2887_reg is absorbed into DSP sum_0_1_reg_2887_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_13ns_24_1_U29/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_DSP48_0_U/p is absorbed into DSP sum_0_1_reg_2887_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_13ns_24_1_U29/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_DSP48_0_U/m is absorbed into DSP sum_0_1_reg_2887_reg.
DSP Report: Generating DSP sum_0_1_1_reg_2907_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_1_1_reg_2907_reg.
DSP Report: register B is absorbed into DSP sum_0_1_1_reg_2907_reg.
DSP Report: register FiltCoeff_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_1_1_reg_2907_reg.
DSP Report: register FiltCoeff_1_load_reg_2882_reg is absorbed into DSP sum_0_1_1_reg_2907_reg.
DSP Report: register sum_0_1_1_reg_2907_reg is absorbed into DSP sum_0_1_1_reg_2907_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_24s_25_1_U23/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_DSP48_3_U/p is absorbed into DSP sum_0_1_1_reg_2907_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_24s_25_1_U23/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_DSP48_3_U/m is absorbed into DSP sum_0_1_1_reg_2907_reg.
DSP Report: Generating DSP sum_0_1_2_reg_2927_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_1_2_reg_2927_reg.
DSP Report: register B is absorbed into DSP sum_0_1_2_reg_2927_reg.
DSP Report: register FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_1_2_reg_2927_reg.
DSP Report: register FiltCoeff_2_load_reg_2902_reg is absorbed into DSP sum_0_1_2_reg_2927_reg.
DSP Report: register sum_0_1_2_reg_2927_reg is absorbed into DSP sum_0_1_2_reg_2927_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_25s_26_1_U30/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_DSP48_5_U/p is absorbed into DSP sum_0_1_2_reg_2927_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_25s_26_1_U30/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_DSP48_5_U/m is absorbed into DSP sum_0_1_2_reg_2927_reg.
DSP Report: Generating DSP sum_0_1_3_reg_2947_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_1_3_reg_2947_reg.
DSP Report: register B is absorbed into DSP sum_0_1_3_reg_2947_reg.
DSP Report: register FiltCoeff_3_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_1_3_reg_2947_reg.
DSP Report: register FiltCoeff_3_load_reg_2922_reg is absorbed into DSP sum_0_1_3_reg_2947_reg.
DSP Report: register sum_0_1_3_reg_2947_reg is absorbed into DSP sum_0_1_3_reg_2947_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_26_1_U19/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_DSP48_1_U/p is absorbed into DSP sum_0_1_3_reg_2947_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_26_1_U19/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_DSP48_1_U/m is absorbed into DSP sum_0_1_3_reg_2947_reg.
DSP Report: Generating DSP sum_0_1_4_reg_2967_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_1_4_reg_2967_reg.
DSP Report: register B is absorbed into DSP sum_0_1_4_reg_2967_reg.
DSP Report: register FiltCoeff_4_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_1_4_reg_2967_reg.
DSP Report: register FiltCoeff_4_load_reg_2942_reg is absorbed into DSP sum_0_1_4_reg_2967_reg.
DSP Report: register sum_0_1_4_reg_2967_reg is absorbed into DSP sum_0_1_4_reg_2967_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_27_1_U28/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_DSP48_4_U/p is absorbed into DSP sum_0_1_4_reg_2967_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_27_1_U28/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_DSP48_4_U/m is absorbed into DSP sum_0_1_4_reg_2967_reg.
DSP Report: Generating DSP sum_0_1_5_reg_2987_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_1_5_reg_2987_reg.
DSP Report: register B is absorbed into DSP sum_0_1_5_reg_2987_reg.
DSP Report: register FiltCoeff_5_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_1_5_reg_2987_reg.
DSP Report: register FiltCoeff_5_load_reg_2962_reg is absorbed into DSP sum_0_1_5_reg_2987_reg.
DSP Report: register sum_0_1_5_reg_2987_reg is absorbed into DSP sum_0_1_5_reg_2987_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U31/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP sum_0_1_5_reg_2987_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U31/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP sum_0_1_5_reg_2987_reg.
DSP Report: Generating DSP sum_0_1_6_reg_3007_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_1_6_reg_3007_reg.
DSP Report: register B is absorbed into DSP sum_0_1_6_reg_3007_reg.
DSP Report: register FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_1_6_reg_3007_reg.
DSP Report: register FiltCoeff_6_load_reg_2982_reg is absorbed into DSP sum_0_1_6_reg_3007_reg.
DSP Report: register sum_0_1_6_reg_3007_reg is absorbed into DSP sum_0_1_6_reg_3007_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U37/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP sum_0_1_6_reg_3007_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U37/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP sum_0_1_6_reg_3007_reg.
DSP Report: Generating DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U16/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U16/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U16/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U16/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register FiltCoeff_7_load_reg_3002_reg is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U16/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U16/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U16/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U16/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U16/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: Generating DSP sum_0_2_reg_2892_reg, operation Mode is: ((C:0x800)+A''*B2)'.
DSP Report: register B is absorbed into DSP sum_0_2_reg_2892_reg.
DSP Report: register FiltCoeff_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_2_reg_2892_reg.
DSP Report: register FiltCoeff_0_load_reg_2872_reg is absorbed into DSP sum_0_2_reg_2892_reg.
DSP Report: register sum_0_2_reg_2892_reg is absorbed into DSP sum_0_2_reg_2892_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_13ns_24_1_U18/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_DSP48_0_U/p is absorbed into DSP sum_0_2_reg_2892_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_13ns_24_1_U18/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_DSP48_0_U/m is absorbed into DSP sum_0_2_reg_2892_reg.
DSP Report: Generating DSP sum_0_2_1_reg_2912_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_2_1_reg_2912_reg.
DSP Report: register B is absorbed into DSP sum_0_2_1_reg_2912_reg.
DSP Report: register FiltCoeff_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_2_1_reg_2912_reg.
DSP Report: register FiltCoeff_1_load_reg_2882_reg is absorbed into DSP sum_0_2_1_reg_2912_reg.
DSP Report: register sum_0_2_1_reg_2912_reg is absorbed into DSP sum_0_2_1_reg_2912_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_24s_25_1_U35/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_DSP48_3_U/p is absorbed into DSP sum_0_2_1_reg_2912_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_24s_25_1_U35/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_DSP48_3_U/m is absorbed into DSP sum_0_2_1_reg_2912_reg.
DSP Report: Generating DSP sum_0_2_2_reg_2932_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_2_2_reg_2932_reg.
DSP Report: register B is absorbed into DSP sum_0_2_2_reg_2932_reg.
DSP Report: register FiltCoeff_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_2_2_reg_2932_reg.
DSP Report: register FiltCoeff_2_load_reg_2902_reg is absorbed into DSP sum_0_2_2_reg_2932_reg.
DSP Report: register sum_0_2_2_reg_2932_reg is absorbed into DSP sum_0_2_2_reg_2932_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_25s_26_1_U34/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_DSP48_5_U/p is absorbed into DSP sum_0_2_2_reg_2932_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_25s_26_1_U34/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_DSP48_5_U/m is absorbed into DSP sum_0_2_2_reg_2932_reg.
DSP Report: Generating DSP sum_0_2_3_reg_2952_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_2_3_reg_2952_reg.
DSP Report: register B is absorbed into DSP sum_0_2_3_reg_2952_reg.
DSP Report: register FiltCoeff_3_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_2_3_reg_2952_reg.
DSP Report: register FiltCoeff_3_load_reg_2922_reg is absorbed into DSP sum_0_2_3_reg_2952_reg.
DSP Report: register sum_0_2_3_reg_2952_reg is absorbed into DSP sum_0_2_3_reg_2952_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_26_1_U15/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_DSP48_1_U/p is absorbed into DSP sum_0_2_3_reg_2952_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_26_1_U15/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_DSP48_1_U/m is absorbed into DSP sum_0_2_3_reg_2952_reg.
DSP Report: Generating DSP sum_0_2_4_reg_2972_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_2_4_reg_2972_reg.
DSP Report: register B is absorbed into DSP sum_0_2_4_reg_2972_reg.
DSP Report: register FiltCoeff_4_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_2_4_reg_2972_reg.
DSP Report: register FiltCoeff_4_load_reg_2942_reg is absorbed into DSP sum_0_2_4_reg_2972_reg.
DSP Report: register sum_0_2_4_reg_2972_reg is absorbed into DSP sum_0_2_4_reg_2972_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_27_1_U20/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_DSP48_4_U/p is absorbed into DSP sum_0_2_4_reg_2972_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_26s_27_1_U20/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_DSP48_4_U/m is absorbed into DSP sum_0_2_4_reg_2972_reg.
DSP Report: Generating DSP sum_0_2_5_reg_2992_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_2_5_reg_2992_reg.
DSP Report: register B is absorbed into DSP sum_0_2_5_reg_2992_reg.
DSP Report: register FiltCoeff_5_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_2_5_reg_2992_reg.
DSP Report: register FiltCoeff_5_load_reg_2962_reg is absorbed into DSP sum_0_2_5_reg_2992_reg.
DSP Report: register sum_0_2_5_reg_2992_reg is absorbed into DSP sum_0_2_5_reg_2992_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U22/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP sum_0_2_5_reg_2992_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U22/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP sum_0_2_5_reg_2992_reg.
DSP Report: Generating DSP sum_0_2_6_reg_3012_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register B is absorbed into DSP sum_0_2_6_reg_3012_reg.
DSP Report: register B is absorbed into DSP sum_0_2_6_reg_3012_reg.
DSP Report: register FiltCoeff_6_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP sum_0_2_6_reg_3012_reg.
DSP Report: register FiltCoeff_6_load_reg_2982_reg is absorbed into DSP sum_0_2_6_reg_3012_reg.
DSP Report: register sum_0_2_6_reg_3012_reg is absorbed into DSP sum_0_2_6_reg_3012_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U33/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP sum_0_2_6_reg_3012_reg.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U33/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP sum_0_2_6_reg_3012_reg.
DSP Report: Generating DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U24/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register B is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U24/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U24/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register FiltCoeff_7_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_FiltCoeff_0_ram_U/q0_reg is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U24/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: register FiltCoeff_7_load_reg_3002_reg is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U24/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U24/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U24/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
DSP Report: operator v_vscaler_mac_muladd_16s_8ns_27s_27_1_U24/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/m is absorbed into DSP v_vscaler_mac_muladd_16s_8ns_27s_27_1_U24/bd_0_v_vscaler_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_DSP48_2_U/p.
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[31]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[30]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[29]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[28]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[27]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[26]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[25]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[24]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[23]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[22]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[21]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[20]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[19]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_araddr[18]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[31]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[30]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[29]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[28]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[27]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[26]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[25]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[24]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[23]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[22]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[21]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[20]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[19]
WARNING: [Synth 8-3331] design scaler_new_imp_BTA7Z0 has unconnected port s_axi_ctrl_awaddr[18]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10672]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:15802]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10672]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[31]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[30]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[29]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[28]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[27]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[26]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[25]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[24]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[23]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[22]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[21]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[20]
WARNING: [Synth 8-3331] design hdmi_in_imp_1GO8DMN has unconnected port S_AXI_VTD_araddr[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow.v:739]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow.v:741]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow.v:789]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_290/ap_return_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_reg_unsigned_short_s.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_296/ap_return_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_reg_unsigned_short_s.v:63]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow.v:741]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow.v:739]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_tpgPatternRainbow.v:789]
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
DSP Report: Generating DSP tmp_58_reg_691_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_8ns_15_3_U33/design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0_U/b_reg0_reg is absorbed into DSP tmp_58_reg_691_reg.
DSP Report: register v_tpg_mul_8ns_8ns_15_3_U33/design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0_U/a_reg0_reg is absorbed into DSP tmp_58_reg_691_reg.
DSP Report: register tmp_58_reg_691_reg is absorbed into DSP tmp_58_reg_691_reg.
DSP Report: register v_tpg_mul_8ns_8ns_15_3_U33/design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0_U/buff0_reg is absorbed into DSP tmp_58_reg_691_reg.
DSP Report: operator v_tpg_mul_8ns_8ns_15_3_U33/design_1_tpg_new_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0_U/tmp_product is absorbed into DSP tmp_58_reg_691_reg.
DSP Report: Generating DSP tmp_59_reg_696_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_9ns_16_3_U34/design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1_U/a_reg0_reg is absorbed into DSP tmp_59_reg_696_reg.
DSP Report: register v_tpg_mul_8ns_9ns_16_3_U34/design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1_U/b_reg0_reg is absorbed into DSP tmp_59_reg_696_reg.
DSP Report: register tmp_59_reg_696_reg is absorbed into DSP tmp_59_reg_696_reg.
DSP Report: register v_tpg_mul_8ns_9ns_16_3_U34/design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1_U/buff0_reg is absorbed into DSP tmp_59_reg_696_reg.
DSP Report: operator v_tpg_mul_8ns_9ns_16_3_U34/design_1_tpg_new_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1_U/tmp_product is absorbed into DSP tmp_59_reg_696_reg.
DSP Report: Generating DSP tmp_196_cast_reg_721_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_6ns_14_3_U39/design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5_U/b_reg0_reg is absorbed into DSP tmp_196_cast_reg_721_reg.
DSP Report: register v_tpg_mul_8ns_6ns_14_3_U39/design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5_U/a_reg0_reg is absorbed into DSP tmp_196_cast_reg_721_reg.
DSP Report: register tmp_196_cast_reg_721_reg is absorbed into DSP tmp_196_cast_reg_721_reg.
DSP Report: register v_tpg_mul_8ns_6ns_14_3_U39/design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5_U/buff0_reg is absorbed into DSP tmp_196_cast_reg_721_reg.
DSP Report: operator v_tpg_mul_8ns_6ns_14_3_U39/design_1_tpg_new_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5_U/tmp_product is absorbed into DSP tmp_196_cast_reg_721_reg.
DSP Report: Generating DSP tmp_208_cast_reg_716_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_6s_14_3_U38/design_1_tpg_new_0_v_tpg_mul_8ns_6s_14_3_MulnS_4_U/b_reg0_reg is absorbed into DSP tmp_208_cast_reg_716_reg.
DSP Report: register A is absorbed into DSP tmp_208_cast_reg_716_reg.
DSP Report: register tmp_208_cast_reg_716_reg is absorbed into DSP tmp_208_cast_reg_716_reg.
DSP Report: register v_tpg_mul_8ns_6s_14_3_U38/design_1_tpg_new_0_v_tpg_mul_8ns_6s_14_3_MulnS_4_U/buff0_reg is absorbed into DSP tmp_208_cast_reg_716_reg.
DSP Report: operator v_tpg_mul_8ns_6s_14_3_U38/design_1_tpg_new_0_v_tpg_mul_8ns_6s_14_3_MulnS_4_U/tmp_product is absorbed into DSP tmp_208_cast_reg_716_reg.
DSP Report: Generating DSP tmp_207_cast_reg_711_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_8s_16_3_U37/design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/b_reg0_reg is absorbed into DSP tmp_207_cast_reg_711_reg.
DSP Report: register A is absorbed into DSP tmp_207_cast_reg_711_reg.
DSP Report: register tmp_207_cast_reg_711_reg is absorbed into DSP tmp_207_cast_reg_711_reg.
DSP Report: register v_tpg_mul_8ns_8s_16_3_U37/design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/buff0_reg is absorbed into DSP tmp_207_cast_reg_711_reg.
DSP Report: operator v_tpg_mul_8ns_8s_16_3_U37/design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/tmp_product is absorbed into DSP tmp_207_cast_reg_711_reg.
DSP Report: Generating DSP tmp_63_reg_701_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_7s_15_3_U35/design_1_tpg_new_0_v_tpg_mul_8ns_7s_15_3_MulnS_2_U/b_reg0_reg is absorbed into DSP tmp_63_reg_701_reg.
DSP Report: register A is absorbed into DSP tmp_63_reg_701_reg.
DSP Report: register tmp_63_reg_701_reg is absorbed into DSP tmp_63_reg_701_reg.
DSP Report: register v_tpg_mul_8ns_7s_15_3_U35/design_1_tpg_new_0_v_tpg_mul_8ns_7s_15_3_MulnS_2_U/buff0_reg is absorbed into DSP tmp_63_reg_701_reg.
DSP Report: operator v_tpg_mul_8ns_7s_15_3_U35/design_1_tpg_new_0_v_tpg_mul_8ns_7s_15_3_MulnS_2_U/tmp_product is absorbed into DSP tmp_63_reg_701_reg.
DSP Report: Generating DSP tmp_201_cast_reg_706_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_8s_16_3_U36/design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/b_reg0_reg is absorbed into DSP tmp_201_cast_reg_706_reg.
DSP Report: register A is absorbed into DSP tmp_201_cast_reg_706_reg.
DSP Report: register tmp_201_cast_reg_706_reg is absorbed into DSP tmp_201_cast_reg_706_reg.
DSP Report: register v_tpg_mul_8ns_8s_16_3_U36/design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/buff0_reg is absorbed into DSP tmp_201_cast_reg_706_reg.
DSP Report: operator v_tpg_mul_8ns_8s_16_3_U36/design_1_tpg_new_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/tmp_product is absorbed into DSP tmp_201_cast_reg_706_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_int_s_fu_178/ap_return_reg' and it is trimmed from '31' to '16' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_reg_int_s.v:34]
DSP Report: Generating DSP tmp_reg_516_reg, operation Mode is: (C'+A*B'')'.
DSP Report: register x_read_reg_461_reg is absorbed into DSP tmp_reg_516_reg.
DSP Report: register ap_reg_ppstg_x_read_reg_461_pp0_it1_reg is absorbed into DSP tmp_reg_516_reg.
DSP Report: register zonePlateVAddr_new_1_reg_502_reg is absorbed into DSP tmp_reg_516_reg.
DSP Report: register tmp_reg_516_reg is absorbed into DSP tmp_reg_516_reg.
DSP Report: operator v_tpg_mac_muladd_16s_16s_16ns_16_1_U59/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_2_U/p is absorbed into DSP tmp_reg_516_reg.
DSP Report: operator v_tpg_mac_muladd_16s_16s_16ns_16_1_U59/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_2_U/m is absorbed into DSP tmp_reg_516_reg.
DSP Report: Generating DSP tmp_3_reg_511_reg, operation Mode is: (((D:0x1ffffff)+A2)*B2)'.
DSP Report: register A is absorbed into DSP tmp_3_reg_511_reg.
DSP Report: register B is absorbed into DSP tmp_3_reg_511_reg.
DSP Report: register tmp_3_reg_511_reg is absorbed into DSP tmp_3_reg_511_reg.
DSP Report: operator v_tpg_am_addmul_1s_16ns_16ns_32_1_U60/design_1_tpg_new_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_3_U/m is absorbed into DSP tmp_3_reg_511_reg.
DSP Report: operator v_tpg_am_addmul_1s_16ns_16ns_32_1_U60/design_1_tpg_new_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_3_U/ad is absorbed into DSP tmp_3_reg_511_reg.
DSP Report: Generating DSP v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/p, operation Mode is: PCIN+A*B2.
DSP Report: register grp_v_tpg_reg_int_s_fu_178/ap_return_reg is absorbed into DSP v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/p.
DSP Report: operator v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/p is absorbed into DSP v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/p.
DSP Report: operator v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/m is absorbed into DSP v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_new_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/p.
DSP Report: Generating DSP v_tpg_mul_mul_9ns_20s_27_1_U57/design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0_U/p, operation Mode is: A''*(B:0xdd).
DSP Report: register tpgSinTableArray_U/design_1_tpg_new_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom_U/q0_reg is absorbed into DSP v_tpg_mul_mul_9ns_20s_27_1_U57/design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0_U/p.
DSP Report: register tpgSinTableArray_load_reg_531_reg is absorbed into DSP v_tpg_mul_mul_9ns_20s_27_1_U57/design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0_U/p.
DSP Report: operator v_tpg_mul_mul_9ns_20s_27_1_U57/design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0_U/p is absorbed into DSP v_tpg_mul_mul_9ns_20s_27_1_U57/design_1_tpg_new_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0_U/p.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_243/ap_return_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_reg_unsigned_short_s.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_249/ap_return_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_new_0/hdl/verilog/design_1_tpg_new_0_v_tpg_reg_unsigned_short_s.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'DelayedRightEdgeHold_reg' and it is trimmed from '63' to '62' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:7876]
INFO: [Synth 8-3936] Found unconnected internal register 'HAccumIncVal_reg' and it is trimmed from '34' to '18' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:6369]
DSP Report: Generating DSP HAccum_reg, operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP HAccum_reg.
DSP Report: register A is absorbed into DSP HAccum_reg.
DSP Report: register HAccum_reg is absorbed into DSP HAccum_reg.
DSP Report: operator plusOp is absorbed into DSP HAccum_reg.
DSP Report: Generating DSP HInSampleCount_reg, operation Mode is: (P+CarryIn)'.
DSP Report: register HInSampleCount_reg is absorbed into DSP HInSampleCount_reg.
DSP Report: operator plusOp is absorbed into DSP HInSampleCount_reg.
DSP Report: Generating DSP HPhaseFull_reg, operation Mode is: (A''*B'')'.
DSP Report: register d_NumHPhases_reg is absorbed into DSP HPhaseFull_reg.
DSP Report: register d2_NumHPhases_reg is absorbed into DSP HPhaseFull_reg.
DSP Report: register HAccumFraction18bits_reg is absorbed into DSP HPhaseFull_reg.
DSP Report: register d_HAccumFraction18bits_reg is absorbed into DSP HPhaseFull_reg.
DSP Report: register HPhaseFull_reg is absorbed into DSP HPhaseFull_reg.
DSP Report: operator multOp is absorbed into DSP HPhaseFull_reg.
DSP Report: Generating DSP YVPhaseFull_reg, operation Mode is: (A''*B'')'.
DSP Report: register d_NumVPhases_reg is absorbed into DSP YVPhaseFull_reg.
DSP Report: register d2_NumVPhases_reg is absorbed into DSP YVPhaseFull_reg.
DSP Report: register YVAccumFraction18bits_reg is absorbed into DSP YVPhaseFull_reg.
DSP Report: register d_YVAccumFraction18bits_reg is absorbed into DSP YVPhaseFull_reg.
DSP Report: register YVPhaseFull_reg is absorbed into DSP YVPhaseFull_reg.
DSP Report: operator multOp is absorbed into DSP YVPhaseFull_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'DelayedRightEdgeHold_reg' and it is trimmed from '63' to '62' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:7876]
INFO: [Synth 8-3936] Found unconnected internal register 'HAccumIncVal_reg' and it is trimmed from '34' to '18' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:6369]
DSP Report: Generating DSP HAccum_reg, operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP HAccum_reg.
DSP Report: register A is absorbed into DSP HAccum_reg.
DSP Report: register HAccum_reg is absorbed into DSP HAccum_reg.
DSP Report: operator plusOp is absorbed into DSP HAccum_reg.
DSP Report: Generating DSP HInSampleCount_reg, operation Mode is: (P+CarryIn)'.
DSP Report: register HInSampleCount_reg is absorbed into DSP HInSampleCount_reg.
DSP Report: operator plusOp is absorbed into DSP HInSampleCount_reg.
DSP Report: Generating DSP HPhaseFull_reg, operation Mode is: (A''*B'')'.
DSP Report: register d_NumHPhases_reg is absorbed into DSP HPhaseFull_reg.
DSP Report: register d2_NumHPhases_reg is absorbed into DSP HPhaseFull_reg.
DSP Report: register HAccumFraction18bits_reg is absorbed into DSP HPhaseFull_reg.
DSP Report: register d_HAccumFraction18bits_reg is absorbed into DSP HPhaseFull_reg.
DSP Report: register HPhaseFull_reg is absorbed into DSP HPhaseFull_reg.
DSP Report: operator multOp is absorbed into DSP HPhaseFull_reg.
DSP Report: Generating DSP YVPhaseFull_reg, operation Mode is: (A''*B'')'.
DSP Report: register d_NumVPhases_reg is absorbed into DSP YVPhaseFull_reg.
DSP Report: register d2_NumVPhases_reg is absorbed into DSP YVPhaseFull_reg.
DSP Report: register YVAccumFraction18bits_reg is absorbed into DSP YVPhaseFull_reg.
DSP Report: register d_YVAccumFraction18bits_reg is absorbed into DSP YVPhaseFull_reg.
DSP Report: register YVPhaseFull_reg is absorbed into DSP YVPhaseFull_reg.
DSP Report: operator multOp is absorbed into DSP YVPhaseFull_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'd_RightEdgeHold_reg' and it is trimmed from '31' to '30' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13288]
DSP Report: Generating DSP v_partial_sum_reg[0], operation Mode is: ((C:0x20)+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[0].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[0].
DSP Report: register v_partial_sum_reg[0] is absorbed into DSP v_partial_sum_reg[0].
DSP Report: register v_mult_out_reg[0] is absorbed into DSP v_partial_sum_reg[0].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[0].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[0].
DSP Report: Generating DSP v_partial_sum_reg[1], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[1].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[1].
DSP Report: register v_partial_sum_reg[1] is absorbed into DSP v_partial_sum_reg[1].
DSP Report: register v_mult_out_reg[1] is absorbed into DSP v_partial_sum_reg[1].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[1].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[1].
DSP Report: Generating DSP v_partial_sum_reg[2], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[2].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[2].
DSP Report: register v_partial_sum_reg[2] is absorbed into DSP v_partial_sum_reg[2].
DSP Report: register v_mult_out_reg[2] is absorbed into DSP v_partial_sum_reg[2].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[2].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[2].
DSP Report: Generating DSP v_partial_sum_reg[3], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[3].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[3].
DSP Report: register v_partial_sum_reg[3] is absorbed into DSP v_partial_sum_reg[3].
DSP Report: register v_mult_out_reg[3] is absorbed into DSP v_partial_sum_reg[3].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[3].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[3].
DSP Report: Generating DSP v_partial_sum_reg[4], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[4].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[4].
DSP Report: register v_partial_sum_reg[4] is absorbed into DSP v_partial_sum_reg[4].
DSP Report: register v_mult_out_reg[4] is absorbed into DSP v_partial_sum_reg[4].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[4].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[4].
DSP Report: Generating DSP v_partial_sum_reg[5], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[5].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[5].
DSP Report: register v_partial_sum_reg[5] is absorbed into DSP v_partial_sum_reg[5].
DSP Report: register v_mult_out_reg[5] is absorbed into DSP v_partial_sum_reg[5].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[5].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[5].
DSP Report: Generating DSP v_partial_sum_reg[6], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[6].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[6].
DSP Report: register v_partial_sum_reg[6] is absorbed into DSP v_partial_sum_reg[6].
DSP Report: register v_mult_out_reg[6] is absorbed into DSP v_partial_sum_reg[6].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[6].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[6].
DSP Report: Generating DSP v_partial_sum_reg[7], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[7].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[7].
DSP Report: register v_partial_sum_reg[7] is absorbed into DSP v_partial_sum_reg[7].
DSP Report: register v_mult_out_reg[7] is absorbed into DSP v_partial_sum_reg[7].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[7].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[7].
DSP Report: Generating DSP h_partial_sum_reg[0], operation Mode is: ((C:0x200000)+(A2*B2)')'.
DSP Report: register pipe_reg[1] is absorbed into DSP h_partial_sum_reg[0].
DSP Report: register A is absorbed into DSP h_partial_sum_reg[0].
DSP Report: register h_partial_sum_reg[0] is absorbed into DSP h_partial_sum_reg[0].
DSP Report: register h_mult_out_reg[0] is absorbed into DSP h_partial_sum_reg[0].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[0].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[0].
DSP Report: Generating DSP h_partial_sum_reg[1], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[1].
DSP Report: register pipe_reg[2] is absorbed into DSP h_partial_sum_reg[1].
DSP Report: register pipe_reg[3] is absorbed into DSP h_partial_sum_reg[1].
DSP Report: register h_partial_sum_reg[1] is absorbed into DSP h_partial_sum_reg[1].
DSP Report: register h_mult_out_reg[1] is absorbed into DSP h_partial_sum_reg[1].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[1].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[1].
DSP Report: Generating DSP h_partial_sum_reg[2], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[2].
DSP Report: register pipe_reg[4] is absorbed into DSP h_partial_sum_reg[2].
DSP Report: register pipe_reg[5] is absorbed into DSP h_partial_sum_reg[2].
DSP Report: register h_partial_sum_reg[2] is absorbed into DSP h_partial_sum_reg[2].
DSP Report: register h_mult_out_reg[2] is absorbed into DSP h_partial_sum_reg[2].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[2].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[2].
DSP Report: Generating DSP h_partial_sum_reg[3], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[3].
DSP Report: register pipe_reg[6] is absorbed into DSP h_partial_sum_reg[3].
DSP Report: register pipe_reg[7] is absorbed into DSP h_partial_sum_reg[3].
DSP Report: register h_partial_sum_reg[3] is absorbed into DSP h_partial_sum_reg[3].
DSP Report: register h_mult_out_reg[3] is absorbed into DSP h_partial_sum_reg[3].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[3].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[3].
DSP Report: Generating DSP h_partial_sum_reg[4], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[4].
DSP Report: register pipe_reg[8] is absorbed into DSP h_partial_sum_reg[4].
DSP Report: register pipe_reg[9] is absorbed into DSP h_partial_sum_reg[4].
DSP Report: register h_partial_sum_reg[4] is absorbed into DSP h_partial_sum_reg[4].
DSP Report: register h_mult_out_reg[4] is absorbed into DSP h_partial_sum_reg[4].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[4].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[4].
DSP Report: Generating DSP h_partial_sum_reg[5], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[5].
DSP Report: register pipe_reg[10] is absorbed into DSP h_partial_sum_reg[5].
DSP Report: register pipe_reg[11] is absorbed into DSP h_partial_sum_reg[5].
DSP Report: register h_partial_sum_reg[5] is absorbed into DSP h_partial_sum_reg[5].
DSP Report: register h_mult_out_reg[5] is absorbed into DSP h_partial_sum_reg[5].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[5].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[5].
DSP Report: Generating DSP h_partial_sum_reg[6], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[6].
DSP Report: register pipe_reg[12] is absorbed into DSP h_partial_sum_reg[6].
DSP Report: register pipe_reg[13] is absorbed into DSP h_partial_sum_reg[6].
DSP Report: register h_partial_sum_reg[6] is absorbed into DSP h_partial_sum_reg[6].
DSP Report: register h_mult_out_reg[6] is absorbed into DSP h_partial_sum_reg[6].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[6].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[6].
DSP Report: Generating DSP h_partial_sum_reg[7], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[7].
DSP Report: register pipe_reg[14] is absorbed into DSP h_partial_sum_reg[7].
DSP Report: register pipe_reg[15] is absorbed into DSP h_partial_sum_reg[7].
DSP Report: register h_partial_sum_reg[7] is absorbed into DSP h_partial_sum_reg[7].
DSP Report: register h_mult_out_reg[7] is absorbed into DSP h_partial_sum_reg[7].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[7].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[7].
INFO: [Synth 8-3936] Found unconnected internal register 'd_RightEdgeHold_reg' and it is trimmed from '31' to '30' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:13288]
DSP Report: Generating DSP v_partial_sum_reg[0], operation Mode is: ((C:0x20)+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[0].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[0].
DSP Report: register v_partial_sum_reg[0] is absorbed into DSP v_partial_sum_reg[0].
DSP Report: register v_mult_out_reg[0] is absorbed into DSP v_partial_sum_reg[0].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[0].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[0].
DSP Report: Generating DSP v_partial_sum_reg[1], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[1].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[1].
DSP Report: register v_partial_sum_reg[1] is absorbed into DSP v_partial_sum_reg[1].
DSP Report: register v_mult_out_reg[1] is absorbed into DSP v_partial_sum_reg[1].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[1].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[1].
DSP Report: Generating DSP v_partial_sum_reg[2], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[2].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[2].
DSP Report: register v_partial_sum_reg[2] is absorbed into DSP v_partial_sum_reg[2].
DSP Report: register v_mult_out_reg[2] is absorbed into DSP v_partial_sum_reg[2].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[2].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[2].
DSP Report: Generating DSP v_partial_sum_reg[3], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[3].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[3].
DSP Report: register v_partial_sum_reg[3] is absorbed into DSP v_partial_sum_reg[3].
DSP Report: register v_mult_out_reg[3] is absorbed into DSP v_partial_sum_reg[3].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[3].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[3].
DSP Report: Generating DSP v_partial_sum_reg[4], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[4].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[4].
DSP Report: register v_partial_sum_reg[4] is absorbed into DSP v_partial_sum_reg[4].
DSP Report: register v_mult_out_reg[4] is absorbed into DSP v_partial_sum_reg[4].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[4].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[4].
DSP Report: Generating DSP v_partial_sum_reg[5], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[5].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[5].
DSP Report: register v_partial_sum_reg[5] is absorbed into DSP v_partial_sum_reg[5].
DSP Report: register v_mult_out_reg[5] is absorbed into DSP v_partial_sum_reg[5].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[5].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[5].
DSP Report: Generating DSP v_partial_sum_reg[6], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[6].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[6].
DSP Report: register v_partial_sum_reg[6] is absorbed into DSP v_partial_sum_reg[6].
DSP Report: register v_mult_out_reg[6] is absorbed into DSP v_partial_sum_reg[6].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[6].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[6].
DSP Report: Generating DSP v_partial_sum_reg[7], operation Mode is: (PCIN+(A''*B)')'.
DSP Report: register A is absorbed into DSP v_partial_sum_reg[7].
DSP Report: register A is absorbed into DSP v_partial_sum_reg[7].
DSP Report: register v_partial_sum_reg[7] is absorbed into DSP v_partial_sum_reg[7].
DSP Report: register v_mult_out_reg[7] is absorbed into DSP v_partial_sum_reg[7].
DSP Report: operator plusOp is absorbed into DSP v_partial_sum_reg[7].
DSP Report: operator multOp is absorbed into DSP v_partial_sum_reg[7].
DSP Report: Generating DSP h_partial_sum_reg[0], operation Mode is: ((C:0x200000)+(A2*B2)')'.
DSP Report: register pipe_reg[1] is absorbed into DSP h_partial_sum_reg[0].
DSP Report: register A is absorbed into DSP h_partial_sum_reg[0].
DSP Report: register h_partial_sum_reg[0] is absorbed into DSP h_partial_sum_reg[0].
DSP Report: register h_mult_out_reg[0] is absorbed into DSP h_partial_sum_reg[0].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[0].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[0].
DSP Report: Generating DSP h_partial_sum_reg[1], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[1].
DSP Report: register pipe_reg[2] is absorbed into DSP h_partial_sum_reg[1].
DSP Report: register pipe_reg[3] is absorbed into DSP h_partial_sum_reg[1].
DSP Report: register h_partial_sum_reg[1] is absorbed into DSP h_partial_sum_reg[1].
DSP Report: register h_mult_out_reg[1] is absorbed into DSP h_partial_sum_reg[1].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[1].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[1].
DSP Report: Generating DSP h_partial_sum_reg[2], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[2].
DSP Report: register pipe_reg[4] is absorbed into DSP h_partial_sum_reg[2].
DSP Report: register pipe_reg[5] is absorbed into DSP h_partial_sum_reg[2].
DSP Report: register h_partial_sum_reg[2] is absorbed into DSP h_partial_sum_reg[2].
DSP Report: register h_mult_out_reg[2] is absorbed into DSP h_partial_sum_reg[2].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[2].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[2].
DSP Report: Generating DSP h_partial_sum_reg[3], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[3].
DSP Report: register pipe_reg[6] is absorbed into DSP h_partial_sum_reg[3].
DSP Report: register pipe_reg[7] is absorbed into DSP h_partial_sum_reg[3].
DSP Report: register h_partial_sum_reg[3] is absorbed into DSP h_partial_sum_reg[3].
DSP Report: register h_mult_out_reg[3] is absorbed into DSP h_partial_sum_reg[3].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[3].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[3].
DSP Report: Generating DSP h_partial_sum_reg[4], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[4].
DSP Report: register pipe_reg[8] is absorbed into DSP h_partial_sum_reg[4].
DSP Report: register pipe_reg[9] is absorbed into DSP h_partial_sum_reg[4].
DSP Report: register h_partial_sum_reg[4] is absorbed into DSP h_partial_sum_reg[4].
DSP Report: register h_mult_out_reg[4] is absorbed into DSP h_partial_sum_reg[4].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[4].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[4].
DSP Report: Generating DSP h_partial_sum_reg[5], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[5].
DSP Report: register pipe_reg[10] is absorbed into DSP h_partial_sum_reg[5].
DSP Report: register pipe_reg[11] is absorbed into DSP h_partial_sum_reg[5].
DSP Report: register h_partial_sum_reg[5] is absorbed into DSP h_partial_sum_reg[5].
DSP Report: register h_mult_out_reg[5] is absorbed into DSP h_partial_sum_reg[5].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[5].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[5].
DSP Report: Generating DSP h_partial_sum_reg[6], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[6].
DSP Report: register pipe_reg[12] is absorbed into DSP h_partial_sum_reg[6].
DSP Report: register pipe_reg[13] is absorbed into DSP h_partial_sum_reg[6].
DSP Report: register h_partial_sum_reg[6] is absorbed into DSP h_partial_sum_reg[6].
DSP Report: register h_mult_out_reg[6] is absorbed into DSP h_partial_sum_reg[6].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[6].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[6].
DSP Report: Generating DSP h_partial_sum_reg[7], operation Mode is: (PCIN+(A2*BCIN'')')'.
DSP Report: register A is absorbed into DSP h_partial_sum_reg[7].
DSP Report: register pipe_reg[14] is absorbed into DSP h_partial_sum_reg[7].
DSP Report: register pipe_reg[15] is absorbed into DSP h_partial_sum_reg[7].
DSP Report: register h_partial_sum_reg[7] is absorbed into DSP h_partial_sum_reg[7].
DSP Report: register h_mult_out_reg[7] is absorbed into DSP h_partial_sum_reg[7].
DSP Report: operator plusOp is absorbed into DSP h_partial_sum_reg[7].
DSP Report: operator multOp is absorbed into DSP h_partial_sum_reg[7].
INFO: [Synth 8-3936] Found unconnected internal register 'Select_Sync_Gen_Timing_Source1.sg1/vs_out_delay_line_reg' and it is trimmed from '63' to '62' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:8290]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow.v:739]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow.v:741]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow.v:789]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_290/ap_return_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_reg_unsigned_short_s.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_296/ap_return_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_reg_unsigned_short_s.v:63]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow.v:741]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow.v:739]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_tpgPatternRainbow.v:789]
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
DSP Report: Generating DSP tmp_58_reg_691_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_8ns_15_3_U33/design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0_U/b_reg0_reg is absorbed into DSP tmp_58_reg_691_reg.
DSP Report: register v_tpg_mul_8ns_8ns_15_3_U33/design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0_U/a_reg0_reg is absorbed into DSP tmp_58_reg_691_reg.
DSP Report: register tmp_58_reg_691_reg is absorbed into DSP tmp_58_reg_691_reg.
DSP Report: register v_tpg_mul_8ns_8ns_15_3_U33/design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0_U/buff0_reg is absorbed into DSP tmp_58_reg_691_reg.
DSP Report: operator v_tpg_mul_8ns_8ns_15_3_U33/design_1_tpg_old_0_v_tpg_mul_8ns_8ns_15_3_MulnS_0_U/tmp_product is absorbed into DSP tmp_58_reg_691_reg.
DSP Report: Generating DSP tmp_59_reg_696_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_9ns_16_3_U34/design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1_U/a_reg0_reg is absorbed into DSP tmp_59_reg_696_reg.
DSP Report: register v_tpg_mul_8ns_9ns_16_3_U34/design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1_U/b_reg0_reg is absorbed into DSP tmp_59_reg_696_reg.
DSP Report: register tmp_59_reg_696_reg is absorbed into DSP tmp_59_reg_696_reg.
DSP Report: register v_tpg_mul_8ns_9ns_16_3_U34/design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1_U/buff0_reg is absorbed into DSP tmp_59_reg_696_reg.
DSP Report: operator v_tpg_mul_8ns_9ns_16_3_U34/design_1_tpg_old_0_v_tpg_mul_8ns_9ns_16_3_MulnS_1_U/tmp_product is absorbed into DSP tmp_59_reg_696_reg.
DSP Report: Generating DSP tmp_196_cast_reg_721_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_6ns_14_3_U39/design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5_U/b_reg0_reg is absorbed into DSP tmp_196_cast_reg_721_reg.
DSP Report: register v_tpg_mul_8ns_6ns_14_3_U39/design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5_U/a_reg0_reg is absorbed into DSP tmp_196_cast_reg_721_reg.
DSP Report: register tmp_196_cast_reg_721_reg is absorbed into DSP tmp_196_cast_reg_721_reg.
DSP Report: register v_tpg_mul_8ns_6ns_14_3_U39/design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5_U/buff0_reg is absorbed into DSP tmp_196_cast_reg_721_reg.
DSP Report: operator v_tpg_mul_8ns_6ns_14_3_U39/design_1_tpg_old_0_v_tpg_mul_8ns_6ns_14_3_MulnS_5_U/tmp_product is absorbed into DSP tmp_196_cast_reg_721_reg.
DSP Report: Generating DSP tmp_208_cast_reg_716_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_6s_14_3_U38/design_1_tpg_old_0_v_tpg_mul_8ns_6s_14_3_MulnS_4_U/b_reg0_reg is absorbed into DSP tmp_208_cast_reg_716_reg.
DSP Report: register A is absorbed into DSP tmp_208_cast_reg_716_reg.
DSP Report: register tmp_208_cast_reg_716_reg is absorbed into DSP tmp_208_cast_reg_716_reg.
DSP Report: register v_tpg_mul_8ns_6s_14_3_U38/design_1_tpg_old_0_v_tpg_mul_8ns_6s_14_3_MulnS_4_U/buff0_reg is absorbed into DSP tmp_208_cast_reg_716_reg.
DSP Report: operator v_tpg_mul_8ns_6s_14_3_U38/design_1_tpg_old_0_v_tpg_mul_8ns_6s_14_3_MulnS_4_U/tmp_product is absorbed into DSP tmp_208_cast_reg_716_reg.
DSP Report: Generating DSP tmp_207_cast_reg_711_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_8s_16_3_U37/design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/b_reg0_reg is absorbed into DSP tmp_207_cast_reg_711_reg.
DSP Report: register A is absorbed into DSP tmp_207_cast_reg_711_reg.
DSP Report: register tmp_207_cast_reg_711_reg is absorbed into DSP tmp_207_cast_reg_711_reg.
DSP Report: register v_tpg_mul_8ns_8s_16_3_U37/design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/buff0_reg is absorbed into DSP tmp_207_cast_reg_711_reg.
DSP Report: operator v_tpg_mul_8ns_8s_16_3_U37/design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/tmp_product is absorbed into DSP tmp_207_cast_reg_711_reg.
DSP Report: Generating DSP tmp_63_reg_701_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_7s_15_3_U35/design_1_tpg_old_0_v_tpg_mul_8ns_7s_15_3_MulnS_2_U/b_reg0_reg is absorbed into DSP tmp_63_reg_701_reg.
DSP Report: register A is absorbed into DSP tmp_63_reg_701_reg.
DSP Report: register tmp_63_reg_701_reg is absorbed into DSP tmp_63_reg_701_reg.
DSP Report: register v_tpg_mul_8ns_7s_15_3_U35/design_1_tpg_old_0_v_tpg_mul_8ns_7s_15_3_MulnS_2_U/buff0_reg is absorbed into DSP tmp_63_reg_701_reg.
DSP Report: operator v_tpg_mul_8ns_7s_15_3_U35/design_1_tpg_old_0_v_tpg_mul_8ns_7s_15_3_MulnS_2_U/tmp_product is absorbed into DSP tmp_63_reg_701_reg.
DSP Report: Generating DSP tmp_201_cast_reg_706_reg, operation Mode is: ((A2*B2)')'.
DSP Report: register v_tpg_mul_8ns_8s_16_3_U36/design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/b_reg0_reg is absorbed into DSP tmp_201_cast_reg_706_reg.
DSP Report: register A is absorbed into DSP tmp_201_cast_reg_706_reg.
DSP Report: register tmp_201_cast_reg_706_reg is absorbed into DSP tmp_201_cast_reg_706_reg.
DSP Report: register v_tpg_mul_8ns_8s_16_3_U36/design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/buff0_reg is absorbed into DSP tmp_201_cast_reg_706_reg.
DSP Report: operator v_tpg_mul_8ns_8s_16_3_U36/design_1_tpg_old_0_v_tpg_mul_8ns_8s_16_3_MulnS_3_U/tmp_product is absorbed into DSP tmp_201_cast_reg_706_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_int_s_fu_178/ap_return_reg' and it is trimmed from '31' to '16' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_reg_int_s.v:34]
DSP Report: Generating DSP tmp_reg_516_reg, operation Mode is: (C'+A*B'')'.
DSP Report: register x_read_reg_461_reg is absorbed into DSP tmp_reg_516_reg.
DSP Report: register ap_reg_ppstg_x_read_reg_461_pp0_it1_reg is absorbed into DSP tmp_reg_516_reg.
DSP Report: register zonePlateVAddr_new_1_reg_502_reg is absorbed into DSP tmp_reg_516_reg.
DSP Report: register tmp_reg_516_reg is absorbed into DSP tmp_reg_516_reg.
DSP Report: operator v_tpg_mac_muladd_16s_16s_16ns_16_1_U60/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_3_U/p is absorbed into DSP tmp_reg_516_reg.
DSP Report: operator v_tpg_mac_muladd_16s_16s_16ns_16_1_U60/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16ns_16_1_DSP48_3_U/m is absorbed into DSP tmp_reg_516_reg.
DSP Report: Generating DSP tmp_3_reg_511_reg, operation Mode is: (((D:0x1ffffff)+A2)*B2)'.
DSP Report: register A is absorbed into DSP tmp_3_reg_511_reg.
DSP Report: register B is absorbed into DSP tmp_3_reg_511_reg.
DSP Report: register tmp_3_reg_511_reg is absorbed into DSP tmp_3_reg_511_reg.
DSP Report: operator v_tpg_am_addmul_1s_16ns_16ns_32_1_U59/design_1_tpg_old_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_2_U/m is absorbed into DSP tmp_3_reg_511_reg.
DSP Report: operator v_tpg_am_addmul_1s_16ns_16ns_32_1_U59/design_1_tpg_old_0_v_tpg_am_addmul_1s_16ns_16ns_32_1_DSP48_2_U/ad is absorbed into DSP tmp_3_reg_511_reg.
DSP Report: Generating DSP v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/p, operation Mode is: PCIN+A*B2.
DSP Report: register grp_v_tpg_reg_int_s_fu_178/ap_return_reg is absorbed into DSP v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/p.
DSP Report: operator v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/p is absorbed into DSP v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/p.
DSP Report: operator v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/m is absorbed into DSP v_tpg_mac_muladd_16s_16s_16s_16_1_U58/design_1_tpg_old_0_v_tpg_mac_muladd_16s_16s_16s_16_1_DSP48_1_U/p.
DSP Report: Generating DSP v_tpg_mul_mul_9ns_20s_27_1_U57/design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0_U/p, operation Mode is: A''*(B:0xdd).
DSP Report: register tpgSinTableArray_U/design_1_tpg_old_0_v_tpg_tpgPatternZonePlate_tpgSinTableArray_rom_U/q0_reg is absorbed into DSP v_tpg_mul_mul_9ns_20s_27_1_U57/design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0_U/p.
DSP Report: register tpgSinTableArray_load_reg_531_reg is absorbed into DSP v_tpg_mul_mul_9ns_20s_27_1_U57/design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0_U/p.
DSP Report: operator v_tpg_mul_mul_9ns_20s_27_1_U57/design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0_U/p is absorbed into DSP v_tpg_mul_mul_9ns_20s_27_1_U57/design_1_tpg_old_0_v_tpg_mul_mul_9ns_20s_27_1_DSP48_0_U/p.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_243/ap_return_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_reg_unsigned_short_s.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_tpg_reg_unsigned_short_s_fu_249/ap_return_reg' and it is trimmed from '16' to '13' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ip/design_1_tpg_old_0/hdl/verilog/design_1_tpg_old_0_v_tpg_reg_unsigned_short_s.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:24:50 ; elapsed = 00:28:46 . Memory (MB): peak = 1597.488 ; gain = 1426.441
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:24:50 ; elapsed = 00:28:46 . Memory (MB): peak = 1597.488 ; gain = 1426.441

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |axi_vdma                      |           2|     19195|
|2     |design_1_axi_interconnect_1_0 |           1|     11417|
|3     |design_1_axi_interconnect_1_1 |           1|     11417|
|4     |fmc_imageon_hdmi_out__GC0     |           1|       633|
|5     |hdmi_out_imp_IOXNEJ__GC0      |           1|     17550|
|6     |scaler_new_imp_BTA7Z0         |           1|     26429|
|7     |hdmi_in_imp_1GO8DMN           |           1|     16076|
|8     |tpg_new_imp_1V24X3T           |           1|     18003|
|9     |design_1_scaler_old_0         |           1|     22927|
|10    |tpg_old_imp_OTQ0X3            |           1|     18003|
|11    |control_path_imp_1BU48Y2      |           1|     10619|
|12    |scaler_to_vpss__GC0           |           1|        63|
+------+------------------------------+------------+----------+
INFO: [Synth 8-3971] The signal int_HwReg_hfltCoeff/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_HwReg_phasesH_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_Y/LineBuff/mem_array_wr[1].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_Y/LineBuff/mem_array_wr[2].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_Y/LineBuff/mem_array_wr[3].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_Y/LineBuff/mem_array_wr[4].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_Y/LineBuff/mem_array_wr[5].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_Y/LineBuff/mem_array_wr[6].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_C/LineBuff/mem_array_wr[1].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_C/LineBuff/mem_array_wr[2].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_C/LineBuff/mem_array_wr[3].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_C/LineBuff/mem_array_wr[4].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_C/LineBuff/mem_array_wr[5].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal GenerateConfig4.Inst_scaler_C/LineBuff/mem_array_wr[6].linebufn/GenerateDoutReadFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal Scaler_RTI_inst/Scaler_wrap0_inst/GenerateTwoIndependentInputBuffers422.YScalerInObjFIFO/memory0/GenerateDoutWriteFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal Scaler_RTI_inst/Scaler_wrap0_inst/GenerateTwoIndependentInputBuffers422.CScalerInObjFIFO/memory0/GenerateDoutWriteFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal Scaler_RTI_inst/Scaler_wrap0_inst/GenOutFIFOConfig2_4.ScalerOutObjFIFOCh1/memory0/GenerateDoutWriteFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal Scaler_RTI_inst/Scaler_wrap0_inst/GenOutFIFOConfig2_4.ScalerOutObjFIFOCh2/memory0/GenerateDoutWriteFirstA.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][28] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][27] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][26] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][25] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][24] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][23] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][22] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][21] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][20] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][19] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][18] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][17] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][16] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][15] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][14] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][13] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][12] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][11] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][10] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][9] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][8] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][7] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][6] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][1] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][0] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][28] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][27] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][26] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][25] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][24] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][28] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][27] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][26] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][25] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][24] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][15] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][14] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][13] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][15] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][14] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][13] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][15] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][14] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][13] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][15] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][14] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][13] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][28] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][27] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][26] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][25] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][24] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][23] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][22] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][21] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][20] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][19] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][18] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][17] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][16] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][15] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][7] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][31] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][30] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][29] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][28] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][27] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][26] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][25] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][24] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][23] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][22] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][21] ) is unused and will be removed from module video_ctrl__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_inst/design_1_i /\video_path/hdmi_out/fmc_imageon_hdmi_out_0 /U0i_4_0/\debug_o_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_inst/design_1_i /\video_path/hdmi_out/fmc_imageon_hdmi_out_0 /U0i_4_0/\debug_o_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\design_1_wrapper_inst/design_1_i /\video_path/hdmi_out/fmc_imageon_hdmi_out_0 /U0i_4_0/\debug_o_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_FOR_NO_FLUSH.fsize_err_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/num_fstore_minus1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/num_fstore_minus1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_stop_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:25:51 ; elapsed = 00:29:55 . Memory (MB): peak = 1597.488 ; gain = 1426.441
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:25:51 ; elapsed = 00:29:55 . Memory (MB): peak = 1597.488 ; gain = 1426.441

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |axi_vdma                      |           2|     12563|
|2     |design_1_axi_interconnect_1_0 |           1|     10325|
|3     |design_1_axi_interconnect_1_1 |           1|     10325|
|4     |fmc_imageon_hdmi_out__GC0     |           1|       352|
|5     |hdmi_out_imp_IOXNEJ__GC0      |           1|     11703|
|6     |scaler_new_imp_BTA7Z0         |           1|     20891|
|7     |hdmi_in_imp_1GO8DMN           |           1|     10127|
|8     |tpg_new_imp_1V24X3T           |           1|     10483|
|9     |design_1_scaler_old_0         |           1|     13266|
|10    |tpg_old_imp_OTQ0X3            |           1|     10483|
|11    |control_path_imp_1BU48Y2      |           1|      9257|
|12    |scaler_to_vpss__GC0           |           1|        63|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:26:15 ; elapsed = 00:30:21 . Memory (MB): peak = 1673.953 ; gain = 1502.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:26:28 ; elapsed = 00:30:35 . Memory (MB): peak = 1679.418 ; gain = 1508.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |axi_vdma                      |           2|     12563|
|2     |design_1_axi_interconnect_1_0 |           1|     10325|
|3     |design_1_axi_interconnect_1_1 |           1|     10325|
|4     |fmc_imageon_hdmi_out__GC0     |           1|       352|
|5     |hdmi_out_imp_IOXNEJ__GC0      |           1|     11703|
|6     |scaler_new_imp_BTA7Z0         |           1|     20891|
|7     |hdmi_in_imp_1GO8DMN           |           1|     10127|
|8     |tpg_new_imp_1V24X3T           |           1|     10483|
|9     |design_1_scaler_old_0         |           1|     13266|
|10    |tpg_old_imp_OTQ0X3            |           1|     10483|
|11    |control_path_imp_1BU48Y2      |           1|      9257|
|12    |scaler_to_vpss__GC0           |           1|        63|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][11] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][11] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][10] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][10] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][9] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][9] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][8] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][8] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][7] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][7] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][6] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][6] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][5] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][5] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][4] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][4] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][3] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][3] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][2] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][2] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][1] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][1] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[9][0] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[9][0] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][11] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][11] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][10] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][10] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][9] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][9] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][8] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][8] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][7] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][7] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][6] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][6] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][5] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][5] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][4] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][4] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][3] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][3] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][2] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][2] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][1] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][1] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[8][0] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[8][0] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][11] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][11] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][10] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][10] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][9] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][9] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][8] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][8] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][7] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][7] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][6] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][6] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][5] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][5] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][4] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][4] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][3] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][3] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][2] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][2] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][1] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][1] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[7][0] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[7][0] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][11] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][11] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][10] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][10] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][9] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][9] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][8] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][8] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][7] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][7] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][6] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][6] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][5] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][5] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][4] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][4] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][3] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][3] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][2] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][2] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][1] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][1] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[6][0] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[6][0] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][11] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][11] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][10] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][10] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][9] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][9] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][8] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][8] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][7] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][7] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][6] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][6] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][5] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][5] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][4] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][4] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][3] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][3] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][2] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][2] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][1] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][1] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[5][0] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[5][0] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][11] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][11] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][10] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][10] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][9] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][9] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][8] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][8] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][7] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][7] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][6] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][6] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][5] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][5] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][4] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][4] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][3] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][3] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][2] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][2] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][1] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][1] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[4][0] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[4][0] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][11] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][11] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][10] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][10] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][9] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][9] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][8] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][8] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][7] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][7] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][6] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][6] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][5] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][5] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][4] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][4] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][3] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][3] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][2] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][2] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][1] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][1] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[3][0] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[3][0] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][11] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][11] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][10] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][10] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][9] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][9] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][8] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][8] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][7] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][7] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][6] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][6] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][5] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][5] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][4] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][4] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][3] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][3] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][2] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][2] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][1] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][1] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[2][0] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[2][0] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[1][11] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[1][11] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[1][10] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[1][10] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[1][9] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[1][9] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Synth 8-4765] Removing register instance (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch2CreateHCoeffAddrDelay.Ch1_HCoeffAddrPipe_reg[1][8] ) from module (video_scaler) as it is equivalent to (\Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_coefmem/Ch1_HCoeffAddrPipe_reg[1][8] ) and driving same net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd:9539]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance \v_hscaler_CTRL_s_axi_U/int_HwReg_hfltCoeff/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_hscaler_CTRL_s_axi_U/int_HwReg_hfltCoeff/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_hscaler_CTRL_s_axi_U/int_HwReg_phasesH_V/gen_write[1].mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_hscaler_CTRL_s_axi_U/int_HwReg_phasesH_V/gen_write[1].mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_hscaler_CTRL_s_axi_U/int_HwReg_phasesH_V/gen_write[1].mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_hscaler_CTRL_s_axi_U/int_HwReg_phasesH_V/gen_write[1].mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_0_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_1_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_2_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_3_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_4_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_5_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_6_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_0_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_1_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_vscaler_vscale_core_polyphase_U0/LineBuf_val_val_V_7_2_U/bd_0_v_vscaler_0_v_vscaler_vscale_core_polyphase_LineBuf_val_val_V_0_0_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/CFIFO/CFFIO/mem1/GenerateDoutReadFirstB.mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/CFIFO/CFFIO/mem1/GenerateDoutReadFirstB.mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_Y/LineBuff/linebuf1/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_Y/LineBuff/mem_array_wr[1].linebufn/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_Y/LineBuff/mem_array_wr[2].linebufn/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_Y/LineBuff/mem_array_wr[3].linebufn/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_Y/LineBuff/mem_array_wr[4].linebufn/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_Y/LineBuff/mem_array_wr[5].linebufn/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_C/LineBuff/linebuf1/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_C/LineBuff/mem_array_wr[1].linebufn/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_C/LineBuff/mem_array_wr[2].linebufn/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_C/LineBuff/mem_array_wr[3].linebufn/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_C/LineBuff/mem_array_wr[4].linebufn/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.Inst_scaler_C/LineBuff/mem_array_wr[5].linebufn/GenerateDoutReadFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/GenOutFIFOConfig2_4.ScalerOutObjFIFOCh1/memory0/GenerateDoutWriteFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \Scaler_RTI_inst/Scaler_wrap0_inst/GenOutFIFOConfig2_4.ScalerOutObjFIFOCh2/memory0/GenerateDoutWriteFirstB.mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_573/tpgSinTableArray_9bit_U/design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q0_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_573/tpgSinTableArray_9bit_U/design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q0_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_573/tpgSinTableArray_9bit_U/design_1_tpg_new_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q1_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_573/tpgSinTableArray_9bit_U/design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q0_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_573/tpgSinTableArray_9bit_U/design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q0_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \v_tpg_tpgBackground_U0/grp_v_tpg_tpgPatternRainbow_fu_573/tpgSinTableArray_9bit_U/design_1_tpg_old_0_v_tpg_tpgPatternRainbow_tpgSinTableArray_9bit_rom_U/q1_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:27:22 ; elapsed = 00:31:41 . Memory (MB): peak = 1716.270 ; gain = 1545.223
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:27:22 ; elapsed = 00:31:41 . Memory (MB): peak = 1716.270 ; gain = 1545.223

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:27:22 ; elapsed = 00:31:41 . Memory (MB): peak = 1716.270 ; gain = 1545.223
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-5365] Flop GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1] is being inverted and renamed to GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv.
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_video_o_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmio_spdif_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-5365] Flop v_hscaler_MultiPixStream2AXIvideo_U0/tmp_26_reg_504_reg[12] is being inverted and renamed to v_hscaler_MultiPixStream2AXIvideo_U0/tmp_26_reg_504_reg[12]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/d_HAccum [33]. Fanout reduced from 5 to 2 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/d_HAccum [20]. Fanout reduced from 3 to 2 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/d_HAccum [21]. Fanout reduced from 3 to 2 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/d_HAccum [22]. Fanout reduced from 3 to 2 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/d_HAccum [24]. Fanout reduced from 3 to 2 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/d_HAccum [23]. Fanout reduced from 3 to 2 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/HFilterState [2]. Fanout reduced from 47 to 4 by creating 11 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/HFilterState [1]. Fanout reduced from 47 to 4 by creating 11 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/d_StartScaleFactorAccumulation . Fanout reduced from 41 to 4 by creating 10 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/WaitStateCount_b [2]. Fanout reduced from 5 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/WaitStateCount_b [0]. Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/WaitStateCount_b [1]. Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/HFilterState [0]. Fanout reduced from 57 to 4 by creating 14 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.CPhaseAcc/HFilterState [3]. Fanout reduced from 36 to 4 by creating 8 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/HFilterState [3]. Fanout reduced from 35 to 4 by creating 8 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/HFilterState [0]. Fanout reduced from 52 to 4 by creating 12 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/HFilterState [2]. Fanout reduced from 46 to 4 by creating 11 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/HFilterState [1]. Fanout reduced from 45 to 4 by creating 11 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/d_HAccum [24]. Fanout reduced from 4 to 2 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/d_HAccum [23]. Fanout reduced from 3 to 2 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/d_HAccum [20]. Fanout reduced from 3 to 2 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/d_HAccum [21]. Fanout reduced from 3 to 2 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/d_HAccum [22]. Fanout reduced from 3 to 2 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 2 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/d_HAccum [33]. Fanout reduced from 6 to 2 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/d_StartScaleFactorAccumulation . Fanout reduced from 39 to 4 by creating 9 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/WaitStateCount_b [2]. Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/WaitStateCount_b [0]. Fanout reduced from 8 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/WaitStateCount_b [1]. Fanout reduced from 7 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \Scaler_RTI_inst/Scaler_wrap0_inst/Scaler_wrap0_core_u/scaler_top_inst/GenerateConfig4.YPhaseAcc/WaitStateCount_b [3]. Fanout reduced from 5 to 3 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5431]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13639]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13639]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11234]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11121]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11121]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13367]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5440]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12622]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12622]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12622]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12582]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13640]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7994]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12563]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12563]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12829]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12548]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12536]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12522]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8619]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13334]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8221]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:27:29 ; elapsed = 00:31:48 . Memory (MB): peak = 1716.270 ; gain = 1545.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:27:30 ; elapsed = 00:31:49 . Memory (MB): peak = 1716.270 ; gain = 1545.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized10' to reference 'reset_blk_ramfifo__parameterized23' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized11' to reference 'reset_blk_ramfifo__parameterized25' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized9' to reference 'reset_blk_ramfifo__parameterized21' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized8' to reference 'reset_blk_ramfifo__parameterized20' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized7' to reference 'reset_blk_ramfifo__parameterized19' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized10_565' to reference 'reset_blk_ramfifo__parameterized23_567' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized11_582' to reference 'reset_blk_ramfifo__parameterized25_584' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized9_635' to reference 'reset_blk_ramfifo__parameterized21_637' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized8_667' to reference 'reset_blk_ramfifo__parameterized20_669' which has no pins
WARNING: [Synth 8-115] binding instance 'i_4_0' in module 'fifo_generator_v13_0_1_synth__parameterized7_695' to reference 'reset_blk_ramfifo__parameterized19_697' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:27:39 ; elapsed = 00:31:59 . Memory (MB): peak = 1716.270 ; gain = 1545.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:27:40 ; elapsed = 00:32:00 . Memory (MB): peak = 1716.270 ; gain = 1545.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:27:41 ; elapsed = 00:32:01 . Memory (MB): peak = 1716.270 ; gain = 1545.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:27:42 ; elapsed = 00:32:02 . Memory (MB): peak = 1716.270 ; gain = 1545.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |     5|
|3     |CARRY4      |  1279|
|4     |DSP48E1     |    12|
|5     |DSP48E1_1   |     5|
|6     |DSP48E1_10  |     2|
|7     |DSP48E1_11  |    14|
|8     |DSP48E1_12  |    14|
|9     |DSP48E1_14  |     2|
|10    |DSP48E1_17  |     2|
|11    |DSP48E1_18  |    14|
|12    |DSP48E1_19  |     4|
|13    |DSP48E1_2   |    15|
|14    |DSP48E1_20  |     2|
|15    |DSP48E1_21  |     2|
|16    |DSP48E1_3   |     6|
|17    |DSP48E1_4   |     3|
|18    |DSP48E1_5   |     9|
|19    |DSP48E1_6   |     4|
|20    |FIFO36E1    |     4|
|21    |LUT1        |  2633|
|22    |LUT2        |  3844|
|23    |LUT3        |  6463|
|24    |LUT4        |  4547|
|25    |LUT5        |  4003|
|26    |LUT6        |  7426|
|27    |MUXCY       |   156|
|28    |MUXCY_L     |     9|
|29    |MUXF7       |   415|
|30    |MUXF8       |     6|
|31    |ODDR        |     2|
|32    |PS7         |     1|
|33    |RAM16X1D    |    10|
|34    |RAM32M      |   200|
|35    |RAM32X1D    |     4|
|36    |RAM64X1S    |   257|
|37    |RAMB18E1    |     2|
|38    |RAMB18E1_1  |     3|
|39    |RAMB18E1_2  |     1|
|40    |RAMB18E1_3  |     1|
|41    |RAMB18E1_4  |    14|
|42    |RAMB18E1_5  |     4|
|43    |RAMB18E1_6  |     2|
|44    |RAMB36E1    |     2|
|45    |RAMB36E1_1  |     2|
|46    |RAMB36E1_10 |     1|
|47    |RAMB36E1_11 |     1|
|48    |RAMB36E1_12 |     1|
|49    |RAMB36E1_13 |     1|
|50    |RAMB36E1_14 |     1|
|51    |RAMB36E1_15 |     1|
|52    |RAMB36E1_16 |     1|
|53    |RAMB36E1_17 |     1|
|54    |RAMB36E1_18 |     1|
|55    |RAMB36E1_19 |     1|
|56    |RAMB36E1_2  |     2|
|57    |RAMB36E1_20 |     1|
|58    |RAMB36E1_21 |     1|
|59    |RAMB36E1_22 |     1|
|60    |RAMB36E1_23 |     1|
|61    |RAMB36E1_24 |     4|
|62    |RAMB36E1_25 |     2|
|63    |RAMB36E1_3  |     3|
|64    |RAMB36E1_4  |     2|
|65    |RAMB36E1_5  |     1|
|66    |RAMB36E1_6  |     2|
|67    |RAMB36E1_7  |     2|
|68    |RAMB36E1_8  |    24|
|69    |RAMB36E1_9  |     2|
|70    |SRL16       |     4|
|71    |SRL16E      |   340|
|72    |SRLC32E     |    88|
|73    |XORCY       |    12|
|74    |FDCE        |  3000|
|75    |FDPE        |  1323|
|76    |FDR         |   827|
|77    |FDRE        | 38432|
|78    |FDSE        |  1347|
|79    |IBUF        |    19|
|80    |IOBUF       |     2|
|81    |OBUF        |    21|
|82    |OBUFT       |    18|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:27:42 ; elapsed = 00:32:02 . Memory (MB): peak = 1716.270 ; gain = 1545.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5598 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:32 ; elapsed = 00:27:18 . Memory (MB): peak = 1716.270 ; gain = 987.324
Synthesis Optimization Complete : Time (s): cpu = 00:27:42 ; elapsed = 00:32:06 . Memory (MB): peak = 1716.270 ; gain = 1545.223
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[33]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[32]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[31]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[30]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[29]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[28]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[27]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[26]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[25]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[24]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[23]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[22]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[21]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[20]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[19]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[18]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[17]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[16]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[15]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[14]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[13]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[12]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[11]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[10]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[9]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[8]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[7]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[6]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[5]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[4]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[3]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[2]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[1]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[0]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[33]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[33]_rep__0', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[20]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[21]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[22]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[24]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[23]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[33]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[32]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[31]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[30]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[29]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[28]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[27]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[26]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[25]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[24]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[23]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[22]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[21]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[20]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[19]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[18]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[17]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[16]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[15]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[14]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[13]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[12]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[11]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[10]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[9]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[8]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[7]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[6]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[5]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[4]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[3]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[2]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[1]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[0]', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[24]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[23]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[20]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[21]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[22]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[33]_rep', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'd_HAccum_reg[33]_rep__0', file 'c:/xapp1285/HW/proj/scaler_to_vpss_v1_0/scaler_to_vpss_v1_0.srcs/sources_1/bd/design_1/ipshared/xilinx.com/v_scaler_v8_1/hdl/v_scaler_v8_1_vh_rfs.vhd', line '6630'.
INFO: [Netlist 29-17] Analyzing 2984 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1369 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 59 instances
  FDR => FDRE: 827 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 200 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 257 instances
  SRL16 => SRL16E: 4 instances
  SRLC32E => SRL16E: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
4820 Infos, 646 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:28:04 ; elapsed = 00:30:08 . Memory (MB): peak = 1716.742 ; gain = 1337.676
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1716.742 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1716.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 09 11:53:23 2017...
