
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Users/Phantom/Desktop/Mointor_test_with_Zeina/Test/pa.fromHdl.tcl
# create_project -name Test -dir "C:/Users/Phantom/Desktop/Mointor_test_with_Zeina/Test/planAhead_run_1" -part xc3s500efg320-4
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 427.855 ; gain = 62.000
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "monitor_color_generator.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Phantom/Desktop/Mointor_test_with_Zeina/Test/monitor_color_generator.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Rotary_Filter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rotary_direction.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {monitor_color_generator.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top monitor_color_generator $srcset
# add_files [list {monitor_color_generator.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Phantom/Desktop/Mointor_test_with_Zeina/Test/Rotary_Filter.v" into library work
Analyzing Verilog file "C:/Users/Phantom/Desktop/Mointor_test_with_Zeina/Test/rotary_direction.v" into library work
Analyzing Verilog file "C:/Users/Phantom/Desktop/Mointor_test_with_Zeina/Test/monitor_color_generator.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/Phantom/Desktop/Mointor_test_with_Zeina/Test/monitor_color_generator.ucf]
Finished Parsing UCF File [C:/Users/Phantom/Desktop/Mointor_test_with_Zeina/Test/monitor_color_generator.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d670b908
open_rtl_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 563.309 ; gain = 130.797
update_compile_order -fileset sim_1
startgroup
set_property package_pin H14 [get_ports {pixel[2]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {pixel[1]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {pixel[0]}]
endgroup
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
startgroup
set_property package_pin F15 [get_ports vga_h_sync]
endgroup
startgroup
set_property package_pin F14 [get_ports vga_v_sync]
endgroup
set_property package_pin "" [get_ports [list  reset]]
set_property pulltype PULLDOWN [get_ports [list reset]]
startgroup
set_property package_pin V4 [get_ports reset]
endgroup
startgroup
set_property package_pin K18 [get_ports rotary_A_main]
endgroup
startgroup
set_property package_pin G18 [get_ports rotary_B_main]
endgroup
set_property pulltype PULLUP [get_ports [list rotary_B_main]]
set_property pulltype PULLUP [get_ports [list vga_h_sync]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Aug 06 16:43:15 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
