|FPGA
CLOCK_50 => integration:u0.clk_clk
CLOCK_50 => S4PU_Daughterboard:U1.clock
KEY[0] => integration:u0.reset_reset_n
KEY[0] => S4PU_Daughterboard:U1.reset_n
SW[0] => integration:u0.sw_export[0]
SW[1] => integration:u0.sw_export[1]
SW[2] => integration:u0.sw_export[2]
SW[3] => integration:u0.sw_export[3]
SW[4] => integration:u0.sw_export[4]
SW[5] => integration:u0.sw_export[5]
SW[6] => integration:u0.sw_export[6]
SW[7] => integration:u0.sw_export[7]
SW[8] => integration:u0.sw_export[8]
SW[9] => integration:u0.sw_export[9]
SW[10] => integration:u0.sw_export[10]
SW[11] => integration:u0.sw_export[11]
SW[12] => integration:u0.sw_export[12]
SW[13] => integration:u0.sw_export[13]
SW[14] => integration:u0.sw_export[14]
SW[15] => integration:u0.sw_export[15]
SW[16] => ~NO_FANOUT~
SW[17] => S4PU_Daughterboard:U1.mode
LEDR[0] <= integration:u0.led_export[0]
LEDR[1] <= integration:u0.led_export[1]
LEDR[2] <= integration:u0.led_export[2]
LEDR[3] <= integration:u0.led_export[3]
LEDR[4] <= integration:u0.led_export[4]
LEDR[5] <= integration:u0.led_export[5]
LEDR[6] <= integration:u0.led_export[6]
LEDR[7] <= integration:u0.led_export[7]
LEDR[8] <= integration:u0.led_export[8]
LEDR[9] <= integration:u0.led_export[9]
LEDR[10] <= integration:u0.led_export[10]
LEDR[11] <= integration:u0.led_export[11]
LEDR[12] <= integration:u0.led_export[12]
LEDR[13] <= integration:u0.led_export[13]
LEDR[14] <= integration:u0.led_export[14]
LEDR[15] <= integration:u0.led_export[15]


|FPGA|integration:u0
clk_clk => integration_s4pu_ebab:s4pu_ebab.clk
clk_clk => integration_pio_led:pio_led.clk
clk_clk => integration_pio_sw:pio_sw.clk
clk_clk => altera_merlin_master_translator:s4pu_ebab_avalon_master_translator.clk
clk_clk => integration_pio_led_s1_translator:pio_led_s1_translator.clk
clk_clk => integration_pio_sw_s1_translator:pio_sw_s1_translator.clk
clk_clk => altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent.clk
clk_clk => altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent.clk
clk_clk => altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.clk
clk_clk => altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent.clk
clk_clk => altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.clk
clk_clk => integration_addr_router:addr_router.clk
clk_clk => integration_id_router:id_router.clk
clk_clk => integration_id_router:id_router_001.clk
clk_clk => altera_reset_controller:rst_controller.clk
clk_clk => integration_cmd_xbar_demux:cmd_xbar_demux.clk
clk_clk => integration_rsp_xbar_demux:rsp_xbar_demux.clk
clk_clk => integration_rsp_xbar_demux:rsp_xbar_demux_001.clk
clk_clk => integration_rsp_xbar_mux:rsp_xbar_mux.clk
clk_clk => integration_width_adapter:width_adapter.clk
clk_clk => integration_width_adapter_001:width_adapter_001.clk
clk_clk => integration_width_adapter:width_adapter_002.clk
clk_clk => integration_width_adapter_001:width_adapter_003.clk
reset_reset_n => altera_reset_controller:rst_controller.reset_in0
ebab_address[0] => integration_s4pu_ebab:s4pu_ebab.address[0]
ebab_address[1] => integration_s4pu_ebab:s4pu_ebab.address[1]
ebab_address[2] => integration_s4pu_ebab:s4pu_ebab.address[2]
ebab_address[3] => integration_s4pu_ebab:s4pu_ebab.address[3]
ebab_address[4] => integration_s4pu_ebab:s4pu_ebab.address[4]
ebab_address[5] => integration_s4pu_ebab:s4pu_ebab.address[5]
ebab_address[6] => integration_s4pu_ebab:s4pu_ebab.address[6]
ebab_address[7] => integration_s4pu_ebab:s4pu_ebab.address[7]
ebab_address[8] => integration_s4pu_ebab:s4pu_ebab.address[8]
ebab_address[9] => integration_s4pu_ebab:s4pu_ebab.address[9]
ebab_address[10] => integration_s4pu_ebab:s4pu_ebab.address[10]
ebab_address[11] => integration_s4pu_ebab:s4pu_ebab.address[11]
ebab_address[12] => integration_s4pu_ebab:s4pu_ebab.address[12]
ebab_address[13] => integration_s4pu_ebab:s4pu_ebab.address[13]
ebab_address[14] => integration_s4pu_ebab:s4pu_ebab.address[14]
ebab_address[15] => integration_s4pu_ebab:s4pu_ebab.address[15]
ebab_byte_enable[0] => integration_s4pu_ebab:s4pu_ebab.byte_enable[0]
ebab_byte_enable[1] => integration_s4pu_ebab:s4pu_ebab.byte_enable[1]
ebab_read => integration_s4pu_ebab:s4pu_ebab.read
ebab_write => integration_s4pu_ebab:s4pu_ebab.write
ebab_write_data[0] => integration_s4pu_ebab:s4pu_ebab.write_data[0]
ebab_write_data[1] => integration_s4pu_ebab:s4pu_ebab.write_data[1]
ebab_write_data[2] => integration_s4pu_ebab:s4pu_ebab.write_data[2]
ebab_write_data[3] => integration_s4pu_ebab:s4pu_ebab.write_data[3]
ebab_write_data[4] => integration_s4pu_ebab:s4pu_ebab.write_data[4]
ebab_write_data[5] => integration_s4pu_ebab:s4pu_ebab.write_data[5]
ebab_write_data[6] => integration_s4pu_ebab:s4pu_ebab.write_data[6]
ebab_write_data[7] => integration_s4pu_ebab:s4pu_ebab.write_data[7]
ebab_write_data[8] => integration_s4pu_ebab:s4pu_ebab.write_data[8]
ebab_write_data[9] => integration_s4pu_ebab:s4pu_ebab.write_data[9]
ebab_write_data[10] => integration_s4pu_ebab:s4pu_ebab.write_data[10]
ebab_write_data[11] => integration_s4pu_ebab:s4pu_ebab.write_data[11]
ebab_write_data[12] => integration_s4pu_ebab:s4pu_ebab.write_data[12]
ebab_write_data[13] => integration_s4pu_ebab:s4pu_ebab.write_data[13]
ebab_write_data[14] => integration_s4pu_ebab:s4pu_ebab.write_data[14]
ebab_write_data[15] => integration_s4pu_ebab:s4pu_ebab.write_data[15]
ebab_acknowledge <= integration_s4pu_ebab:s4pu_ebab.acknowledge
ebab_read_data[0] <= integration_s4pu_ebab:s4pu_ebab.read_data[0]
ebab_read_data[1] <= integration_s4pu_ebab:s4pu_ebab.read_data[1]
ebab_read_data[2] <= integration_s4pu_ebab:s4pu_ebab.read_data[2]
ebab_read_data[3] <= integration_s4pu_ebab:s4pu_ebab.read_data[3]
ebab_read_data[4] <= integration_s4pu_ebab:s4pu_ebab.read_data[4]
ebab_read_data[5] <= integration_s4pu_ebab:s4pu_ebab.read_data[5]
ebab_read_data[6] <= integration_s4pu_ebab:s4pu_ebab.read_data[6]
ebab_read_data[7] <= integration_s4pu_ebab:s4pu_ebab.read_data[7]
ebab_read_data[8] <= integration_s4pu_ebab:s4pu_ebab.read_data[8]
ebab_read_data[9] <= integration_s4pu_ebab:s4pu_ebab.read_data[9]
ebab_read_data[10] <= integration_s4pu_ebab:s4pu_ebab.read_data[10]
ebab_read_data[11] <= integration_s4pu_ebab:s4pu_ebab.read_data[11]
ebab_read_data[12] <= integration_s4pu_ebab:s4pu_ebab.read_data[12]
ebab_read_data[13] <= integration_s4pu_ebab:s4pu_ebab.read_data[13]
ebab_read_data[14] <= integration_s4pu_ebab:s4pu_ebab.read_data[14]
ebab_read_data[15] <= integration_s4pu_ebab:s4pu_ebab.read_data[15]
led_export[0] <= integration_pio_led:pio_led.out_port[0]
led_export[1] <= integration_pio_led:pio_led.out_port[1]
led_export[2] <= integration_pio_led:pio_led.out_port[2]
led_export[3] <= integration_pio_led:pio_led.out_port[3]
led_export[4] <= integration_pio_led:pio_led.out_port[4]
led_export[5] <= integration_pio_led:pio_led.out_port[5]
led_export[6] <= integration_pio_led:pio_led.out_port[6]
led_export[7] <= integration_pio_led:pio_led.out_port[7]
led_export[8] <= integration_pio_led:pio_led.out_port[8]
led_export[9] <= integration_pio_led:pio_led.out_port[9]
led_export[10] <= integration_pio_led:pio_led.out_port[10]
led_export[11] <= integration_pio_led:pio_led.out_port[11]
led_export[12] <= integration_pio_led:pio_led.out_port[12]
led_export[13] <= integration_pio_led:pio_led.out_port[13]
led_export[14] <= integration_pio_led:pio_led.out_port[14]
led_export[15] <= integration_pio_led:pio_led.out_port[15]
sw_export[0] => integration_pio_sw:pio_sw.in_port[0]
sw_export[1] => integration_pio_sw:pio_sw.in_port[1]
sw_export[2] => integration_pio_sw:pio_sw.in_port[2]
sw_export[3] => integration_pio_sw:pio_sw.in_port[3]
sw_export[4] => integration_pio_sw:pio_sw.in_port[4]
sw_export[5] => integration_pio_sw:pio_sw.in_port[5]
sw_export[6] => integration_pio_sw:pio_sw.in_port[6]
sw_export[7] => integration_pio_sw:pio_sw.in_port[7]
sw_export[8] => integration_pio_sw:pio_sw.in_port[8]
sw_export[9] => integration_pio_sw:pio_sw.in_port[9]
sw_export[10] => integration_pio_sw:pio_sw.in_port[10]
sw_export[11] => integration_pio_sw:pio_sw.in_port[11]
sw_export[12] => integration_pio_sw:pio_sw.in_port[12]
sw_export[13] => integration_pio_sw:pio_sw.in_port[13]
sw_export[14] => integration_pio_sw:pio_sw.in_port[14]
sw_export[15] => integration_pio_sw:pio_sw.in_port[15]


|FPGA|integration:u0|integration_s4pu_ebab:s4pu_ebab
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
avalon_readdata[0] => read_data[0].DATAIN
avalon_readdata[1] => read_data[1].DATAIN
avalon_readdata[2] => read_data[2].DATAIN
avalon_readdata[3] => read_data[3].DATAIN
avalon_readdata[4] => read_data[4].DATAIN
avalon_readdata[5] => read_data[5].DATAIN
avalon_readdata[6] => read_data[6].DATAIN
avalon_readdata[7] => read_data[7].DATAIN
avalon_readdata[8] => read_data[8].DATAIN
avalon_readdata[9] => read_data[9].DATAIN
avalon_readdata[10] => read_data[10].DATAIN
avalon_readdata[11] => read_data[11].DATAIN
avalon_readdata[12] => read_data[12].DATAIN
avalon_readdata[13] => read_data[13].DATAIN
avalon_readdata[14] => read_data[14].DATAIN
avalon_readdata[15] => read_data[15].DATAIN
avalon_waitrequest => acknowledge.IN1
address[0] => avalon_address[0].DATAIN
address[1] => avalon_address[1].DATAIN
address[2] => avalon_address[2].DATAIN
address[3] => avalon_address[3].DATAIN
address[4] => avalon_address[4].DATAIN
address[5] => avalon_address[5].DATAIN
address[6] => avalon_address[6].DATAIN
address[7] => avalon_address[7].DATAIN
address[8] => avalon_address[8].DATAIN
address[9] => avalon_address[9].DATAIN
address[10] => avalon_address[10].DATAIN
address[11] => avalon_address[11].DATAIN
address[12] => avalon_address[12].DATAIN
address[13] => avalon_address[13].DATAIN
address[14] => avalon_address[14].DATAIN
address[15] => avalon_address[15].DATAIN
byte_enable[0] => avalon_byteenable[0].DATAIN
byte_enable[1] => avalon_byteenable[1].DATAIN
read => acknowledge.IN0
read => avalon_read.DATAIN
write => acknowledge.IN1
write => avalon_write.DATAIN
write_data[0] => avalon_writedata[0].DATAIN
write_data[1] => avalon_writedata[1].DATAIN
write_data[2] => avalon_writedata[2].DATAIN
write_data[3] => avalon_writedata[3].DATAIN
write_data[4] => avalon_writedata[4].DATAIN
write_data[5] => avalon_writedata[5].DATAIN
write_data[6] => avalon_writedata[6].DATAIN
write_data[7] => avalon_writedata[7].DATAIN
write_data[8] => avalon_writedata[8].DATAIN
write_data[9] => avalon_writedata[9].DATAIN
write_data[10] => avalon_writedata[10].DATAIN
write_data[11] => avalon_writedata[11].DATAIN
write_data[12] => avalon_writedata[12].DATAIN
write_data[13] => avalon_writedata[13].DATAIN
write_data[14] => avalon_writedata[14].DATAIN
write_data[15] => avalon_writedata[15].DATAIN
avalon_address[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
avalon_address[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[0] <= byte_enable[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_byteenable[1] <= byte_enable[1].DB_MAX_OUTPUT_PORT_TYPE
avalon_read <= read.DB_MAX_OUTPUT_PORT_TYPE
avalon_write <= write.DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[0] <= write_data[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[1] <= write_data[1].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[2] <= write_data[2].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[3] <= write_data[3].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[4] <= write_data[4].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[5] <= write_data[5].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[6] <= write_data[6].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[7] <= write_data[7].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[8] <= write_data[8].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[9] <= write_data[9].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[10] <= write_data[10].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[11] <= write_data[11].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[12] <= write_data[12].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[13] <= write_data[13].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[14] <= write_data[14].DB_MAX_OUTPUT_PORT_TYPE
avalon_writedata[15] <= write_data[15].DB_MAX_OUTPUT_PORT_TYPE
acknowledge <= acknowledge.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] <= avalon_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= avalon_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= avalon_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= avalon_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= avalon_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= avalon_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= avalon_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= avalon_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= avalon_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= avalon_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= avalon_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= avalon_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= avalon_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= avalon_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= avalon_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= avalon_readdata[15].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|integration:u0|integration_pio_led:pio_led
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].PRESET
reset_n => data_out[2].PRESET
reset_n => data_out[3].ACLR
reset_n => data_out[4].PRESET
reset_n => data_out[5].PRESET
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].PRESET
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].PRESET
reset_n => data_out[13].PRESET
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|FPGA|integration:u0|integration_pio_sw:pio_sw
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|integration:u0|altera_merlin_master_translator:s4pu_ebab_avalon_master_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdatavalid => always5.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= <GND>
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= <GND>


|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator
clk => altera_merlin_slave_translator:pio_led_s1_translator.clk
reset => altera_merlin_slave_translator:pio_led_s1_translator.reset
uav_address[0] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[0]
uav_address[1] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[1]
uav_address[2] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[2]
uav_address[3] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[3]
uav_address[4] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[4]
uav_address[5] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[5]
uav_address[6] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[6]
uav_address[7] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[7]
uav_address[8] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[8]
uav_address[9] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[9]
uav_address[10] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[10]
uav_address[11] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[11]
uav_address[12] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[12]
uav_address[13] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[13]
uav_address[14] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[14]
uav_address[15] => altera_merlin_slave_translator:pio_led_s1_translator.uav_address[15]
uav_burstcount[0] => altera_merlin_slave_translator:pio_led_s1_translator.uav_burstcount[0]
uav_burstcount[1] => altera_merlin_slave_translator:pio_led_s1_translator.uav_burstcount[1]
uav_burstcount[2] => altera_merlin_slave_translator:pio_led_s1_translator.uav_burstcount[2]
uav_read => altera_merlin_slave_translator:pio_led_s1_translator.uav_read
uav_write => altera_merlin_slave_translator:pio_led_s1_translator.uav_write
uav_waitrequest <= altera_merlin_slave_translator:pio_led_s1_translator.uav_waitrequest
uav_readdatavalid <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdatavalid
uav_byteenable[0] => altera_merlin_slave_translator:pio_led_s1_translator.uav_byteenable[0]
uav_byteenable[1] => altera_merlin_slave_translator:pio_led_s1_translator.uav_byteenable[1]
uav_byteenable[2] => altera_merlin_slave_translator:pio_led_s1_translator.uav_byteenable[2]
uav_byteenable[3] => altera_merlin_slave_translator:pio_led_s1_translator.uav_byteenable[3]
uav_readdata[0] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[0]
uav_readdata[1] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[1]
uav_readdata[2] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[2]
uav_readdata[3] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[3]
uav_readdata[4] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[4]
uav_readdata[5] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[5]
uav_readdata[6] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[6]
uav_readdata[7] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[7]
uav_readdata[8] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[8]
uav_readdata[9] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[9]
uav_readdata[10] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[10]
uav_readdata[11] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[11]
uav_readdata[12] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[12]
uav_readdata[13] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[13]
uav_readdata[14] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[14]
uav_readdata[15] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[15]
uav_readdata[16] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[16]
uav_readdata[17] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[17]
uav_readdata[18] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[18]
uav_readdata[19] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[19]
uav_readdata[20] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[20]
uav_readdata[21] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[21]
uav_readdata[22] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[22]
uav_readdata[23] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[23]
uav_readdata[24] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[24]
uav_readdata[25] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[25]
uav_readdata[26] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[26]
uav_readdata[27] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[27]
uav_readdata[28] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[28]
uav_readdata[29] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[29]
uav_readdata[30] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[30]
uav_readdata[31] <= altera_merlin_slave_translator:pio_led_s1_translator.uav_readdata[31]
uav_writedata[0] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[0]
uav_writedata[1] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[1]
uav_writedata[2] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[2]
uav_writedata[3] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[3]
uav_writedata[4] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[4]
uav_writedata[5] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[5]
uav_writedata[6] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[6]
uav_writedata[7] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[7]
uav_writedata[8] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[8]
uav_writedata[9] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[9]
uav_writedata[10] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[10]
uav_writedata[11] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[11]
uav_writedata[12] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[12]
uav_writedata[13] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[13]
uav_writedata[14] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[14]
uav_writedata[15] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[15]
uav_writedata[16] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[16]
uav_writedata[17] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[17]
uav_writedata[18] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[18]
uav_writedata[19] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[19]
uav_writedata[20] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[20]
uav_writedata[21] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[21]
uav_writedata[22] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[22]
uav_writedata[23] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[23]
uav_writedata[24] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[24]
uav_writedata[25] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[25]
uav_writedata[26] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[26]
uav_writedata[27] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[27]
uav_writedata[28] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[28]
uav_writedata[29] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[29]
uav_writedata[30] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[30]
uav_writedata[31] => altera_merlin_slave_translator:pio_led_s1_translator.uav_writedata[31]
uav_lock => altera_merlin_slave_translator:pio_led_s1_translator.uav_lock
uav_debugaccess => altera_merlin_slave_translator:pio_led_s1_translator.uav_debugaccess
av_address[0] <= altera_merlin_slave_translator:pio_led_s1_translator.av_address[0]
av_address[1] <= altera_merlin_slave_translator:pio_led_s1_translator.av_address[1]
av_write <= altera_merlin_slave_translator:pio_led_s1_translator.av_write
av_readdata[0] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[0]
av_readdata[1] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[1]
av_readdata[2] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[2]
av_readdata[3] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[3]
av_readdata[4] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[4]
av_readdata[5] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[5]
av_readdata[6] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[6]
av_readdata[7] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[7]
av_readdata[8] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[8]
av_readdata[9] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[9]
av_readdata[10] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[10]
av_readdata[11] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[11]
av_readdata[12] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[12]
av_readdata[13] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[13]
av_readdata[14] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[14]
av_readdata[15] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[15]
av_readdata[16] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[16]
av_readdata[17] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[17]
av_readdata[18] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[18]
av_readdata[19] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[19]
av_readdata[20] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[20]
av_readdata[21] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[21]
av_readdata[22] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[22]
av_readdata[23] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[23]
av_readdata[24] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[24]
av_readdata[25] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[25]
av_readdata[26] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[26]
av_readdata[27] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[27]
av_readdata[28] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[28]
av_readdata[29] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[29]
av_readdata[30] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[30]
av_readdata[31] => altera_merlin_slave_translator:pio_led_s1_translator.av_readdata[31]
av_writedata[0] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[0]
av_writedata[1] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[1]
av_writedata[2] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[2]
av_writedata[3] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[3]
av_writedata[4] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[4]
av_writedata[5] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[5]
av_writedata[6] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[6]
av_writedata[7] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[7]
av_writedata[8] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[8]
av_writedata[9] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[9]
av_writedata[10] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[10]
av_writedata[11] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[11]
av_writedata[12] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[12]
av_writedata[13] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[13]
av_writedata[14] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[14]
av_writedata[15] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[15]
av_writedata[16] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[16]
av_writedata[17] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[17]
av_writedata[18] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[18]
av_writedata[19] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[19]
av_writedata[20] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[20]
av_writedata[21] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[21]
av_writedata[22] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[22]
av_writedata[23] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[23]
av_writedata[24] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[24]
av_writedata[25] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[25]
av_writedata[26] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[26]
av_writedata[27] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[27]
av_writedata[28] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[28]
av_writedata[29] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[29]
av_writedata[30] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[30]
av_writedata[31] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata[31]
av_chipselect <= altera_merlin_slave_translator:pio_led_s1_translator.av_chipselect
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
av_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_writebyteenable[0] <= av_writebyteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writeresponserequest <= av_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => ~NO_FANOUT~
uav_clken => ~NO_FANOUT~
uav_response[0] <= uav_response[0].DB_MAX_OUTPUT_PORT_TYPE
uav_response[1] <= uav_response[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writeresponserequest => ~NO_FANOUT~
uav_writeresponsevalid <= comb.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN3
uav_burstcount[1] => Equal2.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator
clk => altera_merlin_slave_translator:pio_sw_s1_translator.clk
reset => altera_merlin_slave_translator:pio_sw_s1_translator.reset
uav_address[0] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[0]
uav_address[1] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[1]
uav_address[2] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[2]
uav_address[3] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[3]
uav_address[4] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[4]
uav_address[5] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[5]
uav_address[6] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[6]
uav_address[7] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[7]
uav_address[8] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[8]
uav_address[9] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[9]
uav_address[10] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[10]
uav_address[11] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[11]
uav_address[12] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[12]
uav_address[13] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[13]
uav_address[14] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[14]
uav_address[15] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_address[15]
uav_burstcount[0] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_burstcount[0]
uav_burstcount[1] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_burstcount[1]
uav_burstcount[2] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_burstcount[2]
uav_read => altera_merlin_slave_translator:pio_sw_s1_translator.uav_read
uav_write => altera_merlin_slave_translator:pio_sw_s1_translator.uav_write
uav_waitrequest <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_waitrequest
uav_readdatavalid <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdatavalid
uav_byteenable[0] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_byteenable[0]
uav_byteenable[1] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_byteenable[1]
uav_byteenable[2] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_byteenable[2]
uav_byteenable[3] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_byteenable[3]
uav_readdata[0] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[0]
uav_readdata[1] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[1]
uav_readdata[2] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[2]
uav_readdata[3] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[3]
uav_readdata[4] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[4]
uav_readdata[5] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[5]
uav_readdata[6] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[6]
uav_readdata[7] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[7]
uav_readdata[8] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[8]
uav_readdata[9] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[9]
uav_readdata[10] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[10]
uav_readdata[11] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[11]
uav_readdata[12] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[12]
uav_readdata[13] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[13]
uav_readdata[14] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[14]
uav_readdata[15] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[15]
uav_readdata[16] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[16]
uav_readdata[17] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[17]
uav_readdata[18] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[18]
uav_readdata[19] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[19]
uav_readdata[20] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[20]
uav_readdata[21] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[21]
uav_readdata[22] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[22]
uav_readdata[23] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[23]
uav_readdata[24] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[24]
uav_readdata[25] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[25]
uav_readdata[26] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[26]
uav_readdata[27] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[27]
uav_readdata[28] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[28]
uav_readdata[29] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[29]
uav_readdata[30] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[30]
uav_readdata[31] <= altera_merlin_slave_translator:pio_sw_s1_translator.uav_readdata[31]
uav_writedata[0] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[0]
uav_writedata[1] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[1]
uav_writedata[2] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[2]
uav_writedata[3] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[3]
uav_writedata[4] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[4]
uav_writedata[5] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[5]
uav_writedata[6] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[6]
uav_writedata[7] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[7]
uav_writedata[8] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[8]
uav_writedata[9] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[9]
uav_writedata[10] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[10]
uav_writedata[11] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[11]
uav_writedata[12] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[12]
uav_writedata[13] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[13]
uav_writedata[14] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[14]
uav_writedata[15] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[15]
uav_writedata[16] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[16]
uav_writedata[17] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[17]
uav_writedata[18] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[18]
uav_writedata[19] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[19]
uav_writedata[20] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[20]
uav_writedata[21] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[21]
uav_writedata[22] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[22]
uav_writedata[23] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[23]
uav_writedata[24] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[24]
uav_writedata[25] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[25]
uav_writedata[26] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[26]
uav_writedata[27] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[27]
uav_writedata[28] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[28]
uav_writedata[29] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[29]
uav_writedata[30] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[30]
uav_writedata[31] => altera_merlin_slave_translator:pio_sw_s1_translator.uav_writedata[31]
uav_lock => altera_merlin_slave_translator:pio_sw_s1_translator.uav_lock
uav_debugaccess => altera_merlin_slave_translator:pio_sw_s1_translator.uav_debugaccess
av_address[0] <= altera_merlin_slave_translator:pio_sw_s1_translator.av_address[0]
av_address[1] <= altera_merlin_slave_translator:pio_sw_s1_translator.av_address[1]
av_readdata[0] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[0]
av_readdata[1] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[1]
av_readdata[2] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[2]
av_readdata[3] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[3]
av_readdata[4] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[4]
av_readdata[5] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[5]
av_readdata[6] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[6]
av_readdata[7] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[7]
av_readdata[8] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[8]
av_readdata[9] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[9]
av_readdata[10] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[10]
av_readdata[11] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[11]
av_readdata[12] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[12]
av_readdata[13] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[13]
av_readdata[14] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[14]
av_readdata[15] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[15]
av_readdata[16] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[16]
av_readdata[17] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[17]
av_readdata[18] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[18]
av_readdata[19] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[19]
av_readdata[20] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[20]
av_readdata[21] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[21]
av_readdata[22] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[22]
av_readdata[23] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[23]
av_readdata[24] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[24]
av_readdata[25] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[25]
av_readdata[26] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[26]
av_readdata[27] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[27]
av_readdata[28] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[28]
av_readdata[29] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[29]
av_readdata[30] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[30]
av_readdata[31] => altera_merlin_slave_translator:pio_sw_s1_translator.av_readdata[31]
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
av_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_writeresponserequest <= av_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => ~NO_FANOUT~
uav_clken => ~NO_FANOUT~
uav_response[0] <= uav_response[0].DB_MAX_OUTPUT_PORT_TYPE
uav_response[1] <= uav_response[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writeresponserequest => ~NO_FANOUT~
uav_writeresponsevalid <= comb.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|integration:u0|integration_pio_sw_s1_translator:pio_sw_s1_translator|altera_merlin_slave_translator:pio_sw_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN3
uav_burstcount[1] => Equal2.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|FPGA|integration:u0|altera_merlin_master_agent:s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => cp_data[19].DATAIN
av_address[2] => cp_data[20].DATAIN
av_address[3] => cp_data[21].DATAIN
av_address[4] => cp_data[22].DATAIN
av_address[5] => cp_data[23].DATAIN
av_address[6] => cp_data[24].DATAIN
av_address[7] => cp_data[25].DATAIN
av_address[8] => cp_data[26].DATAIN
av_address[9] => cp_data[27].DATAIN
av_address[10] => cp_data[28].DATAIN
av_address[11] => cp_data[29].DATAIN
av_address[12] => cp_data[30].DATAIN
av_address[13] => cp_data[31].DATAIN
av_address[14] => cp_data[32].DATAIN
av_address[15] => cp_data[33].DATAIN
av_write => cp_data.IN0
av_write => always1.IN0
av_write => cp_data[36].DATAIN
av_read => always1.IN1
av_read => cp_data[37].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[16].DATAIN
av_byteenable[1] => cp_data[17].DATAIN
av_burstcount[0] => cp_data[40].DATAIN
av_burstcount[1] => cp_data[41].DATAIN
av_debugaccess => cp_data[56].DATAIN
av_lock => cp_data[38].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => cp_data.IN1
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= <GND>
cp_data[19] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= <GND>
cp_data[35] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[37] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[38] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= <GND>
cp_data[40] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= <GND>
cp_data[43] <= <VCC>
cp_data[44] <= <VCC>
cp_data[45] <= <GND>
cp_data[46] <= <GND>
cp_data[47] <= <VCC>
cp_data[48] <= <GND>
cp_data[49] <= <GND>
cp_data[50] <= <GND>
cp_data[51] <= <GND>
cp_data[52] <= <GND>
cp_data[53] <= <GND>
cp_data[54] <= <GND>
cp_data[55] <= <GND>
cp_data[56] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= <VCC>
cp_data[58] <= <GND>
cp_data[59] <= <GND>
cp_data[60] <= <GND>
cp_data[61] <= <GND>
cp_data[62] <= <GND>
cp_data[63] <= <GND>
cp_data[64] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_writeresponsevalid.DATAB
rp_valid => av_readdatavalid.DATAA
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => Equal0.IN31
rp_data[17] => Equal0.IN30
rp_data[18] => ~NO_FANOUT~
rp_data[19] => ~NO_FANOUT~
rp_data[20] => ~NO_FANOUT~
rp_data[21] => ~NO_FANOUT~
rp_data[22] => ~NO_FANOUT~
rp_data[23] => ~NO_FANOUT~
rp_data[24] => ~NO_FANOUT~
rp_data[25] => ~NO_FANOUT~
rp_data[26] => ~NO_FANOUT~
rp_data[27] => ~NO_FANOUT~
rp_data[28] => ~NO_FANOUT~
rp_data[29] => ~NO_FANOUT~
rp_data[30] => ~NO_FANOUT~
rp_data[31] => ~NO_FANOUT~
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => av_writeresponsevalid.OUTPUTSELECT
rp_data[36] => av_readdatavalid.OUTPUTSELECT
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|FPGA|integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= <GND>
rf_source_data[76] <= <GND>
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_compressed.IN1
rf_sink_data[53] => rp_data[53].DATAIN
rf_sink_data[54] => comb.OUTPUTSELECT
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => rp_data.IN0
rf_sink_data[56] => rp_data[56].DATAIN
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rf_sink_byte_cnt[0].IN1
rf_sink_data[59] => rf_sink_byte_cnt[1].IN1
rf_sink_data[60] => rf_sink_byte_cnt[2].IN1
rf_sink_data[61] => rf_sink_burstwrap[0].IN1
rf_sink_data[62] => rf_sink_burstsize[0].IN1
rf_sink_data[63] => rf_sink_burstsize[1].IN1
rf_sink_data[64] => rf_sink_burstsize[2].IN1
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data[66].DATAIN
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[72].DATAIN
rf_sink_data[72] => rp_data[71].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[77].DATAIN
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => ~NO_FANOUT~
rf_sink_data[82] => ~NO_FANOUT~
rf_sink_data[83] => rdata_fifo_sink_ready.IN0
rf_sink_data[83] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => rp_data[81].DATAIN
rdata_fifo_sink_data[33] => rp_data[82].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => local_compressed_read.IN1
cp_data[52] => rf_source_data[52].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_writeresponserequest.IN1
cp_data[53] => comb.IN1
cp_data[54] => local_write.IN1
cp_data[54] => rf_source_data[54].DATAIN
cp_data[55] => local_read.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_lock.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => m0_burstcount.DATAA
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[74] => m0_debugaccess.DATAIN
cp_data[75] => ~NO_FANOUT~
cp_data[76] => ~NO_FANOUT~
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[53] <= rf_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rf_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rf_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rdata_fifo_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rdata_fifo_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|FPGA|integration:u0|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|integration:u0|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|FPGA|integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= <GND>
rf_source_data[76] <= <GND>
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_compressed.IN1
rf_sink_data[53] => rp_data[53].DATAIN
rf_sink_data[54] => comb.OUTPUTSELECT
rf_sink_data[54] => rp_data[54].DATAIN
rf_sink_data[55] => rp_data.IN0
rf_sink_data[56] => rp_data[56].DATAIN
rf_sink_data[57] => rp_data[57].DATAIN
rf_sink_data[58] => rf_sink_byte_cnt[0].IN1
rf_sink_data[59] => rf_sink_byte_cnt[1].IN1
rf_sink_data[60] => rf_sink_byte_cnt[2].IN1
rf_sink_data[61] => rf_sink_burstwrap[0].IN1
rf_sink_data[62] => rf_sink_burstsize[0].IN1
rf_sink_data[63] => rf_sink_burstsize[1].IN1
rf_sink_data[64] => rf_sink_burstsize[2].IN1
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data[66].DATAIN
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rp_data[69].DATAIN
rf_sink_data[70] => rp_data[70].DATAIN
rf_sink_data[71] => rp_data[72].DATAIN
rf_sink_data[72] => rp_data[71].DATAIN
rf_sink_data[73] => rp_data[73].DATAIN
rf_sink_data[74] => rp_data[74].DATAIN
rf_sink_data[75] => rp_data[75].DATAIN
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[77].DATAIN
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => ~NO_FANOUT~
rf_sink_data[82] => ~NO_FANOUT~
rf_sink_data[83] => rdata_fifo_sink_ready.IN0
rf_sink_data[83] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => rp_data[81].DATAIN
rdata_fifo_sink_data[33] => rp_data[82].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => local_compressed_read.IN1
cp_data[52] => rf_source_data[52].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_writeresponserequest.IN1
cp_data[53] => comb.IN1
cp_data[54] => local_write.IN1
cp_data[54] => rf_source_data[54].DATAIN
cp_data[55] => local_read.IN1
cp_data[55] => rf_source_data[55].DATAIN
cp_data[56] => local_lock.IN1
cp_data[56] => rf_source_data[56].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => m0_burstcount.DATAA
cp_data[58] => rf_source_data[58].DATAIN
cp_data[59] => m0_burstcount.DATAA
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => m0_burstcount.DATAA
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[74] => m0_debugaccess.DATAIN
cp_data[75] => ~NO_FANOUT~
cp_data[76] => ~NO_FANOUT~
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[53] <= rf_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rp_data[54] <= rf_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rp_data[55] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[56] <= rf_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rp_data[57] <= rf_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rf_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= rf_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rp_data[70] <= rf_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rp_data[71] <= rf_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rp_data[72] <= rf_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rp_data[73] <= rf_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rp_data[74] <= rf_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rp_data[75] <= rf_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rdata_fifo_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rdata_fifo_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|FPGA|integration:u0|altera_merlin_slave_agent:pio_sw_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|integration:u0|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|FPGA|integration:u0|integration_addr_router:addr_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[22] => Equal0.IN11
sink_data[22] => Equal1.IN7
sink_data[23] => src_data[23].DATAIN
sink_data[23] => Equal0.IN10
sink_data[23] => Equal1.IN11
sink_data[24] => src_data[24].DATAIN
sink_data[24] => Equal0.IN9
sink_data[24] => Equal1.IN10
sink_data[25] => src_data[25].DATAIN
sink_data[25] => Equal0.IN8
sink_data[25] => Equal1.IN9
sink_data[26] => src_data[26].DATAIN
sink_data[26] => Equal0.IN7
sink_data[26] => Equal1.IN8
sink_data[27] => src_data[27].DATAIN
sink_data[27] => Equal0.IN6
sink_data[27] => Equal1.IN6
sink_data[28] => src_data[28].DATAIN
sink_data[28] => Equal0.IN5
sink_data[28] => Equal1.IN5
sink_data[29] => src_data[29].DATAIN
sink_data[29] => Equal0.IN4
sink_data[29] => Equal1.IN4
sink_data[30] => src_data[30].DATAIN
sink_data[30] => Equal0.IN3
sink_data[30] => Equal1.IN3
sink_data[31] => src_data[31].DATAIN
sink_data[31] => Equal0.IN2
sink_data[31] => Equal1.IN2
sink_data[32] => src_data[32].DATAIN
sink_data[32] => Equal0.IN1
sink_data[32] => Equal1.IN1
sink_data[33] => src_data[33].DATAIN
sink_data[33] => Equal0.IN0
sink_data[33] => Equal1.IN0
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => ~NO_FANOUT~
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|FPGA|integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|FPGA|integration:u0|integration_id_router:id_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[72] => src_channel.OUTPUTSELECT
sink_data[72] => src_channel.OUTPUTSELECT
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|FPGA|integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|FPGA|integration:u0|integration_id_router:id_router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[72] => src_channel.OUTPUTSELECT
sink_data[72] => src_channel.OUTPUTSELECT
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|FPGA|integration:u0|integration_id_router:id_router_001|integration_id_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|FPGA|integration:u0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
clk => clk.IN1
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= <GND>


|FPGA|integration:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|FPGA|integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|FPGA|integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux_001
sink_valid[0] => src0_valid.IN0
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src0_channel[0].DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|FPGA|integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[38] => last_cycle.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[38] => last_cycle.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|FPGA|integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|FPGA|integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|integration:u0|integration_width_adapter:width_adapter
clk => altera_merlin_width_adapter:width_adapter.clk
reset => altera_merlin_width_adapter:width_adapter.reset
in_valid => altera_merlin_width_adapter:width_adapter.in_valid
in_channel[0] => altera_merlin_width_adapter:width_adapter.in_channel[0]
in_channel[1] => altera_merlin_width_adapter:width_adapter.in_channel[1]
in_startofpacket => altera_merlin_width_adapter:width_adapter.in_startofpacket
in_endofpacket => altera_merlin_width_adapter:width_adapter.in_endofpacket
in_ready <= altera_merlin_width_adapter:width_adapter.in_ready
in_data[0] => altera_merlin_width_adapter:width_adapter.in_data[0]
in_data[1] => altera_merlin_width_adapter:width_adapter.in_data[1]
in_data[2] => altera_merlin_width_adapter:width_adapter.in_data[2]
in_data[3] => altera_merlin_width_adapter:width_adapter.in_data[3]
in_data[4] => altera_merlin_width_adapter:width_adapter.in_data[4]
in_data[5] => altera_merlin_width_adapter:width_adapter.in_data[5]
in_data[6] => altera_merlin_width_adapter:width_adapter.in_data[6]
in_data[7] => altera_merlin_width_adapter:width_adapter.in_data[7]
in_data[8] => altera_merlin_width_adapter:width_adapter.in_data[8]
in_data[9] => altera_merlin_width_adapter:width_adapter.in_data[9]
in_data[10] => altera_merlin_width_adapter:width_adapter.in_data[10]
in_data[11] => altera_merlin_width_adapter:width_adapter.in_data[11]
in_data[12] => altera_merlin_width_adapter:width_adapter.in_data[12]
in_data[13] => altera_merlin_width_adapter:width_adapter.in_data[13]
in_data[14] => altera_merlin_width_adapter:width_adapter.in_data[14]
in_data[15] => altera_merlin_width_adapter:width_adapter.in_data[15]
in_data[16] => altera_merlin_width_adapter:width_adapter.in_data[16]
in_data[17] => altera_merlin_width_adapter:width_adapter.in_data[17]
in_data[18] => altera_merlin_width_adapter:width_adapter.in_data[18]
in_data[19] => altera_merlin_width_adapter:width_adapter.in_data[19]
in_data[20] => altera_merlin_width_adapter:width_adapter.in_data[20]
in_data[21] => altera_merlin_width_adapter:width_adapter.in_data[21]
in_data[22] => altera_merlin_width_adapter:width_adapter.in_data[22]
in_data[23] => altera_merlin_width_adapter:width_adapter.in_data[23]
in_data[24] => altera_merlin_width_adapter:width_adapter.in_data[24]
in_data[25] => altera_merlin_width_adapter:width_adapter.in_data[25]
in_data[26] => altera_merlin_width_adapter:width_adapter.in_data[26]
in_data[27] => altera_merlin_width_adapter:width_adapter.in_data[27]
in_data[28] => altera_merlin_width_adapter:width_adapter.in_data[28]
in_data[29] => altera_merlin_width_adapter:width_adapter.in_data[29]
in_data[30] => altera_merlin_width_adapter:width_adapter.in_data[30]
in_data[31] => altera_merlin_width_adapter:width_adapter.in_data[31]
in_data[32] => altera_merlin_width_adapter:width_adapter.in_data[32]
in_data[33] => altera_merlin_width_adapter:width_adapter.in_data[33]
in_data[34] => altera_merlin_width_adapter:width_adapter.in_data[34]
in_data[35] => altera_merlin_width_adapter:width_adapter.in_data[35]
in_data[36] => altera_merlin_width_adapter:width_adapter.in_data[36]
in_data[37] => altera_merlin_width_adapter:width_adapter.in_data[37]
in_data[38] => altera_merlin_width_adapter:width_adapter.in_data[38]
in_data[39] => altera_merlin_width_adapter:width_adapter.in_data[39]
in_data[40] => altera_merlin_width_adapter:width_adapter.in_data[40]
in_data[41] => altera_merlin_width_adapter:width_adapter.in_data[41]
in_data[42] => altera_merlin_width_adapter:width_adapter.in_data[42]
in_data[43] => altera_merlin_width_adapter:width_adapter.in_data[43]
in_data[44] => altera_merlin_width_adapter:width_adapter.in_data[44]
in_data[45] => altera_merlin_width_adapter:width_adapter.in_data[45]
in_data[46] => altera_merlin_width_adapter:width_adapter.in_data[46]
in_data[47] => altera_merlin_width_adapter:width_adapter.in_data[47]
in_data[48] => altera_merlin_width_adapter:width_adapter.in_data[48]
in_data[49] => altera_merlin_width_adapter:width_adapter.in_data[49]
in_data[50] => altera_merlin_width_adapter:width_adapter.in_data[50]
in_data[51] => altera_merlin_width_adapter:width_adapter.in_data[51]
in_data[52] => altera_merlin_width_adapter:width_adapter.in_data[52]
in_data[53] => altera_merlin_width_adapter:width_adapter.in_data[53]
in_data[54] => altera_merlin_width_adapter:width_adapter.in_data[54]
in_data[55] => altera_merlin_width_adapter:width_adapter.in_data[55]
in_data[56] => altera_merlin_width_adapter:width_adapter.in_data[56]
in_data[57] => altera_merlin_width_adapter:width_adapter.in_data[57]
in_data[58] => altera_merlin_width_adapter:width_adapter.in_data[58]
in_data[59] => altera_merlin_width_adapter:width_adapter.in_data[59]
in_data[60] => altera_merlin_width_adapter:width_adapter.in_data[60]
in_data[61] => altera_merlin_width_adapter:width_adapter.in_data[61]
in_data[62] => altera_merlin_width_adapter:width_adapter.in_data[62]
in_data[63] => altera_merlin_width_adapter:width_adapter.in_data[63]
in_data[64] => altera_merlin_width_adapter:width_adapter.in_data[64]
out_endofpacket <= altera_merlin_width_adapter:width_adapter.out_endofpacket
out_data[0] <= altera_merlin_width_adapter:width_adapter.out_data[0]
out_data[1] <= altera_merlin_width_adapter:width_adapter.out_data[1]
out_data[2] <= altera_merlin_width_adapter:width_adapter.out_data[2]
out_data[3] <= altera_merlin_width_adapter:width_adapter.out_data[3]
out_data[4] <= altera_merlin_width_adapter:width_adapter.out_data[4]
out_data[5] <= altera_merlin_width_adapter:width_adapter.out_data[5]
out_data[6] <= altera_merlin_width_adapter:width_adapter.out_data[6]
out_data[7] <= altera_merlin_width_adapter:width_adapter.out_data[7]
out_data[8] <= altera_merlin_width_adapter:width_adapter.out_data[8]
out_data[9] <= altera_merlin_width_adapter:width_adapter.out_data[9]
out_data[10] <= altera_merlin_width_adapter:width_adapter.out_data[10]
out_data[11] <= altera_merlin_width_adapter:width_adapter.out_data[11]
out_data[12] <= altera_merlin_width_adapter:width_adapter.out_data[12]
out_data[13] <= altera_merlin_width_adapter:width_adapter.out_data[13]
out_data[14] <= altera_merlin_width_adapter:width_adapter.out_data[14]
out_data[15] <= altera_merlin_width_adapter:width_adapter.out_data[15]
out_data[16] <= altera_merlin_width_adapter:width_adapter.out_data[16]
out_data[17] <= altera_merlin_width_adapter:width_adapter.out_data[17]
out_data[18] <= altera_merlin_width_adapter:width_adapter.out_data[18]
out_data[19] <= altera_merlin_width_adapter:width_adapter.out_data[19]
out_data[20] <= altera_merlin_width_adapter:width_adapter.out_data[20]
out_data[21] <= altera_merlin_width_adapter:width_adapter.out_data[21]
out_data[22] <= altera_merlin_width_adapter:width_adapter.out_data[22]
out_data[23] <= altera_merlin_width_adapter:width_adapter.out_data[23]
out_data[24] <= altera_merlin_width_adapter:width_adapter.out_data[24]
out_data[25] <= altera_merlin_width_adapter:width_adapter.out_data[25]
out_data[26] <= altera_merlin_width_adapter:width_adapter.out_data[26]
out_data[27] <= altera_merlin_width_adapter:width_adapter.out_data[27]
out_data[28] <= altera_merlin_width_adapter:width_adapter.out_data[28]
out_data[29] <= altera_merlin_width_adapter:width_adapter.out_data[29]
out_data[30] <= altera_merlin_width_adapter:width_adapter.out_data[30]
out_data[31] <= altera_merlin_width_adapter:width_adapter.out_data[31]
out_data[32] <= altera_merlin_width_adapter:width_adapter.out_data[32]
out_data[33] <= altera_merlin_width_adapter:width_adapter.out_data[33]
out_data[34] <= altera_merlin_width_adapter:width_adapter.out_data[34]
out_data[35] <= altera_merlin_width_adapter:width_adapter.out_data[35]
out_data[36] <= altera_merlin_width_adapter:width_adapter.out_data[36]
out_data[37] <= altera_merlin_width_adapter:width_adapter.out_data[37]
out_data[38] <= altera_merlin_width_adapter:width_adapter.out_data[38]
out_data[39] <= altera_merlin_width_adapter:width_adapter.out_data[39]
out_data[40] <= altera_merlin_width_adapter:width_adapter.out_data[40]
out_data[41] <= altera_merlin_width_adapter:width_adapter.out_data[41]
out_data[42] <= altera_merlin_width_adapter:width_adapter.out_data[42]
out_data[43] <= altera_merlin_width_adapter:width_adapter.out_data[43]
out_data[44] <= altera_merlin_width_adapter:width_adapter.out_data[44]
out_data[45] <= altera_merlin_width_adapter:width_adapter.out_data[45]
out_data[46] <= altera_merlin_width_adapter:width_adapter.out_data[46]
out_data[47] <= altera_merlin_width_adapter:width_adapter.out_data[47]
out_data[48] <= altera_merlin_width_adapter:width_adapter.out_data[48]
out_data[49] <= altera_merlin_width_adapter:width_adapter.out_data[49]
out_data[50] <= altera_merlin_width_adapter:width_adapter.out_data[50]
out_data[51] <= altera_merlin_width_adapter:width_adapter.out_data[51]
out_data[52] <= altera_merlin_width_adapter:width_adapter.out_data[52]
out_data[53] <= altera_merlin_width_adapter:width_adapter.out_data[53]
out_data[54] <= altera_merlin_width_adapter:width_adapter.out_data[54]
out_data[55] <= altera_merlin_width_adapter:width_adapter.out_data[55]
out_data[56] <= altera_merlin_width_adapter:width_adapter.out_data[56]
out_data[57] <= altera_merlin_width_adapter:width_adapter.out_data[57]
out_data[58] <= altera_merlin_width_adapter:width_adapter.out_data[58]
out_data[59] <= altera_merlin_width_adapter:width_adapter.out_data[59]
out_data[60] <= altera_merlin_width_adapter:width_adapter.out_data[60]
out_data[61] <= altera_merlin_width_adapter:width_adapter.out_data[61]
out_data[62] <= altera_merlin_width_adapter:width_adapter.out_data[62]
out_data[63] <= altera_merlin_width_adapter:width_adapter.out_data[63]
out_data[64] <= altera_merlin_width_adapter:width_adapter.out_data[64]
out_data[65] <= altera_merlin_width_adapter:width_adapter.out_data[65]
out_data[66] <= altera_merlin_width_adapter:width_adapter.out_data[66]
out_data[67] <= altera_merlin_width_adapter:width_adapter.out_data[67]
out_data[68] <= altera_merlin_width_adapter:width_adapter.out_data[68]
out_data[69] <= altera_merlin_width_adapter:width_adapter.out_data[69]
out_data[70] <= altera_merlin_width_adapter:width_adapter.out_data[70]
out_data[71] <= altera_merlin_width_adapter:width_adapter.out_data[71]
out_data[72] <= altera_merlin_width_adapter:width_adapter.out_data[72]
out_data[73] <= altera_merlin_width_adapter:width_adapter.out_data[73]
out_data[74] <= altera_merlin_width_adapter:width_adapter.out_data[74]
out_data[75] <= altera_merlin_width_adapter:width_adapter.out_data[75]
out_data[76] <= altera_merlin_width_adapter:width_adapter.out_data[76]
out_data[77] <= altera_merlin_width_adapter:width_adapter.out_data[77]
out_data[78] <= altera_merlin_width_adapter:width_adapter.out_data[78]
out_data[79] <= altera_merlin_width_adapter:width_adapter.out_data[79]
out_data[80] <= altera_merlin_width_adapter:width_adapter.out_data[80]
out_data[81] <= altera_merlin_width_adapter:width_adapter.out_data[81]
out_data[82] <= altera_merlin_width_adapter:width_adapter.out_data[82]
out_channel[0] <= altera_merlin_width_adapter:width_adapter.out_channel[0]
out_channel[1] <= altera_merlin_width_adapter:width_adapter.out_channel[1]
out_valid <= altera_merlin_width_adapter:width_adapter.out_valid
out_ready => altera_merlin_width_adapter:width_adapter.out_ready
out_startofpacket <= altera_merlin_width_adapter:width_adapter.out_startofpacket
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|FPGA|integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter
clk => clk.IN1
reset => reset.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always5.IN1
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_channel[1] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_data_field[8].DATAA
in_data[9] => p0_data_field[9].DATAA
in_data[10] => p0_data_field[10].DATAA
in_data[11] => p0_data_field[11].DATAA
in_data[12] => p0_data_field[12].DATAA
in_data[13] => p0_data_field[13].DATAA
in_data[14] => p0_data_field[14].DATAA
in_data[15] => p0_data_field[15].DATAA
in_data[16] => p0_byteen_field[0].DATAA
in_data[17] => p0_byteen_field[1].DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_address_field.DATAA
in_data[27] => p0_address_field.DATAA
in_data[28] => p0_address_field.DATAA
in_data[29] => p0_address_field.DATAA
in_data[30] => p0_address_field.DATAA
in_data[31] => p0_address_field.DATAA
in_data[32] => p0_address_field.DATAA
in_data[33] => p0_address_field.DATAA
in_data[34] => p0_cmpr_read.DATAA
in_data[35] => p0_last_field.DATAA
in_data[36] => p0_last_field.DATAA
in_data[37] => p0_last_field.DATAA
in_data[38] => p0_last_field.DATAA
in_data[39] => p0_out_lock_field.DATAA
in_data[40] => p0_byte_cnt_field.DATAA
in_data[41] => p0_byte_cnt_field.DATAA
in_data[42] => p0_byte_cnt_field.DATAA
in_data[43] => p0_bwrap_field.DATAA
in_data[43] => p0_last_field.DATAA
in_data[44] => LessThan1.IN6
in_data[45] => LessThan1.IN5
in_data[46] => LessThan1.IN4
in_data[47] => p0_burst_type_field.DATAA
in_data[48] => p0_burst_type_field.DATAA
in_data[49] => p0_last_field.DATAA
in_data[50] => p0_last_field.DATAA
in_data[51] => p0_last_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_last_field.DATAA
in_data[56] => p0_last_field.DATAA
in_data[57] => p0_last_field.DATAA
in_data[58] => p0_last_field.DATAA
in_data[59] => p0_last_field.DATAA
in_data[60] => p0_last_field.DATAA
in_data[61] => p0_last_field.DATAA
in_data[62] => p0_last_field.DATAA
in_data[63] => p0_response_status_field[0].DATAA
in_data[64] => p0_response_status_field[1].DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always8.IN1
out_ready => p1_ready.IN1
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= <GND>
out_data[37] <= <GND>
out_data[38] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= p1_cmpr_read.DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= p0_out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= <GND>
out_data[59] <= <GND>
out_data[60] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= <GND>
out_data[63] <= <VCC>
out_data[64] <= <GND>
out_data[65] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= p1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|FPGA|integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|integration:u0|integration_width_adapter_001:width_adapter_001
clk => altera_merlin_width_adapter:width_adapter_001.clk
reset => altera_merlin_width_adapter:width_adapter_001.reset
in_valid => altera_merlin_width_adapter:width_adapter_001.in_valid
in_channel[0] => altera_merlin_width_adapter:width_adapter_001.in_channel[0]
in_channel[1] => altera_merlin_width_adapter:width_adapter_001.in_channel[1]
in_startofpacket => altera_merlin_width_adapter:width_adapter_001.in_startofpacket
in_endofpacket => altera_merlin_width_adapter:width_adapter_001.in_endofpacket
in_ready <= altera_merlin_width_adapter:width_adapter_001.in_ready
in_data[0] => altera_merlin_width_adapter:width_adapter_001.in_data[0]
in_data[1] => altera_merlin_width_adapter:width_adapter_001.in_data[1]
in_data[2] => altera_merlin_width_adapter:width_adapter_001.in_data[2]
in_data[3] => altera_merlin_width_adapter:width_adapter_001.in_data[3]
in_data[4] => altera_merlin_width_adapter:width_adapter_001.in_data[4]
in_data[5] => altera_merlin_width_adapter:width_adapter_001.in_data[5]
in_data[6] => altera_merlin_width_adapter:width_adapter_001.in_data[6]
in_data[7] => altera_merlin_width_adapter:width_adapter_001.in_data[7]
in_data[8] => altera_merlin_width_adapter:width_adapter_001.in_data[8]
in_data[9] => altera_merlin_width_adapter:width_adapter_001.in_data[9]
in_data[10] => altera_merlin_width_adapter:width_adapter_001.in_data[10]
in_data[11] => altera_merlin_width_adapter:width_adapter_001.in_data[11]
in_data[12] => altera_merlin_width_adapter:width_adapter_001.in_data[12]
in_data[13] => altera_merlin_width_adapter:width_adapter_001.in_data[13]
in_data[14] => altera_merlin_width_adapter:width_adapter_001.in_data[14]
in_data[15] => altera_merlin_width_adapter:width_adapter_001.in_data[15]
in_data[16] => altera_merlin_width_adapter:width_adapter_001.in_data[16]
in_data[17] => altera_merlin_width_adapter:width_adapter_001.in_data[17]
in_data[18] => altera_merlin_width_adapter:width_adapter_001.in_data[18]
in_data[19] => altera_merlin_width_adapter:width_adapter_001.in_data[19]
in_data[20] => altera_merlin_width_adapter:width_adapter_001.in_data[20]
in_data[21] => altera_merlin_width_adapter:width_adapter_001.in_data[21]
in_data[22] => altera_merlin_width_adapter:width_adapter_001.in_data[22]
in_data[23] => altera_merlin_width_adapter:width_adapter_001.in_data[23]
in_data[24] => altera_merlin_width_adapter:width_adapter_001.in_data[24]
in_data[25] => altera_merlin_width_adapter:width_adapter_001.in_data[25]
in_data[26] => altera_merlin_width_adapter:width_adapter_001.in_data[26]
in_data[27] => altera_merlin_width_adapter:width_adapter_001.in_data[27]
in_data[28] => altera_merlin_width_adapter:width_adapter_001.in_data[28]
in_data[29] => altera_merlin_width_adapter:width_adapter_001.in_data[29]
in_data[30] => altera_merlin_width_adapter:width_adapter_001.in_data[30]
in_data[31] => altera_merlin_width_adapter:width_adapter_001.in_data[31]
in_data[32] => altera_merlin_width_adapter:width_adapter_001.in_data[32]
in_data[33] => altera_merlin_width_adapter:width_adapter_001.in_data[33]
in_data[34] => altera_merlin_width_adapter:width_adapter_001.in_data[34]
in_data[35] => altera_merlin_width_adapter:width_adapter_001.in_data[35]
in_data[36] => altera_merlin_width_adapter:width_adapter_001.in_data[36]
in_data[37] => altera_merlin_width_adapter:width_adapter_001.in_data[37]
in_data[38] => altera_merlin_width_adapter:width_adapter_001.in_data[38]
in_data[39] => altera_merlin_width_adapter:width_adapter_001.in_data[39]
in_data[40] => altera_merlin_width_adapter:width_adapter_001.in_data[40]
in_data[41] => altera_merlin_width_adapter:width_adapter_001.in_data[41]
in_data[42] => altera_merlin_width_adapter:width_adapter_001.in_data[42]
in_data[43] => altera_merlin_width_adapter:width_adapter_001.in_data[43]
in_data[44] => altera_merlin_width_adapter:width_adapter_001.in_data[44]
in_data[45] => altera_merlin_width_adapter:width_adapter_001.in_data[45]
in_data[46] => altera_merlin_width_adapter:width_adapter_001.in_data[46]
in_data[47] => altera_merlin_width_adapter:width_adapter_001.in_data[47]
in_data[48] => altera_merlin_width_adapter:width_adapter_001.in_data[48]
in_data[49] => altera_merlin_width_adapter:width_adapter_001.in_data[49]
in_data[50] => altera_merlin_width_adapter:width_adapter_001.in_data[50]
in_data[51] => altera_merlin_width_adapter:width_adapter_001.in_data[51]
in_data[52] => altera_merlin_width_adapter:width_adapter_001.in_data[52]
in_data[53] => altera_merlin_width_adapter:width_adapter_001.in_data[53]
in_data[54] => altera_merlin_width_adapter:width_adapter_001.in_data[54]
in_data[55] => altera_merlin_width_adapter:width_adapter_001.in_data[55]
in_data[56] => altera_merlin_width_adapter:width_adapter_001.in_data[56]
in_data[57] => altera_merlin_width_adapter:width_adapter_001.in_data[57]
in_data[58] => altera_merlin_width_adapter:width_adapter_001.in_data[58]
in_data[59] => altera_merlin_width_adapter:width_adapter_001.in_data[59]
in_data[60] => altera_merlin_width_adapter:width_adapter_001.in_data[60]
in_data[61] => altera_merlin_width_adapter:width_adapter_001.in_data[61]
in_data[62] => altera_merlin_width_adapter:width_adapter_001.in_data[62]
in_data[63] => altera_merlin_width_adapter:width_adapter_001.in_data[63]
in_data[64] => altera_merlin_width_adapter:width_adapter_001.in_data[64]
in_data[65] => altera_merlin_width_adapter:width_adapter_001.in_data[65]
in_data[66] => altera_merlin_width_adapter:width_adapter_001.in_data[66]
in_data[67] => altera_merlin_width_adapter:width_adapter_001.in_data[67]
in_data[68] => altera_merlin_width_adapter:width_adapter_001.in_data[68]
in_data[69] => altera_merlin_width_adapter:width_adapter_001.in_data[69]
in_data[70] => altera_merlin_width_adapter:width_adapter_001.in_data[70]
in_data[71] => altera_merlin_width_adapter:width_adapter_001.in_data[71]
in_data[72] => altera_merlin_width_adapter:width_adapter_001.in_data[72]
in_data[73] => altera_merlin_width_adapter:width_adapter_001.in_data[73]
in_data[74] => altera_merlin_width_adapter:width_adapter_001.in_data[74]
in_data[75] => altera_merlin_width_adapter:width_adapter_001.in_data[75]
in_data[76] => altera_merlin_width_adapter:width_adapter_001.in_data[76]
in_data[77] => altera_merlin_width_adapter:width_adapter_001.in_data[77]
in_data[78] => altera_merlin_width_adapter:width_adapter_001.in_data[78]
in_data[79] => altera_merlin_width_adapter:width_adapter_001.in_data[79]
in_data[80] => altera_merlin_width_adapter:width_adapter_001.in_data[80]
in_data[81] => altera_merlin_width_adapter:width_adapter_001.in_data[81]
in_data[82] => altera_merlin_width_adapter:width_adapter_001.in_data[82]
out_endofpacket <= altera_merlin_width_adapter:width_adapter_001.out_endofpacket
out_data[0] <= altera_merlin_width_adapter:width_adapter_001.out_data[0]
out_data[1] <= altera_merlin_width_adapter:width_adapter_001.out_data[1]
out_data[2] <= altera_merlin_width_adapter:width_adapter_001.out_data[2]
out_data[3] <= altera_merlin_width_adapter:width_adapter_001.out_data[3]
out_data[4] <= altera_merlin_width_adapter:width_adapter_001.out_data[4]
out_data[5] <= altera_merlin_width_adapter:width_adapter_001.out_data[5]
out_data[6] <= altera_merlin_width_adapter:width_adapter_001.out_data[6]
out_data[7] <= altera_merlin_width_adapter:width_adapter_001.out_data[7]
out_data[8] <= altera_merlin_width_adapter:width_adapter_001.out_data[8]
out_data[9] <= altera_merlin_width_adapter:width_adapter_001.out_data[9]
out_data[10] <= altera_merlin_width_adapter:width_adapter_001.out_data[10]
out_data[11] <= altera_merlin_width_adapter:width_adapter_001.out_data[11]
out_data[12] <= altera_merlin_width_adapter:width_adapter_001.out_data[12]
out_data[13] <= altera_merlin_width_adapter:width_adapter_001.out_data[13]
out_data[14] <= altera_merlin_width_adapter:width_adapter_001.out_data[14]
out_data[15] <= altera_merlin_width_adapter:width_adapter_001.out_data[15]
out_data[16] <= altera_merlin_width_adapter:width_adapter_001.out_data[16]
out_data[17] <= altera_merlin_width_adapter:width_adapter_001.out_data[17]
out_data[18] <= altera_merlin_width_adapter:width_adapter_001.out_data[18]
out_data[19] <= altera_merlin_width_adapter:width_adapter_001.out_data[19]
out_data[20] <= altera_merlin_width_adapter:width_adapter_001.out_data[20]
out_data[21] <= altera_merlin_width_adapter:width_adapter_001.out_data[21]
out_data[22] <= altera_merlin_width_adapter:width_adapter_001.out_data[22]
out_data[23] <= altera_merlin_width_adapter:width_adapter_001.out_data[23]
out_data[24] <= altera_merlin_width_adapter:width_adapter_001.out_data[24]
out_data[25] <= altera_merlin_width_adapter:width_adapter_001.out_data[25]
out_data[26] <= altera_merlin_width_adapter:width_adapter_001.out_data[26]
out_data[27] <= altera_merlin_width_adapter:width_adapter_001.out_data[27]
out_data[28] <= altera_merlin_width_adapter:width_adapter_001.out_data[28]
out_data[29] <= altera_merlin_width_adapter:width_adapter_001.out_data[29]
out_data[30] <= altera_merlin_width_adapter:width_adapter_001.out_data[30]
out_data[31] <= altera_merlin_width_adapter:width_adapter_001.out_data[31]
out_data[32] <= altera_merlin_width_adapter:width_adapter_001.out_data[32]
out_data[33] <= altera_merlin_width_adapter:width_adapter_001.out_data[33]
out_data[34] <= altera_merlin_width_adapter:width_adapter_001.out_data[34]
out_data[35] <= altera_merlin_width_adapter:width_adapter_001.out_data[35]
out_data[36] <= altera_merlin_width_adapter:width_adapter_001.out_data[36]
out_data[37] <= altera_merlin_width_adapter:width_adapter_001.out_data[37]
out_data[38] <= altera_merlin_width_adapter:width_adapter_001.out_data[38]
out_data[39] <= altera_merlin_width_adapter:width_adapter_001.out_data[39]
out_data[40] <= altera_merlin_width_adapter:width_adapter_001.out_data[40]
out_data[41] <= altera_merlin_width_adapter:width_adapter_001.out_data[41]
out_data[42] <= altera_merlin_width_adapter:width_adapter_001.out_data[42]
out_data[43] <= altera_merlin_width_adapter:width_adapter_001.out_data[43]
out_data[44] <= altera_merlin_width_adapter:width_adapter_001.out_data[44]
out_data[45] <= altera_merlin_width_adapter:width_adapter_001.out_data[45]
out_data[46] <= altera_merlin_width_adapter:width_adapter_001.out_data[46]
out_data[47] <= altera_merlin_width_adapter:width_adapter_001.out_data[47]
out_data[48] <= altera_merlin_width_adapter:width_adapter_001.out_data[48]
out_data[49] <= altera_merlin_width_adapter:width_adapter_001.out_data[49]
out_data[50] <= altera_merlin_width_adapter:width_adapter_001.out_data[50]
out_data[51] <= altera_merlin_width_adapter:width_adapter_001.out_data[51]
out_data[52] <= altera_merlin_width_adapter:width_adapter_001.out_data[52]
out_data[53] <= altera_merlin_width_adapter:width_adapter_001.out_data[53]
out_data[54] <= altera_merlin_width_adapter:width_adapter_001.out_data[54]
out_data[55] <= altera_merlin_width_adapter:width_adapter_001.out_data[55]
out_data[56] <= altera_merlin_width_adapter:width_adapter_001.out_data[56]
out_data[57] <= altera_merlin_width_adapter:width_adapter_001.out_data[57]
out_data[58] <= altera_merlin_width_adapter:width_adapter_001.out_data[58]
out_data[59] <= altera_merlin_width_adapter:width_adapter_001.out_data[59]
out_data[60] <= altera_merlin_width_adapter:width_adapter_001.out_data[60]
out_data[61] <= altera_merlin_width_adapter:width_adapter_001.out_data[61]
out_data[62] <= altera_merlin_width_adapter:width_adapter_001.out_data[62]
out_data[63] <= altera_merlin_width_adapter:width_adapter_001.out_data[63]
out_data[64] <= altera_merlin_width_adapter:width_adapter_001.out_data[64]
out_channel[0] <= altera_merlin_width_adapter:width_adapter_001.out_channel[0]
out_channel[1] <= altera_merlin_width_adapter:width_adapter_001.out_channel[1]
out_valid <= altera_merlin_width_adapter:width_adapter_001.out_valid
out_ready => altera_merlin_width_adapter:width_adapter_001.out_ready
out_startofpacket <= altera_merlin_width_adapter:width_adapter_001.out_startofpacket
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|FPGA|integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_data[0] => always5.IN0
in_data[1] => always5.IN0
in_data[2] => always5.IN0
in_data[3] => always5.IN0
in_data[4] => always5.IN0
in_data[5] => always5.IN0
in_data[6] => always5.IN0
in_data[7] => always5.IN0
in_data[8] => always5.IN0
in_data[9] => always5.IN0
in_data[10] => always5.IN0
in_data[11] => always5.IN0
in_data[12] => always5.IN0
in_data[13] => always5.IN0
in_data[14] => always5.IN0
in_data[15] => always5.IN0
in_data[16] => always5.IN0
in_data[17] => always5.IN0
in_data[18] => always5.IN0
in_data[19] => always5.IN0
in_data[20] => always5.IN0
in_data[21] => always5.IN0
in_data[22] => always5.IN0
in_data[23] => always5.IN0
in_data[24] => always5.IN0
in_data[25] => always5.IN0
in_data[26] => always5.IN0
in_data[27] => always5.IN0
in_data[28] => always5.IN0
in_data[29] => always5.IN0
in_data[30] => always5.IN0
in_data[31] => always5.IN0
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN0
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN0
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[36] => out_data[18].DATAIN
in_data[37] => out_data[19].DATAIN
in_data[38] => out_data[20].DATAIN
in_data[39] => out_data[21].DATAIN
in_data[40] => out_data[22].DATAIN
in_data[41] => out_data[23].DATAIN
in_data[42] => out_data[24].DATAIN
in_data[43] => out_data[25].DATAIN
in_data[44] => out_data[26].DATAIN
in_data[45] => out_data[27].DATAIN
in_data[46] => out_data[28].DATAIN
in_data[47] => out_data[29].DATAIN
in_data[48] => out_data[30].DATAIN
in_data[49] => out_data[31].DATAIN
in_data[50] => out_data[32].DATAIN
in_data[51] => out_data[33].DATAIN
in_data[52] => out_data[34].DATAIN
in_data[53] => out_data[35].DATAIN
in_data[54] => out_data[36].DATAIN
in_data[55] => out_data[37].DATAIN
in_data[56] => out_data[38].DATAIN
in_data[57] => out_lock_field.DATAB
in_data[58] => out_data[40].DATAIN
in_data[59] => out_data[41].DATAIN
in_data[60] => out_data[42].DATAIN
in_data[61] => out_data[43].DATAIN
in_data[62] => out_size_field.DATAB
in_data[63] => out_size_field.DATAB
in_data[64] => out_size_field.DATAB
in_data[65] => out_burst_type_field.DATAA
in_data[65] => out_burst_type_field.DATAB
in_data[65] => Equal0.IN1
in_data[66] => out_burst_type_field.DATAA
in_data[66] => out_burst_type_field.DATAB
in_data[66] => Equal0.IN0
in_data[67] => out_data[49].DATAIN
in_data[68] => out_data[50].DATAIN
in_data[69] => out_data[51].DATAIN
in_data[70] => out_data[52].DATAIN
in_data[71] => out_data[53].DATAIN
in_data[72] => out_data[54].DATAIN
in_data[73] => out_data[55].DATAIN
in_data[74] => out_data[56].DATAIN
in_data[75] => out_data[57].DATAIN
in_data[76] => out_data[58].DATAIN
in_data[77] => out_data[59].DATAIN
in_data[78] => out_data[60].DATAIN
in_data[79] => out_data[61].DATAIN
in_data[80] => out_data[62].DATAIN
in_data[81] => out_data[63].DATAIN
in_data[82] => out_data[64].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= in_data[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= in_data[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= in_data[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= in_data[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= in_data[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= in_data[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= in_data[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= in_data[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= in_data[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= in_data[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= in_data[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= in_data[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= in_data[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= in_data[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= in_data[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= in_data[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= in_data[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= in_data[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= in_data[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= in_data[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= in_data[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= in_data[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= in_data[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= in_data[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= in_data[82].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|FPGA|integration:u0|integration_width_adapter:width_adapter_002
clk => altera_merlin_width_adapter:width_adapter.clk
reset => altera_merlin_width_adapter:width_adapter.reset
in_valid => altera_merlin_width_adapter:width_adapter.in_valid
in_channel[0] => altera_merlin_width_adapter:width_adapter.in_channel[0]
in_channel[1] => altera_merlin_width_adapter:width_adapter.in_channel[1]
in_startofpacket => altera_merlin_width_adapter:width_adapter.in_startofpacket
in_endofpacket => altera_merlin_width_adapter:width_adapter.in_endofpacket
in_ready <= altera_merlin_width_adapter:width_adapter.in_ready
in_data[0] => altera_merlin_width_adapter:width_adapter.in_data[0]
in_data[1] => altera_merlin_width_adapter:width_adapter.in_data[1]
in_data[2] => altera_merlin_width_adapter:width_adapter.in_data[2]
in_data[3] => altera_merlin_width_adapter:width_adapter.in_data[3]
in_data[4] => altera_merlin_width_adapter:width_adapter.in_data[4]
in_data[5] => altera_merlin_width_adapter:width_adapter.in_data[5]
in_data[6] => altera_merlin_width_adapter:width_adapter.in_data[6]
in_data[7] => altera_merlin_width_adapter:width_adapter.in_data[7]
in_data[8] => altera_merlin_width_adapter:width_adapter.in_data[8]
in_data[9] => altera_merlin_width_adapter:width_adapter.in_data[9]
in_data[10] => altera_merlin_width_adapter:width_adapter.in_data[10]
in_data[11] => altera_merlin_width_adapter:width_adapter.in_data[11]
in_data[12] => altera_merlin_width_adapter:width_adapter.in_data[12]
in_data[13] => altera_merlin_width_adapter:width_adapter.in_data[13]
in_data[14] => altera_merlin_width_adapter:width_adapter.in_data[14]
in_data[15] => altera_merlin_width_adapter:width_adapter.in_data[15]
in_data[16] => altera_merlin_width_adapter:width_adapter.in_data[16]
in_data[17] => altera_merlin_width_adapter:width_adapter.in_data[17]
in_data[18] => altera_merlin_width_adapter:width_adapter.in_data[18]
in_data[19] => altera_merlin_width_adapter:width_adapter.in_data[19]
in_data[20] => altera_merlin_width_adapter:width_adapter.in_data[20]
in_data[21] => altera_merlin_width_adapter:width_adapter.in_data[21]
in_data[22] => altera_merlin_width_adapter:width_adapter.in_data[22]
in_data[23] => altera_merlin_width_adapter:width_adapter.in_data[23]
in_data[24] => altera_merlin_width_adapter:width_adapter.in_data[24]
in_data[25] => altera_merlin_width_adapter:width_adapter.in_data[25]
in_data[26] => altera_merlin_width_adapter:width_adapter.in_data[26]
in_data[27] => altera_merlin_width_adapter:width_adapter.in_data[27]
in_data[28] => altera_merlin_width_adapter:width_adapter.in_data[28]
in_data[29] => altera_merlin_width_adapter:width_adapter.in_data[29]
in_data[30] => altera_merlin_width_adapter:width_adapter.in_data[30]
in_data[31] => altera_merlin_width_adapter:width_adapter.in_data[31]
in_data[32] => altera_merlin_width_adapter:width_adapter.in_data[32]
in_data[33] => altera_merlin_width_adapter:width_adapter.in_data[33]
in_data[34] => altera_merlin_width_adapter:width_adapter.in_data[34]
in_data[35] => altera_merlin_width_adapter:width_adapter.in_data[35]
in_data[36] => altera_merlin_width_adapter:width_adapter.in_data[36]
in_data[37] => altera_merlin_width_adapter:width_adapter.in_data[37]
in_data[38] => altera_merlin_width_adapter:width_adapter.in_data[38]
in_data[39] => altera_merlin_width_adapter:width_adapter.in_data[39]
in_data[40] => altera_merlin_width_adapter:width_adapter.in_data[40]
in_data[41] => altera_merlin_width_adapter:width_adapter.in_data[41]
in_data[42] => altera_merlin_width_adapter:width_adapter.in_data[42]
in_data[43] => altera_merlin_width_adapter:width_adapter.in_data[43]
in_data[44] => altera_merlin_width_adapter:width_adapter.in_data[44]
in_data[45] => altera_merlin_width_adapter:width_adapter.in_data[45]
in_data[46] => altera_merlin_width_adapter:width_adapter.in_data[46]
in_data[47] => altera_merlin_width_adapter:width_adapter.in_data[47]
in_data[48] => altera_merlin_width_adapter:width_adapter.in_data[48]
in_data[49] => altera_merlin_width_adapter:width_adapter.in_data[49]
in_data[50] => altera_merlin_width_adapter:width_adapter.in_data[50]
in_data[51] => altera_merlin_width_adapter:width_adapter.in_data[51]
in_data[52] => altera_merlin_width_adapter:width_adapter.in_data[52]
in_data[53] => altera_merlin_width_adapter:width_adapter.in_data[53]
in_data[54] => altera_merlin_width_adapter:width_adapter.in_data[54]
in_data[55] => altera_merlin_width_adapter:width_adapter.in_data[55]
in_data[56] => altera_merlin_width_adapter:width_adapter.in_data[56]
in_data[57] => altera_merlin_width_adapter:width_adapter.in_data[57]
in_data[58] => altera_merlin_width_adapter:width_adapter.in_data[58]
in_data[59] => altera_merlin_width_adapter:width_adapter.in_data[59]
in_data[60] => altera_merlin_width_adapter:width_adapter.in_data[60]
in_data[61] => altera_merlin_width_adapter:width_adapter.in_data[61]
in_data[62] => altera_merlin_width_adapter:width_adapter.in_data[62]
in_data[63] => altera_merlin_width_adapter:width_adapter.in_data[63]
in_data[64] => altera_merlin_width_adapter:width_adapter.in_data[64]
out_endofpacket <= altera_merlin_width_adapter:width_adapter.out_endofpacket
out_data[0] <= altera_merlin_width_adapter:width_adapter.out_data[0]
out_data[1] <= altera_merlin_width_adapter:width_adapter.out_data[1]
out_data[2] <= altera_merlin_width_adapter:width_adapter.out_data[2]
out_data[3] <= altera_merlin_width_adapter:width_adapter.out_data[3]
out_data[4] <= altera_merlin_width_adapter:width_adapter.out_data[4]
out_data[5] <= altera_merlin_width_adapter:width_adapter.out_data[5]
out_data[6] <= altera_merlin_width_adapter:width_adapter.out_data[6]
out_data[7] <= altera_merlin_width_adapter:width_adapter.out_data[7]
out_data[8] <= altera_merlin_width_adapter:width_adapter.out_data[8]
out_data[9] <= altera_merlin_width_adapter:width_adapter.out_data[9]
out_data[10] <= altera_merlin_width_adapter:width_adapter.out_data[10]
out_data[11] <= altera_merlin_width_adapter:width_adapter.out_data[11]
out_data[12] <= altera_merlin_width_adapter:width_adapter.out_data[12]
out_data[13] <= altera_merlin_width_adapter:width_adapter.out_data[13]
out_data[14] <= altera_merlin_width_adapter:width_adapter.out_data[14]
out_data[15] <= altera_merlin_width_adapter:width_adapter.out_data[15]
out_data[16] <= altera_merlin_width_adapter:width_adapter.out_data[16]
out_data[17] <= altera_merlin_width_adapter:width_adapter.out_data[17]
out_data[18] <= altera_merlin_width_adapter:width_adapter.out_data[18]
out_data[19] <= altera_merlin_width_adapter:width_adapter.out_data[19]
out_data[20] <= altera_merlin_width_adapter:width_adapter.out_data[20]
out_data[21] <= altera_merlin_width_adapter:width_adapter.out_data[21]
out_data[22] <= altera_merlin_width_adapter:width_adapter.out_data[22]
out_data[23] <= altera_merlin_width_adapter:width_adapter.out_data[23]
out_data[24] <= altera_merlin_width_adapter:width_adapter.out_data[24]
out_data[25] <= altera_merlin_width_adapter:width_adapter.out_data[25]
out_data[26] <= altera_merlin_width_adapter:width_adapter.out_data[26]
out_data[27] <= altera_merlin_width_adapter:width_adapter.out_data[27]
out_data[28] <= altera_merlin_width_adapter:width_adapter.out_data[28]
out_data[29] <= altera_merlin_width_adapter:width_adapter.out_data[29]
out_data[30] <= altera_merlin_width_adapter:width_adapter.out_data[30]
out_data[31] <= altera_merlin_width_adapter:width_adapter.out_data[31]
out_data[32] <= altera_merlin_width_adapter:width_adapter.out_data[32]
out_data[33] <= altera_merlin_width_adapter:width_adapter.out_data[33]
out_data[34] <= altera_merlin_width_adapter:width_adapter.out_data[34]
out_data[35] <= altera_merlin_width_adapter:width_adapter.out_data[35]
out_data[36] <= altera_merlin_width_adapter:width_adapter.out_data[36]
out_data[37] <= altera_merlin_width_adapter:width_adapter.out_data[37]
out_data[38] <= altera_merlin_width_adapter:width_adapter.out_data[38]
out_data[39] <= altera_merlin_width_adapter:width_adapter.out_data[39]
out_data[40] <= altera_merlin_width_adapter:width_adapter.out_data[40]
out_data[41] <= altera_merlin_width_adapter:width_adapter.out_data[41]
out_data[42] <= altera_merlin_width_adapter:width_adapter.out_data[42]
out_data[43] <= altera_merlin_width_adapter:width_adapter.out_data[43]
out_data[44] <= altera_merlin_width_adapter:width_adapter.out_data[44]
out_data[45] <= altera_merlin_width_adapter:width_adapter.out_data[45]
out_data[46] <= altera_merlin_width_adapter:width_adapter.out_data[46]
out_data[47] <= altera_merlin_width_adapter:width_adapter.out_data[47]
out_data[48] <= altera_merlin_width_adapter:width_adapter.out_data[48]
out_data[49] <= altera_merlin_width_adapter:width_adapter.out_data[49]
out_data[50] <= altera_merlin_width_adapter:width_adapter.out_data[50]
out_data[51] <= altera_merlin_width_adapter:width_adapter.out_data[51]
out_data[52] <= altera_merlin_width_adapter:width_adapter.out_data[52]
out_data[53] <= altera_merlin_width_adapter:width_adapter.out_data[53]
out_data[54] <= altera_merlin_width_adapter:width_adapter.out_data[54]
out_data[55] <= altera_merlin_width_adapter:width_adapter.out_data[55]
out_data[56] <= altera_merlin_width_adapter:width_adapter.out_data[56]
out_data[57] <= altera_merlin_width_adapter:width_adapter.out_data[57]
out_data[58] <= altera_merlin_width_adapter:width_adapter.out_data[58]
out_data[59] <= altera_merlin_width_adapter:width_adapter.out_data[59]
out_data[60] <= altera_merlin_width_adapter:width_adapter.out_data[60]
out_data[61] <= altera_merlin_width_adapter:width_adapter.out_data[61]
out_data[62] <= altera_merlin_width_adapter:width_adapter.out_data[62]
out_data[63] <= altera_merlin_width_adapter:width_adapter.out_data[63]
out_data[64] <= altera_merlin_width_adapter:width_adapter.out_data[64]
out_data[65] <= altera_merlin_width_adapter:width_adapter.out_data[65]
out_data[66] <= altera_merlin_width_adapter:width_adapter.out_data[66]
out_data[67] <= altera_merlin_width_adapter:width_adapter.out_data[67]
out_data[68] <= altera_merlin_width_adapter:width_adapter.out_data[68]
out_data[69] <= altera_merlin_width_adapter:width_adapter.out_data[69]
out_data[70] <= altera_merlin_width_adapter:width_adapter.out_data[70]
out_data[71] <= altera_merlin_width_adapter:width_adapter.out_data[71]
out_data[72] <= altera_merlin_width_adapter:width_adapter.out_data[72]
out_data[73] <= altera_merlin_width_adapter:width_adapter.out_data[73]
out_data[74] <= altera_merlin_width_adapter:width_adapter.out_data[74]
out_data[75] <= altera_merlin_width_adapter:width_adapter.out_data[75]
out_data[76] <= altera_merlin_width_adapter:width_adapter.out_data[76]
out_data[77] <= altera_merlin_width_adapter:width_adapter.out_data[77]
out_data[78] <= altera_merlin_width_adapter:width_adapter.out_data[78]
out_data[79] <= altera_merlin_width_adapter:width_adapter.out_data[79]
out_data[80] <= altera_merlin_width_adapter:width_adapter.out_data[80]
out_data[81] <= altera_merlin_width_adapter:width_adapter.out_data[81]
out_data[82] <= altera_merlin_width_adapter:width_adapter.out_data[82]
out_channel[0] <= altera_merlin_width_adapter:width_adapter.out_channel[0]
out_channel[1] <= altera_merlin_width_adapter:width_adapter.out_channel[1]
out_valid <= altera_merlin_width_adapter:width_adapter.out_valid
out_ready => altera_merlin_width_adapter:width_adapter.out_ready
out_startofpacket <= altera_merlin_width_adapter:width_adapter.out_startofpacket
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|FPGA|integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter
clk => clk.IN1
reset => reset.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always5.IN1
in_valid => p0_valid.IN1
in_channel[0] => p0_channel.DATAA
in_channel[1] => p0_channel.DATAA
in_data[0] => p0_data_field[0].DATAA
in_data[1] => p0_data_field[1].DATAA
in_data[2] => p0_data_field[2].DATAA
in_data[3] => p0_data_field[3].DATAA
in_data[4] => p0_data_field[4].DATAA
in_data[5] => p0_data_field[5].DATAA
in_data[6] => p0_data_field[6].DATAA
in_data[7] => p0_data_field[7].DATAA
in_data[8] => p0_data_field[8].DATAA
in_data[9] => p0_data_field[9].DATAA
in_data[10] => p0_data_field[10].DATAA
in_data[11] => p0_data_field[11].DATAA
in_data[12] => p0_data_field[12].DATAA
in_data[13] => p0_data_field[13].DATAA
in_data[14] => p0_data_field[14].DATAA
in_data[15] => p0_data_field[15].DATAA
in_data[16] => p0_byteen_field[0].DATAA
in_data[17] => p0_byteen_field[1].DATAA
in_data[18] => p0_address_field.DATAA
in_data[19] => p0_address_field.DATAA
in_data[20] => p0_address_field.DATAA
in_data[21] => p0_address_field.DATAA
in_data[22] => p0_address_field.DATAA
in_data[23] => p0_address_field.DATAA
in_data[24] => p0_address_field.DATAA
in_data[25] => p0_address_field.DATAA
in_data[26] => p0_address_field.DATAA
in_data[27] => p0_address_field.DATAA
in_data[28] => p0_address_field.DATAA
in_data[29] => p0_address_field.DATAA
in_data[30] => p0_address_field.DATAA
in_data[31] => p0_address_field.DATAA
in_data[32] => p0_address_field.DATAA
in_data[33] => p0_address_field.DATAA
in_data[34] => p0_cmpr_read.DATAA
in_data[35] => p0_last_field.DATAA
in_data[36] => p0_last_field.DATAA
in_data[37] => p0_last_field.DATAA
in_data[38] => p0_last_field.DATAA
in_data[39] => p0_out_lock_field.DATAA
in_data[40] => p0_byte_cnt_field.DATAA
in_data[41] => p0_byte_cnt_field.DATAA
in_data[42] => p0_byte_cnt_field.DATAA
in_data[43] => p0_bwrap_field.DATAA
in_data[43] => p0_last_field.DATAA
in_data[44] => LessThan1.IN6
in_data[45] => LessThan1.IN5
in_data[46] => LessThan1.IN4
in_data[47] => p0_burst_type_field.DATAA
in_data[48] => p0_burst_type_field.DATAA
in_data[49] => p0_last_field.DATAA
in_data[50] => p0_last_field.DATAA
in_data[51] => p0_last_field.DATAA
in_data[52] => p0_last_field.DATAA
in_data[53] => p0_last_field.DATAA
in_data[54] => p0_last_field.DATAA
in_data[55] => p0_last_field.DATAA
in_data[56] => p0_last_field.DATAA
in_data[57] => p0_last_field.DATAA
in_data[58] => p0_last_field.DATAA
in_data[59] => p0_last_field.DATAA
in_data[60] => p0_last_field.DATAA
in_data[61] => p0_last_field.DATAA
in_data[62] => p0_last_field.DATAA
in_data[63] => p0_response_status_field[0].DATAA
in_data[64] => p0_response_status_field[1].DATAA
in_startofpacket => p0_startofpacket.DATAA
in_endofpacket => p0_endofpacket.DATAA
out_ready => always8.IN1
out_ready => p1_ready.IN1
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= p0_channel.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= ShiftLeft2.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_byteen_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= <GND>
out_data[37] <= <GND>
out_data[38] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= p1_address_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= p1_cmpr_read.DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= p0_out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= <GND>
out_data[59] <= <GND>
out_data[60] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= <GND>
out_data[63] <= <VCC>
out_data[64] <= <GND>
out_data[65] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= p0_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= p0_last_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= out_response_status_field.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= p1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|FPGA|integration:u0|integration_width_adapter:width_adapter_002|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN1
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN2
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|integration:u0|integration_width_adapter_001:width_adapter_003
clk => altera_merlin_width_adapter:width_adapter_001.clk
reset => altera_merlin_width_adapter:width_adapter_001.reset
in_valid => altera_merlin_width_adapter:width_adapter_001.in_valid
in_channel[0] => altera_merlin_width_adapter:width_adapter_001.in_channel[0]
in_channel[1] => altera_merlin_width_adapter:width_adapter_001.in_channel[1]
in_startofpacket => altera_merlin_width_adapter:width_adapter_001.in_startofpacket
in_endofpacket => altera_merlin_width_adapter:width_adapter_001.in_endofpacket
in_ready <= altera_merlin_width_adapter:width_adapter_001.in_ready
in_data[0] => altera_merlin_width_adapter:width_adapter_001.in_data[0]
in_data[1] => altera_merlin_width_adapter:width_adapter_001.in_data[1]
in_data[2] => altera_merlin_width_adapter:width_adapter_001.in_data[2]
in_data[3] => altera_merlin_width_adapter:width_adapter_001.in_data[3]
in_data[4] => altera_merlin_width_adapter:width_adapter_001.in_data[4]
in_data[5] => altera_merlin_width_adapter:width_adapter_001.in_data[5]
in_data[6] => altera_merlin_width_adapter:width_adapter_001.in_data[6]
in_data[7] => altera_merlin_width_adapter:width_adapter_001.in_data[7]
in_data[8] => altera_merlin_width_adapter:width_adapter_001.in_data[8]
in_data[9] => altera_merlin_width_adapter:width_adapter_001.in_data[9]
in_data[10] => altera_merlin_width_adapter:width_adapter_001.in_data[10]
in_data[11] => altera_merlin_width_adapter:width_adapter_001.in_data[11]
in_data[12] => altera_merlin_width_adapter:width_adapter_001.in_data[12]
in_data[13] => altera_merlin_width_adapter:width_adapter_001.in_data[13]
in_data[14] => altera_merlin_width_adapter:width_adapter_001.in_data[14]
in_data[15] => altera_merlin_width_adapter:width_adapter_001.in_data[15]
in_data[16] => altera_merlin_width_adapter:width_adapter_001.in_data[16]
in_data[17] => altera_merlin_width_adapter:width_adapter_001.in_data[17]
in_data[18] => altera_merlin_width_adapter:width_adapter_001.in_data[18]
in_data[19] => altera_merlin_width_adapter:width_adapter_001.in_data[19]
in_data[20] => altera_merlin_width_adapter:width_adapter_001.in_data[20]
in_data[21] => altera_merlin_width_adapter:width_adapter_001.in_data[21]
in_data[22] => altera_merlin_width_adapter:width_adapter_001.in_data[22]
in_data[23] => altera_merlin_width_adapter:width_adapter_001.in_data[23]
in_data[24] => altera_merlin_width_adapter:width_adapter_001.in_data[24]
in_data[25] => altera_merlin_width_adapter:width_adapter_001.in_data[25]
in_data[26] => altera_merlin_width_adapter:width_adapter_001.in_data[26]
in_data[27] => altera_merlin_width_adapter:width_adapter_001.in_data[27]
in_data[28] => altera_merlin_width_adapter:width_adapter_001.in_data[28]
in_data[29] => altera_merlin_width_adapter:width_adapter_001.in_data[29]
in_data[30] => altera_merlin_width_adapter:width_adapter_001.in_data[30]
in_data[31] => altera_merlin_width_adapter:width_adapter_001.in_data[31]
in_data[32] => altera_merlin_width_adapter:width_adapter_001.in_data[32]
in_data[33] => altera_merlin_width_adapter:width_adapter_001.in_data[33]
in_data[34] => altera_merlin_width_adapter:width_adapter_001.in_data[34]
in_data[35] => altera_merlin_width_adapter:width_adapter_001.in_data[35]
in_data[36] => altera_merlin_width_adapter:width_adapter_001.in_data[36]
in_data[37] => altera_merlin_width_adapter:width_adapter_001.in_data[37]
in_data[38] => altera_merlin_width_adapter:width_adapter_001.in_data[38]
in_data[39] => altera_merlin_width_adapter:width_adapter_001.in_data[39]
in_data[40] => altera_merlin_width_adapter:width_adapter_001.in_data[40]
in_data[41] => altera_merlin_width_adapter:width_adapter_001.in_data[41]
in_data[42] => altera_merlin_width_adapter:width_adapter_001.in_data[42]
in_data[43] => altera_merlin_width_adapter:width_adapter_001.in_data[43]
in_data[44] => altera_merlin_width_adapter:width_adapter_001.in_data[44]
in_data[45] => altera_merlin_width_adapter:width_adapter_001.in_data[45]
in_data[46] => altera_merlin_width_adapter:width_adapter_001.in_data[46]
in_data[47] => altera_merlin_width_adapter:width_adapter_001.in_data[47]
in_data[48] => altera_merlin_width_adapter:width_adapter_001.in_data[48]
in_data[49] => altera_merlin_width_adapter:width_adapter_001.in_data[49]
in_data[50] => altera_merlin_width_adapter:width_adapter_001.in_data[50]
in_data[51] => altera_merlin_width_adapter:width_adapter_001.in_data[51]
in_data[52] => altera_merlin_width_adapter:width_adapter_001.in_data[52]
in_data[53] => altera_merlin_width_adapter:width_adapter_001.in_data[53]
in_data[54] => altera_merlin_width_adapter:width_adapter_001.in_data[54]
in_data[55] => altera_merlin_width_adapter:width_adapter_001.in_data[55]
in_data[56] => altera_merlin_width_adapter:width_adapter_001.in_data[56]
in_data[57] => altera_merlin_width_adapter:width_adapter_001.in_data[57]
in_data[58] => altera_merlin_width_adapter:width_adapter_001.in_data[58]
in_data[59] => altera_merlin_width_adapter:width_adapter_001.in_data[59]
in_data[60] => altera_merlin_width_adapter:width_adapter_001.in_data[60]
in_data[61] => altera_merlin_width_adapter:width_adapter_001.in_data[61]
in_data[62] => altera_merlin_width_adapter:width_adapter_001.in_data[62]
in_data[63] => altera_merlin_width_adapter:width_adapter_001.in_data[63]
in_data[64] => altera_merlin_width_adapter:width_adapter_001.in_data[64]
in_data[65] => altera_merlin_width_adapter:width_adapter_001.in_data[65]
in_data[66] => altera_merlin_width_adapter:width_adapter_001.in_data[66]
in_data[67] => altera_merlin_width_adapter:width_adapter_001.in_data[67]
in_data[68] => altera_merlin_width_adapter:width_adapter_001.in_data[68]
in_data[69] => altera_merlin_width_adapter:width_adapter_001.in_data[69]
in_data[70] => altera_merlin_width_adapter:width_adapter_001.in_data[70]
in_data[71] => altera_merlin_width_adapter:width_adapter_001.in_data[71]
in_data[72] => altera_merlin_width_adapter:width_adapter_001.in_data[72]
in_data[73] => altera_merlin_width_adapter:width_adapter_001.in_data[73]
in_data[74] => altera_merlin_width_adapter:width_adapter_001.in_data[74]
in_data[75] => altera_merlin_width_adapter:width_adapter_001.in_data[75]
in_data[76] => altera_merlin_width_adapter:width_adapter_001.in_data[76]
in_data[77] => altera_merlin_width_adapter:width_adapter_001.in_data[77]
in_data[78] => altera_merlin_width_adapter:width_adapter_001.in_data[78]
in_data[79] => altera_merlin_width_adapter:width_adapter_001.in_data[79]
in_data[80] => altera_merlin_width_adapter:width_adapter_001.in_data[80]
in_data[81] => altera_merlin_width_adapter:width_adapter_001.in_data[81]
in_data[82] => altera_merlin_width_adapter:width_adapter_001.in_data[82]
out_endofpacket <= altera_merlin_width_adapter:width_adapter_001.out_endofpacket
out_data[0] <= altera_merlin_width_adapter:width_adapter_001.out_data[0]
out_data[1] <= altera_merlin_width_adapter:width_adapter_001.out_data[1]
out_data[2] <= altera_merlin_width_adapter:width_adapter_001.out_data[2]
out_data[3] <= altera_merlin_width_adapter:width_adapter_001.out_data[3]
out_data[4] <= altera_merlin_width_adapter:width_adapter_001.out_data[4]
out_data[5] <= altera_merlin_width_adapter:width_adapter_001.out_data[5]
out_data[6] <= altera_merlin_width_adapter:width_adapter_001.out_data[6]
out_data[7] <= altera_merlin_width_adapter:width_adapter_001.out_data[7]
out_data[8] <= altera_merlin_width_adapter:width_adapter_001.out_data[8]
out_data[9] <= altera_merlin_width_adapter:width_adapter_001.out_data[9]
out_data[10] <= altera_merlin_width_adapter:width_adapter_001.out_data[10]
out_data[11] <= altera_merlin_width_adapter:width_adapter_001.out_data[11]
out_data[12] <= altera_merlin_width_adapter:width_adapter_001.out_data[12]
out_data[13] <= altera_merlin_width_adapter:width_adapter_001.out_data[13]
out_data[14] <= altera_merlin_width_adapter:width_adapter_001.out_data[14]
out_data[15] <= altera_merlin_width_adapter:width_adapter_001.out_data[15]
out_data[16] <= altera_merlin_width_adapter:width_adapter_001.out_data[16]
out_data[17] <= altera_merlin_width_adapter:width_adapter_001.out_data[17]
out_data[18] <= altera_merlin_width_adapter:width_adapter_001.out_data[18]
out_data[19] <= altera_merlin_width_adapter:width_adapter_001.out_data[19]
out_data[20] <= altera_merlin_width_adapter:width_adapter_001.out_data[20]
out_data[21] <= altera_merlin_width_adapter:width_adapter_001.out_data[21]
out_data[22] <= altera_merlin_width_adapter:width_adapter_001.out_data[22]
out_data[23] <= altera_merlin_width_adapter:width_adapter_001.out_data[23]
out_data[24] <= altera_merlin_width_adapter:width_adapter_001.out_data[24]
out_data[25] <= altera_merlin_width_adapter:width_adapter_001.out_data[25]
out_data[26] <= altera_merlin_width_adapter:width_adapter_001.out_data[26]
out_data[27] <= altera_merlin_width_adapter:width_adapter_001.out_data[27]
out_data[28] <= altera_merlin_width_adapter:width_adapter_001.out_data[28]
out_data[29] <= altera_merlin_width_adapter:width_adapter_001.out_data[29]
out_data[30] <= altera_merlin_width_adapter:width_adapter_001.out_data[30]
out_data[31] <= altera_merlin_width_adapter:width_adapter_001.out_data[31]
out_data[32] <= altera_merlin_width_adapter:width_adapter_001.out_data[32]
out_data[33] <= altera_merlin_width_adapter:width_adapter_001.out_data[33]
out_data[34] <= altera_merlin_width_adapter:width_adapter_001.out_data[34]
out_data[35] <= altera_merlin_width_adapter:width_adapter_001.out_data[35]
out_data[36] <= altera_merlin_width_adapter:width_adapter_001.out_data[36]
out_data[37] <= altera_merlin_width_adapter:width_adapter_001.out_data[37]
out_data[38] <= altera_merlin_width_adapter:width_adapter_001.out_data[38]
out_data[39] <= altera_merlin_width_adapter:width_adapter_001.out_data[39]
out_data[40] <= altera_merlin_width_adapter:width_adapter_001.out_data[40]
out_data[41] <= altera_merlin_width_adapter:width_adapter_001.out_data[41]
out_data[42] <= altera_merlin_width_adapter:width_adapter_001.out_data[42]
out_data[43] <= altera_merlin_width_adapter:width_adapter_001.out_data[43]
out_data[44] <= altera_merlin_width_adapter:width_adapter_001.out_data[44]
out_data[45] <= altera_merlin_width_adapter:width_adapter_001.out_data[45]
out_data[46] <= altera_merlin_width_adapter:width_adapter_001.out_data[46]
out_data[47] <= altera_merlin_width_adapter:width_adapter_001.out_data[47]
out_data[48] <= altera_merlin_width_adapter:width_adapter_001.out_data[48]
out_data[49] <= altera_merlin_width_adapter:width_adapter_001.out_data[49]
out_data[50] <= altera_merlin_width_adapter:width_adapter_001.out_data[50]
out_data[51] <= altera_merlin_width_adapter:width_adapter_001.out_data[51]
out_data[52] <= altera_merlin_width_adapter:width_adapter_001.out_data[52]
out_data[53] <= altera_merlin_width_adapter:width_adapter_001.out_data[53]
out_data[54] <= altera_merlin_width_adapter:width_adapter_001.out_data[54]
out_data[55] <= altera_merlin_width_adapter:width_adapter_001.out_data[55]
out_data[56] <= altera_merlin_width_adapter:width_adapter_001.out_data[56]
out_data[57] <= altera_merlin_width_adapter:width_adapter_001.out_data[57]
out_data[58] <= altera_merlin_width_adapter:width_adapter_001.out_data[58]
out_data[59] <= altera_merlin_width_adapter:width_adapter_001.out_data[59]
out_data[60] <= altera_merlin_width_adapter:width_adapter_001.out_data[60]
out_data[61] <= altera_merlin_width_adapter:width_adapter_001.out_data[61]
out_data[62] <= altera_merlin_width_adapter:width_adapter_001.out_data[62]
out_data[63] <= altera_merlin_width_adapter:width_adapter_001.out_data[63]
out_data[64] <= altera_merlin_width_adapter:width_adapter_001.out_data[64]
out_channel[0] <= altera_merlin_width_adapter:width_adapter_001.out_channel[0]
out_channel[1] <= altera_merlin_width_adapter:width_adapter_001.out_channel[1]
out_valid <= altera_merlin_width_adapter:width_adapter_001.out_valid
out_ready => altera_merlin_width_adapter:width_adapter_001.out_ready
out_startofpacket <= altera_merlin_width_adapter:width_adapter_001.out_startofpacket
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|FPGA|integration:u0|integration_width_adapter_001:width_adapter_003|altera_merlin_width_adapter:width_adapter_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_channel[0] => out_channel[0].DATAIN
in_channel[1] => out_channel[1].DATAIN
in_data[0] => always5.IN0
in_data[1] => always5.IN0
in_data[2] => always5.IN0
in_data[3] => always5.IN0
in_data[4] => always5.IN0
in_data[5] => always5.IN0
in_data[6] => always5.IN0
in_data[7] => always5.IN0
in_data[8] => always5.IN0
in_data[9] => always5.IN0
in_data[10] => always5.IN0
in_data[11] => always5.IN0
in_data[12] => always5.IN0
in_data[13] => always5.IN0
in_data[14] => always5.IN0
in_data[15] => always5.IN0
in_data[16] => always5.IN0
in_data[17] => always5.IN0
in_data[18] => always5.IN0
in_data[19] => always5.IN0
in_data[20] => always5.IN0
in_data[21] => always5.IN0
in_data[22] => always5.IN0
in_data[23] => always5.IN0
in_data[24] => always5.IN0
in_data[25] => always5.IN0
in_data[26] => always5.IN0
in_data[27] => always5.IN0
in_data[28] => always5.IN0
in_data[29] => always5.IN0
in_data[30] => always5.IN0
in_data[31] => always5.IN0
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN1
in_data[32] => always5.IN0
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN1
in_data[33] => always5.IN0
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[34] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[35] => always5.IN1
in_data[36] => out_data[18].DATAIN
in_data[37] => out_data[19].DATAIN
in_data[38] => out_data[20].DATAIN
in_data[39] => out_data[21].DATAIN
in_data[40] => out_data[22].DATAIN
in_data[41] => out_data[23].DATAIN
in_data[42] => out_data[24].DATAIN
in_data[43] => out_data[25].DATAIN
in_data[44] => out_data[26].DATAIN
in_data[45] => out_data[27].DATAIN
in_data[46] => out_data[28].DATAIN
in_data[47] => out_data[29].DATAIN
in_data[48] => out_data[30].DATAIN
in_data[49] => out_data[31].DATAIN
in_data[50] => out_data[32].DATAIN
in_data[51] => out_data[33].DATAIN
in_data[52] => out_data[34].DATAIN
in_data[53] => out_data[35].DATAIN
in_data[54] => out_data[36].DATAIN
in_data[55] => out_data[37].DATAIN
in_data[56] => out_data[38].DATAIN
in_data[57] => out_lock_field.DATAB
in_data[58] => out_data[40].DATAIN
in_data[59] => out_data[41].DATAIN
in_data[60] => out_data[42].DATAIN
in_data[61] => out_data[43].DATAIN
in_data[62] => out_size_field.DATAB
in_data[63] => out_size_field.DATAB
in_data[64] => out_size_field.DATAB
in_data[65] => out_burst_type_field.DATAA
in_data[65] => out_burst_type_field.DATAB
in_data[65] => Equal0.IN1
in_data[66] => out_burst_type_field.DATAA
in_data[66] => out_burst_type_field.DATAB
in_data[66] => Equal0.IN0
in_data[67] => out_data[49].DATAIN
in_data[68] => out_data[50].DATAIN
in_data[69] => out_data[51].DATAIN
in_data[70] => out_data[52].DATAIN
in_data[71] => out_data[53].DATAIN
in_data[72] => out_data[54].DATAIN
in_data[73] => out_data[55].DATAIN
in_data[74] => out_data[56].DATAIN
in_data[75] => out_data[57].DATAIN
in_data[76] => out_data[58].DATAIN
in_data[77] => out_data[59].DATAIN
in_data[78] => out_data[60].DATAIN
in_data[79] => out_data[61].DATAIN
in_data[80] => out_data[62].DATAIN
in_data[81] => out_data[63].DATAIN
in_data[82] => out_data[64].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= in_channel[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= always5.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= in_data[52].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= in_data[53].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= in_data[54].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= in_data[55].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= in_data[56].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_lock_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= in_data[58].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= in_data[59].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= in_data[60].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= in_data[61].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_size_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_burst_type_field.DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= in_data[67].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= in_data[68].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= in_data[69].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= in_data[70].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= in_data[71].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= in_data[72].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= in_data[73].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= in_data[74].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= in_data[75].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= in_data[76].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= in_data[77].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= in_data[78].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= in_data[79].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= in_data[80].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= in_data[81].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= in_data[82].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
in_command_size_data[0] => ~NO_FANOUT~
in_command_size_data[1] => ~NO_FANOUT~
in_command_size_data[2] => ~NO_FANOUT~


|FPGA|S4PU_Daughterboard:U1
clock => S4PU:CPU.clock
clock => main_ram:MAIN_MEMORY.clock
clock => prog_rom:PROGRAM_MEMORY.clock
clock => Reg:ADDR_REG.clock
clock => Reg:AVALON_ADDR_REG.clock
clock => Reg:AVALON_IN_REG.clock
clock => Reg:AVALON_OUT_REG.clock
clock => Reg:AVALON_READ_REG.clock
clock => Reg:AVALON_WRITE_REG.clock
reset_n => cpu_reset_n.IN1
mode => S4PU:CPU.mode
read <= read.DB_MAX_OUTPUT_PORT_TYPE
write <= write.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] => ext_mem_q[0].DATAB
readdata[0] => Reg:AVALON_IN_REG.D[0]
readdata[1] => ext_mem_q[1].DATAB
readdata[1] => Reg:AVALON_IN_REG.D[1]
readdata[2] => ext_mem_q[2].DATAB
readdata[2] => Reg:AVALON_IN_REG.D[2]
readdata[3] => ext_mem_q[3].DATAB
readdata[3] => Reg:AVALON_IN_REG.D[3]
readdata[4] => ext_mem_q[4].DATAB
readdata[4] => Reg:AVALON_IN_REG.D[4]
readdata[5] => ext_mem_q[5].DATAB
readdata[5] => Reg:AVALON_IN_REG.D[5]
readdata[6] => ext_mem_q[6].DATAB
readdata[6] => Reg:AVALON_IN_REG.D[6]
readdata[7] => ext_mem_q[7].DATAB
readdata[7] => Reg:AVALON_IN_REG.D[7]
readdata[8] => ext_mem_q[8].DATAB
readdata[8] => Reg:AVALON_IN_REG.D[8]
readdata[9] => ext_mem_q[9].DATAB
readdata[9] => Reg:AVALON_IN_REG.D[9]
readdata[10] => ext_mem_q[10].DATAB
readdata[10] => Reg:AVALON_IN_REG.D[10]
readdata[11] => ext_mem_q[11].DATAB
readdata[11] => Reg:AVALON_IN_REG.D[11]
readdata[12] => ext_mem_q[12].DATAB
readdata[12] => Reg:AVALON_IN_REG.D[12]
readdata[13] => ext_mem_q[13].DATAB
readdata[13] => Reg:AVALON_IN_REG.D[13]
readdata[14] => ext_mem_q[14].DATAB
readdata[14] => Reg:AVALON_IN_REG.D[14]
readdata[15] => ext_mem_q[15].DATAB
readdata[15] => Reg:AVALON_IN_REG.D[15]
writedata[0] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[1] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[2] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[3] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[4] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[5] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[6] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[7] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[8] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[9] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[10] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[11] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[12] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[13] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[14] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
writedata[15] <= writedata.DB_MAX_OUTPUT_PORT_TYPE
acknowledge => ext_mem_q[15].OUTPUTSELECT
acknowledge => ext_mem_q[14].OUTPUTSELECT
acknowledge => ext_mem_q[13].OUTPUTSELECT
acknowledge => ext_mem_q[12].OUTPUTSELECT
acknowledge => ext_mem_q[11].OUTPUTSELECT
acknowledge => ext_mem_q[10].OUTPUTSELECT
acknowledge => ext_mem_q[9].OUTPUTSELECT
acknowledge => ext_mem_q[8].OUTPUTSELECT
acknowledge => ext_mem_q[7].OUTPUTSELECT
acknowledge => ext_mem_q[6].OUTPUTSELECT
acknowledge => ext_mem_q[5].OUTPUTSELECT
acknowledge => ext_mem_q[4].OUTPUTSELECT
acknowledge => ext_mem_q[3].OUTPUTSELECT
acknowledge => ext_mem_q[2].OUTPUTSELECT
acknowledge => ext_mem_q[1].OUTPUTSELECT
acknowledge => ext_mem_q[0].OUTPUTSELECT
acknowledge => Reg:AVALON_IN_REG.enable
acknowledge => Reg:AVALON_READ_REG.reset
acknowledge => Reg:AVALON_WRITE_REG.reset


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU
clock => S4PU_Control:CONTROL_BLOCK.clock
clock => S4PU_Datapath:OPERATIVE_BLOCK.clock
reset_n => S4PU_Control:CONTROL_BLOCK.reset_n
mode => S4PU_Control:CONTROL_BLOCK.mode
rs_overflow <= S4PU_Control:CONTROL_BLOCK.o_rs_overflow
rs_underflow <= S4PU_Control:CONTROL_BLOCK.o_rs_underflow
ds_overflow <= S4PU_Control:CONTROL_BLOCK.o_ds_overflow
ds_underflow <= S4PU_Control:CONTROL_BLOCK.o_ds_underflow
read <= S4PU_Control:CONTROL_BLOCK.read
write <= S4PU_Control:CONTROL_BLOCK.write
address[0] <= S4PU_Datapath:OPERATIVE_BLOCK.address[0]
address[1] <= S4PU_Datapath:OPERATIVE_BLOCK.address[1]
address[2] <= S4PU_Datapath:OPERATIVE_BLOCK.address[2]
address[3] <= S4PU_Datapath:OPERATIVE_BLOCK.address[3]
address[4] <= S4PU_Datapath:OPERATIVE_BLOCK.address[4]
address[5] <= S4PU_Datapath:OPERATIVE_BLOCK.address[5]
address[6] <= S4PU_Datapath:OPERATIVE_BLOCK.address[6]
address[7] <= S4PU_Datapath:OPERATIVE_BLOCK.address[7]
address[8] <= S4PU_Datapath:OPERATIVE_BLOCK.address[8]
address[9] <= S4PU_Datapath:OPERATIVE_BLOCK.address[9]
address[10] <= S4PU_Datapath:OPERATIVE_BLOCK.address[10]
address[11] <= S4PU_Datapath:OPERATIVE_BLOCK.address[11]
address[12] <= S4PU_Datapath:OPERATIVE_BLOCK.address[12]
address[13] <= S4PU_Datapath:OPERATIVE_BLOCK.address[13]
address[14] <= S4PU_Datapath:OPERATIVE_BLOCK.address[14]
address[15] <= S4PU_Datapath:OPERATIVE_BLOCK.address[15]
readdata[0] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[0]
readdata[1] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[1]
readdata[2] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[2]
readdata[3] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[3]
readdata[4] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[4]
readdata[5] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[5]
readdata[6] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[6]
readdata[7] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[7]
readdata[8] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[8]
readdata[9] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[9]
readdata[10] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[10]
readdata[11] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[11]
readdata[12] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[12]
readdata[13] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[13]
readdata[14] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[14]
readdata[15] => S4PU_Datapath:OPERATIVE_BLOCK.readdata[15]
writedata[0] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[0]
writedata[1] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[1]
writedata[2] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[2]
writedata[3] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[3]
writedata[4] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[4]
writedata[5] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[5]
writedata[6] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[6]
writedata[7] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[7]
writedata[8] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[8]
writedata[9] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[9]
writedata[10] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[10]
writedata[11] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[11]
writedata[12] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[12]
writedata[13] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[13]
writedata[14] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[14]
writedata[15] <= S4PU_Datapath:OPERATIVE_BLOCK.writedata[15]


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Control:CONTROL_BLOCK
clock => curr_state~1.DATAIN
reset_n => next_state.RESET.OUTPUTSELECT
reset_n => next_state.FETCH.OUTPUTSELECT
reset_n => next_state.DECODE.OUTPUTSELECT
reset_n => next_state.CALL.OUTPUTSELECT
reset_n => next_state.LOAD_0.OUTPUTSELECT
reset_n => next_state.LOAD_1.OUTPUTSELECT
reset_n => next_state.STORE_0.OUTPUTSELECT
reset_n => next_state.STORE_1.OUTPUTSELECT
reset_n => next_state.IF_FALSE.OUTPUTSELECT
reset_n => next_state.IF_TRUE.OUTPUTSELECT
reset_n => next_state.BRANCH.OUTPUTSELECT
reset_n => next_state.RET.OUTPUTSELECT
reset_n => next_state.DROP.OUTPUTSELECT
reset_n => next_state.LIT.OUTPUTSELECT
reset_n => next_state.PICK_0.OUTPUTSELECT
reset_n => next_state.PICK_1.OUTPUTSELECT
reset_n => next_state.TO_R.OUTPUTSELECT
reset_n => next_state.R_FROM.OUTPUTSELECT
reset_n => next_state.ALU_NOT.OUTPUTSELECT
reset_n => next_state.ALU_OR.OUTPUTSELECT
reset_n => next_state.ALU_AND.OUTPUTSELECT
reset_n => next_state.ALU_XOR.OUTPUTSELECT
reset_n => next_state.ALU_ADD.OUTPUTSELECT
reset_n => next_state.ALU_SUB.OUTPUTSELECT
reset_n => next_state.ALU_INC.OUTPUTSELECT
reset_n => next_state.ALU_DEC.OUTPUTSELECT
reset_n => next_state.ALU_EQUAL.OUTPUTSELECT
reset_n => next_state.ALU_LESS.OUTPUTSELECT
reset_n => next_state.ALU_GREATER.OUTPUTSELECT
reset_n => next_state.ALU_ZER.OUTPUTSELECT
reset_n => next_state.ALU_NEG.OUTPUTSELECT
reset_n => next_state.ALU_POS.OUTPUTSELECT
reset_n => next_state.ALU_SAL.OUTPUTSELECT
reset_n => next_state.ALU_SAR.OUTPUTSELECT
reset_n => next_state.DUP.OUTPUTSELECT
reset_n => next_state.SWAP_0.OUTPUTSELECT
reset_n => next_state.SWAP_1.OUTPUTSELECT
reset_n => next_state.ALU_SBL.OUTPUTSELECT
reset_n => next_state.ALU_SBR.OUTPUTSELECT
mode => Selector2.IN4
instruction[0] => Selector1.IN5
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => goto_state.OUTPUTSELECT
instruction[0] => next_state.DATAB
instruction[0] => Equal0.IN15
instruction[0] => Equal1.IN15
instruction[0] => Equal2.IN15
instruction[0] => Equal3.IN15
instruction[0] => Equal4.IN15
instruction[0] => Equal5.IN15
instruction[0] => Equal6.IN15
instruction[0] => Equal7.IN15
instruction[0] => Equal8.IN15
instruction[0] => Equal9.IN15
instruction[0] => Equal10.IN15
instruction[0] => Equal11.IN15
instruction[0] => Equal12.IN15
instruction[0] => Equal13.IN15
instruction[0] => Equal14.IN15
instruction[0] => Equal15.IN15
instruction[0] => Equal16.IN15
instruction[0] => Equal17.IN15
instruction[0] => Equal18.IN15
instruction[0] => Equal19.IN15
instruction[0] => Equal20.IN15
instruction[0] => Equal21.IN15
instruction[0] => Equal22.IN15
instruction[0] => Equal23.IN15
instruction[0] => Equal24.IN15
instruction[0] => Equal25.IN15
instruction[0] => Equal26.IN15
instruction[0] => Equal27.IN15
instruction[0] => Equal28.IN15
instruction[0] => Equal29.IN15
instruction[0] => Equal30.IN15
instruction[1] => Equal0.IN13
instruction[1] => Equal1.IN14
instruction[1] => Equal2.IN12
instruction[1] => Equal3.IN14
instruction[1] => Equal4.IN12
instruction[1] => Equal5.IN11
instruction[1] => Equal6.IN14
instruction[1] => Equal7.IN12
instruction[1] => Equal8.IN14
instruction[1] => Equal9.IN11
instruction[1] => Equal10.IN14
instruction[1] => Equal11.IN11
instruction[1] => Equal12.IN14
instruction[1] => Equal13.IN10
instruction[1] => Equal14.IN14
instruction[1] => Equal15.IN12
instruction[1] => Equal16.IN14
instruction[1] => Equal17.IN11
instruction[1] => Equal18.IN14
instruction[1] => Equal19.IN11
instruction[1] => Equal20.IN14
instruction[1] => Equal21.IN10
instruction[1] => Equal22.IN10
instruction[1] => Equal23.IN14
instruction[1] => Equal24.IN10
instruction[1] => Equal25.IN12
instruction[1] => Equal26.IN14
instruction[1] => Equal27.IN10
instruction[1] => Equal28.IN14
instruction[1] => Equal29.IN11
instruction[1] => Equal30.IN14
instruction[2] => Equal0.IN12
instruction[2] => Equal1.IN12
instruction[2] => Equal2.IN14
instruction[2] => Equal3.IN13
instruction[2] => Equal4.IN11
instruction[2] => Equal5.IN14
instruction[2] => Equal6.IN13
instruction[2] => Equal7.IN11
instruction[2] => Equal8.IN11
instruction[2] => Equal9.IN14
instruction[2] => Equal10.IN13
instruction[2] => Equal11.IN10
instruction[2] => Equal12.IN10
instruction[2] => Equal13.IN14
instruction[2] => Equal14.IN13
instruction[2] => Equal15.IN11
instruction[2] => Equal16.IN11
instruction[2] => Equal17.IN14
instruction[2] => Equal18.IN13
instruction[2] => Equal19.IN10
instruction[2] => Equal20.IN10
instruction[2] => Equal21.IN14
instruction[2] => Equal22.IN14
instruction[2] => Equal23.IN13
instruction[2] => Equal24.IN9
instruction[2] => Equal25.IN11
instruction[2] => Equal26.IN11
instruction[2] => Equal27.IN14
instruction[2] => Equal28.IN13
instruction[2] => Equal29.IN10
instruction[2] => Equal30.IN10
instruction[3] => Equal0.IN11
instruction[3] => Equal1.IN11
instruction[3] => Equal2.IN11
instruction[3] => Equal3.IN11
instruction[3] => Equal4.IN14
instruction[3] => Equal5.IN13
instruction[3] => Equal6.IN12
instruction[3] => Equal7.IN10
instruction[3] => Equal8.IN10
instruction[3] => Equal9.IN10
instruction[3] => Equal10.IN10
instruction[3] => Equal11.IN14
instruction[3] => Equal12.IN13
instruction[3] => Equal13.IN13
instruction[3] => Equal14.IN12
instruction[3] => Equal15.IN10
instruction[3] => Equal16.IN10
instruction[3] => Equal17.IN10
instruction[3] => Equal18.IN10
instruction[3] => Equal19.IN14
instruction[3] => Equal20.IN13
instruction[3] => Equal21.IN13
instruction[3] => Equal22.IN9
instruction[3] => Equal23.IN9
instruction[3] => Equal24.IN14
instruction[3] => Equal25.IN10
instruction[3] => Equal26.IN10
instruction[3] => Equal27.IN13
instruction[3] => Equal28.IN12
instruction[3] => Equal29.IN9
instruction[3] => Equal30.IN9
instruction[4] => Equal0.IN10
instruction[4] => Equal1.IN10
instruction[4] => Equal2.IN10
instruction[4] => Equal3.IN10
instruction[4] => Equal4.IN10
instruction[4] => Equal5.IN10
instruction[4] => Equal6.IN10
instruction[4] => Equal7.IN14
instruction[4] => Equal8.IN13
instruction[4] => Equal9.IN13
instruction[4] => Equal10.IN12
instruction[4] => Equal11.IN13
instruction[4] => Equal12.IN12
instruction[4] => Equal13.IN12
instruction[4] => Equal14.IN11
instruction[4] => Equal15.IN9
instruction[4] => Equal16.IN9
instruction[4] => Equal17.IN9
instruction[4] => Equal18.IN9
instruction[4] => Equal19.IN9
instruction[4] => Equal20.IN9
instruction[4] => Equal21.IN9
instruction[4] => Equal22.IN13
instruction[4] => Equal23.IN12
instruction[4] => Equal24.IN13
instruction[4] => Equal25.IN9
instruction[4] => Equal26.IN9
instruction[4] => Equal27.IN9
instruction[4] => Equal28.IN9
instruction[4] => Equal29.IN14
instruction[4] => Equal30.IN13
instruction[5] => Equal0.IN9
instruction[5] => Equal1.IN9
instruction[5] => Equal2.IN9
instruction[5] => Equal3.IN9
instruction[5] => Equal4.IN9
instruction[5] => Equal5.IN9
instruction[5] => Equal6.IN9
instruction[5] => Equal7.IN9
instruction[5] => Equal8.IN9
instruction[5] => Equal9.IN9
instruction[5] => Equal10.IN9
instruction[5] => Equal11.IN9
instruction[5] => Equal12.IN9
instruction[5] => Equal13.IN9
instruction[5] => Equal14.IN9
instruction[5] => Equal15.IN14
instruction[5] => Equal16.IN13
instruction[5] => Equal17.IN13
instruction[5] => Equal18.IN12
instruction[5] => Equal19.IN13
instruction[5] => Equal20.IN12
instruction[5] => Equal21.IN12
instruction[5] => Equal22.IN12
instruction[5] => Equal23.IN11
instruction[5] => Equal24.IN12
instruction[5] => Equal25.IN8
instruction[5] => Equal26.IN8
instruction[5] => Equal27.IN8
instruction[5] => Equal28.IN8
instruction[5] => Equal29.IN8
instruction[5] => Equal30.IN8
instruction[6] => Equal0.IN8
instruction[6] => Equal1.IN8
instruction[6] => Equal2.IN8
instruction[6] => Equal3.IN8
instruction[6] => Equal4.IN8
instruction[6] => Equal5.IN8
instruction[6] => Equal6.IN8
instruction[6] => Equal7.IN8
instruction[6] => Equal8.IN8
instruction[6] => Equal9.IN8
instruction[6] => Equal10.IN8
instruction[6] => Equal11.IN8
instruction[6] => Equal12.IN8
instruction[6] => Equal13.IN8
instruction[6] => Equal14.IN8
instruction[6] => Equal15.IN8
instruction[6] => Equal16.IN8
instruction[6] => Equal17.IN8
instruction[6] => Equal18.IN8
instruction[6] => Equal19.IN8
instruction[6] => Equal20.IN8
instruction[6] => Equal21.IN8
instruction[6] => Equal22.IN8
instruction[6] => Equal23.IN8
instruction[6] => Equal24.IN8
instruction[6] => Equal25.IN14
instruction[6] => Equal26.IN13
instruction[6] => Equal27.IN12
instruction[6] => Equal28.IN11
instruction[6] => Equal29.IN13
instruction[6] => Equal30.IN12
instruction[7] => Equal0.IN7
instruction[7] => Equal1.IN7
instruction[7] => Equal2.IN7
instruction[7] => Equal3.IN7
instruction[7] => Equal4.IN7
instruction[7] => Equal5.IN7
instruction[7] => Equal6.IN7
instruction[7] => Equal7.IN7
instruction[7] => Equal8.IN7
instruction[7] => Equal9.IN7
instruction[7] => Equal10.IN7
instruction[7] => Equal11.IN7
instruction[7] => Equal12.IN7
instruction[7] => Equal13.IN7
instruction[7] => Equal14.IN7
instruction[7] => Equal15.IN7
instruction[7] => Equal16.IN7
instruction[7] => Equal17.IN7
instruction[7] => Equal18.IN7
instruction[7] => Equal19.IN7
instruction[7] => Equal20.IN7
instruction[7] => Equal21.IN7
instruction[7] => Equal22.IN7
instruction[7] => Equal23.IN7
instruction[7] => Equal24.IN7
instruction[7] => Equal25.IN7
instruction[7] => Equal26.IN7
instruction[7] => Equal27.IN7
instruction[7] => Equal28.IN7
instruction[7] => Equal29.IN7
instruction[7] => Equal30.IN7
instruction[8] => Equal0.IN6
instruction[8] => Equal1.IN6
instruction[8] => Equal2.IN6
instruction[8] => Equal3.IN6
instruction[8] => Equal4.IN6
instruction[8] => Equal5.IN6
instruction[8] => Equal6.IN6
instruction[8] => Equal7.IN6
instruction[8] => Equal8.IN6
instruction[8] => Equal9.IN6
instruction[8] => Equal10.IN6
instruction[8] => Equal11.IN6
instruction[8] => Equal12.IN6
instruction[8] => Equal13.IN6
instruction[8] => Equal14.IN6
instruction[8] => Equal15.IN6
instruction[8] => Equal16.IN6
instruction[8] => Equal17.IN6
instruction[8] => Equal18.IN6
instruction[8] => Equal19.IN6
instruction[8] => Equal20.IN6
instruction[8] => Equal21.IN6
instruction[8] => Equal22.IN6
instruction[8] => Equal23.IN6
instruction[8] => Equal24.IN6
instruction[8] => Equal25.IN6
instruction[8] => Equal26.IN6
instruction[8] => Equal27.IN6
instruction[8] => Equal28.IN6
instruction[8] => Equal29.IN6
instruction[8] => Equal30.IN6
instruction[9] => Equal0.IN5
instruction[9] => Equal1.IN5
instruction[9] => Equal2.IN5
instruction[9] => Equal3.IN5
instruction[9] => Equal4.IN5
instruction[9] => Equal5.IN5
instruction[9] => Equal6.IN5
instruction[9] => Equal7.IN5
instruction[9] => Equal8.IN5
instruction[9] => Equal9.IN5
instruction[9] => Equal10.IN5
instruction[9] => Equal11.IN5
instruction[9] => Equal12.IN5
instruction[9] => Equal13.IN5
instruction[9] => Equal14.IN5
instruction[9] => Equal15.IN5
instruction[9] => Equal16.IN5
instruction[9] => Equal17.IN5
instruction[9] => Equal18.IN5
instruction[9] => Equal19.IN5
instruction[9] => Equal20.IN5
instruction[9] => Equal21.IN5
instruction[9] => Equal22.IN5
instruction[9] => Equal23.IN5
instruction[9] => Equal24.IN5
instruction[9] => Equal25.IN5
instruction[9] => Equal26.IN5
instruction[9] => Equal27.IN5
instruction[9] => Equal28.IN5
instruction[9] => Equal29.IN5
instruction[9] => Equal30.IN5
instruction[10] => Equal0.IN4
instruction[10] => Equal1.IN4
instruction[10] => Equal2.IN4
instruction[10] => Equal3.IN4
instruction[10] => Equal4.IN4
instruction[10] => Equal5.IN4
instruction[10] => Equal6.IN4
instruction[10] => Equal7.IN4
instruction[10] => Equal8.IN4
instruction[10] => Equal9.IN4
instruction[10] => Equal10.IN4
instruction[10] => Equal11.IN4
instruction[10] => Equal12.IN4
instruction[10] => Equal13.IN4
instruction[10] => Equal14.IN4
instruction[10] => Equal15.IN4
instruction[10] => Equal16.IN4
instruction[10] => Equal17.IN4
instruction[10] => Equal18.IN4
instruction[10] => Equal19.IN4
instruction[10] => Equal20.IN4
instruction[10] => Equal21.IN4
instruction[10] => Equal22.IN4
instruction[10] => Equal23.IN4
instruction[10] => Equal24.IN4
instruction[10] => Equal25.IN4
instruction[10] => Equal26.IN4
instruction[10] => Equal27.IN4
instruction[10] => Equal28.IN4
instruction[10] => Equal29.IN4
instruction[10] => Equal30.IN4
instruction[11] => Equal0.IN3
instruction[11] => Equal1.IN3
instruction[11] => Equal2.IN3
instruction[11] => Equal3.IN3
instruction[11] => Equal4.IN3
instruction[11] => Equal5.IN3
instruction[11] => Equal6.IN3
instruction[11] => Equal7.IN3
instruction[11] => Equal8.IN3
instruction[11] => Equal9.IN3
instruction[11] => Equal10.IN3
instruction[11] => Equal11.IN3
instruction[11] => Equal12.IN3
instruction[11] => Equal13.IN3
instruction[11] => Equal14.IN3
instruction[11] => Equal15.IN3
instruction[11] => Equal16.IN3
instruction[11] => Equal17.IN3
instruction[11] => Equal18.IN3
instruction[11] => Equal19.IN3
instruction[11] => Equal20.IN3
instruction[11] => Equal21.IN3
instruction[11] => Equal22.IN3
instruction[11] => Equal23.IN3
instruction[11] => Equal24.IN3
instruction[11] => Equal25.IN3
instruction[11] => Equal26.IN3
instruction[11] => Equal27.IN3
instruction[11] => Equal28.IN3
instruction[11] => Equal29.IN3
instruction[11] => Equal30.IN3
instruction[12] => Equal0.IN2
instruction[12] => Equal1.IN2
instruction[12] => Equal2.IN2
instruction[12] => Equal3.IN2
instruction[12] => Equal4.IN2
instruction[12] => Equal5.IN2
instruction[12] => Equal6.IN2
instruction[12] => Equal7.IN2
instruction[12] => Equal8.IN2
instruction[12] => Equal9.IN2
instruction[12] => Equal10.IN2
instruction[12] => Equal11.IN2
instruction[12] => Equal12.IN2
instruction[12] => Equal13.IN2
instruction[12] => Equal14.IN2
instruction[12] => Equal15.IN2
instruction[12] => Equal16.IN2
instruction[12] => Equal17.IN2
instruction[12] => Equal18.IN2
instruction[12] => Equal19.IN2
instruction[12] => Equal20.IN2
instruction[12] => Equal21.IN2
instruction[12] => Equal22.IN2
instruction[12] => Equal23.IN2
instruction[12] => Equal24.IN2
instruction[12] => Equal25.IN2
instruction[12] => Equal26.IN2
instruction[12] => Equal27.IN2
instruction[12] => Equal28.IN2
instruction[12] => Equal29.IN2
instruction[12] => Equal30.IN2
instruction[13] => Equal0.IN1
instruction[13] => Equal1.IN1
instruction[13] => Equal2.IN1
instruction[13] => Equal3.IN1
instruction[13] => Equal4.IN1
instruction[13] => Equal5.IN1
instruction[13] => Equal6.IN1
instruction[13] => Equal7.IN1
instruction[13] => Equal8.IN1
instruction[13] => Equal9.IN1
instruction[13] => Equal10.IN1
instruction[13] => Equal11.IN1
instruction[13] => Equal12.IN1
instruction[13] => Equal13.IN1
instruction[13] => Equal14.IN1
instruction[13] => Equal15.IN1
instruction[13] => Equal16.IN1
instruction[13] => Equal17.IN1
instruction[13] => Equal18.IN1
instruction[13] => Equal19.IN1
instruction[13] => Equal20.IN1
instruction[13] => Equal21.IN1
instruction[13] => Equal22.IN1
instruction[13] => Equal23.IN1
instruction[13] => Equal24.IN1
instruction[13] => Equal25.IN1
instruction[13] => Equal26.IN1
instruction[13] => Equal27.IN1
instruction[13] => Equal28.IN1
instruction[13] => Equal29.IN1
instruction[13] => Equal30.IN1
instruction[14] => Equal0.IN0
instruction[14] => Equal1.IN0
instruction[14] => Equal2.IN0
instruction[14] => Equal3.IN0
instruction[14] => Equal4.IN0
instruction[14] => Equal5.IN0
instruction[14] => Equal6.IN0
instruction[14] => Equal7.IN0
instruction[14] => Equal8.IN0
instruction[14] => Equal9.IN0
instruction[14] => Equal10.IN0
instruction[14] => Equal11.IN0
instruction[14] => Equal12.IN0
instruction[14] => Equal13.IN0
instruction[14] => Equal14.IN0
instruction[14] => Equal15.IN0
instruction[14] => Equal16.IN0
instruction[14] => Equal17.IN0
instruction[14] => Equal18.IN0
instruction[14] => Equal19.IN0
instruction[14] => Equal20.IN0
instruction[14] => Equal21.IN0
instruction[14] => Equal22.IN0
instruction[14] => Equal23.IN0
instruction[14] => Equal24.IN0
instruction[14] => Equal25.IN0
instruction[14] => Equal26.IN0
instruction[14] => Equal27.IN0
instruction[14] => Equal28.IN0
instruction[14] => Equal29.IN0
instruction[14] => Equal30.IN0
instruction[15] => Equal0.IN14
instruction[15] => Equal1.IN13
instruction[15] => Equal2.IN13
instruction[15] => Equal3.IN12
instruction[15] => Equal4.IN13
instruction[15] => Equal5.IN12
instruction[15] => Equal6.IN11
instruction[15] => Equal7.IN13
instruction[15] => Equal8.IN12
instruction[15] => Equal9.IN12
instruction[15] => Equal10.IN11
instruction[15] => Equal11.IN12
instruction[15] => Equal12.IN11
instruction[15] => Equal13.IN11
instruction[15] => Equal14.IN10
instruction[15] => Equal15.IN13
instruction[15] => Equal16.IN12
instruction[15] => Equal17.IN12
instruction[15] => Equal18.IN11
instruction[15] => Equal19.IN12
instruction[15] => Equal20.IN11
instruction[15] => Equal21.IN11
instruction[15] => Equal22.IN11
instruction[15] => Equal23.IN10
instruction[15] => Equal24.IN11
instruction[15] => Equal25.IN13
instruction[15] => Equal26.IN12
instruction[15] => Equal27.IN11
instruction[15] => Equal28.IN10
instruction[15] => Equal29.IN12
instruction[15] => Equal30.IN11
alu_zero => goto_state.DATAB
alu_zero => goto_state.DATAB
i_rs_overflow => o_rs_overflow.DATAIN
i_rs_underflow => o_rs_underflow.DATAIN
i_ds_overflow => o_ds_overflow.DATAIN
i_ds_underflow => o_ds_underflow.DATAIN
ds_op[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ds_op[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
sel_ds_in <= sel_ds_in.DB_MAX_OUTPUT_PORT_TYPE
ds_pick <= ds_pick.DB_MAX_OUTPUT_PORT_TYPE
rs_op[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
rs_op[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sel_rs_in <= sel_rs_in.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
sel_alu_A[0] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
sel_alu_A[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
sel_alu_A[2] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
tos_load <= <VCC>
pc_load <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
sel_pc_D[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
sel_pc_D[1] <= sel_pc_D.DB_MAX_OUTPUT_PORT_TYPE
sel_pc_D[2] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
sel_addr[0] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
sel_addr[1] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
sel_addr[2] <= sel_addr[2].DB_MAX_OUTPUT_PORT_TYPE
cir_load <= WideNor7.DB_MAX_OUTPUT_PORT_TYPE
sel_inst <= WideNor7.DB_MAX_OUTPUT_PORT_TYPE
o_rs_overflow <= i_rs_overflow.DB_MAX_OUTPUT_PORT_TYPE
o_rs_underflow <= i_rs_underflow.DB_MAX_OUTPUT_PORT_TYPE
o_ds_overflow <= i_ds_overflow.DB_MAX_OUTPUT_PORT_TYPE
o_ds_underflow <= i_ds_underflow.DB_MAX_OUTPUT_PORT_TYPE
read <= WideNor6.DB_MAX_OUTPUT_PORT_TYPE
write <= write.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK
clock => Reg:TOS_REG.clock
clock => LIFO_Stack:DATA_STACK.clock
clock => LIFO_Stack:RETURN_STACK.clock
clock => Reg:PC_REG.clock
clock => Reg:CIR_REG.clock
readdata[0] => Reg:CIR_REG.D[0]
readdata[0] => Multiplexer:MUX_ALU_A.mux_in[96]
readdata[0] => Multiplexer:MUX_PC_D.mux_in[64]
readdata[0] => Multiplexer:MUX_INST.mux_in[0]
readdata[0] => Multiplexer:MUX_ADDR.mux_in[32]
readdata[1] => Reg:CIR_REG.D[1]
readdata[1] => Multiplexer:MUX_ALU_A.mux_in[97]
readdata[1] => Multiplexer:MUX_PC_D.mux_in[65]
readdata[1] => Multiplexer:MUX_INST.mux_in[1]
readdata[1] => Multiplexer:MUX_ADDR.mux_in[33]
readdata[2] => Reg:CIR_REG.D[2]
readdata[2] => Multiplexer:MUX_ALU_A.mux_in[98]
readdata[2] => Multiplexer:MUX_PC_D.mux_in[66]
readdata[2] => Multiplexer:MUX_INST.mux_in[2]
readdata[2] => Multiplexer:MUX_ADDR.mux_in[34]
readdata[3] => Reg:CIR_REG.D[3]
readdata[3] => Multiplexer:MUX_ALU_A.mux_in[99]
readdata[3] => Multiplexer:MUX_PC_D.mux_in[67]
readdata[3] => Multiplexer:MUX_INST.mux_in[3]
readdata[3] => Multiplexer:MUX_ADDR.mux_in[35]
readdata[4] => Reg:CIR_REG.D[4]
readdata[4] => Multiplexer:MUX_ALU_A.mux_in[100]
readdata[4] => Multiplexer:MUX_PC_D.mux_in[68]
readdata[4] => Multiplexer:MUX_INST.mux_in[4]
readdata[4] => Multiplexer:MUX_ADDR.mux_in[36]
readdata[5] => Reg:CIR_REG.D[5]
readdata[5] => Multiplexer:MUX_ALU_A.mux_in[101]
readdata[5] => Multiplexer:MUX_PC_D.mux_in[69]
readdata[5] => Multiplexer:MUX_INST.mux_in[5]
readdata[5] => Multiplexer:MUX_ADDR.mux_in[37]
readdata[6] => Reg:CIR_REG.D[6]
readdata[6] => Multiplexer:MUX_ALU_A.mux_in[102]
readdata[6] => Multiplexer:MUX_PC_D.mux_in[70]
readdata[6] => Multiplexer:MUX_INST.mux_in[6]
readdata[6] => Multiplexer:MUX_ADDR.mux_in[38]
readdata[7] => Reg:CIR_REG.D[7]
readdata[7] => Multiplexer:MUX_ALU_A.mux_in[103]
readdata[7] => Multiplexer:MUX_PC_D.mux_in[71]
readdata[7] => Multiplexer:MUX_INST.mux_in[7]
readdata[7] => Multiplexer:MUX_ADDR.mux_in[39]
readdata[8] => Reg:CIR_REG.D[8]
readdata[8] => Multiplexer:MUX_ALU_A.mux_in[104]
readdata[8] => Multiplexer:MUX_PC_D.mux_in[72]
readdata[8] => Multiplexer:MUX_INST.mux_in[8]
readdata[8] => Multiplexer:MUX_ADDR.mux_in[40]
readdata[9] => Reg:CIR_REG.D[9]
readdata[9] => Multiplexer:MUX_ALU_A.mux_in[105]
readdata[9] => Multiplexer:MUX_PC_D.mux_in[73]
readdata[9] => Multiplexer:MUX_INST.mux_in[9]
readdata[9] => Multiplexer:MUX_ADDR.mux_in[41]
readdata[10] => Reg:CIR_REG.D[10]
readdata[10] => Multiplexer:MUX_ALU_A.mux_in[106]
readdata[10] => Multiplexer:MUX_PC_D.mux_in[74]
readdata[10] => Multiplexer:MUX_INST.mux_in[10]
readdata[10] => Multiplexer:MUX_ADDR.mux_in[42]
readdata[11] => Reg:CIR_REG.D[11]
readdata[11] => Multiplexer:MUX_ALU_A.mux_in[107]
readdata[11] => Multiplexer:MUX_PC_D.mux_in[75]
readdata[11] => Multiplexer:MUX_INST.mux_in[11]
readdata[11] => Multiplexer:MUX_ADDR.mux_in[43]
readdata[12] => Reg:CIR_REG.D[12]
readdata[12] => Multiplexer:MUX_ALU_A.mux_in[108]
readdata[12] => Multiplexer:MUX_PC_D.mux_in[76]
readdata[12] => Multiplexer:MUX_INST.mux_in[12]
readdata[12] => Multiplexer:MUX_ADDR.mux_in[44]
readdata[13] => Reg:CIR_REG.D[13]
readdata[13] => Multiplexer:MUX_ALU_A.mux_in[109]
readdata[13] => Multiplexer:MUX_PC_D.mux_in[77]
readdata[13] => Multiplexer:MUX_INST.mux_in[13]
readdata[13] => Multiplexer:MUX_ADDR.mux_in[45]
readdata[14] => Reg:CIR_REG.D[14]
readdata[14] => Multiplexer:MUX_ALU_A.mux_in[110]
readdata[14] => Multiplexer:MUX_PC_D.mux_in[78]
readdata[14] => Multiplexer:MUX_INST.mux_in[14]
readdata[14] => Multiplexer:MUX_ADDR.mux_in[46]
readdata[15] => Reg:CIR_REG.D[15]
readdata[15] => Multiplexer:MUX_ALU_A.mux_in[111]
readdata[15] => Multiplexer:MUX_PC_D.mux_in[79]
readdata[15] => Multiplexer:MUX_INST.mux_in[15]
readdata[15] => Multiplexer:MUX_ADDR.mux_in[47]
ds_op[0] => LIFO_Stack:DATA_STACK.op[0]
ds_op[1] => LIFO_Stack:DATA_STACK.op[1]
sel_ds_in => Multiplexer:MUX_DS_IN.sel[0]
ds_pick => Multiplexer:MUX_DS_OFFSET.sel[0]
rs_op[0] => LIFO_Stack:RETURN_STACK.op[0]
rs_op[1] => LIFO_Stack:RETURN_STACK.op[1]
sel_rs_in => Multiplexer:MUX_RS_IN.sel[0]
alu_op[0] => ALU_16:ALU.op[0]
alu_op[1] => ALU_16:ALU.op[1]
alu_op[2] => ALU_16:ALU.op[2]
alu_op[3] => ALU_16:ALU.op[3]
sel_alu_A[0] => Multiplexer:MUX_ALU_A.sel[0]
sel_alu_A[1] => Multiplexer:MUX_ALU_A.sel[1]
sel_alu_A[2] => Multiplexer:MUX_ALU_A.sel[2]
tos_load => Reg:TOS_REG.enable
pc_load => Reg:PC_REG.enable
sel_pc_D[0] => Multiplexer:MUX_PC_D.sel[0]
sel_pc_D[1] => Multiplexer:MUX_PC_D.sel[1]
sel_pc_D[2] => Multiplexer:MUX_PC_D.sel[2]
sel_addr[0] => Multiplexer:MUX_ADDR.sel[0]
sel_addr[1] => Multiplexer:MUX_ADDR.sel[1]
sel_addr[2] => Multiplexer:MUX_ADDR.sel[2]
cir_load => Reg:CIR_REG.enable
sel_inst => Multiplexer:MUX_INST.sel[0]
instruction[0] <= Multiplexer:MUX_INST.mux_out[0]
instruction[1] <= Multiplexer:MUX_INST.mux_out[1]
instruction[2] <= Multiplexer:MUX_INST.mux_out[2]
instruction[3] <= Multiplexer:MUX_INST.mux_out[3]
instruction[4] <= Multiplexer:MUX_INST.mux_out[4]
instruction[5] <= Multiplexer:MUX_INST.mux_out[5]
instruction[6] <= Multiplexer:MUX_INST.mux_out[6]
instruction[7] <= Multiplexer:MUX_INST.mux_out[7]
instruction[8] <= Multiplexer:MUX_INST.mux_out[8]
instruction[9] <= Multiplexer:MUX_INST.mux_out[9]
instruction[10] <= Multiplexer:MUX_INST.mux_out[10]
instruction[11] <= Multiplexer:MUX_INST.mux_out[11]
instruction[12] <= Multiplexer:MUX_INST.mux_out[12]
instruction[13] <= Multiplexer:MUX_INST.mux_out[13]
instruction[14] <= Multiplexer:MUX_INST.mux_out[14]
instruction[15] <= Multiplexer:MUX_INST.mux_out[15]
alu_zero <= ALU_16:ALU.zero
rs_overflow <= LIFO_Stack:RETURN_STACK.overflow
rs_underflow <= LIFO_Stack:RETURN_STACK.underflow
ds_overflow <= LIFO_Stack:DATA_STACK.overflow
ds_underflow <= LIFO_Stack:DATA_STACK.underflow
address[0] <= Multiplexer:MUX_ADDR.mux_out[0]
address[1] <= Multiplexer:MUX_ADDR.mux_out[1]
address[2] <= Multiplexer:MUX_ADDR.mux_out[2]
address[3] <= Multiplexer:MUX_ADDR.mux_out[3]
address[4] <= Multiplexer:MUX_ADDR.mux_out[4]
address[5] <= Multiplexer:MUX_ADDR.mux_out[5]
address[6] <= Multiplexer:MUX_ADDR.mux_out[6]
address[7] <= Multiplexer:MUX_ADDR.mux_out[7]
address[8] <= Multiplexer:MUX_ADDR.mux_out[8]
address[9] <= Multiplexer:MUX_ADDR.mux_out[9]
address[10] <= Multiplexer:MUX_ADDR.mux_out[10]
address[11] <= Multiplexer:MUX_ADDR.mux_out[11]
address[12] <= Multiplexer:MUX_ADDR.mux_out[12]
address[13] <= Multiplexer:MUX_ADDR.mux_out[13]
address[14] <= Multiplexer:MUX_ADDR.mux_out[14]
address[15] <= Multiplexer:MUX_ADDR.mux_out[15]
writedata[0] <= LIFO_Stack:DATA_STACK.stack_out[0]
writedata[1] <= LIFO_Stack:DATA_STACK.stack_out[1]
writedata[2] <= LIFO_Stack:DATA_STACK.stack_out[2]
writedata[3] <= LIFO_Stack:DATA_STACK.stack_out[3]
writedata[4] <= LIFO_Stack:DATA_STACK.stack_out[4]
writedata[5] <= LIFO_Stack:DATA_STACK.stack_out[5]
writedata[6] <= LIFO_Stack:DATA_STACK.stack_out[6]
writedata[7] <= LIFO_Stack:DATA_STACK.stack_out[7]
writedata[8] <= LIFO_Stack:DATA_STACK.stack_out[8]
writedata[9] <= LIFO_Stack:DATA_STACK.stack_out[9]
writedata[10] <= LIFO_Stack:DATA_STACK.stack_out[10]
writedata[11] <= LIFO_Stack:DATA_STACK.stack_out[11]
writedata[12] <= LIFO_Stack:DATA_STACK.stack_out[12]
writedata[13] <= LIFO_Stack:DATA_STACK.stack_out[13]
writedata[14] <= LIFO_Stack:DATA_STACK.stack_out[14]
writedata[15] <= LIFO_Stack:DATA_STACK.stack_out[15]


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU
op[0] => Mux0.IN8
op[0] => Mux1.IN4
op[0] => Mux2.IN4
op[0] => Mux3.IN4
op[0] => Mux4.IN4
op[0] => Mux5.IN4
op[0] => Mux6.IN4
op[0] => Mux7.IN4
op[0] => Mux8.IN4
op[0] => Mux9.IN4
op[0] => Mux10.IN4
op[0] => Mux11.IN4
op[0] => Mux12.IN4
op[0] => Mux13.IN4
op[0] => Mux14.IN4
op[0] => Mux15.IN4
op[0] => Mux16.IN5
op[0] => Mux17.IN19
op[1] => Mux0.IN7
op[1] => Mux1.IN3
op[1] => Mux2.IN3
op[1] => Mux3.IN3
op[1] => Mux4.IN3
op[1] => Mux5.IN3
op[1] => Mux6.IN3
op[1] => Mux7.IN3
op[1] => Mux8.IN3
op[1] => Mux9.IN3
op[1] => Mux10.IN3
op[1] => Mux11.IN3
op[1] => Mux12.IN3
op[1] => Mux13.IN3
op[1] => Mux14.IN3
op[1] => Mux15.IN3
op[1] => Mux16.IN4
op[1] => Mux17.IN18
op[2] => Mux0.IN6
op[2] => Mux1.IN2
op[2] => Mux2.IN2
op[2] => Mux3.IN2
op[2] => Mux4.IN2
op[2] => Mux5.IN2
op[2] => Mux6.IN2
op[2] => Mux7.IN2
op[2] => Mux8.IN2
op[2] => Mux9.IN2
op[2] => Mux10.IN2
op[2] => Mux11.IN2
op[2] => Mux12.IN2
op[2] => Mux13.IN2
op[2] => Mux14.IN2
op[2] => Mux15.IN2
op[2] => Mux16.IN3
op[2] => Mux17.IN17
op[3] => Mux0.IN5
op[3] => Mux1.IN1
op[3] => Mux2.IN1
op[3] => Mux3.IN1
op[3] => Mux4.IN1
op[3] => Mux5.IN1
op[3] => Mux6.IN1
op[3] => Mux7.IN1
op[3] => Mux8.IN1
op[3] => Mux9.IN1
op[3] => Mux10.IN1
op[3] => Mux11.IN1
op[3] => Mux12.IN1
op[3] => Mux13.IN1
op[3] => Mux14.IN1
op[3] => Mux15.IN1
op[3] => Mux16.IN2
op[3] => Mux17.IN16
A[0] => Add0.IN15
A[0] => Add1.IN32
A[0] => Equal1.IN30
A[0] => op_xor[0].IN0
A[0] => op_or[0].IN0
A[0] => op_and[0].IN0
A[0] => Mux16.IN8
A[0] => Mux15.IN8
A[0] => Mux8.IN8
A[1] => Add0.IN14
A[1] => Add1.IN31
A[1] => Equal1.IN29
A[1] => op_xor[1].IN0
A[1] => op_or[1].IN0
A[1] => op_and[1].IN0
A[1] => Mux15.IN7
A[1] => Mux14.IN8
A[1] => Mux16.IN7
A[1] => Mux7.IN8
A[2] => Add0.IN13
A[2] => Add1.IN30
A[2] => Equal1.IN28
A[2] => op_xor[2].IN0
A[2] => op_or[2].IN0
A[2] => op_and[2].IN0
A[2] => Mux14.IN7
A[2] => Mux13.IN8
A[2] => Mux15.IN6
A[2] => Mux6.IN8
A[3] => Add0.IN12
A[3] => Add1.IN29
A[3] => Equal1.IN27
A[3] => op_xor[3].IN0
A[3] => op_or[3].IN0
A[3] => op_and[3].IN0
A[3] => Mux13.IN7
A[3] => Mux12.IN8
A[3] => Mux14.IN6
A[3] => Mux5.IN8
A[4] => Add0.IN11
A[4] => Add1.IN28
A[4] => Equal1.IN26
A[4] => op_xor[4].IN0
A[4] => op_or[4].IN0
A[4] => op_and[4].IN0
A[4] => Mux12.IN7
A[4] => Mux11.IN8
A[4] => Mux13.IN6
A[4] => Mux4.IN8
A[5] => Add0.IN10
A[5] => Add1.IN27
A[5] => Equal1.IN25
A[5] => op_xor[5].IN0
A[5] => op_or[5].IN0
A[5] => op_and[5].IN0
A[5] => Mux11.IN7
A[5] => Mux10.IN8
A[5] => Mux12.IN6
A[5] => Mux3.IN8
A[6] => Add0.IN9
A[6] => Add1.IN26
A[6] => Equal1.IN24
A[6] => op_xor[6].IN0
A[6] => op_or[6].IN0
A[6] => op_and[6].IN0
A[6] => Mux10.IN7
A[6] => Mux9.IN7
A[6] => Mux11.IN6
A[6] => Mux2.IN7
A[7] => Add0.IN8
A[7] => Add1.IN25
A[7] => Equal1.IN23
A[7] => op_xor[7].IN0
A[7] => op_or[7].IN0
A[7] => op_and[7].IN0
A[7] => Mux9.IN6
A[7] => Mux8.IN7
A[7] => Mux10.IN6
A[7] => Mux1.IN6
A[8] => Add0.IN7
A[8] => Add1.IN24
A[8] => Equal1.IN22
A[8] => op_xor[8].IN0
A[8] => op_or[8].IN0
A[8] => op_and[8].IN0
A[8] => Mux8.IN6
A[8] => Mux7.IN7
A[8] => Mux9.IN5
A[8] => Mux0.IN9
A[8] => Mux16.IN6
A[9] => Add0.IN6
A[9] => Add1.IN23
A[9] => Equal1.IN21
A[9] => op_xor[9].IN0
A[9] => op_or[9].IN0
A[9] => op_and[9].IN0
A[9] => Mux7.IN6
A[9] => Mux6.IN7
A[9] => Mux8.IN5
A[9] => Mux15.IN5
A[10] => Add0.IN5
A[10] => Add1.IN22
A[10] => Equal1.IN20
A[10] => op_xor[10].IN0
A[10] => op_or[10].IN0
A[10] => op_and[10].IN0
A[10] => Mux6.IN6
A[10] => Mux5.IN7
A[10] => Mux7.IN5
A[10] => Mux14.IN5
A[11] => Add0.IN4
A[11] => Add1.IN21
A[11] => Equal1.IN19
A[11] => op_xor[11].IN0
A[11] => op_or[11].IN0
A[11] => op_and[11].IN0
A[11] => Mux5.IN6
A[11] => Mux4.IN7
A[11] => Mux6.IN5
A[11] => Mux13.IN5
A[12] => Add0.IN3
A[12] => Add1.IN20
A[12] => Equal1.IN18
A[12] => op_xor[12].IN0
A[12] => op_or[12].IN0
A[12] => op_and[12].IN0
A[12] => Mux4.IN6
A[12] => Mux3.IN7
A[12] => Mux5.IN5
A[12] => Mux12.IN5
A[13] => Add0.IN2
A[13] => Add1.IN19
A[13] => Equal1.IN17
A[13] => op_xor[13].IN0
A[13] => op_or[13].IN0
A[13] => op_and[13].IN0
A[13] => Mux3.IN6
A[13] => Mux2.IN6
A[13] => Mux4.IN5
A[13] => Mux11.IN5
A[14] => Add0.IN1
A[14] => Add1.IN18
A[14] => Equal1.IN16
A[14] => op_xor[14].IN0
A[14] => op_or[14].IN0
A[14] => op_and[14].IN0
A[14] => Mux2.IN5
A[14] => Mux1.IN5
A[14] => Mux3.IN5
A[14] => Mux10.IN5
A[15] => A_positive.IN1
A[15] => Mux0.IN16
A[15] => Mux1.IN16
A[15] => Mux2.IN17
A[15] => Mux3.IN18
A[15] => Mux4.IN18
A[15] => Mux5.IN18
A[15] => Mux6.IN18
A[15] => Mux7.IN18
A[15] => Mux8.IN18
A[15] => Mux9.IN17
A[15] => Mux10.IN18
A[15] => Mux11.IN18
A[15] => Mux12.IN18
A[15] => Mux13.IN18
A[15] => Mux14.IN18
A[15] => Mux15.IN18
A[15] => Mux16.IN18
A[15] => Add0.IN33
A[15] => Add0.IN34
A[15] => Add1.IN33
A[15] => Add1.IN34
A[15] => Equal1.IN31
A[15] => op_xor[15].IN0
A[15] => op_or[15].IN0
A[15] => op_and[15].IN0
A[15] => Mux1.IN17
A[15] => Mux0.IN17
A[15] => Mux0.IN18
A[15] => Mux1.IN18
A[15] => Mux2.IN18
A[15] => Mux9.IN18
B[0] => Add0.IN32
B[0] => op_xor[0].IN1
B[0] => op_or[0].IN1
B[0] => op_and[0].IN1
B[0] => Add1.IN17
B[1] => Add0.IN31
B[1] => op_xor[1].IN1
B[1] => op_or[1].IN1
B[1] => op_and[1].IN1
B[1] => Add1.IN16
B[2] => Add0.IN30
B[2] => op_xor[2].IN1
B[2] => op_or[2].IN1
B[2] => op_and[2].IN1
B[2] => Add1.IN15
B[3] => Add0.IN29
B[3] => op_xor[3].IN1
B[3] => op_or[3].IN1
B[3] => op_and[3].IN1
B[3] => Add1.IN14
B[4] => Add0.IN28
B[4] => op_xor[4].IN1
B[4] => op_or[4].IN1
B[4] => op_and[4].IN1
B[4] => Add1.IN13
B[5] => Add0.IN27
B[5] => op_xor[5].IN1
B[5] => op_or[5].IN1
B[5] => op_and[5].IN1
B[5] => Add1.IN12
B[6] => Add0.IN26
B[6] => op_xor[6].IN1
B[6] => op_or[6].IN1
B[6] => op_and[6].IN1
B[6] => Add1.IN11
B[7] => Add0.IN25
B[7] => op_xor[7].IN1
B[7] => op_or[7].IN1
B[7] => op_and[7].IN1
B[7] => Add1.IN10
B[8] => Add0.IN24
B[8] => op_xor[8].IN1
B[8] => op_or[8].IN1
B[8] => op_and[8].IN1
B[8] => Add1.IN9
B[9] => Add0.IN23
B[9] => op_xor[9].IN1
B[9] => op_or[9].IN1
B[9] => op_and[9].IN1
B[9] => Add1.IN8
B[10] => Add0.IN22
B[10] => op_xor[10].IN1
B[10] => op_or[10].IN1
B[10] => op_and[10].IN1
B[10] => Add1.IN7
B[11] => Add0.IN21
B[11] => op_xor[11].IN1
B[11] => op_or[11].IN1
B[11] => op_and[11].IN1
B[11] => Add1.IN6
B[12] => Add0.IN20
B[12] => op_xor[12].IN1
B[12] => op_or[12].IN1
B[12] => op_and[12].IN1
B[12] => Add1.IN5
B[13] => Add0.IN19
B[13] => op_xor[13].IN1
B[13] => op_or[13].IN1
B[13] => op_and[13].IN1
B[13] => Add1.IN4
B[14] => Add0.IN18
B[14] => op_xor[14].IN1
B[14] => op_or[14].IN1
B[14] => op_and[14].IN1
B[14] => Add1.IN3
B[15] => Add0.IN16
B[15] => Add0.IN17
B[15] => op_xor[15].IN1
B[15] => op_or[15].IN1
B[15] => op_and[15].IN1
B[15] => Add1.IN1
B[15] => Add1.IN2
Y[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
overflow <= Mux17.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A
sel[0] => Mux0.IN6
sel[0] => Mux1.IN6
sel[0] => Mux2.IN6
sel[0] => Mux3.IN6
sel[0] => Mux4.IN6
sel[0] => Mux5.IN6
sel[0] => Mux6.IN6
sel[0] => Mux7.IN6
sel[0] => Mux8.IN6
sel[0] => Mux9.IN6
sel[0] => Mux10.IN6
sel[0] => Mux11.IN6
sel[0] => Mux12.IN6
sel[0] => Mux13.IN6
sel[0] => Mux14.IN6
sel[0] => Mux15.IN6
sel[1] => Mux0.IN5
sel[1] => Mux1.IN5
sel[1] => Mux2.IN5
sel[1] => Mux3.IN5
sel[1] => Mux4.IN5
sel[1] => Mux5.IN5
sel[1] => Mux6.IN5
sel[1] => Mux7.IN5
sel[1] => Mux8.IN5
sel[1] => Mux9.IN5
sel[1] => Mux10.IN5
sel[1] => Mux11.IN5
sel[1] => Mux12.IN5
sel[1] => Mux13.IN5
sel[1] => Mux14.IN5
sel[1] => Mux15.IN5
sel[2] => Mux0.IN4
sel[2] => Mux1.IN4
sel[2] => Mux2.IN4
sel[2] => Mux3.IN4
sel[2] => Mux4.IN4
sel[2] => Mux5.IN4
sel[2] => Mux6.IN4
sel[2] => Mux7.IN4
sel[2] => Mux8.IN4
sel[2] => Mux9.IN4
sel[2] => Mux10.IN4
sel[2] => Mux11.IN4
sel[2] => Mux12.IN4
sel[2] => Mux13.IN4
sel[2] => Mux14.IN4
sel[2] => Mux15.IN4
mux_in[0] => Mux15.IN119
mux_in[1] => Mux14.IN119
mux_in[2] => Mux13.IN119
mux_in[3] => Mux12.IN119
mux_in[4] => Mux11.IN119
mux_in[5] => Mux10.IN119
mux_in[6] => Mux9.IN119
mux_in[7] => Mux8.IN119
mux_in[8] => Mux7.IN119
mux_in[9] => Mux6.IN119
mux_in[10] => Mux5.IN119
mux_in[11] => Mux4.IN119
mux_in[12] => Mux3.IN119
mux_in[13] => Mux2.IN119
mux_in[14] => Mux1.IN119
mux_in[15] => Mux0.IN119
mux_in[16] => Mux15.IN103
mux_in[17] => Mux14.IN103
mux_in[18] => Mux13.IN103
mux_in[19] => Mux12.IN103
mux_in[20] => Mux11.IN103
mux_in[21] => Mux10.IN103
mux_in[22] => Mux9.IN103
mux_in[23] => Mux8.IN103
mux_in[24] => Mux7.IN103
mux_in[25] => Mux6.IN103
mux_in[26] => Mux5.IN103
mux_in[27] => Mux4.IN103
mux_in[28] => Mux3.IN103
mux_in[29] => Mux2.IN103
mux_in[30] => Mux1.IN103
mux_in[31] => Mux0.IN103
mux_in[32] => Mux15.IN87
mux_in[33] => Mux14.IN87
mux_in[34] => Mux13.IN87
mux_in[35] => Mux12.IN87
mux_in[36] => Mux11.IN87
mux_in[37] => Mux10.IN87
mux_in[38] => Mux9.IN87
mux_in[39] => Mux8.IN87
mux_in[40] => Mux7.IN87
mux_in[41] => Mux6.IN87
mux_in[42] => Mux5.IN87
mux_in[43] => Mux4.IN87
mux_in[44] => Mux3.IN87
mux_in[45] => Mux2.IN87
mux_in[46] => Mux1.IN87
mux_in[47] => Mux0.IN87
mux_in[48] => Mux15.IN71
mux_in[49] => Mux14.IN71
mux_in[50] => Mux13.IN71
mux_in[51] => Mux12.IN71
mux_in[52] => Mux11.IN71
mux_in[53] => Mux10.IN71
mux_in[54] => Mux9.IN71
mux_in[55] => Mux8.IN71
mux_in[56] => Mux7.IN71
mux_in[57] => Mux6.IN71
mux_in[58] => Mux5.IN71
mux_in[59] => Mux4.IN71
mux_in[60] => Mux3.IN71
mux_in[61] => Mux2.IN71
mux_in[62] => Mux1.IN71
mux_in[63] => Mux0.IN71
mux_in[64] => Mux15.IN55
mux_in[65] => Mux14.IN55
mux_in[66] => Mux13.IN55
mux_in[67] => Mux12.IN55
mux_in[68] => Mux11.IN55
mux_in[69] => Mux10.IN55
mux_in[70] => Mux9.IN55
mux_in[71] => Mux8.IN55
mux_in[72] => Mux7.IN55
mux_in[73] => Mux6.IN55
mux_in[74] => Mux5.IN55
mux_in[75] => Mux4.IN55
mux_in[76] => Mux3.IN55
mux_in[77] => Mux2.IN55
mux_in[78] => Mux1.IN55
mux_in[79] => Mux0.IN55
mux_in[80] => Mux15.IN39
mux_in[81] => Mux14.IN39
mux_in[82] => Mux13.IN39
mux_in[83] => Mux12.IN39
mux_in[84] => Mux11.IN39
mux_in[85] => Mux10.IN39
mux_in[86] => Mux9.IN39
mux_in[87] => Mux8.IN39
mux_in[88] => Mux7.IN39
mux_in[89] => Mux6.IN39
mux_in[90] => Mux5.IN39
mux_in[91] => Mux4.IN39
mux_in[92] => Mux3.IN39
mux_in[93] => Mux2.IN39
mux_in[94] => Mux1.IN39
mux_in[95] => Mux0.IN39
mux_in[96] => Mux15.IN23
mux_in[97] => Mux14.IN23
mux_in[98] => Mux13.IN23
mux_in[99] => Mux12.IN23
mux_in[100] => Mux11.IN23
mux_in[101] => Mux10.IN23
mux_in[102] => Mux9.IN23
mux_in[103] => Mux8.IN23
mux_in[104] => Mux7.IN23
mux_in[105] => Mux6.IN23
mux_in[106] => Mux5.IN23
mux_in[107] => Mux4.IN23
mux_in[108] => Mux3.IN23
mux_in[109] => Mux2.IN23
mux_in[110] => Mux1.IN23
mux_in[111] => Mux0.IN23
mux_in[112] => Mux15.IN7
mux_in[113] => Mux14.IN7
mux_in[114] => Mux13.IN7
mux_in[115] => Mux12.IN7
mux_in[116] => Mux11.IN7
mux_in[117] => Mux10.IN7
mux_in[118] => Mux9.IN7
mux_in[119] => Mux8.IN7
mux_in[120] => Mux7.IN7
mux_in[121] => Mux6.IN7
mux_in[122] => Mux5.IN7
mux_in[123] => Mux4.IN7
mux_in[124] => Mux3.IN7
mux_in[125] => Mux2.IN7
mux_in[126] => Mux1.IN7
mux_in[127] => Mux0.IN7
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
clock => curr_state[8].CLK
clock => curr_state[9].CLK
clock => curr_state[10].CLK
clock => curr_state[11].CLK
clock => curr_state[12].CLK
clock => curr_state[13].CLK
clock => curr_state[14].CLK
clock => curr_state[15].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
reset => curr_state[8].ACLR
reset => curr_state[9].ACLR
reset => curr_state[10].ACLR
reset => curr_state[11].ACLR
reset => curr_state[12].ACLR
reset => curr_state[13].ACLR
reset => curr_state[14].ACLR
reset => curr_state[15].ACLR
enable => curr_state[15].ENA
enable => curr_state[14].ENA
enable => curr_state[13].ENA
enable => curr_state[12].ENA
enable => curr_state[11].ENA
enable => curr_state[10].ENA
enable => curr_state[9].ENA
enable => curr_state[8].ENA
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
D[8] => curr_state[8].DATAIN
D[9] => curr_state[9].DATAIN
D[10] => curr_state[10].DATAIN
D[11] => curr_state[11].DATAIN
D[12] => curr_state[12].DATAIN
D[13] => curr_state[13].DATAIN
D[14] => curr_state[14].DATAIN
D[15] => curr_state[15].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= curr_state[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= curr_state[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= curr_state[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= curr_state[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= curr_state[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= curr_state[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= curr_state[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= curr_state[15].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK
clock => onchip_ram:MEMORY.clock
clock => Reg:TOS_POINTER_REG.clock
op[0] => reset_sig.IN0
op[0] => update_tosp.IN0
op[0] => Multiplexer:MUX_ADDR.sel[0]
op[0] => wren_sig.IN0
op[0] => Equal0.IN0
op[0] => Equal3.IN1
op[1] => wren_sig.IN1
op[1] => reset_sig.IN1
op[1] => update_tosp.IN1
op[1] => Multiplexer:MUX_TOSP.sel[0]
op[1] => Multiplexer:MUX_ADDR.sel[1]
op[1] => Equal0.IN1
op[1] => Equal3.IN0
offset[0] => Add2.IN8
offset[1] => Add2.IN7
offset[2] => Add2.IN6
offset[3] => Add2.IN5
offset[4] => Add2.IN4
offset[5] => Add2.IN3
offset[6] => Add2.IN2
offset[7] => Add2.IN1
stack_in[0] => onchip_ram:MEMORY.data[0]
stack_in[1] => onchip_ram:MEMORY.data[1]
stack_in[2] => onchip_ram:MEMORY.data[2]
stack_in[3] => onchip_ram:MEMORY.data[3]
stack_in[4] => onchip_ram:MEMORY.data[4]
stack_in[5] => onchip_ram:MEMORY.data[5]
stack_in[6] => onchip_ram:MEMORY.data[6]
stack_in[7] => onchip_ram:MEMORY.data[7]
stack_in[8] => onchip_ram:MEMORY.data[8]
stack_in[9] => onchip_ram:MEMORY.data[9]
stack_in[10] => onchip_ram:MEMORY.data[10]
stack_in[11] => onchip_ram:MEMORY.data[11]
stack_in[12] => onchip_ram:MEMORY.data[12]
stack_in[13] => onchip_ram:MEMORY.data[13]
stack_in[14] => onchip_ram:MEMORY.data[14]
stack_in[15] => onchip_ram:MEMORY.data[15]
stack_out[0] <= onchip_ram:MEMORY.q[0]
stack_out[1] <= onchip_ram:MEMORY.q[1]
stack_out[2] <= onchip_ram:MEMORY.q[2]
stack_out[3] <= onchip_ram:MEMORY.q[3]
stack_out[4] <= onchip_ram:MEMORY.q[4]
stack_out[5] <= onchip_ram:MEMORY.q[5]
stack_out[6] <= onchip_ram:MEMORY.q[6]
stack_out[7] <= onchip_ram:MEMORY.q[7]
stack_out[8] <= onchip_ram:MEMORY.q[8]
stack_out[9] <= onchip_ram:MEMORY.q[9]
stack_out[10] <= onchip_ram:MEMORY.q[10]
stack_out[11] <= onchip_ram:MEMORY.q[11]
stack_out[12] <= onchip_ram:MEMORY.q[12]
stack_out[13] <= onchip_ram:MEMORY.q[13]
stack_out[14] <= onchip_ram:MEMORY.q[14]
stack_out[15] <= onchip_ram:MEMORY.q[15]
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
underflow <= underflow.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component
wren_a => altsyncram_vsa1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vsa1:auto_generated.data_a[0]
data_a[1] => altsyncram_vsa1:auto_generated.data_a[1]
data_a[2] => altsyncram_vsa1:auto_generated.data_a[2]
data_a[3] => altsyncram_vsa1:auto_generated.data_a[3]
data_a[4] => altsyncram_vsa1:auto_generated.data_a[4]
data_a[5] => altsyncram_vsa1:auto_generated.data_a[5]
data_a[6] => altsyncram_vsa1:auto_generated.data_a[6]
data_a[7] => altsyncram_vsa1:auto_generated.data_a[7]
data_a[8] => altsyncram_vsa1:auto_generated.data_a[8]
data_a[9] => altsyncram_vsa1:auto_generated.data_a[9]
data_a[10] => altsyncram_vsa1:auto_generated.data_a[10]
data_a[11] => altsyncram_vsa1:auto_generated.data_a[11]
data_a[12] => altsyncram_vsa1:auto_generated.data_a[12]
data_a[13] => altsyncram_vsa1:auto_generated.data_a[13]
data_a[14] => altsyncram_vsa1:auto_generated.data_a[14]
data_a[15] => altsyncram_vsa1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vsa1:auto_generated.address_a[0]
address_a[1] => altsyncram_vsa1:auto_generated.address_a[1]
address_a[2] => altsyncram_vsa1:auto_generated.address_a[2]
address_a[3] => altsyncram_vsa1:auto_generated.address_a[3]
address_a[4] => altsyncram_vsa1:auto_generated.address_a[4]
address_a[5] => altsyncram_vsa1:auto_generated.address_a[5]
address_a[6] => altsyncram_vsa1:auto_generated.address_a[6]
address_a[7] => altsyncram_vsa1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vsa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vsa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vsa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vsa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vsa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vsa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vsa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vsa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vsa1:auto_generated.q_a[7]
q_a[8] <= altsyncram_vsa1:auto_generated.q_a[8]
q_a[9] <= altsyncram_vsa1:auto_generated.q_a[9]
q_a[10] <= altsyncram_vsa1:auto_generated.q_a[10]
q_a[11] <= altsyncram_vsa1:auto_generated.q_a[11]
q_a[12] <= altsyncram_vsa1:auto_generated.q_a[12]
q_a[13] <= altsyncram_vsa1:auto_generated.q_a[13]
q_a[14] <= altsyncram_vsa1:auto_generated.q_a[14]
q_a[15] <= altsyncram_vsa1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_TOSP
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
mux_in[0] => Mux7.IN12
mux_in[1] => Mux6.IN12
mux_in[2] => Mux5.IN12
mux_in[3] => Mux4.IN12
mux_in[4] => Mux3.IN12
mux_in[5] => Mux2.IN12
mux_in[6] => Mux1.IN12
mux_in[7] => Mux0.IN12
mux_in[8] => Mux7.IN4
mux_in[9] => Mux6.IN4
mux_in[10] => Mux5.IN4
mux_in[11] => Mux4.IN4
mux_in[12] => Mux3.IN4
mux_in[13] => Mux2.IN4
mux_in[14] => Mux1.IN4
mux_in[15] => Mux0.IN4
mux_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[1] => Mux0.IN3
sel[1] => Mux1.IN3
sel[1] => Mux2.IN3
sel[1] => Mux3.IN3
sel[1] => Mux4.IN3
sel[1] => Mux5.IN3
sel[1] => Mux6.IN3
sel[1] => Mux7.IN3
mux_in[0] => Mux7.IN29
mux_in[1] => Mux6.IN29
mux_in[2] => Mux5.IN29
mux_in[3] => Mux4.IN29
mux_in[4] => Mux3.IN29
mux_in[5] => Mux2.IN29
mux_in[6] => Mux1.IN29
mux_in[7] => Mux0.IN29
mux_in[8] => Mux7.IN21
mux_in[9] => Mux6.IN21
mux_in[10] => Mux5.IN21
mux_in[11] => Mux4.IN21
mux_in[12] => Mux3.IN21
mux_in[13] => Mux2.IN21
mux_in[14] => Mux1.IN21
mux_in[15] => Mux0.IN21
mux_in[16] => Mux7.IN13
mux_in[17] => Mux6.IN13
mux_in[18] => Mux5.IN13
mux_in[19] => Mux4.IN13
mux_in[20] => Mux3.IN13
mux_in[21] => Mux2.IN13
mux_in[22] => Mux1.IN13
mux_in[23] => Mux0.IN13
mux_in[24] => Mux7.IN5
mux_in[25] => Mux6.IN5
mux_in[26] => Mux5.IN5
mux_in[27] => Mux4.IN5
mux_in[28] => Mux3.IN5
mux_in[29] => Mux2.IN5
mux_in[30] => Mux1.IN5
mux_in[31] => Mux0.IN5
mux_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
mux_in[0] => Mux7.IN12
mux_in[1] => Mux6.IN12
mux_in[2] => Mux5.IN12
mux_in[3] => Mux4.IN12
mux_in[4] => Mux3.IN12
mux_in[5] => Mux2.IN12
mux_in[6] => Mux1.IN12
mux_in[7] => Mux0.IN12
mux_in[8] => Mux7.IN4
mux_in[9] => Mux6.IN4
mux_in[10] => Mux5.IN4
mux_in[11] => Mux4.IN4
mux_in[12] => Mux3.IN4
mux_in[13] => Mux2.IN4
mux_in[14] => Mux1.IN4
mux_in[15] => Mux0.IN4
mux_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
mux_in[0] => Mux15.IN21
mux_in[1] => Mux14.IN21
mux_in[2] => Mux13.IN21
mux_in[3] => Mux12.IN21
mux_in[4] => Mux11.IN21
mux_in[5] => Mux10.IN21
mux_in[6] => Mux9.IN21
mux_in[7] => Mux8.IN21
mux_in[8] => Mux7.IN21
mux_in[9] => Mux6.IN21
mux_in[10] => Mux5.IN21
mux_in[11] => Mux4.IN21
mux_in[12] => Mux3.IN21
mux_in[13] => Mux2.IN21
mux_in[14] => Mux1.IN21
mux_in[15] => Mux0.IN21
mux_in[16] => Mux15.IN5
mux_in[17] => Mux14.IN5
mux_in[18] => Mux13.IN5
mux_in[19] => Mux12.IN5
mux_in[20] => Mux11.IN5
mux_in[21] => Mux10.IN5
mux_in[22] => Mux9.IN5
mux_in[23] => Mux8.IN5
mux_in[24] => Mux7.IN5
mux_in[25] => Mux6.IN5
mux_in[26] => Mux5.IN5
mux_in[27] => Mux4.IN5
mux_in[28] => Mux3.IN5
mux_in[29] => Mux2.IN5
mux_in[30] => Mux1.IN5
mux_in[31] => Mux0.IN5
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK
clock => onchip_ram:MEMORY.clock
clock => Reg:TOS_POINTER_REG.clock
op[0] => reset_sig.IN0
op[0] => update_tosp.IN0
op[0] => Multiplexer:MUX_ADDR.sel[0]
op[0] => wren_sig.IN0
op[0] => Equal0.IN0
op[0] => Equal3.IN1
op[1] => wren_sig.IN1
op[1] => reset_sig.IN1
op[1] => update_tosp.IN1
op[1] => Multiplexer:MUX_TOSP.sel[0]
op[1] => Multiplexer:MUX_ADDR.sel[1]
op[1] => Equal0.IN1
op[1] => Equal3.IN0
offset[0] => Add2.IN8
offset[1] => Add2.IN7
offset[2] => Add2.IN6
offset[3] => Add2.IN5
offset[4] => Add2.IN4
offset[5] => Add2.IN3
offset[6] => Add2.IN2
offset[7] => Add2.IN1
stack_in[0] => onchip_ram:MEMORY.data[0]
stack_in[1] => onchip_ram:MEMORY.data[1]
stack_in[2] => onchip_ram:MEMORY.data[2]
stack_in[3] => onchip_ram:MEMORY.data[3]
stack_in[4] => onchip_ram:MEMORY.data[4]
stack_in[5] => onchip_ram:MEMORY.data[5]
stack_in[6] => onchip_ram:MEMORY.data[6]
stack_in[7] => onchip_ram:MEMORY.data[7]
stack_in[8] => onchip_ram:MEMORY.data[8]
stack_in[9] => onchip_ram:MEMORY.data[9]
stack_in[10] => onchip_ram:MEMORY.data[10]
stack_in[11] => onchip_ram:MEMORY.data[11]
stack_in[12] => onchip_ram:MEMORY.data[12]
stack_in[13] => onchip_ram:MEMORY.data[13]
stack_in[14] => onchip_ram:MEMORY.data[14]
stack_in[15] => onchip_ram:MEMORY.data[15]
stack_out[0] <= onchip_ram:MEMORY.q[0]
stack_out[1] <= onchip_ram:MEMORY.q[1]
stack_out[2] <= onchip_ram:MEMORY.q[2]
stack_out[3] <= onchip_ram:MEMORY.q[3]
stack_out[4] <= onchip_ram:MEMORY.q[4]
stack_out[5] <= onchip_ram:MEMORY.q[5]
stack_out[6] <= onchip_ram:MEMORY.q[6]
stack_out[7] <= onchip_ram:MEMORY.q[7]
stack_out[8] <= onchip_ram:MEMORY.q[8]
stack_out[9] <= onchip_ram:MEMORY.q[9]
stack_out[10] <= onchip_ram:MEMORY.q[10]
stack_out[11] <= onchip_ram:MEMORY.q[11]
stack_out[12] <= onchip_ram:MEMORY.q[12]
stack_out[13] <= onchip_ram:MEMORY.q[13]
stack_out[14] <= onchip_ram:MEMORY.q[14]
stack_out[15] <= onchip_ram:MEMORY.q[15]
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
underflow <= underflow.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component
wren_a => altsyncram_vsa1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vsa1:auto_generated.data_a[0]
data_a[1] => altsyncram_vsa1:auto_generated.data_a[1]
data_a[2] => altsyncram_vsa1:auto_generated.data_a[2]
data_a[3] => altsyncram_vsa1:auto_generated.data_a[3]
data_a[4] => altsyncram_vsa1:auto_generated.data_a[4]
data_a[5] => altsyncram_vsa1:auto_generated.data_a[5]
data_a[6] => altsyncram_vsa1:auto_generated.data_a[6]
data_a[7] => altsyncram_vsa1:auto_generated.data_a[7]
data_a[8] => altsyncram_vsa1:auto_generated.data_a[8]
data_a[9] => altsyncram_vsa1:auto_generated.data_a[9]
data_a[10] => altsyncram_vsa1:auto_generated.data_a[10]
data_a[11] => altsyncram_vsa1:auto_generated.data_a[11]
data_a[12] => altsyncram_vsa1:auto_generated.data_a[12]
data_a[13] => altsyncram_vsa1:auto_generated.data_a[13]
data_a[14] => altsyncram_vsa1:auto_generated.data_a[14]
data_a[15] => altsyncram_vsa1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vsa1:auto_generated.address_a[0]
address_a[1] => altsyncram_vsa1:auto_generated.address_a[1]
address_a[2] => altsyncram_vsa1:auto_generated.address_a[2]
address_a[3] => altsyncram_vsa1:auto_generated.address_a[3]
address_a[4] => altsyncram_vsa1:auto_generated.address_a[4]
address_a[5] => altsyncram_vsa1:auto_generated.address_a[5]
address_a[6] => altsyncram_vsa1:auto_generated.address_a[6]
address_a[7] => altsyncram_vsa1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vsa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vsa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vsa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vsa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vsa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vsa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vsa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vsa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vsa1:auto_generated.q_a[7]
q_a[8] <= altsyncram_vsa1:auto_generated.q_a[8]
q_a[9] <= altsyncram_vsa1:auto_generated.q_a[9]
q_a[10] <= altsyncram_vsa1:auto_generated.q_a[10]
q_a[11] <= altsyncram_vsa1:auto_generated.q_a[11]
q_a[12] <= altsyncram_vsa1:auto_generated.q_a[12]
q_a[13] <= altsyncram_vsa1:auto_generated.q_a[13]
q_a[14] <= altsyncram_vsa1:auto_generated.q_a[14]
q_a[15] <= altsyncram_vsa1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_TOSP
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
mux_in[0] => Mux7.IN12
mux_in[1] => Mux6.IN12
mux_in[2] => Mux5.IN12
mux_in[3] => Mux4.IN12
mux_in[4] => Mux3.IN12
mux_in[5] => Mux2.IN12
mux_in[6] => Mux1.IN12
mux_in[7] => Mux0.IN12
mux_in[8] => Mux7.IN4
mux_in[9] => Mux6.IN4
mux_in[10] => Mux5.IN4
mux_in[11] => Mux4.IN4
mux_in[12] => Mux3.IN4
mux_in[13] => Mux2.IN4
mux_in[14] => Mux1.IN4
mux_in[15] => Mux0.IN4
mux_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_ADDR
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[1] => Mux0.IN3
sel[1] => Mux1.IN3
sel[1] => Mux2.IN3
sel[1] => Mux3.IN3
sel[1] => Mux4.IN3
sel[1] => Mux5.IN3
sel[1] => Mux6.IN3
sel[1] => Mux7.IN3
mux_in[0] => Mux7.IN29
mux_in[1] => Mux6.IN29
mux_in[2] => Mux5.IN29
mux_in[3] => Mux4.IN29
mux_in[4] => Mux3.IN29
mux_in[5] => Mux2.IN29
mux_in[6] => Mux1.IN29
mux_in[7] => Mux0.IN29
mux_in[8] => Mux7.IN21
mux_in[9] => Mux6.IN21
mux_in[10] => Mux5.IN21
mux_in[11] => Mux4.IN21
mux_in[12] => Mux3.IN21
mux_in[13] => Mux2.IN21
mux_in[14] => Mux1.IN21
mux_in[15] => Mux0.IN21
mux_in[16] => Mux7.IN13
mux_in[17] => Mux6.IN13
mux_in[18] => Mux5.IN13
mux_in[19] => Mux4.IN13
mux_in[20] => Mux3.IN13
mux_in[21] => Mux2.IN13
mux_in[22] => Mux1.IN13
mux_in[23] => Mux0.IN13
mux_in[24] => Mux7.IN5
mux_in[25] => Mux6.IN5
mux_in[26] => Mux5.IN5
mux_in[27] => Mux4.IN5
mux_in[28] => Mux3.IN5
mux_in[29] => Mux2.IN5
mux_in[30] => Mux1.IN5
mux_in[31] => Mux0.IN5
mux_out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
mux_in[0] => Mux15.IN21
mux_in[1] => Mux14.IN21
mux_in[2] => Mux13.IN21
mux_in[3] => Mux12.IN21
mux_in[4] => Mux11.IN21
mux_in[5] => Mux10.IN21
mux_in[6] => Mux9.IN21
mux_in[7] => Mux8.IN21
mux_in[8] => Mux7.IN21
mux_in[9] => Mux6.IN21
mux_in[10] => Mux5.IN21
mux_in[11] => Mux4.IN21
mux_in[12] => Mux3.IN21
mux_in[13] => Mux2.IN21
mux_in[14] => Mux1.IN21
mux_in[15] => Mux0.IN21
mux_in[16] => Mux15.IN5
mux_in[17] => Mux14.IN5
mux_in[18] => Mux13.IN5
mux_in[19] => Mux12.IN5
mux_in[20] => Mux11.IN5
mux_in[21] => Mux10.IN5
mux_in[22] => Mux9.IN5
mux_in[23] => Mux8.IN5
mux_in[24] => Mux7.IN5
mux_in[25] => Mux6.IN5
mux_in[26] => Mux5.IN5
mux_in[27] => Mux4.IN5
mux_in[28] => Mux3.IN5
mux_in[29] => Mux2.IN5
mux_in[30] => Mux1.IN5
mux_in[31] => Mux0.IN5
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
clock => curr_state[8].CLK
clock => curr_state[9].CLK
clock => curr_state[10].CLK
clock => curr_state[11].CLK
clock => curr_state[12].CLK
clock => curr_state[13].CLK
clock => curr_state[14].CLK
clock => curr_state[15].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
reset => curr_state[8].ACLR
reset => curr_state[9].ACLR
reset => curr_state[10].ACLR
reset => curr_state[11].ACLR
reset => curr_state[12].ACLR
reset => curr_state[13].ACLR
reset => curr_state[14].ACLR
reset => curr_state[15].ACLR
enable => curr_state[15].ENA
enable => curr_state[14].ENA
enable => curr_state[13].ENA
enable => curr_state[12].ENA
enable => curr_state[11].ENA
enable => curr_state[10].ENA
enable => curr_state[9].ENA
enable => curr_state[8].ENA
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
D[8] => curr_state[8].DATAIN
D[9] => curr_state[9].DATAIN
D[10] => curr_state[10].DATAIN
D[11] => curr_state[11].DATAIN
D[12] => curr_state[12].DATAIN
D[13] => curr_state[13].DATAIN
D[14] => curr_state[14].DATAIN
D[15] => curr_state[15].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= curr_state[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= curr_state[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= curr_state[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= curr_state[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= curr_state[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= curr_state[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= curr_state[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= curr_state[15].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D
sel[0] => Mux0.IN6
sel[0] => Mux1.IN6
sel[0] => Mux2.IN6
sel[0] => Mux3.IN6
sel[0] => Mux4.IN6
sel[0] => Mux5.IN6
sel[0] => Mux6.IN6
sel[0] => Mux7.IN6
sel[0] => Mux8.IN6
sel[0] => Mux9.IN6
sel[0] => Mux10.IN6
sel[0] => Mux11.IN6
sel[0] => Mux12.IN6
sel[0] => Mux13.IN6
sel[0] => Mux14.IN6
sel[0] => Mux15.IN6
sel[1] => Mux0.IN5
sel[1] => Mux1.IN5
sel[1] => Mux2.IN5
sel[1] => Mux3.IN5
sel[1] => Mux4.IN5
sel[1] => Mux5.IN5
sel[1] => Mux6.IN5
sel[1] => Mux7.IN5
sel[1] => Mux8.IN5
sel[1] => Mux9.IN5
sel[1] => Mux10.IN5
sel[1] => Mux11.IN5
sel[1] => Mux12.IN5
sel[1] => Mux13.IN5
sel[1] => Mux14.IN5
sel[1] => Mux15.IN5
sel[2] => Mux0.IN4
sel[2] => Mux1.IN4
sel[2] => Mux2.IN4
sel[2] => Mux3.IN4
sel[2] => Mux4.IN4
sel[2] => Mux5.IN4
sel[2] => Mux6.IN4
sel[2] => Mux7.IN4
sel[2] => Mux8.IN4
sel[2] => Mux9.IN4
sel[2] => Mux10.IN4
sel[2] => Mux11.IN4
sel[2] => Mux12.IN4
sel[2] => Mux13.IN4
sel[2] => Mux14.IN4
sel[2] => Mux15.IN4
mux_in[0] => Mux15.IN119
mux_in[1] => Mux14.IN119
mux_in[2] => Mux13.IN119
mux_in[3] => Mux12.IN119
mux_in[4] => Mux11.IN119
mux_in[5] => Mux10.IN119
mux_in[6] => Mux9.IN119
mux_in[7] => Mux8.IN119
mux_in[8] => Mux7.IN119
mux_in[9] => Mux6.IN119
mux_in[10] => Mux5.IN119
mux_in[11] => Mux4.IN119
mux_in[12] => Mux3.IN119
mux_in[13] => Mux2.IN119
mux_in[14] => Mux1.IN119
mux_in[15] => Mux0.IN119
mux_in[16] => Mux15.IN103
mux_in[17] => Mux14.IN103
mux_in[18] => Mux13.IN103
mux_in[19] => Mux12.IN103
mux_in[20] => Mux11.IN103
mux_in[21] => Mux10.IN103
mux_in[22] => Mux9.IN103
mux_in[23] => Mux8.IN103
mux_in[24] => Mux7.IN103
mux_in[25] => Mux6.IN103
mux_in[26] => Mux5.IN103
mux_in[27] => Mux4.IN103
mux_in[28] => Mux3.IN103
mux_in[29] => Mux2.IN103
mux_in[30] => Mux1.IN103
mux_in[31] => Mux0.IN103
mux_in[32] => Mux15.IN87
mux_in[33] => Mux14.IN87
mux_in[34] => Mux13.IN87
mux_in[35] => Mux12.IN87
mux_in[36] => Mux11.IN87
mux_in[37] => Mux10.IN87
mux_in[38] => Mux9.IN87
mux_in[39] => Mux8.IN87
mux_in[40] => Mux7.IN87
mux_in[41] => Mux6.IN87
mux_in[42] => Mux5.IN87
mux_in[43] => Mux4.IN87
mux_in[44] => Mux3.IN87
mux_in[45] => Mux2.IN87
mux_in[46] => Mux1.IN87
mux_in[47] => Mux0.IN87
mux_in[48] => Mux15.IN71
mux_in[49] => Mux14.IN71
mux_in[50] => Mux13.IN71
mux_in[51] => Mux12.IN71
mux_in[52] => Mux11.IN71
mux_in[53] => Mux10.IN71
mux_in[54] => Mux9.IN71
mux_in[55] => Mux8.IN71
mux_in[56] => Mux7.IN71
mux_in[57] => Mux6.IN71
mux_in[58] => Mux5.IN71
mux_in[59] => Mux4.IN71
mux_in[60] => Mux3.IN71
mux_in[61] => Mux2.IN71
mux_in[62] => Mux1.IN71
mux_in[63] => Mux0.IN71
mux_in[64] => Mux15.IN55
mux_in[65] => Mux14.IN55
mux_in[66] => Mux13.IN55
mux_in[67] => Mux12.IN55
mux_in[68] => Mux11.IN55
mux_in[69] => Mux10.IN55
mux_in[70] => Mux9.IN55
mux_in[71] => Mux8.IN55
mux_in[72] => Mux7.IN55
mux_in[73] => Mux6.IN55
mux_in[74] => Mux5.IN55
mux_in[75] => Mux4.IN55
mux_in[76] => Mux3.IN55
mux_in[77] => Mux2.IN55
mux_in[78] => Mux1.IN55
mux_in[79] => Mux0.IN55
mux_in[80] => Mux15.IN39
mux_in[81] => Mux14.IN39
mux_in[82] => Mux13.IN39
mux_in[83] => Mux12.IN39
mux_in[84] => Mux11.IN39
mux_in[85] => Mux10.IN39
mux_in[86] => Mux9.IN39
mux_in[87] => Mux8.IN39
mux_in[88] => Mux7.IN39
mux_in[89] => Mux6.IN39
mux_in[90] => Mux5.IN39
mux_in[91] => Mux4.IN39
mux_in[92] => Mux3.IN39
mux_in[93] => Mux2.IN39
mux_in[94] => Mux1.IN39
mux_in[95] => Mux0.IN39
mux_in[96] => Mux15.IN23
mux_in[97] => Mux14.IN23
mux_in[98] => Mux13.IN23
mux_in[99] => Mux12.IN23
mux_in[100] => Mux11.IN23
mux_in[101] => Mux10.IN23
mux_in[102] => Mux9.IN23
mux_in[103] => Mux8.IN23
mux_in[104] => Mux7.IN23
mux_in[105] => Mux6.IN23
mux_in[106] => Mux5.IN23
mux_in[107] => Mux4.IN23
mux_in[108] => Mux3.IN23
mux_in[109] => Mux2.IN23
mux_in[110] => Mux1.IN23
mux_in[111] => Mux0.IN23
mux_in[112] => Mux15.IN7
mux_in[113] => Mux14.IN7
mux_in[114] => Mux13.IN7
mux_in[115] => Mux12.IN7
mux_in[116] => Mux11.IN7
mux_in[117] => Mux10.IN7
mux_in[118] => Mux9.IN7
mux_in[119] => Mux8.IN7
mux_in[120] => Mux7.IN7
mux_in[121] => Mux6.IN7
mux_in[122] => Mux5.IN7
mux_in[123] => Mux4.IN7
mux_in[124] => Mux3.IN7
mux_in[125] => Mux2.IN7
mux_in[126] => Mux1.IN7
mux_in[127] => Mux0.IN7
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
clock => curr_state[8].CLK
clock => curr_state[9].CLK
clock => curr_state[10].CLK
clock => curr_state[11].CLK
clock => curr_state[12].CLK
clock => curr_state[13].CLK
clock => curr_state[14].CLK
clock => curr_state[15].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
reset => curr_state[8].ACLR
reset => curr_state[9].ACLR
reset => curr_state[10].ACLR
reset => curr_state[11].ACLR
reset => curr_state[12].ACLR
reset => curr_state[13].ACLR
reset => curr_state[14].ACLR
reset => curr_state[15].ACLR
enable => curr_state[15].ENA
enable => curr_state[14].ENA
enable => curr_state[13].ENA
enable => curr_state[12].ENA
enable => curr_state[11].ENA
enable => curr_state[10].ENA
enable => curr_state[9].ENA
enable => curr_state[8].ENA
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
D[8] => curr_state[8].DATAIN
D[9] => curr_state[9].DATAIN
D[10] => curr_state[10].DATAIN
D[11] => curr_state[11].DATAIN
D[12] => curr_state[12].DATAIN
D[13] => curr_state[13].DATAIN
D[14] => curr_state[14].DATAIN
D[15] => curr_state[15].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= curr_state[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= curr_state[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= curr_state[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= curr_state[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= curr_state[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= curr_state[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= curr_state[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= curr_state[15].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
mux_in[0] => Mux15.IN21
mux_in[1] => Mux14.IN21
mux_in[2] => Mux13.IN21
mux_in[3] => Mux12.IN21
mux_in[4] => Mux11.IN21
mux_in[5] => Mux10.IN21
mux_in[6] => Mux9.IN21
mux_in[7] => Mux8.IN21
mux_in[8] => Mux7.IN21
mux_in[9] => Mux6.IN21
mux_in[10] => Mux5.IN21
mux_in[11] => Mux4.IN21
mux_in[12] => Mux3.IN21
mux_in[13] => Mux2.IN21
mux_in[14] => Mux1.IN21
mux_in[15] => Mux0.IN21
mux_in[16] => Mux15.IN5
mux_in[17] => Mux14.IN5
mux_in[18] => Mux13.IN5
mux_in[19] => Mux12.IN5
mux_in[20] => Mux11.IN5
mux_in[21] => Mux10.IN5
mux_in[22] => Mux9.IN5
mux_in[23] => Mux8.IN5
mux_in[24] => Mux7.IN5
mux_in[25] => Mux6.IN5
mux_in[26] => Mux5.IN5
mux_in[27] => Mux4.IN5
mux_in[28] => Mux3.IN5
mux_in[29] => Mux2.IN5
mux_in[30] => Mux1.IN5
mux_in[31] => Mux0.IN5
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR
sel[0] => Mux0.IN6
sel[0] => Mux1.IN6
sel[0] => Mux2.IN6
sel[0] => Mux3.IN6
sel[0] => Mux4.IN6
sel[0] => Mux5.IN6
sel[0] => Mux6.IN6
sel[0] => Mux7.IN6
sel[0] => Mux8.IN6
sel[0] => Mux9.IN6
sel[0] => Mux10.IN6
sel[0] => Mux11.IN6
sel[0] => Mux12.IN6
sel[0] => Mux13.IN6
sel[0] => Mux14.IN6
sel[0] => Mux15.IN6
sel[1] => Mux0.IN5
sel[1] => Mux1.IN5
sel[1] => Mux2.IN5
sel[1] => Mux3.IN5
sel[1] => Mux4.IN5
sel[1] => Mux5.IN5
sel[1] => Mux6.IN5
sel[1] => Mux7.IN5
sel[1] => Mux8.IN5
sel[1] => Mux9.IN5
sel[1] => Mux10.IN5
sel[1] => Mux11.IN5
sel[1] => Mux12.IN5
sel[1] => Mux13.IN5
sel[1] => Mux14.IN5
sel[1] => Mux15.IN5
sel[2] => Mux0.IN4
sel[2] => Mux1.IN4
sel[2] => Mux2.IN4
sel[2] => Mux3.IN4
sel[2] => Mux4.IN4
sel[2] => Mux5.IN4
sel[2] => Mux6.IN4
sel[2] => Mux7.IN4
sel[2] => Mux8.IN4
sel[2] => Mux9.IN4
sel[2] => Mux10.IN4
sel[2] => Mux11.IN4
sel[2] => Mux12.IN4
sel[2] => Mux13.IN4
sel[2] => Mux14.IN4
sel[2] => Mux15.IN4
mux_in[0] => Mux15.IN119
mux_in[1] => Mux14.IN119
mux_in[2] => Mux13.IN119
mux_in[3] => Mux12.IN119
mux_in[4] => Mux11.IN119
mux_in[5] => Mux10.IN119
mux_in[6] => Mux9.IN119
mux_in[7] => Mux8.IN119
mux_in[8] => Mux7.IN119
mux_in[9] => Mux6.IN119
mux_in[10] => Mux5.IN119
mux_in[11] => Mux4.IN119
mux_in[12] => Mux3.IN119
mux_in[13] => Mux2.IN119
mux_in[14] => Mux1.IN119
mux_in[15] => Mux0.IN119
mux_in[16] => Mux15.IN103
mux_in[17] => Mux14.IN103
mux_in[18] => Mux13.IN103
mux_in[19] => Mux12.IN103
mux_in[20] => Mux11.IN103
mux_in[21] => Mux10.IN103
mux_in[22] => Mux9.IN103
mux_in[23] => Mux8.IN103
mux_in[24] => Mux7.IN103
mux_in[25] => Mux6.IN103
mux_in[26] => Mux5.IN103
mux_in[27] => Mux4.IN103
mux_in[28] => Mux3.IN103
mux_in[29] => Mux2.IN103
mux_in[30] => Mux1.IN103
mux_in[31] => Mux0.IN103
mux_in[32] => Mux15.IN87
mux_in[33] => Mux14.IN87
mux_in[34] => Mux13.IN87
mux_in[35] => Mux12.IN87
mux_in[36] => Mux11.IN87
mux_in[37] => Mux10.IN87
mux_in[38] => Mux9.IN87
mux_in[39] => Mux8.IN87
mux_in[40] => Mux7.IN87
mux_in[41] => Mux6.IN87
mux_in[42] => Mux5.IN87
mux_in[43] => Mux4.IN87
mux_in[44] => Mux3.IN87
mux_in[45] => Mux2.IN87
mux_in[46] => Mux1.IN87
mux_in[47] => Mux0.IN87
mux_in[48] => Mux15.IN71
mux_in[49] => Mux14.IN71
mux_in[50] => Mux13.IN71
mux_in[51] => Mux12.IN71
mux_in[52] => Mux11.IN71
mux_in[53] => Mux10.IN71
mux_in[54] => Mux9.IN71
mux_in[55] => Mux8.IN71
mux_in[56] => Mux7.IN71
mux_in[57] => Mux6.IN71
mux_in[58] => Mux5.IN71
mux_in[59] => Mux4.IN71
mux_in[60] => Mux3.IN71
mux_in[61] => Mux2.IN71
mux_in[62] => Mux1.IN71
mux_in[63] => Mux0.IN71
mux_in[64] => Mux15.IN55
mux_in[65] => Mux14.IN55
mux_in[66] => Mux13.IN55
mux_in[67] => Mux12.IN55
mux_in[68] => Mux11.IN55
mux_in[69] => Mux10.IN55
mux_in[70] => Mux9.IN55
mux_in[71] => Mux8.IN55
mux_in[72] => Mux7.IN55
mux_in[73] => Mux6.IN55
mux_in[74] => Mux5.IN55
mux_in[75] => Mux4.IN55
mux_in[76] => Mux3.IN55
mux_in[77] => Mux2.IN55
mux_in[78] => Mux1.IN55
mux_in[79] => Mux0.IN55
mux_in[80] => Mux15.IN39
mux_in[81] => Mux14.IN39
mux_in[82] => Mux13.IN39
mux_in[83] => Mux12.IN39
mux_in[84] => Mux11.IN39
mux_in[85] => Mux10.IN39
mux_in[86] => Mux9.IN39
mux_in[87] => Mux8.IN39
mux_in[88] => Mux7.IN39
mux_in[89] => Mux6.IN39
mux_in[90] => Mux5.IN39
mux_in[91] => Mux4.IN39
mux_in[92] => Mux3.IN39
mux_in[93] => Mux2.IN39
mux_in[94] => Mux1.IN39
mux_in[95] => Mux0.IN39
mux_in[96] => Mux15.IN23
mux_in[97] => Mux14.IN23
mux_in[98] => Mux13.IN23
mux_in[99] => Mux12.IN23
mux_in[100] => Mux11.IN23
mux_in[101] => Mux10.IN23
mux_in[102] => Mux9.IN23
mux_in[103] => Mux8.IN23
mux_in[104] => Mux7.IN23
mux_in[105] => Mux6.IN23
mux_in[106] => Mux5.IN23
mux_in[107] => Mux4.IN23
mux_in[108] => Mux3.IN23
mux_in[109] => Mux2.IN23
mux_in[110] => Mux1.IN23
mux_in[111] => Mux0.IN23
mux_in[112] => Mux15.IN7
mux_in[113] => Mux14.IN7
mux_in[114] => Mux13.IN7
mux_in[115] => Mux12.IN7
mux_in[116] => Mux11.IN7
mux_in[117] => Mux10.IN7
mux_in[118] => Mux9.IN7
mux_in[119] => Mux8.IN7
mux_in[120] => Mux7.IN7
mux_in[121] => Mux6.IN7
mux_in[122] => Mux5.IN7
mux_in[123] => Mux4.IN7
mux_in[124] => Mux3.IN7
mux_in[125] => Mux2.IN7
mux_in[126] => Mux1.IN7
mux_in[127] => Mux0.IN7
mux_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component
wren_a => altsyncram_l1b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l1b1:auto_generated.data_a[0]
data_a[1] => altsyncram_l1b1:auto_generated.data_a[1]
data_a[2] => altsyncram_l1b1:auto_generated.data_a[2]
data_a[3] => altsyncram_l1b1:auto_generated.data_a[3]
data_a[4] => altsyncram_l1b1:auto_generated.data_a[4]
data_a[5] => altsyncram_l1b1:auto_generated.data_a[5]
data_a[6] => altsyncram_l1b1:auto_generated.data_a[6]
data_a[7] => altsyncram_l1b1:auto_generated.data_a[7]
data_a[8] => altsyncram_l1b1:auto_generated.data_a[8]
data_a[9] => altsyncram_l1b1:auto_generated.data_a[9]
data_a[10] => altsyncram_l1b1:auto_generated.data_a[10]
data_a[11] => altsyncram_l1b1:auto_generated.data_a[11]
data_a[12] => altsyncram_l1b1:auto_generated.data_a[12]
data_a[13] => altsyncram_l1b1:auto_generated.data_a[13]
data_a[14] => altsyncram_l1b1:auto_generated.data_a[14]
data_a[15] => altsyncram_l1b1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l1b1:auto_generated.address_a[0]
address_a[1] => altsyncram_l1b1:auto_generated.address_a[1]
address_a[2] => altsyncram_l1b1:auto_generated.address_a[2]
address_a[3] => altsyncram_l1b1:auto_generated.address_a[3]
address_a[4] => altsyncram_l1b1:auto_generated.address_a[4]
address_a[5] => altsyncram_l1b1:auto_generated.address_a[5]
address_a[6] => altsyncram_l1b1:auto_generated.address_a[6]
address_a[7] => altsyncram_l1b1:auto_generated.address_a[7]
address_a[8] => altsyncram_l1b1:auto_generated.address_a[8]
address_a[9] => altsyncram_l1b1:auto_generated.address_a[9]
address_a[10] => altsyncram_l1b1:auto_generated.address_a[10]
address_a[11] => altsyncram_l1b1:auto_generated.address_a[11]
address_a[12] => altsyncram_l1b1:auto_generated.address_a[12]
address_a[13] => altsyncram_l1b1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l1b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l1b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l1b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l1b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l1b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_l1b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_l1b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_l1b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_l1b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_l1b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_l1b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_l1b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_l1b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_l1b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_l1b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_l1b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_l1b1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_4oa:decode3.data[0]
address_a[12] => decode_4oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_4oa:decode3.data[1]
address_a[13] => decode_4oa:deep_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_3kb:mux2.result[0]
q_a[1] <= mux_3kb:mux2.result[1]
q_a[2] <= mux_3kb:mux2.result[2]
q_a[3] <= mux_3kb:mux2.result[3]
q_a[4] <= mux_3kb:mux2.result[4]
q_a[5] <= mux_3kb:mux2.result[5]
q_a[6] <= mux_3kb:mux2.result[6]
q_a[7] <= mux_3kb:mux2.result[7]
q_a[8] <= mux_3kb:mux2.result[8]
q_a[9] <= mux_3kb:mux2.result[9]
q_a[10] <= mux_3kb:mux2.result[10]
q_a[11] <= mux_3kb:mux2.result[11]
q_a[12] <= mux_3kb:mux2.result[12]
q_a[13] <= mux_3kb:mux2.result[13]
q_a[14] <= mux_3kb:mux2.result[14]
q_a[15] <= mux_3kb:mux2.result[15]
wren_a => decode_4oa:decode3.enable


|FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:decode3
data[0] => w_anode421w[1].IN0
data[0] => w_anode434w[1].IN1
data[0] => w_anode442w[1].IN0
data[0] => w_anode450w[1].IN1
data[1] => w_anode421w[2].IN0
data[1] => w_anode434w[2].IN0
data[1] => w_anode442w[2].IN1
data[1] => w_anode450w[2].IN1
enable => w_anode421w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode442w[1].IN0
enable => w_anode450w[1].IN0
eq[0] <= w_anode421w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode434w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode442w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode450w[2].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:deep_decode
data[0] => w_anode421w[1].IN0
data[0] => w_anode434w[1].IN1
data[0] => w_anode442w[1].IN0
data[0] => w_anode450w[1].IN1
data[1] => w_anode421w[2].IN0
data[1] => w_anode434w[2].IN0
data[1] => w_anode442w[2].IN1
data[1] => w_anode450w[2].IN1
enable => w_anode421w[1].IN0
enable => w_anode434w[1].IN0
enable => w_anode442w[1].IN0
enable => w_anode450w[1].IN0
eq[0] <= w_anode421w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode434w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode442w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode450w[2].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|mux_3kb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|FPGA|S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|FPGA|S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_oh81:auto_generated.address_a[0]
address_a[1] => altsyncram_oh81:auto_generated.address_a[1]
address_a[2] => altsyncram_oh81:auto_generated.address_a[2]
address_a[3] => altsyncram_oh81:auto_generated.address_a[3]
address_a[4] => altsyncram_oh81:auto_generated.address_a[4]
address_a[5] => altsyncram_oh81:auto_generated.address_a[5]
address_a[6] => altsyncram_oh81:auto_generated.address_a[6]
address_a[7] => altsyncram_oh81:auto_generated.address_a[7]
address_a[8] => altsyncram_oh81:auto_generated.address_a[8]
address_a[9] => altsyncram_oh81:auto_generated.address_a[9]
address_a[10] => altsyncram_oh81:auto_generated.address_a[10]
address_a[11] => altsyncram_oh81:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_oh81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_oh81:auto_generated.q_a[0]
q_a[1] <= altsyncram_oh81:auto_generated.q_a[1]
q_a[2] <= altsyncram_oh81:auto_generated.q_a[2]
q_a[3] <= altsyncram_oh81:auto_generated.q_a[3]
q_a[4] <= altsyncram_oh81:auto_generated.q_a[4]
q_a[5] <= altsyncram_oh81:auto_generated.q_a[5]
q_a[6] <= altsyncram_oh81:auto_generated.q_a[6]
q_a[7] <= altsyncram_oh81:auto_generated.q_a[7]
q_a[8] <= altsyncram_oh81:auto_generated.q_a[8]
q_a[9] <= altsyncram_oh81:auto_generated.q_a[9]
q_a[10] <= altsyncram_oh81:auto_generated.q_a[10]
q_a[11] <= altsyncram_oh81:auto_generated.q_a[11]
q_a[12] <= altsyncram_oh81:auto_generated.q_a[12]
q_a[13] <= altsyncram_oh81:auto_generated.q_a[13]
q_a[14] <= altsyncram_oh81:auto_generated.q_a[14]
q_a[15] <= altsyncram_oh81:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|FPGA|S4PU_Daughterboard:U1|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_oh81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|FPGA|S4PU_Daughterboard:U1|Reg:ADDR_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
clock => curr_state[8].CLK
clock => curr_state[9].CLK
clock => curr_state[10].CLK
clock => curr_state[11].CLK
clock => curr_state[12].CLK
clock => curr_state[13].CLK
clock => curr_state[14].CLK
clock => curr_state[15].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
reset => curr_state[8].ACLR
reset => curr_state[9].ACLR
reset => curr_state[10].ACLR
reset => curr_state[11].ACLR
reset => curr_state[12].ACLR
reset => curr_state[13].ACLR
reset => curr_state[14].ACLR
reset => curr_state[15].ACLR
enable => curr_state[15].ENA
enable => curr_state[14].ENA
enable => curr_state[13].ENA
enable => curr_state[12].ENA
enable => curr_state[11].ENA
enable => curr_state[10].ENA
enable => curr_state[9].ENA
enable => curr_state[8].ENA
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
D[8] => curr_state[8].DATAIN
D[9] => curr_state[9].DATAIN
D[10] => curr_state[10].DATAIN
D[11] => curr_state[11].DATAIN
D[12] => curr_state[12].DATAIN
D[13] => curr_state[13].DATAIN
D[14] => curr_state[14].DATAIN
D[15] => curr_state[15].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= curr_state[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= curr_state[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= curr_state[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= curr_state[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= curr_state[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= curr_state[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= curr_state[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= curr_state[15].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|Reg:AVALON_ADDR_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
clock => curr_state[8].CLK
clock => curr_state[9].CLK
clock => curr_state[10].CLK
clock => curr_state[11].CLK
clock => curr_state[12].CLK
clock => curr_state[13].CLK
clock => curr_state[14].CLK
clock => curr_state[15].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
reset => curr_state[8].ACLR
reset => curr_state[9].ACLR
reset => curr_state[10].ACLR
reset => curr_state[11].ACLR
reset => curr_state[12].ACLR
reset => curr_state[13].ACLR
reset => curr_state[14].ACLR
reset => curr_state[15].ACLR
enable => curr_state[15].ENA
enable => curr_state[14].ENA
enable => curr_state[13].ENA
enable => curr_state[12].ENA
enable => curr_state[11].ENA
enable => curr_state[10].ENA
enable => curr_state[9].ENA
enable => curr_state[8].ENA
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
D[8] => curr_state[8].DATAIN
D[9] => curr_state[9].DATAIN
D[10] => curr_state[10].DATAIN
D[11] => curr_state[11].DATAIN
D[12] => curr_state[12].DATAIN
D[13] => curr_state[13].DATAIN
D[14] => curr_state[14].DATAIN
D[15] => curr_state[15].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= curr_state[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= curr_state[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= curr_state[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= curr_state[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= curr_state[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= curr_state[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= curr_state[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= curr_state[15].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|Reg:AVALON_IN_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
clock => curr_state[8].CLK
clock => curr_state[9].CLK
clock => curr_state[10].CLK
clock => curr_state[11].CLK
clock => curr_state[12].CLK
clock => curr_state[13].CLK
clock => curr_state[14].CLK
clock => curr_state[15].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
reset => curr_state[8].ACLR
reset => curr_state[9].ACLR
reset => curr_state[10].ACLR
reset => curr_state[11].ACLR
reset => curr_state[12].ACLR
reset => curr_state[13].ACLR
reset => curr_state[14].ACLR
reset => curr_state[15].ACLR
enable => curr_state[15].ENA
enable => curr_state[14].ENA
enable => curr_state[13].ENA
enable => curr_state[12].ENA
enable => curr_state[11].ENA
enable => curr_state[10].ENA
enable => curr_state[9].ENA
enable => curr_state[8].ENA
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
D[8] => curr_state[8].DATAIN
D[9] => curr_state[9].DATAIN
D[10] => curr_state[10].DATAIN
D[11] => curr_state[11].DATAIN
D[12] => curr_state[12].DATAIN
D[13] => curr_state[13].DATAIN
D[14] => curr_state[14].DATAIN
D[15] => curr_state[15].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= curr_state[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= curr_state[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= curr_state[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= curr_state[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= curr_state[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= curr_state[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= curr_state[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= curr_state[15].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|Reg:AVALON_OUT_REG
clock => curr_state[0].CLK
clock => curr_state[1].CLK
clock => curr_state[2].CLK
clock => curr_state[3].CLK
clock => curr_state[4].CLK
clock => curr_state[5].CLK
clock => curr_state[6].CLK
clock => curr_state[7].CLK
clock => curr_state[8].CLK
clock => curr_state[9].CLK
clock => curr_state[10].CLK
clock => curr_state[11].CLK
clock => curr_state[12].CLK
clock => curr_state[13].CLK
clock => curr_state[14].CLK
clock => curr_state[15].CLK
reset => curr_state[0].ACLR
reset => curr_state[1].ACLR
reset => curr_state[2].ACLR
reset => curr_state[3].ACLR
reset => curr_state[4].ACLR
reset => curr_state[5].ACLR
reset => curr_state[6].ACLR
reset => curr_state[7].ACLR
reset => curr_state[8].ACLR
reset => curr_state[9].ACLR
reset => curr_state[10].ACLR
reset => curr_state[11].ACLR
reset => curr_state[12].ACLR
reset => curr_state[13].ACLR
reset => curr_state[14].ACLR
reset => curr_state[15].ACLR
enable => curr_state[15].ENA
enable => curr_state[14].ENA
enable => curr_state[13].ENA
enable => curr_state[12].ENA
enable => curr_state[11].ENA
enable => curr_state[10].ENA
enable => curr_state[9].ENA
enable => curr_state[8].ENA
enable => curr_state[7].ENA
enable => curr_state[6].ENA
enable => curr_state[5].ENA
enable => curr_state[4].ENA
enable => curr_state[3].ENA
enable => curr_state[2].ENA
enable => curr_state[1].ENA
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
D[1] => curr_state[1].DATAIN
D[2] => curr_state[2].DATAIN
D[3] => curr_state[3].DATAIN
D[4] => curr_state[4].DATAIN
D[5] => curr_state[5].DATAIN
D[6] => curr_state[6].DATAIN
D[7] => curr_state[7].DATAIN
D[8] => curr_state[8].DATAIN
D[9] => curr_state[9].DATAIN
D[10] => curr_state[10].DATAIN
D[11] => curr_state[11].DATAIN
D[12] => curr_state[12].DATAIN
D[13] => curr_state[13].DATAIN
D[14] => curr_state[14].DATAIN
D[15] => curr_state[15].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= curr_state[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= curr_state[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= curr_state[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= curr_state[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= curr_state[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= curr_state[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= curr_state[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= curr_state[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= curr_state[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= curr_state[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= curr_state[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= curr_state[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= curr_state[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= curr_state[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= curr_state[15].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|Reg:AVALON_READ_REG
clock => curr_state[0].CLK
reset => curr_state[0].ACLR
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE


|FPGA|S4PU_Daughterboard:U1|Reg:AVALON_WRITE_REG
clock => curr_state[0].CLK
reset => curr_state[0].ACLR
enable => curr_state[0].ENA
D[0] => curr_state[0].DATAIN
Q[0] <= curr_state[0].DB_MAX_OUTPUT_PORT_TYPE


