Analysis & Synthesis report for DE10_NANO_SoC_GHRD
Sat Nov 25 11:02:03 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE10_NANO_SoC_GHRD|cur_cpu_state
 12. State Machine - |DE10_NANO_SoC_GHRD|cur_mem_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 20. Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 21. Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 22. Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 23. Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 24. Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 25. Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 26. Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 27. Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 28. Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 29. Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 30. Source assignments for soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram
 31. Source assignments for soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram
 32. Source assignments for soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux
 33. Source assignments for soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:rsp_demux
 34. Source assignments for soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 35. Source assignments for soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 36. Source assignments for soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Parameter Settings for User Entity Instance: Top-level Entity: |DE10_NANO_SoC_GHRD
 39. Parameter Settings for User Entity Instance: soc_system:u_u0|altera_address_span_extender:address_span_extender_0
 40. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_bridge_0:bridge_0
 41. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0
 42. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 43. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 44. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 45. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 46. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 47. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 48. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 49. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 50. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 51. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 52. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 53. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 54. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 55. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 56. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 57. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 74. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 75. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 76. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 77. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 78. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 79. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 80. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 81. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 82. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 83. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 84. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 85. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 86. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 87. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 88. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 89. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 90. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0
 91. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
 92. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
 93. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
 94. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
 95. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
 96. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
 97. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
 98. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
 99. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_0_avalon_master_translator
100. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator
101. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator
102. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator
103. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent
104. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent
105. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter
110. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
111. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter
112. Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
113. Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller
114. Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
115. Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
116. Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller_001
117. Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
118. Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
119. Parameter Settings for User Entity Instance: debounce:debouncer
120. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
121. scfifo Parameter Settings by Entity Instance
122. Port Connectivity Checks: "soc_system:u_u0|altera_reset_controller:rst_controller_001"
123. Port Connectivity Checks: "soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
124. Port Connectivity Checks: "soc_system:u_u0|altera_reset_controller:rst_controller"
125. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter"
126. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
127. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter"
128. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode"
129. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode"
130. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"
131. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"
132. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent"
133. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"
134. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator"
135. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator"
136. Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_0_avalon_master_translator"
137. Port Connectivity Checks: "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters"
138. Port Connectivity Checks: "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"
139. Port Connectivity Checks: "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer"
140. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
141. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
142. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
143. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
144. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
145. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
146. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
147. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
148. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
149. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
150. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
151. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
152. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
153. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
154. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
155. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
156. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
157. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
158. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
159. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
160. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
161. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
162. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
163. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
164. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
165. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
166. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
167. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
168. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
169. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
170. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
171. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
172. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
173. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
174. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
175. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
176. Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
177. Port Connectivity Checks: "soc_system:u_u0|altera_address_span_extender:address_span_extender_0"
178. Port Connectivity Checks: "soc_system:u_u0"
179. Post-Synthesis Netlist Statistics for Top Partition
180. Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border
181. Elapsed Time Per Partition
182. Analysis & Synthesis Messages
183. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 25 11:02:03 2023          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; DE10_NANO_SoC_GHRD                             ;
; Top-level Entity Name           ; DE10_NANO_SoC_GHRD                             ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 812                                            ;
; Total pins                      ; 125                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,176                                          ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 1                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; DE10_NANO_SoC_GHRD ; DE10_NANO_SoC_GHRD ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                               ; Library    ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; ip/debounce/debounce.sv                                                                           ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/ip/debounce/debounce.sv                                                                           ;            ;
; ip/altsource_probe/hps_reset.v                                                                    ; yes             ; User Wizard-Generated File   ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/ip/altsource_probe/hps_reset.v                                                                    ;            ;
; soc_system/synthesis/soc_system.v                                                                 ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/soc_system.v                                                                 ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_reset_controller.v                                         ; soc_system ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                    ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                  ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                           ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                           ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                         ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv                        ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                            ; soc_system ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                     ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                     ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; soc_system ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                ; soc_system ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ; soc_system ;
; soc_system/synthesis/submodules/altera_up_rs232_counters.v                                        ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_rs232_counters.v                                        ; soc_system ;
; soc_system/synthesis/submodules/altera_up_rs232_in_deserializer.v                                 ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_rs232_in_deserializer.v                                 ; soc_system ;
; soc_system/synthesis/submodules/altera_up_rs232_out_serializer.v                                  ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_rs232_out_serializer.v                                  ; soc_system ;
; soc_system/synthesis/submodules/altera_up_sync_fifo.v                                             ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_sync_fifo.v                                             ; soc_system ;
; soc_system/synthesis/submodules/soc_system_rs232_0.v                                              ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_rs232_0.v                                              ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0.v                                                ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                         ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram.v                                                       ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram.v                                                       ; soc_system ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ; soc_system ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ; soc_system ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                 ; soc_system ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                               ; soc_system ;
; soc_system/synthesis/submodules/soc_system_bridge_0.v                                             ; yes             ; User Verilog HDL File        ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_bridge_0.v                                             ; soc_system ;
; soc_system/synthesis/submodules/altera_address_span_extender.sv                                   ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_address_span_extender.sv                                   ; soc_system ;
; DE10_NANO_SoC_GHRD.sv                                                                             ; yes             ; User SystemVerilog HDL File  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv                                                                             ;            ;
; altddio_out.tdf                                                                                   ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf                                                                ;            ;
; aglobal221.inc                                                                                    ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                 ;            ;
; stratix_ddio.inc                                                                                  ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratix_ddio.inc                                                               ;            ;
; cyclone_ddio.inc                                                                                  ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/cyclone_ddio.inc                                                               ;            ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;            ;
; stratix_lcell.inc                                                                                 ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratix_lcell.inc                                                              ;            ;
; db/ddio_out_uqe.tdf                                                                               ; yes             ; Auto-Generated Megafunction  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/ddio_out_uqe.tdf                                                                               ;            ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf                                                                     ;            ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_regfifo.inc                                                                  ;            ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                                                   ;            ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                                                   ;            ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_fffifo.inc                                                                   ;            ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                                                   ;            ;
; db/scfifo_r9a1.tdf                                                                                ; yes             ; Auto-Generated Megafunction  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/scfifo_r9a1.tdf                                                                                ;            ;
; db/a_dpfifo_e1a1.tdf                                                                              ; yes             ; Auto-Generated Megafunction  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/a_dpfifo_e1a1.tdf                                                                              ;            ;
; db/altsyncram_v0i1.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/altsyncram_v0i1.tdf                                                                            ;            ;
; db/cmpr_6l8.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/cmpr_6l8.tdf                                                                                   ;            ;
; db/cntr_h2b.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/cntr_h2b.tdf                                                                                   ;            ;
; db/cntr_u27.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/cntr_u27.tdf                                                                                   ;            ;
; db/cntr_i2b.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/cntr_i2b.tdf                                                                                   ;            ;
; lpm_divide.tdf                                                                                    ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                 ;            ;
; abs_divider.inc                                                                                   ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                ;            ;
; sign_div_unsign.inc                                                                               ; yes             ; Megafunction                 ; /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                            ;            ;
; db/lpm_divide_7dm.tdf                                                                             ; yes             ; Auto-Generated Megafunction  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/lpm_divide_7dm.tdf                                                                             ;            ;
; db/sign_div_unsign_dnh.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/sign_div_unsign_dnh.tdf                                                                        ;            ;
; db/alt_u_div_03f.tdf                                                                              ; yes             ; Auto-Generated Megafunction  ; /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/alt_u_div_03f.tdf                                                                              ;            ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 1395               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 2112               ;
;     -- 7 input functions                    ; 39                 ;
;     -- 6 input functions                    ; 520                ;
;     -- 5 input functions                    ; 482                ;
;     -- 4 input functions                    ; 276                ;
;     -- <=3 input functions                  ; 795                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 626                ;
;                                             ;                    ;
; I/O pins                                    ; 125                ;
; I/O registers                               ; 186                ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 2176               ;
;                                             ;                    ;
; Total DSP Blocks                            ; 1                  ;
;                                             ;                    ;
; Total DLLs                                  ; 1                  ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 608                ;
; Total fan-out                               ; 13735              ;
; Average fan-out                             ; 3.69               ;
+---------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |DE10_NANO_SoC_GHRD                                                                           ; 2112 (1478)         ; 626 (287)                 ; 2176              ; 1          ; 125  ; 0            ; |DE10_NANO_SoC_GHRD                                                                                                                                                                                                                                                                                                                                                      ; DE10_NANO_SoC_GHRD                                ; work         ;
;    |debounce:debouncer|                                                                       ; 46 (46)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|debounce:debouncer                                                                                                                                                                                                                                                                                                                                   ; debounce                                          ; work         ;
;    |lpm_divide:Div0|                                                                          ; 286 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                      ; lpm_divide                                        ; work         ;
;       |lpm_divide_7dm:auto_generated|                                                         ; 286 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                                                                                                                                                                                                                                                                        ; lpm_divide_7dm                                    ; work         ;
;          |sign_div_unsign_dnh:divider|                                                        ; 286 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                                            ; sign_div_unsign_dnh                               ; work         ;
;             |alt_u_div_03f:divider|                                                           ; 286 (286)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                                                      ; alt_u_div_03f                                     ; work         ;
;    |soc_system:u_u0|                                                                          ; 302 (0)             ; 307 (0)                   ; 2176              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                ; 2 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                     ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                           ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                        ; 2 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_merlin_master_translator:bridge_0_avalon_master_translator|                  ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_0_avalon_master_translator                                                                                                                                                                                                                     ; altera_merlin_master_translator                   ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                        ; 134 (0)             ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_1                      ; soc_system   ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|                         ; 26 (26)             ; 135 (135)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|           ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                                                              ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|                ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter|                ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; soc_system   ;
;       |soc_system_rs232_0:rs232_0|                                                            ; 164 (4)             ; 128 (0)                   ; 2176              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0                                                                                                                                                                                                                                                                                                           ; soc_system_rs232_0                                ; soc_system   ;
;          |altera_up_rs232_in_deserializer:RS232_In_Deserializer|                              ; 71 (4)              ; 60 (12)                   ; 1024              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer                                                                                                                                                                                                                                                     ; altera_up_rs232_in_deserializer                   ; soc_system   ;
;             |altera_up_rs232_counters:RS232_In_Counters|                                      ; 20 (20)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters                                                                                                                                                                                                          ; altera_up_rs232_counters                          ; soc_system   ;
;             |altera_up_sync_fifo:RS232_In_FIFO|                                               ; 47 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO                                                                                                                                                                                                                   ; altera_up_sync_fifo                               ; soc_system   ;
;                |scfifo:Sync_FIFO|                                                             ; 47 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                  ; scfifo                                            ; work         ;
;                   |scfifo_r9a1:auto_generated|                                                ; 47 (0)              ; 33 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated                                                                                                                                                                       ; scfifo_r9a1                                       ; work         ;
;                      |a_dpfifo_e1a1:dpfifo|                                                   ; 47 (24)             ; 33 (13)                   ; 1024              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo                                                                                                                                                  ; a_dpfifo_e1a1                                     ; work         ;
;                         |altsyncram_v0i1:FIFOram|                                             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram                                                                                                                          ; altsyncram_v0i1                                   ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                 ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                              ; cntr_h2b                                          ; work         ;
;                         |cntr_i2b:wr_ptr|                                                     ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                  ; cntr_i2b                                          ; work         ;
;                         |cntr_u27:usedw_counter|                                              ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                           ; cntr_u27                                          ; work         ;
;          |altera_up_rs232_out_serializer:RS232_Out_Serializer|                                ; 89 (23)             ; 68 (20)                   ; 1152              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer                                                                                                                                                                                                                                                       ; altera_up_rs232_out_serializer                    ; soc_system   ;
;             |altera_up_rs232_counters:RS232_Out_Counters|                                     ; 18 (18)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters                                                                                                                                                                                                           ; altera_up_rs232_counters                          ; soc_system   ;
;             |altera_up_sync_fifo:RS232_Out_FIFO|                                              ; 48 (0)              ; 33 (0)                    ; 1152              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO                                                                                                                                                                                                                    ; altera_up_sync_fifo                               ; soc_system   ;
;                |scfifo:Sync_FIFO|                                                             ; 48 (0)              ; 33 (0)                    ; 1152              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                   ; scfifo                                            ; work         ;
;                   |scfifo_r9a1:auto_generated|                                                ; 48 (0)              ; 33 (0)                    ; 1152              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated                                                                                                                                                                        ; scfifo_r9a1                                       ; work         ;
;                      |a_dpfifo_e1a1:dpfifo|                                                   ; 48 (25)             ; 33 (13)                   ; 1152              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo                                                                                                                                                   ; a_dpfifo_e1a1                                     ; work         ;
;                         |altsyncram_v0i1:FIFOram|                                             ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram                                                                                                                           ; altsyncram_v0i1                                   ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                 ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                               ; cntr_h2b                                          ; work         ;
;                         |cntr_i2b:wr_ptr|                                                     ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                   ; cntr_i2b                                          ; work         ;
;                         |cntr_u27:usedw_counter|                                              ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|cntr_u27:usedw_counter                                                                                                                            ; cntr_u27                                          ; work         ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 9            ; 128          ; 9            ; 1152 ; None ;
; soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 9            ; 128          ; 9            ; 1152 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                    ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0                                                                                                                                                                                                ; soc_system.qsys ;
; Altera ; altera_address_span_extender    ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|altera_address_span_extender:address_span_extender_0                                                                                                                                           ; soc_system.qsys ;
; Altera ; altera_hps                      ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0                                                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_hps_io                   ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                          ; soc_system.qsys ;
; Altera ; altera_mm_interconnect          ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                 ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_0_avalon_master_translator                                                                               ; soc_system.qsys ;
; Altera ; altera_mm_interconnect          ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                 ; soc_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                        ; soc_system.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator                                                              ; soc_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter                                                                                ; soc_system.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                    ; soc_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                           ; soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                      ; soc_system.qsys ;
; Altera ; altera_merlin_width_adapter     ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_width_adapter     ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter                                                                             ; soc_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator                                                                                 ; soc_system.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                      ; soc_system.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001                                                                                              ; soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:rsp_demux                                                                                                ; soc_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                    ; soc_system.qsys ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|altera_reset_controller:rst_controller                                                                                                                                                         ; soc_system.qsys ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|altera_reset_controller:rst_controller_001                                                                                                                                                     ; soc_system.qsys ;
+--------+---------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_NANO_SoC_GHRD|cur_cpu_state                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------+-------------------------------------------+-----------------------------------------+--------------------------------------+------------------------------------+-----------------------------------------------+---------------------------------------------+-------------------------------------------+-----------------------------------------+--------------------------------------+-------------------------------------+
; Name                                          ; cur_cpu_state.CPU_STATE_INSTR_WRITEBACK_1 ; cur_cpu_state.CPU_STATE_INSTR_WRITEBACK ; cur_cpu_state.CPU_STATE_INSTR_EXEC_1 ; cur_cpu_state.CPU_STATE_INSTR_EXEC ; cur_cpu_state.CPU_STATE_INSTR_OPERAND_FETCH_1 ; cur_cpu_state.CPU_STATE_INSTR_OPERAND_FETCH ; cur_cpu_state.CPU_STATE_INSTR_IMM_FETCH_1 ; cur_cpu_state.CPU_STATE_INSTR_IMM_FETCH ; cur_cpu_state.CPU_STATE_INSTR_DECODE ; cur_cpu_state.CPU_STATE_INSTR_FETCH ;
+-----------------------------------------------+-------------------------------------------+-----------------------------------------+--------------------------------------+------------------------------------+-----------------------------------------------+---------------------------------------------+-------------------------------------------+-----------------------------------------+--------------------------------------+-------------------------------------+
; cur_cpu_state.CPU_STATE_INSTR_FETCH           ; 0                                         ; 0                                       ; 0                                    ; 0                                  ; 0                                             ; 0                                           ; 0                                         ; 0                                       ; 0                                    ; 0                                   ;
; cur_cpu_state.CPU_STATE_INSTR_DECODE          ; 0                                         ; 0                                       ; 0                                    ; 0                                  ; 0                                             ; 0                                           ; 0                                         ; 0                                       ; 1                                    ; 1                                   ;
; cur_cpu_state.CPU_STATE_INSTR_IMM_FETCH       ; 0                                         ; 0                                       ; 0                                    ; 0                                  ; 0                                             ; 0                                           ; 0                                         ; 1                                       ; 0                                    ; 1                                   ;
; cur_cpu_state.CPU_STATE_INSTR_IMM_FETCH_1     ; 0                                         ; 0                                       ; 0                                    ; 0                                  ; 0                                             ; 0                                           ; 1                                         ; 0                                       ; 0                                    ; 1                                   ;
; cur_cpu_state.CPU_STATE_INSTR_OPERAND_FETCH   ; 0                                         ; 0                                       ; 0                                    ; 0                                  ; 0                                             ; 1                                           ; 0                                         ; 0                                       ; 0                                    ; 1                                   ;
; cur_cpu_state.CPU_STATE_INSTR_OPERAND_FETCH_1 ; 0                                         ; 0                                       ; 0                                    ; 0                                  ; 1                                             ; 0                                           ; 0                                         ; 0                                       ; 0                                    ; 1                                   ;
; cur_cpu_state.CPU_STATE_INSTR_EXEC            ; 0                                         ; 0                                       ; 0                                    ; 1                                  ; 0                                             ; 0                                           ; 0                                         ; 0                                       ; 0                                    ; 1                                   ;
; cur_cpu_state.CPU_STATE_INSTR_EXEC_1          ; 0                                         ; 0                                       ; 1                                    ; 0                                  ; 0                                             ; 0                                           ; 0                                         ; 0                                       ; 0                                    ; 1                                   ;
; cur_cpu_state.CPU_STATE_INSTR_WRITEBACK       ; 0                                         ; 1                                       ; 0                                    ; 0                                  ; 0                                             ; 0                                           ; 0                                         ; 0                                       ; 0                                    ; 1                                   ;
; cur_cpu_state.CPU_STATE_INSTR_WRITEBACK_1     ; 1                                         ; 0                                       ; 0                                    ; 0                                  ; 0                                             ; 0                                           ; 0                                         ; 0                                       ; 0                                    ; 1                                   ;
+-----------------------------------------------+-------------------------------------------+-----------------------------------------+--------------------------------------+------------------------------------+-----------------------------------------------+---------------------------------------------+-------------------------------------------+-----------------------------------------+--------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_NANO_SoC_GHRD|cur_mem_state                                                                                                   ;
+---------------------------------------+---------------------------------------+------------------------------+--------------------------------------+
; Name                                  ; cur_mem_state.MEM_STATE_WRITE_PENDING ; cur_mem_state.MEM_STATE_INIT ; cur_mem_state.MEM_STATE_READ_PENDING ;
+---------------------------------------+---------------------------------------+------------------------------+--------------------------------------+
; cur_mem_state.MEM_STATE_INIT          ; 0                                     ; 0                            ; 0                                    ;
; cur_mem_state.MEM_STATE_READ_PENDING  ; 0                                     ; 1                            ; 1                                    ;
; cur_mem_state.MEM_STATE_WRITE_PENDING ; 1                                     ; 1                            ; 0                                    ;
+---------------------------------------+---------------------------------------+------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                     ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][131]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][131]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][131]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][131]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][131]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][131]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][131]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][131]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][131]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][131]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][131]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][131]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][131]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][131]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|altera_address_span_extender:address_span_extender_0|window_index[0][31]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|altera_address_span_extender:address_span_extender_0|window_index[0][30]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|altera_address_span_extender:address_span_extender_0|window_index[0][29]                                                                                                                                       ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|altera_address_span_extender:address_span_extender_0|window_index[0][28]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|altera_address_span_extender:address_span_extender_0|window_index[0][27]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|altera_address_span_extender:address_span_extender_0|window_index[0][26]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|altera_address_span_extender:address_span_extender_0|window_index[0][25]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|altera_address_span_extender:address_span_extender_0|window_index[0][24]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|altera_address_span_extender:address_span_extender_0|window_index[0][23]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|altera_address_span_extender:address_span_extender_0|window_index[0][22]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[59]                                                                       ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][131]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_bwrap_field[0]                                                                       ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                    ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[29]                                                                    ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[0]                                                                     ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[31]                                                         ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byte_cnt_field[1,3,5,7,9]                                                            ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[31]                                                         ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[1,24,25,27,30]                                                         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[31]                                                         ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byte_cnt_field[4,6,8,10]                                                             ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[31]                                                         ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[28]                                                                    ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[31]                                                         ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                                    ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[31]                                                         ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[22,23,26]                                                              ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[31]                                                         ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[33]                                                                       ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[34]                                                            ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][110]                                                                                         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][112]                                                                              ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][111]                                                                                         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][112]                                                                              ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]            ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ;
; address[1,18..21]                                                                                                                                                                                                              ; Merged with address[0]                                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[19..21]                                                                ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[18]                                                         ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19..21]         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18]  ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1,22..28,30,31] ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]   ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][111]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][112]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][111]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][112]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][111]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][112]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][111]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][112]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][111]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][112]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][111]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][112]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][111]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][112]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][111]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][112]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][111]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][112]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][111]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][112]                                                                                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][110]                                                                               ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][111]                                                                                         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][110]                                                                              ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][112]                                                                                         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][110]                                                                              ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][111]                                                                                         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][110]                                                                              ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][112]                                                                                         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][110]                                                                              ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][111]                                                                                         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][110]                                                                              ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][112]                                                                                         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][110]                                                                              ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][111]                                                                                         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][110]                                                                              ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][112]                                                                                         ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][110]                                                                              ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]              ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                          ; Merged with soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                 ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[31]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_cmpr_read                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..11]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,2..18,29]     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][112]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[0..31]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[3..18]                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[34,35]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0,2..31]      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][110]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][110]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][110]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][110]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][110]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][110]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][110]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][110]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][110]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][110]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][110]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][110]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][110]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][110]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_use_reg                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_endofpacket                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[2]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][104]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[0..31]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[0..7]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][104]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][104]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][104]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][104]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][114]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][114]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][114]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][114]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][114]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][114]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][114]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][114]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][114]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][114]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][114]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][114]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][114]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][114]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][115]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][115]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][115]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][115]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][115]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][115]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][115]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][115]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][115]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][115]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][115]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][115]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][115]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][115]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][116]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][116]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][116]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][116]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][116]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][116]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][116]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][116]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][116]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][116]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][116]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][116]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][116]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][116]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][117]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][117]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][117]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][117]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][117]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][117]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][117]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][117]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][117]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][117]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][117]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][117]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][117]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][117]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][118]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][118]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][118]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][118]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][118]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][118]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][118]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][118]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][118]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][118]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][118]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][118]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][118]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][118]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][119]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][119]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][119]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][119]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][119]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][119]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][119]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][119]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][119]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][119]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][119]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][119]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][119]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][119]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][120]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][120]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][120]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][120]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][120]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][120]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][120]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][120]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][120]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][120]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][120]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][120]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][120]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][120]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][113]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][113]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][113]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][113]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][113]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][113]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][113]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][113]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][113]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][113]                                                                                          ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][113]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][113]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][113]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][113]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3..11]                        ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][120]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][119]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][118]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][116]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][115]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][114]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][117]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][113]                                                                                         ; Lost fanout                                                                                                                                                                                                                     ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][146]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][146]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][146]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][146]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][146]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][146]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][146]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][146]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][146]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][146]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][146]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][146]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][146]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][146]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][146]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; cur_cpu_state~4                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~5                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~6                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~7                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~8                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~9                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~10                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~11                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~12                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~13                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~14                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~15                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~16                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~17                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~18                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~19                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~20                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~21                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~22                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~23                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~24                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~25                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~26                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~27                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~28                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~29                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~30                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~31                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~32                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~33                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~34                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_cpu_state~35                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~6                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~7                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~8                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~9                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~10                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~11                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~12                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~13                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~14                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~15                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~16                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~17                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~18                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~19                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~20                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~21                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~22                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~23                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~24                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~25                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~26                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~27                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~28                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~29                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~30                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~31                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~32                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~33                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~34                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; cur_mem_state~35                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                     ;
; address[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                          ;
; Total Number of Removed Registers = 505                                                                                                                                                                                        ;                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u_u0|altera_address_span_extender:address_span_extender_0|window_index[0][31]                                                            ; Stuck at GND                   ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_address_field[31],                                                          ;
;                                                                                                                                                     ; due to stuck port clock_enable ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[29],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],   ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],    ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10], ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_use_reg,                                                                        ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[31],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[30],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[29],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[28],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[27],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[26],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[25],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[24],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[23],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[22],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[21],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[20],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[19],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[18],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[17],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[16],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[15],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[14],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[13],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[12],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[11],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[10],                                                                      ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[9],                                                                       ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[8],                                                                       ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[7],                                                                       ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[6],                                                                       ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[5],                                                                       ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[4],                                                                       ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[3],                                                                       ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[2],                                                                       ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[1],                                                                       ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|data_reg[0],                                                                       ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[7],                                                                     ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[6],                                                                     ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[5],                                                                     ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[4],                                                                     ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[3],                                                                     ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[2],                                                                     ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[1],                                                                     ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|byteen_reg[0],                                                                     ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][114],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][114],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][114],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][114],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][114],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][114],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][114],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][114],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][114],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][114],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][114],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][114],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][114],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][115],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][115],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][115],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][115],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][115],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][115],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][115],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][115],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][115],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][115],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][115],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][115],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][115],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][116],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][116],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][116],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][116],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][116],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][116],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][116],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][116],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][116],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][116],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][116],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][116],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][116],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][117],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][117],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][117],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][117],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][117],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][117],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][117],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][117],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][117],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][117],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][117],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][117],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][117],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][118],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][118],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][118],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][118],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][118],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][118],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][118],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][118],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][118],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][118],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][118],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][118],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][118],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][119],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][119],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][119],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][119],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][119],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][119],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][119],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][119],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][119],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][119],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][119],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][119],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][119],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][113],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][113],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][113],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][113],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][113],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][113],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][113],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][113],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][113],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][113],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][113],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][113],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][113],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][119],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][118],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][116],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][115],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][114],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][117],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][113],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][146],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][146],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][146],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][146],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][146],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][146],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][146],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][146],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][146],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][146],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][146],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][146],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][146],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][146],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][146]                                                                                 ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_cmpr_read ; Stuck at GND                   ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[31],                                                             ;
;                                                                                                                                                     ; due to stuck port data_in      ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[30],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[29],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[28],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[27],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[26],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[25],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[24],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[23],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[22],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[21],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[20],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[19],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[18],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[17],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[16],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[15],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[14],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[13],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[12],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[11],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[10],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[9],                                                              ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[8],                                                              ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[7],                                                              ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[6],                                                              ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[5],                                                              ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[4],                                                              ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[3],                                                              ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[2],                                                              ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[1],                                                              ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_data_field[0],                                                              ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[3],                                                            ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[2],                                                            ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[1],                                                            ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_byteen_field[0],                                                            ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[35],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[34]                                                              ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][112]              ; Stuck at GND                   ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][110],                                                                               ;
;                                                                                                                                                     ; due to stuck port data_in      ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][110],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][110],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][110],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][110],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][110],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][110],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][110],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][110],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][110],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][110],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][110],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][110],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][110],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][114],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][115],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][120],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][120],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][120],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][120],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][120],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][120],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][120],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][120],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][120],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][120],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][120],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][120],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][120],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][120],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][113],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                  ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][120]                                                                                ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][131]               ; Lost Fanouts                   ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][131],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][131],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][131],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][131],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][131],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][131],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][131],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][131],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][131],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][131],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][131],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][131],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][131],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|p0_reg_last_field[59],                                                             ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][131]                                                                                ;
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][104]              ; Stuck at GND                   ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][104],                                                                               ;
;                                                                                                                                                     ; due to stuck port data_in      ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][104],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][104],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][104],                                                                               ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][104],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][104],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][104],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][104],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][104],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][104],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][104],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][104],                                                                                ;
;                                                                                                                                                     ;                                ; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][104]                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 626   ;
; Number of registers using Synchronous Clear  ; 176   ;
; Number of registers using Synchronous Load   ; 143   ;
; Number of registers using Asynchronous Clear ; 263   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 457   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|hold_waitrequest ; 5       ;
; byte_enable[0]                                                                                                                                           ; 2       ;
; byte_enable[1]                                                                                                                                           ; 2       ;
; byte_enable[2]                                                                                                                                           ; 2       ;
; byte_enable[3]                                                                                                                                           ; 2       ;
; cycle_done                                                                                                                                               ; 2       ;
; soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ; 115     ;
; soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out            ; 135     ;
; TOS[3]                                                                                                                                                   ; 2       ;
; TOS[4]                                                                                                                                                   ; 2       ;
; TOS[5]                                                                                                                                                   ; 2       ;
; TOS[6]                                                                                                                                                   ; 2       ;
; TOS[7]                                                                                                                                                   ; 2       ;
; SP[10]                                                                                                                                                   ; 16      ;
; TOS[2]                                                                                                                                                   ; 2       ;
; TOS[1]                                                                                                                                                   ; 29      ;
; soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ; 1       ;
; soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]             ; 1       ;
; uart_out_ready                                                                                                                                           ; 9       ;
; soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ; 1       ;
; soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]             ; 1       ;
; Total number of inverted registers = 21                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10_NANO_SoC_GHRD|cur_instruction[3]                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_NANO_SoC_GHRD|debounce:debouncer|counter[1][7]                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_NANO_SoC_GHRD|debounce:debouncer|counter[0][3]                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|data_in_shift_reg[9]                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[1]                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|baud_counter[6]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|baud_counter[8] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_NANO_SoC_GHRD|soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]  ;
; 60:1               ; 11 bits   ; 440 LEs       ; 0 LEs                ; 440 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|FR[15]                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_NANO_SoC_GHRD|TOS[15]                                                                                                                                                     ;
; 11:1               ; 13 bits   ; 91 LEs        ; 26 LEs               ; 65 LEs                 ; Yes        ; |DE10_NANO_SoC_GHRD|SP[8]                                                                                                                                                       ;
; 59:1               ; 8 bits    ; 312 LEs       ; 64 LEs               ; 248 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|tmp_word[5]                                                                                                                                                 ;
; 71:1               ; 4 bits    ; 188 LEs       ; 36 LEs               ; 152 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|tmp_address[7]                                                                                                                                              ;
; 71:1               ; 4 bits    ; 188 LEs       ; 36 LEs               ; 152 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|tmp_address[9]                                                                                                                                              ;
; 72:1               ; 4 bits    ; 192 LEs       ; 40 LEs               ; 152 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|tmp_address[14]                                                                                                                                             ;
; 72:1               ; 4 bits    ; 192 LEs       ; 40 LEs               ; 152 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|tmp_address[2]                                                                                                                                              ;
; 13:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |DE10_NANO_SoC_GHRD|PC[3]                                                                                                                                                       ;
; 83:1               ; 3 bits    ; 165 LEs       ; 36 LEs               ; 129 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|cur_imm[14]                                                                                                                                                 ;
; 84:1               ; 6 bits    ; 336 LEs       ; 72 LEs               ; 264 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|cur_imm[6]                                                                                                                                                  ;
; 62:1               ; 2 bits    ; 82 LEs        ; 12 LEs               ; 70 LEs                 ; Yes        ; |DE10_NANO_SoC_GHRD|address[0]                                                                                                                                                  ;
; 84:1               ; 2 bits    ; 112 LEs       ; 24 LEs               ; 88 LEs                 ; Yes        ; |DE10_NANO_SoC_GHRD|cur_imm[1]                                                                                                                                                  ;
; 85:1               ; 3 bits    ; 168 LEs       ; 36 LEs               ; 132 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|cur_imm[5]                                                                                                                                                  ;
; 65:1               ; 8 bits    ; 344 LEs       ; 48 LEs               ; 296 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|tmp_word[11]                                                                                                                                                ;
; 66:1               ; 8 bits    ; 352 LEs       ; 32 LEs               ; 320 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|write_data[29]                                                                                                                                              ;
; 66:1               ; 8 bits    ; 352 LEs       ; 32 LEs               ; 320 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|write_data[8]                                                                                                                                               ;
; 66:1               ; 8 bits    ; 352 LEs       ; 32 LEs               ; 320 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|write_data[23]                                                                                                                                              ;
; 66:1               ; 8 bits    ; 352 LEs       ; 32 LEs               ; 320 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|write_data[7]                                                                                                                                               ;
; 95:1               ; 14 bits   ; 882 LEs       ; 84 LEs               ; 798 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|address[15]                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_NANO_SoC_GHRD|TOS[3]                                                                                                                                                      ;
; 98:1               ; 2 bits    ; 130 LEs       ; 28 LEs               ; 102 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|byte_enable[2]                                                                                                                                              ;
; 98:1               ; 2 bits    ; 130 LEs       ; 28 LEs               ; 102 LEs                ; Yes        ; |DE10_NANO_SoC_GHRD|byte_enable[3]                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_NANO_SoC_GHRD|ShiftLeft0                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_NANO_SoC_GHRD|ShiftRight1                                                                                                                                                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |DE10_NANO_SoC_GHRD|ShiftLeft0                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_NANO_SoC_GHRD|ShiftRight0                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_NANO_SoC_GHRD|ShiftRight0                                                                                                                                                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |DE10_NANO_SoC_GHRD|ShiftRight0                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_NANO_SoC_GHRD|ShiftLeft1                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE10_NANO_SoC_GHRD|ShiftRight0                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_NANO_SoC_GHRD|ShiftLeft1                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |DE10_NANO_SoC_GHRD|Selector0                                                                                                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE10_NANO_SoC_GHRD|ShiftLeft1                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                     ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                      ;
; IP_TOOL_VERSION                       ; 22.1                  ; -    ; -                                                                                                      ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                      ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                      ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                        ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                         ;
; IP_TOOL_VERSION                       ; 22.1                             ; -    ; -                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                         ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                      ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                       ;
; IP_TOOL_VERSION                       ; 22.1              ; -    ; -                                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                       ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                       ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                      ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                       ;
; IP_TOOL_VERSION                       ; 22.1              ; -    ; -                                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                       ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                       ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE10_NANO_SoC_GHRD ;
+----------------+-----------------------+-------------------------------------------+
; Parameter Name ; Value                 ; Type                                      ;
+----------------+-----------------------+-------------------------------------------+
; MEM_STACK_BASE ; 0000000011111110      ; Unsigned Binary                           ;
; REG_STACK_BASE ; 0000010000000000      ; Unsigned Binary                           ;
; MEM_BASE       ; 000010000000000000000 ; Unsigned Binary                           ;
+----------------+-----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|altera_address_span_extender:address_span_extender_0 ;
+----------------------+------------------------------------------------------------------+-------------------------+
; Parameter Name       ; Value                                                            ; Type                    ;
+----------------------+------------------------------------------------------------------+-------------------------+
; DATA_WIDTH           ; 32                                                               ; Signed Integer          ;
; BYTEENABLE_WIDTH     ; 4                                                                ; Signed Integer          ;
; MASTER_ADDRESS_WIDTH ; 32                                                               ; Signed Integer          ;
; SLAVE_ADDRESS_WIDTH  ; 20                                                               ; Signed Integer          ;
; SLAVE_ADDRESS_SHIFT  ; 2                                                                ; Signed Integer          ;
; BURSTCOUNT_WIDTH     ; 1                                                                ; Signed Integer          ;
; CNTL_ADDRESS_WIDTH   ; 1                                                                ; Signed Integer          ;
; SUB_WINDOW_COUNT     ; 1                                                                ; Signed Integer          ;
; MASTER_ADDRESS_DEF   ; 0000000000000000000000000000000000100000000000000000000000000000 ; Unsigned Binary         ;
+----------------------+------------------------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_bridge_0:bridge_0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; AW             ; 21    ; Signed Integer                                                   ;
; DW             ; 31    ; Signed Integer                                                   ;
; BW             ; 3     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                             ;
; S2F_Width      ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                       ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                     ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                     ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                     ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                     ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                             ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                     ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                     ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                     ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                     ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                     ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                     ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                     ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                     ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                     ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                    ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                  ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                  ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                          ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                          ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                          ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                          ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                          ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                          ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                          ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                          ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                          ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                          ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                          ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                          ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                          ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                          ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                          ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                          ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                          ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                          ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                          ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                          ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                          ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                  ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                  ;
; TB_RATE                              ; FULL             ; String                                                                                                                                  ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                  ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                  ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                  ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                  ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                              ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                            ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                    ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                    ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                    ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                    ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                    ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                    ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                    ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                    ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                    ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                    ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                    ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                    ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                    ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                    ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                    ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                    ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                            ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                            ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                            ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                            ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                            ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                            ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                    ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                            ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                    ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                            ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                            ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                            ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                          ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                         ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                       ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                               ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                               ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                            ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                            ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                            ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                            ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                            ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                            ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                            ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                            ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                            ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                      ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                            ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                            ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                            ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                            ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                            ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                            ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                            ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                            ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                            ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                            ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                            ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                            ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                            ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                            ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                            ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                            ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                            ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                            ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                            ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                            ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                            ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                            ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                            ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                            ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                            ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                            ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                            ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                            ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                            ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                            ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                            ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                            ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                            ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                            ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                            ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                            ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                    ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                    ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                    ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                    ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                    ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                    ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                    ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                    ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                    ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                    ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                    ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                    ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                    ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                    ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                    ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                    ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                    ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                    ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                    ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                    ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                    ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                    ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                    ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                    ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                    ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                    ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                    ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                    ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                    ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                    ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                    ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                    ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                    ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                    ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                    ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                    ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                    ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                    ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                    ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                    ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                    ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                    ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                    ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                    ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                    ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                    ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                    ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                    ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                                                                                    ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                    ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                    ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                    ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                    ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                    ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                    ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                    ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                    ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                    ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                    ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                    ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                    ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                    ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                    ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                    ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                    ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                    ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                    ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                    ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                    ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                    ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                    ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                    ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                    ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                    ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                    ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                    ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                    ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                    ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                    ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                    ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                    ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                    ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                    ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                    ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                    ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                    ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                    ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                    ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                    ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                    ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                    ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                    ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                    ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                    ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                    ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                    ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                    ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                    ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                    ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                    ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                    ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                    ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                    ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                    ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                    ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                    ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                    ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                    ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                    ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                    ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                    ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                            ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                            ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                            ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                            ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                            ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                            ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                            ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                            ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                            ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                            ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                           ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                           ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                           ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                           ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                            ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                  ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                      ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                            ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                    ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                            ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                    ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                            ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0 ;
+----------------------+-------+----------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                     ;
+----------------------+-------+----------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                           ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                           ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                           ;
; TDW                  ; 12    ; Signed Integer                                           ;
; DW                   ; 8     ; Signed Integer                                           ;
; ODD_PARITY           ; 1     ; Unsigned Binary                                          ;
+----------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                 ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                 ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                 ;
; TDW                  ; 12    ; Signed Integer                                                                                                 ;
; DW                   ; 8     ; Signed Integer                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                                                            ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                                                            ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                                                            ;
; TDW                  ; 12    ; Signed Integer                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                         ;
; AW             ; 6     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                           ;
; lpm_width               ; 9           ; Signed Integer                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_r9a1 ; Untyped                                                                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                         ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                               ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                               ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                               ;
; TDW                  ; 12    ; Signed Integer                                                                                               ;
; DW                   ; 8     ; Signed Integer                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                     ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CW                   ; 9     ; Signed Integer                                                                                                                                           ;
; BAUD_TICK_COUNT      ; 434   ; Signed Integer                                                                                                                                           ;
; HALF_BAUD_TICK_COUNT ; 217   ; Signed Integer                                                                                                                                           ;
; TDW                  ; 12    ; Signed Integer                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 8     ; Signed Integer                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                        ;
; AW             ; 6     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                          ;
; lpm_width               ; 9           ; Signed Integer                                                                                                                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_r9a1 ; Untyped                                                                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_0_avalon_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 22    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 22    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 20    ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                           ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 29    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 8     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 11    ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 11    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 129   ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 131   ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 131   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 132   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 132   ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 121   ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 121   ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 120   ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 136   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 134   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 142   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 141   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 124   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 122   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 143   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 145   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 146   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 11    ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 147   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 11    ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 147   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 15    ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 147   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 84    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 85    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 85    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 86    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 88    ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 89    ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 90    ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 107   ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 109   ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                          ;
; IN_ST_DATA_W                  ; 110   ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 120   ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 122   ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 124   ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 141   ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 142   ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 125   ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 126   ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 143   ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 145   ; Signed Integer                                                                                                                          ;
; OUT_ST_DATA_W                 ; 146   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                          ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 11    ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                          ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 120   ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 121   ; Signed Integer                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 121   ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 122   ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 124   ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 141   ; Signed Integer                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 142   ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 125   ; Signed Integer                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 126   ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 143   ; Signed Integer                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 145   ; Signed Integer                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                          ;
; IN_ST_DATA_W                  ; 146   ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 84    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                          ;
; OUT_ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                          ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 66    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 66    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 66    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debouncer ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 2     ; Signed Integer                         ;
; POLARITY       ; LOW   ; String                                 ;
; TIMEOUT        ; 50000 ; Signed Integer                         ;
; TIMEOUT_WIDTH  ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 16             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                   ;
; Entity Instance            ; soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                        ;
;     -- lpm_width           ; 9                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
; Entity Instance            ; soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                        ;
;     -- lpm_width           ; 9                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                              ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                         ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                              ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                         ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                 ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_0_avalon_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; baud_clock_falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; baud_clock_rising_edge ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------+
; fifo_read_available ; Output ; Info     ; Explicitly unconnected                                                             ;
+---------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                  ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                  ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                  ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                  ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                  ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                  ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                      ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                          ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                          ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                          ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                     ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                 ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                          ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                           ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                           ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                           ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                           ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                           ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                           ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                           ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                           ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                           ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                         ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                         ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                 ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0|altera_address_span_extender:address_span_extender_0" ;
+---------------------+--------+----------+--------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                ;
+---------------------+--------+----------+--------------------------------------------------------+
; avs_cntl_address    ; Input  ; Info     ; Stuck at GND                                           ;
; avs_cntl_read       ; Input  ; Info     ; Stuck at GND                                           ;
; avs_cntl_readdata   ; Output ; Info     ; Explicitly unconnected                                 ;
; avs_cntl_write      ; Input  ; Info     ; Stuck at GND                                           ;
; avs_cntl_writedata  ; Input  ; Info     ; Stuck at GND                                           ;
; avs_cntl_byteenable ; Input  ; Info     ; Stuck at GND                                           ;
+---------------------+--------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u_u0"                                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_out_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition          ;
+------------------------------------------------------+-------+
; Type                                                 ; Count ;
+------------------------------------------------------+-------+
; arriav_ff                                            ; 590   ;
;     CLR                                              ; 32    ;
;     ENA                                              ; 158   ;
;     ENA CLR                                          ; 34    ;
;     ENA CLR SCLR                                     ; 64    ;
;     ENA CLR SCLR SLD                                 ; 16    ;
;     ENA CLR SLD                                      ; 117   ;
;     ENA SCLR                                         ; 60    ;
;     ENA SLD                                          ; 8     ;
;     SCLR                                             ; 36    ;
;     SLD                                              ; 2     ;
;     plain                                            ; 63    ;
; arriav_hps_interface_boot_from_fpga                  ; 1     ;
; arriav_hps_interface_clocks_resets                   ; 1     ;
; arriav_hps_interface_dbg_apb                         ; 1     ;
; arriav_hps_interface_fpga2hps                        ; 1     ;
; arriav_hps_interface_fpga2sdram                      ; 1     ;
; arriav_hps_interface_hps2fpga                        ; 1     ;
; arriav_hps_interface_tpiu_trace                      ; 1     ;
; arriav_io_obuf                                       ; 36    ;
; arriav_lcell_comb                                    ; 2111  ;
;     arith                                            ; 455   ;
;         0 data inputs                                ; 30    ;
;         1 data inputs                                ; 206   ;
;         2 data inputs                                ; 72    ;
;         3 data inputs                                ; 16    ;
;         5 data inputs                                ; 131   ;
;     extend                                           ; 39    ;
;         7 data inputs                                ; 39    ;
;     normal                                           ; 1592  ;
;         1 data inputs                                ; 4     ;
;         2 data inputs                                ; 236   ;
;         3 data inputs                                ; 208   ;
;         4 data inputs                                ; 273   ;
;         5 data inputs                                ; 351   ;
;         6 data inputs                                ; 520   ;
;     shared                                           ; 25    ;
;         0 data inputs                                ; 3     ;
;         2 data inputs                                ; 19    ;
;         4 data inputs                                ; 3     ;
; arriav_mac                                           ; 1     ;
; blackbox                                             ; 1     ;
;                 oc_system_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                        ; 125   ;
; stratixv_ram_block                                   ; 17    ;
;                                                      ;       ;
; Max LUT depth                                        ; 36.00 ;
; Average LUT depth                                    ; 8.33  ;
+------------------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------+
; Type                               ; Count                                            ;
+------------------------------------+--------------------------------------------------+
; arriav_clk_phase_select            ; 46                                               ;
; arriav_ddio_in                     ; 32                                               ;
; arriav_ddio_oe                     ; 4                                                ;
; arriav_ddio_out                    ; 252                                              ;
; arriav_delay_chain                 ; 124                                              ;
; arriav_dll                         ; 1                                                ;
; arriav_dqs_config                  ; 4                                                ;
; arriav_dqs_delay_chain             ; 4                                                ;
; arriav_dqs_enable_ctrl             ; 4                                                ;
; arriav_ff                          ; 36                                               ;
;     plain                          ; 36                                               ;
; arriav_hps_sdram_pll               ; 1                                                ;
; arriav_io_config                   ; 40                                               ;
; arriav_io_ibuf                     ; 36                                               ;
; arriav_io_obuf                     ; 46                                               ;
; arriav_ir_fifo_userdes             ; 32                                               ;
; arriav_lcell_comb                  ; 1                                                ;
;     normal                         ; 1                                                ;
;         0 data inputs              ; 1                                                ;
; arriav_leveling_delay_chain        ; 40                                               ;
; arriav_lfifo                       ; 4                                                ;
; arriav_mem_phy                     ; 1                                                ;
; arriav_read_fifo_read_clock_select ; 32                                               ;
; arriav_vfifo                       ; 4                                                ;
; boundary_port                      ; 72                                               ;
; cyclonev_hmc                       ; 1                                                ;
; cyclonev_termination               ; 1                                                ;
; cyclonev_termination_logic         ; 1                                                ;
; stratixv_pseudo_diff_out           ; 5                                                ;
;                                    ;                                                  ;
; Max LUT depth                      ; 0.00                                             ;
; Average LUT depth                  ; 0.00                                             ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; Elapsed Time Per Partition                           ;
+---------------------------------------+--------------+
; Partition Name                        ; Elapsed Time ;
+---------------------------------------+--------------+
; Top                                   ; 00:00:11     ;
; soc_system_hps_0_hps_io_border:border ; 00:00:01     ;
+---------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sat Nov 25 10:58:33 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SoC_GHRD -c DE10_NANO_SoC_GHRD
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip/debounce/debounce.sv
    Info (12023): Found entity 1: debounce File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/ip/debounce/debounce.sv Line: 1
Warning (12019): Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/ip/edge_detect/altera_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v
    Info (12023): Found entity 1: hps_reset File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/ip/altsource_probe/hps_reset.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_001 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_rs232_counters.v
    Info (12023): Found entity 1: altera_up_rs232_counters File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_rs232_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_rs232_in_deserializer.v
    Info (12023): Found entity 1: altera_up_rs232_in_deserializer File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_rs232_out_serializer.v
    Info (12023): Found entity 1: altera_up_rs232_out_serializer File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_rs232_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_rs232_0.v
    Info (12023): Found entity 1: soc_system_rs232_0 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_rs232_0.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_bridge_0.v
    Info (12023): Found entity 1: soc_system_bridge_0 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_bridge_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file DE10_NANO_SoC_GHRD.sv
    Info (12023): Found entity 1: DE10_NANO_SoC_GHRD File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 5
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/ip/edge_detect/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "DE10_NANO_SoC_GHRD" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(166): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 166
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(489): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 489
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(545): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 545
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(569): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 569
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(612): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 612
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(693): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 693
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(764): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 764
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(834): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 834
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(884): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 884
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(913): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 913
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(945): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 945
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(966): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 966
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(995): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 995
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1018): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1018
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1047): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1047
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1067): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1067
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1119): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1119
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1171): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1171
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1223): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1223
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1277): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1277
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1326): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1326
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1375): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1375
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1424): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1424
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1455): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1455
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1490): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1490
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1525): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1525
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1549): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1549
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1585): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1585
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1609): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1609
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1653): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1653
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1686): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1686
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1730): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1730
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1763): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1763
Warning (10230): Verilog HDL assignment warning at DE10_NANO_SoC_GHRD.sv(1830): truncated value with size 22 to match size of target (16) File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1830
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1800): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1800
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1840): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1840
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1865): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1865
Info (10264): Verilog HDL Case Statement information at DE10_NANO_SoC_GHRD.sv(1890): all case item expressions in this case statement are onehot File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1890
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u_u0" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 124
Info (12128): Elaborating entity "altera_address_span_extender" for hierarchy "soc_system:u_u0|altera_address_span_extender:address_span_extender_0" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/soc_system.v Line: 119
Info (12128): Elaborating entity "soc_system_bridge_0" for hierarchy "soc_system:u_u0|soc_system_bridge_0:bridge_0" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/soc_system.v Line: 138
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/soc_system.v Line: 171
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 80
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 99
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 45
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 84
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:u_u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "soc_system_rs232_0" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/soc_system.v Line: 186
Info (12128): Elaborating entity "altera_up_rs232_in_deserializer" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_rs232_0.v Line: 156
Info (12128): Elaborating entity "altera_up_rs232_counters" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 162
Warning (10230): Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9) File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_rs232_counters.v Line: 105
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_rs232_in_deserializer.v Line: 187
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO" with the following parameter: File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_r9a1.tdf
    Info (12023): Found entity 1: scfifo_r9a1 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/scfifo_r9a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_r9a1" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated" File: /home/petro/Projects/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_e1a1.tdf
    Info (12023): Found entity 1: a_dpfifo_e1a1 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/a_dpfifo_e1a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_e1a1" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/scfifo_r9a1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v0i1.tdf
    Info (12023): Found entity 1: altsyncram_v0i1 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/altsyncram_v0i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v0i1" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/a_dpfifo_e1a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|cmpr_6l8:almost_full_comparer" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/a_dpfifo_e1a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|cmpr_6l8:three_comparison" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/a_dpfifo_e1a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|cntr_h2b:rd_ptr_msb" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/a_dpfifo_e1a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|cntr_u27:usedw_counter" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/a_dpfifo_e1a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|cntr_i2b:wr_ptr" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/a_dpfifo_e1a1.tdf Line: 59
Info (12128): Elaborating entity "altera_up_rs232_out_serializer" for hierarchy "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_rs232_0.v Line: 178
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/soc_system.v Line: 207
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:bridge_0_avalon_master_translator" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 100
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 164
Info (12128): Elaborating entity "soc_system_mm_interconnect_1" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/soc_system.v Line: 231
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 189
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 253
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 334
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 418
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 459
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 475
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_default_decode" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_001" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 491
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_001_default_decode" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 508
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 525
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 559
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 625
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_rsp_width_adapter" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 691
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 720
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u_u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u_u0|altera_reset_controller:rst_controller" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/soc_system.v Line: 294
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debouncer" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 209
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "soc_system:u_u0|soc_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram|q_b[8]" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/altsyncram_v0i1.tdf Line: 278
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1249
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1249
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 1249
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf
    Info (12023): Found entity 1: lpm_divide_7dm File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/lpm_divide_7dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/db/alt_u_div_03f.tdf Line: 23
Warning (12241): 32 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[1]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[3]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[4]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[5]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[6]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[7]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[8]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[9]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[10]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[11]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[12]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[13]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[14]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[15]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[16]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[17]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[18]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[19]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[20]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[21]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[22]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[23]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[24]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[25]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[26]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[27]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[28]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[29]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[30]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[31]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[32]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[33]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_D[34]" and its non-tri-state driver. File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_D[0]" has no driver File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13040): bidirectional pin "GPIO_D[2]" has no driver File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13040): bidirectional pin "GPIO_D[35]" has no driver File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "prev_pressed" is converted into an equivalent circuit using register "prev_pressed~_emulated" and latch "prev_pressed~1" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 213
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 21
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 22
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 22
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 22
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 22
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 23
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 23
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 23
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 23
    Warning (13010): Node "GPIO_D[1]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[3]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[4]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[5]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[6]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[7]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[8]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[9]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[10]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[11]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[12]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[13]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[14]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[15]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[16]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[17]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[18]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[19]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[20]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[21]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[22]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[23]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[24]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[25]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[26]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[27]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[28]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[29]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[30]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[31]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[32]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[33]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
    Warning (13010): Node "GPIO_D[34]~synth" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 31
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 208 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/output_files/DE10_NANO_SoC_GHRD.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 9
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 37
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/DE10_NANO_SoC_GHRD.sv Line: 37
Info (21057): Implemented 3136 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 76 bidirectional pins
    Info (21061): Implemented 2353 logic cells
    Info (21064): Implemented 17 RAM segments
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings
    Info: Peak virtual memory: 677 megabytes
    Info: Processing ended: Sat Nov 25 11:02:03 2023
    Info: Elapsed time: 00:03:30
    Info: Total CPU time (on all processors): 00:03:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/petro/Projects/edu/poc/de10nano/projects/isa_stack/output_files/DE10_NANO_SoC_GHRD.map.smsg.


