--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Sche.twx Sche.ncd -o Sche.twr Sche.pcf -ucf Sche.ucf

Design file:              Sche.ncd
Physical constraint file: Sche.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.033|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
hex2<0>        |hex_out<0>     |   10.464|
hex2<0>        |hex_out<1>     |   10.479|
hex2<0>        |hex_out<2>     |    9.954|
hex2<0>        |hex_out<3>     |   11.765|
hex2<0>        |hex_out<4>     |   10.070|
hex2<0>        |hex_out<5>     |    9.713|
hex2<0>        |hex_out<6>     |    9.588|
hex2<1>        |hex_out<0>     |   10.502|
hex2<1>        |hex_out<1>     |   10.517|
hex2<1>        |hex_out<2>     |   10.129|
hex2<1>        |hex_out<3>     |   11.808|
hex2<1>        |hex_out<4>     |   10.113|
hex2<1>        |hex_out<5>     |    9.604|
hex2<1>        |hex_out<6>     |    9.452|
hex2<2>        |hex_out<0>     |    9.751|
hex2<2>        |hex_out<1>     |    9.766|
hex2<2>        |hex_out<2>     |    9.328|
hex2<2>        |hex_out<3>     |   11.092|
hex2<2>        |hex_out<4>     |    9.397|
hex2<2>        |hex_out<5>     |    8.931|
hex2<2>        |hex_out<6>     |    8.748|
hex2<3>        |hex_out<0>     |   10.776|
hex2<3>        |hex_out<1>     |   10.791|
hex2<3>        |hex_out<2>     |   10.813|
hex2<3>        |hex_out<3>     |   12.142|
hex2<3>        |hex_out<4>     |   10.447|
hex2<3>        |hex_out<5>     |   10.145|
hex2<3>        |hex_out<6>     |    9.955|
---------------+---------------+---------+


Analysis completed Mon Apr 03 12:22:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



