Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/mnt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2515376f855a42e5ad95617c4dce0424 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_deployment_test_source_block_func_synth xil_defaultlib.tb_deployment_test_source_block xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.deployment_test_source_block
Compiling module xil_defaultlib.tb_deployment_test_source_block
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_deployment_test_source_block_func_synth
