#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sat Oct 30 18:24:07 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Sat Oct 30 18:24:25 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              3506           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     141.804 MHz       1000.000          7.052        496.474
 clk_Inferred                 1.000 MHz      32.101 MHz       1000.000         31.152        968.848
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     138.122 MHz       1000.000          7.240        992.760
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     452.899 MHz       1000.000          2.208        997.792
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.474       0.000              0            751
 clk_Inferred           clk_Inferred               968.848       0.000              0          18672
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.760       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   997.792       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.325       0.000              0            751
 clk_Inferred           clk_Inferred                 0.161       0.000              0          18672
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.214       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.365       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.517       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           3506
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.383       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.431       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   497.228       0.000              0            751
 clk_Inferred           clk_Inferred               973.684       0.000              0          18672
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.243       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.248       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.313       0.000              0            751
 clk_Inferred           clk_Inferred                 0.164       0.000              0          18672
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.233       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.344       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.465       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           3506
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.641       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.659       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.995
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.841

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.690     504.086         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.086 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.796     505.882         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.241     506.123 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.605     506.728         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_114_80/Y1                    td                    0.382     507.110 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.900     508.010         u_jtag_top/u_jtag_driver/_N13316
 CLMA_114_96/Y1                    td                    0.209     508.219 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.913     509.132         u_jtag_top/u_jtag_driver/_N24866
 CLMA_114_72/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.132         Logic Levels: 2  
                                                                                   Logic: 0.832ns(25.600%), Route: 2.418ns(74.400%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.367    1003.480         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.480 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.515    1004.995         ntclkbufg_0      
 CLMA_114_72/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.841    1005.836                          
 clock uncertainty                                      -0.050    1005.786                          

 Setup time                                             -0.180    1005.606                          

 Data required time                                               1005.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.606                          
 Data arrival time                                                -509.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.995
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.841

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.690     504.086         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.086 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.796     505.882         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.241     506.123 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.605     506.728         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_114_80/Y1                    td                    0.382     507.110 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.900     508.010         u_jtag_top/u_jtag_driver/_N13316
 CLMA_114_96/Y1                    td                    0.209     508.219 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.913     509.132         u_jtag_top/u_jtag_driver/_N24866
 CLMA_114_72/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.132         Logic Levels: 2  
                                                                                   Logic: 0.832ns(25.600%), Route: 2.418ns(74.400%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.367    1003.480         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.480 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.515    1004.995         ntclkbufg_0      
 CLMA_114_72/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.841    1005.836                          
 clock uncertainty                                      -0.050    1005.786                          

 Setup time                                             -0.177    1005.609                          

 Data required time                                               1005.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.609                          
 Data arrival time                                                -509.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.995
  Launch Clock Delay      :  5.882
  Clock Pessimism Removal :  0.841

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.690     504.086         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.086 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.796     505.882         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.241     506.123 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.605     506.728         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_114_80/Y1                    td                    0.382     507.110 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.900     508.010         u_jtag_top/u_jtag_driver/_N13316
 CLMA_114_96/Y1                    td                    0.209     508.219 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.913     509.132         u_jtag_top/u_jtag_driver/_N24866
 CLMA_114_72/BD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.132         Logic Levels: 2  
                                                                                   Logic: 0.832ns(25.600%), Route: 2.418ns(74.400%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.367    1003.480         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.480 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.515    1004.995         ntclkbufg_0      
 CLMA_114_72/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.841    1005.836                          
 clock uncertainty                                      -0.050    1005.786                          

 Setup time                                             -0.171    1005.615                          

 Data required time                                               1005.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.615                          
 Data arrival time                                                -509.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.483                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  5.022
  Clock Pessimism Removal :  -0.871

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.367       3.480         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.480 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.542       5.022         ntclkbufg_0      
 CLMA_98_84/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_84/Q0                     tco                   0.223       5.245 f       u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.189       5.434         u_jtag_top/u_jtag_driver/rx_data [27]
 CLMA_102_88/AD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/D

 Data arrival time                                                   5.434         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.830       4.125         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.125 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.822       5.947         ntclkbufg_0      
 CLMA_102_88/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/CLK
 clock pessimism                                        -0.871       5.076                          
 clock uncertainty                                       0.000       5.076                          

 Hold time                                               0.033       5.109                          

 Data required time                                                  5.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.109                          
 Data arrival time                                                  -5.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.914
  Launch Clock Delay      :  4.991
  Clock Pessimism Removal :  -0.890

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.367       3.480         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.480 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.511       4.991         ntclkbufg_0      
 CLMA_106_65/CLK                                                           r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK

 CLMA_106_65/Q3                    tco                   0.224       5.215 r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/Q
                                   net (fanout=1)        0.137       5.352         u_jtag_top/u_jtag_driver/tx/ack_d
 CLMA_106_64/M1                                                            r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D

 Data arrival time                                                   5.352         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.830       4.125         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.125 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.789       5.914         ntclkbufg_0      
 CLMA_106_64/CLK                                                           r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/CLK
 clock pessimism                                        -0.890       5.024                          
 clock uncertainty                                       0.000       5.024                          

 Hold time                                              -0.012       5.012                          

 Data required time                                                  5.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.012                          
 Data arrival time                                                  -5.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.929
  Launch Clock Delay      :  5.006
  Clock Pessimism Removal :  -0.890

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.367       3.480         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.480 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.526       5.006         ntclkbufg_0      
 CLMA_130_77/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q/CLK

 CLMA_130_77/Q2                    tco                   0.224       5.230 r       u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.137       5.367         u_jtag_top/u_jtag_driver/rx_data [36]
 CLMA_130_76/M2                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/D

 Data arrival time                                                   5.367         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.830       4.125         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.125 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.804       5.929         ntclkbufg_0      
 CLMA_130_76/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/CLK
 clock pessimism                                        -0.890       5.039                          
 clock uncertainty                                       0.000       5.039                          

 Hold time                                              -0.012       5.027                          

 Data required time                                                  5.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.027                          
 Data arrival time                                                  -5.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[22]/opit_0_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.730
  Launch Clock Delay      :  4.378
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.814       4.378         ntclkbufg_1      
 CLMA_86_196/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK

 CLMA_86_196/Q0                    tco                   0.261       4.639 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/Q
                                   net (fanout=6)        3.000       7.639         u_tinyriscv/ie_op2_o [8]
                                                         0.334       7.973 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       7.973         u_tinyriscv/u_ex/_N3178
 CLMA_66_280/COUT                  td                    0.097       8.070 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.070         u_tinyriscv/u_ex/_N3180
                                                         0.060       8.130 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.130         u_tinyriscv/u_ex/_N3182
 CLMA_66_284/COUT                  td                    0.097       8.227 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.227         u_tinyriscv/u_ex/_N3184
                                                         0.060       8.287 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.287         u_tinyriscv/u_ex/_N3186
 CLMA_66_288/COUT                  td                    0.097       8.384 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.384         u_tinyriscv/u_ex/_N3188
                                                         0.060       8.444 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       8.444         u_tinyriscv/u_ex/_N3190
 CLMA_66_292/COUT                  td                    0.097       8.541 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.541         u_tinyriscv/u_ex/_N3192
                                                         0.060       8.601 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       8.601         u_tinyriscv/u_ex/_N3194
 CLMA_66_296/COUT                  td                    0.097       8.698 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.698         u_tinyriscv/u_ex/_N3196
                                                         0.060       8.758 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       8.758         u_tinyriscv/u_ex/_N3198
 CLMA_66_300/Y2                    td                    0.198       8.956 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.292      10.248         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_98_276/Y0                    td                    0.164      10.412 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=58)       0.654      11.066         m0_addr_i[30]    
 CLMA_114_276/Y3                   td                    0.169      11.235 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.432      11.667         u_rib/_N24690    
 CLMA_118_277/Y2                   td                    0.216      11.883 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=11)       0.427      12.310         u_rib/N308       
 CLMA_114_280/Y6AB                 td                    0.169      12.479 r       u_rib/N274_3[3]_muxf6_perm/Z
                                   net (fanout=2036)     5.833      18.312         _N7494           
 CLMS_46_33/Y0                     td                    0.282      18.594 r       u_rom/rom1_4_23/gateop/Z
                                   net (fanout=1)        0.790      19.384         u_rom/_N1031     
 CLMA_42_68/Y3                     td                    0.392      19.776 r       u_rom/N6_65[23]_muxf8/F
                                   net (fanout=1)        3.200      22.976         u_rom/_N14533    
 CLMA_106_257/Y3                   td                    0.169      23.145 r       u_rom/N6_66[23]/gateop_perm/Z
                                   net (fanout=3)        0.426      23.571         _N16887          
 CLMA_106_261/Y0                   td                    0.387      23.958 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.255      25.213         _N21024          
 CLMA_102_216/Y1                   td                    0.209      25.422 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.430      25.852         u_tinyriscv/u_ex/N391 [31]
 CLMA_98_217/Y2                    td                    0.284      26.136 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       0.759      26.895         u_tinyriscv/u_ex/_N16295
 CLMA_90_228/Y0                    td                    0.211      27.106 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        1.200      28.306         u_tinyriscv/u_ex/_N20847
 CLMA_58_244/Y6CD                  td                    0.169      28.475 r       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        3.308      31.783         u_tinyriscv/_N16462
 CLMA_90_84/Y6AB                   td                    0.209      31.992 r       u_tinyriscv/u_id/op1_o_12[22]_muxf6/F
                                   net (fanout=1)        0.424      32.416         u_tinyriscv/u_id/_N11513
 CLMA_90_89/Y0                     td                    0.282      32.698 r       u_tinyriscv/u_id/op1_o_13[22]/gateop_perm/Z
                                   net (fanout=1)        2.376      35.074         u_tinyriscv/u_id/_N11545
 CLMA_50_213/A4                                                            r       u_tinyriscv/u_id_ex/op1_ff/qout_r[22]/opit_0_L5Q_perm/L4

 Data arrival time                                                  35.074         Logic Levels: 20 
                                                                                   Logic: 4.890ns(15.930%), Route: 25.806ns(84.070%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.538    1003.730         ntclkbufg_1      
 CLMA_50_213/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[22]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372    1004.102                          
 clock uncertainty                                      -0.050    1004.052                          

 Setup time                                             -0.130    1003.922                          

 Data required time                                               1003.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.922                          
 Data arrival time                                                 -35.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.848                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/opit_0_L5Q_perm/L2
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.736
  Launch Clock Delay      :  4.378
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.814       4.378         ntclkbufg_1      
 CLMA_86_196/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK

 CLMA_86_196/Q0                    tco                   0.261       4.639 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/Q
                                   net (fanout=6)        3.000       7.639         u_tinyriscv/ie_op2_o [8]
                                                         0.334       7.973 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       7.973         u_tinyriscv/u_ex/_N3178
 CLMA_66_280/COUT                  td                    0.097       8.070 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.070         u_tinyriscv/u_ex/_N3180
                                                         0.060       8.130 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.130         u_tinyriscv/u_ex/_N3182
 CLMA_66_284/COUT                  td                    0.097       8.227 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.227         u_tinyriscv/u_ex/_N3184
                                                         0.060       8.287 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.287         u_tinyriscv/u_ex/_N3186
 CLMA_66_288/COUT                  td                    0.097       8.384 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.384         u_tinyriscv/u_ex/_N3188
                                                         0.060       8.444 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       8.444         u_tinyriscv/u_ex/_N3190
 CLMA_66_292/COUT                  td                    0.097       8.541 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.541         u_tinyriscv/u_ex/_N3192
                                                         0.060       8.601 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       8.601         u_tinyriscv/u_ex/_N3194
 CLMA_66_296/COUT                  td                    0.097       8.698 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.698         u_tinyriscv/u_ex/_N3196
                                                         0.060       8.758 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       8.758         u_tinyriscv/u_ex/_N3198
 CLMA_66_300/Y2                    td                    0.198       8.956 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.292      10.248         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_98_276/Y0                    td                    0.164      10.412 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=58)       0.654      11.066         m0_addr_i[30]    
 CLMA_114_276/Y3                   td                    0.169      11.235 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.432      11.667         u_rib/_N24690    
 CLMA_118_277/Y2                   td                    0.216      11.883 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=11)       0.427      12.310         u_rib/N308       
 CLMA_114_280/Y6AB                 td                    0.169      12.479 r       u_rib/N274_3[3]_muxf6_perm/Z
                                   net (fanout=2036)     5.833      18.312         _N7494           
 CLMS_46_33/Y0                     td                    0.282      18.594 r       u_rom/rom1_4_23/gateop/Z
                                   net (fanout=1)        0.790      19.384         u_rom/_N1031     
 CLMA_42_68/Y3                     td                    0.392      19.776 r       u_rom/N6_65[23]_muxf8/F
                                   net (fanout=1)        3.200      22.976         u_rom/_N14533    
 CLMA_106_257/Y3                   td                    0.169      23.145 r       u_rom/N6_66[23]/gateop_perm/Z
                                   net (fanout=3)        0.426      23.571         _N16887          
 CLMA_106_261/Y0                   td                    0.387      23.958 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.255      25.213         _N21024          
 CLMA_102_216/Y1                   td                    0.209      25.422 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.430      25.852         u_tinyriscv/u_ex/N391 [31]
 CLMA_98_217/Y2                    td                    0.284      26.136 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       0.268      26.404         u_tinyriscv/u_ex/_N16295
 CLMA_98_217/Y1                    td                    0.377      26.781 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.450      27.231         u_tinyriscv/u_ex/_N16327
 CLMA_98_229/Y0                    td                    0.211      27.442 r       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        0.746      28.188         u_tinyriscv/u_ex/_N20859
 CLMA_70_224/Y6AB                  td                    0.166      28.354 r       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        2.332      30.686         u_tinyriscv/_N16455
 CLMA_78_104/Y6AB                  td                    0.209      30.895 r       u_tinyriscv/u_id/op1_o_12[15]_muxf6/F
                                   net (fanout=1)        0.468      31.363         u_tinyriscv/u_id/_N11506
 CLMA_70_109/Y0                    td                    0.214      31.577 r       u_tinyriscv/u_id/op1_o_13[15]/gateop_perm/Z
                                   net (fanout=1)        2.771      34.348         u_tinyriscv/u_id/_N11538
 CLMA_58_212/B2                                                            r       u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/opit_0_L5Q_perm/L2

 Data arrival time                                                  34.348         Logic Levels: 21 
                                                                                   Logic: 5.196ns(17.337%), Route: 24.774ns(82.663%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.544    1003.736         ntclkbufg_1      
 CLMA_58_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372    1004.108                          
 clock uncertainty                                      -0.050    1004.058                          

 Setup time                                             -0.346    1003.712                          

 Data required time                                               1003.712                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.712                          
 Data arrival time                                                 -34.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[28]/opit_0_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  4.378
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.814       4.378         ntclkbufg_1      
 CLMA_86_196/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK

 CLMA_86_196/Q0                    tco                   0.261       4.639 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/Q
                                   net (fanout=6)        3.000       7.639         u_tinyriscv/ie_op2_o [8]
                                                         0.334       7.973 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       7.973         u_tinyriscv/u_ex/_N3178
 CLMA_66_280/COUT                  td                    0.097       8.070 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.070         u_tinyriscv/u_ex/_N3180
                                                         0.060       8.130 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.130         u_tinyriscv/u_ex/_N3182
 CLMA_66_284/COUT                  td                    0.097       8.227 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.227         u_tinyriscv/u_ex/_N3184
                                                         0.060       8.287 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.287         u_tinyriscv/u_ex/_N3186
 CLMA_66_288/COUT                  td                    0.097       8.384 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.384         u_tinyriscv/u_ex/_N3188
                                                         0.060       8.444 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       8.444         u_tinyriscv/u_ex/_N3190
 CLMA_66_292/COUT                  td                    0.097       8.541 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.541         u_tinyriscv/u_ex/_N3192
                                                         0.060       8.601 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       8.601         u_tinyriscv/u_ex/_N3194
 CLMA_66_296/COUT                  td                    0.097       8.698 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.698         u_tinyriscv/u_ex/_N3196
                                                         0.060       8.758 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       8.758         u_tinyriscv/u_ex/_N3198
 CLMA_66_300/Y2                    td                    0.198       8.956 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.292      10.248         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_98_276/Y0                    td                    0.164      10.412 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=58)       0.654      11.066         m0_addr_i[30]    
 CLMA_114_276/Y3                   td                    0.169      11.235 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.432      11.667         u_rib/_N24690    
 CLMA_118_277/Y2                   td                    0.216      11.883 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=11)       0.427      12.310         u_rib/N308       
 CLMA_114_280/Y6AB                 td                    0.169      12.479 r       u_rib/N274_3[3]_muxf6_perm/Z
                                   net (fanout=2036)     5.833      18.312         _N7494           
 CLMS_46_33/Y0                     td                    0.282      18.594 r       u_rom/rom1_4_23/gateop/Z
                                   net (fanout=1)        0.790      19.384         u_rom/_N1031     
 CLMA_42_68/Y3                     td                    0.392      19.776 r       u_rom/N6_65[23]_muxf8/F
                                   net (fanout=1)        3.200      22.976         u_rom/_N14533    
 CLMA_106_257/Y3                   td                    0.169      23.145 r       u_rom/N6_66[23]/gateop_perm/Z
                                   net (fanout=3)        0.426      23.571         _N16887          
 CLMA_106_261/Y0                   td                    0.387      23.958 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.255      25.213         _N21024          
 CLMA_102_216/Y1                   td                    0.209      25.422 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.430      25.852         u_tinyriscv/u_ex/N391 [31]
 CLMA_98_217/Y2                    td                    0.284      26.136 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       0.914      27.050         u_tinyriscv/u_ex/_N16295
 CLMA_90_240/Y0                    td                    0.211      27.261 r       u_tinyriscv/u_ex/reg_wdata_34[28]_1/gateop/F
                                   net (fanout=1)        0.803      28.064         u_tinyriscv/u_ex/_N20841
 CLMA_66_240/Y6CD                  td                    0.169      28.233 r       u_tinyriscv/u_ex/reg_wdata_35[28]_muxf6/F
                                   net (fanout=6)        2.875      31.108         u_tinyriscv/_N16468
 CLMA_58_105/Y6AB                  td                    0.209      31.317 r       u_tinyriscv/u_id/op1_o_12[28]_muxf6/F
                                   net (fanout=1)        0.728      32.045         u_tinyriscv/u_id/_N11519
 CLMA_58_96/Y2                     td                    0.284      32.329 r       u_tinyriscv/u_id/op1_o_13[28]/gateop_perm/Z
                                   net (fanout=1)        1.735      34.064         u_tinyriscv/u_id/_N11551
 CLMA_58_216/C0                                                            r       u_tinyriscv/u_id_ex/op1_ff/qout_r[28]/opit_0_L5Q_perm/L0

 Data arrival time                                                  34.064         Logic Levels: 20 
                                                                                   Logic: 4.892ns(16.479%), Route: 24.794ns(83.521%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.549    1003.741         ntclkbufg_1      
 CLMA_58_216/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372    1004.113                          
 clock uncertainty                                      -0.050    1004.063                          

 Setup time                                             -0.183    1003.880                          

 Data required time                                               1003.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.880                          
 Data arrival time                                                 -34.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.816                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.454
  Launch Clock Delay      :  3.780
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.588       3.780         ntclkbufg_1      
 CLMA_14_241/CLK                                                           r       u_tinyriscv/u_clint/data_o[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_241/Q0                    tco                   0.223       4.003 f       u_tinyriscv/u_clint/data_o[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.115       4.118         u_tinyriscv/clint_data_o [28]
 CLMA_14_249/A0                                                            f       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.118         Logic Levels: 0  
                                                                                   Logic: 0.223ns(65.976%), Route: 0.115ns(34.024%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.890       4.454         ntclkbufg_1      
 CLMA_14_249/CLK                                                           r       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.082                          
 clock uncertainty                                       0.000       4.082                          

 Hold time                                              -0.125       3.957                          

 Data required time                                                  3.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.957                          
 Data arrival time                                                  -4.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_rdy/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/need_resp/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.767
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.575       3.767         ntclkbufg_1      
 CLMA_114_120/CLK                                                          r       u_jtag_top/u_jtag_dm/rx/recv_rdy/opit_0_inv/CLK

 CLMA_114_120/Q2                   tco                   0.223       3.990 f       u_jtag_top/u_jtag_dm/rx/recv_rdy/opit_0_inv/Q
                                   net (fanout=16)       0.237       4.227         u_jtag_top/u_jtag_dm/rx_valid
 CLMA_114_124/M2                                                           f       u_jtag_top/u_jtag_dm/need_resp/opit_0_inv/D

 Data arrival time                                                   4.227         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.853       4.417         ntclkbufg_1      
 CLMA_114_124/CLK                                                          r       u_jtag_top/u_jtag_dm/need_resp/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/data0[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.276  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.424
  Launch Clock Delay      :  3.776
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.584       3.776         ntclkbufg_1      
 CLMA_102_124/CLK                                                          r       u_jtag_top/u_jtag_dm/data0[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_124/Q2                   tco                   0.223       3.999 f       u_jtag_top/u_jtag_dm/data0[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.275       4.274         u_jtag_top/u_jtag_dm/data0 [28]
 CLMA_98_117/M1                                                            f       u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/D

 Data arrival time                                                   4.274         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.779%), Route: 0.275ns(55.221%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.860       4.424         ntclkbufg_1      
 CLMA_98_117/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.052                          
 clock uncertainty                                       0.000       4.052                          

 Hold time                                              -0.016       4.036                          

 Data required time                                                  4.036                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.036                          
 Data arrival time                                                  -4.274                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.543
  Launch Clock Delay      :  0.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.868       0.868         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_56/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_56/Q2                    tco                   0.261       1.129 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.421       1.550         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       1.937 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.937         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_106_53/Y3                    td                    0.380       2.317 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.504       2.821         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_52/COUT                  td                    0.431       3.252 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.252         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_56/Y1                    td                    0.381       3.633 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.292       3.925         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.312 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.312         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_114_56/Y3                    td                    0.380       4.692 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.620       5.312         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_118_65/Y3                    td                    0.505       5.817 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.787       6.604         _N17             
 CLMA_106_52/Y0                    td                    0.164       6.768 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=23)       0.556       7.324         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_102_44/CECO                  td                    0.118       7.442 r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CEOUT
                                   net (fanout=1)        0.000       7.442         _N540            
 CLMA_102_48/CECI                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CE

 Data arrival time                                                   7.442         Logic Levels: 7  
                                                                                   Logic: 3.394ns(51.628%), Route: 3.180ns(48.372%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_24/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.543    1000.543         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_48/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CLK
 clock pessimism                                         0.000    1000.543                          
 clock uncertainty                                      -0.050    1000.493                          

 Setup time                                             -0.291    1000.202                          

 Data required time                                               1000.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.202                          
 Data arrival time                                                  -7.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.760                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.554
  Launch Clock Delay      :  0.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.868       0.868         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_56/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_56/Q2                    tco                   0.261       1.129 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.421       1.550         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       1.937 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.937         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_106_53/Y3                    td                    0.380       2.317 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.504       2.821         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_52/COUT                  td                    0.431       3.252 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.252         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_56/Y1                    td                    0.381       3.633 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.292       3.925         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.312 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.312         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_114_56/Y3                    td                    0.380       4.692 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.620       5.312         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_118_65/Y3                    td                    0.505       5.817 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.787       6.604         _N17             
 CLMA_106_52/Y0                    td                    0.164       6.768 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=23)       0.556       7.324         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_102_44/CECO                  td                    0.118       7.442 r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CEOUT
                                   net (fanout=1)        0.000       7.442         _N540            
 CLMA_102_48/CECO                  td                    0.000       7.442 r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.442         _N539            
 CLMA_102_52/CECI                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE

 Data arrival time                                                   7.442         Logic Levels: 8  
                                                                                   Logic: 3.394ns(51.628%), Route: 3.180ns(48.372%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_24/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.554    1000.554         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_52/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CLK
 clock pessimism                                         0.000    1000.554                          
 clock uncertainty                                      -0.050    1000.504                          

 Setup time                                             -0.291    1000.213                          

 Data required time                                               1000.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.213                          
 Data arrival time                                                  -7.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.771                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.554
  Launch Clock Delay      :  0.868
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.868       0.868         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_56/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_56/Q2                    tco                   0.261       1.129 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.421       1.550         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       1.937 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.937         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_106_53/Y3                    td                    0.380       2.317 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.504       2.821         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_52/COUT                  td                    0.431       3.252 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.252         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_56/Y1                    td                    0.381       3.633 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.292       3.925         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.312 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.312         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_114_56/Y3                    td                    0.380       4.692 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.620       5.312         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_118_65/Y3                    td                    0.505       5.817 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.787       6.604         _N17             
 CLMA_106_52/Y0                    td                    0.164       6.768 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=23)       0.556       7.324         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_102_44/CECO                  td                    0.118       7.442 r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CEOUT
                                   net (fanout=1)        0.000       7.442         _N540            
 CLMA_102_48/CECO                  td                    0.000       7.442 r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.442         _N539            
 CLMA_102_52/CECI                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE

 Data arrival time                                                   7.442         Logic Levels: 8  
                                                                                   Logic: 3.394ns(51.628%), Route: 3.180ns(48.372%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_24/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.554    1000.554         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_52/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CLK
 clock pessimism                                         0.000    1000.554                          
 clock uncertainty                                      -0.050    1000.504                          

 Setup time                                             -0.291    1000.213                          

 Data required time                                               1000.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.213                          
 Data arrival time                                                  -7.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.771                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.899
  Launch Clock Delay      :  0.552
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.552       0.552         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_45/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q3                    tco                   0.223       0.775 f       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.371       1.146         top_dht22_inst/DHT22_drive_inst/data_temp [22]
 CLMA_98_52/CD                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/D

 Data arrival time                                                   1.146         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.542%), Route: 0.371ns(62.458%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.899       0.899         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_52/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[14]/opit_0/CLK
 clock pessimism                                         0.000       0.899                          
 clock uncertainty                                       0.000       0.899                          

 Hold time                                               0.033       0.932                          

 Data required time                                                  0.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.932                          
 Data arrival time                                                  -1.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.880
  Launch Clock Delay      :  0.693
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.693       0.693         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_53/Q1                     tco                   0.223       0.916 f       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.178       1.094         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_98_56/M0                                                             f       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/D

 Data arrival time                                                   1.094         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.611%), Route: 0.178ns(44.389%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.880       0.880         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_56/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CLK
 clock pessimism                                         0.000       0.880                          
 clock uncertainty                                       0.000       0.880                          

 Hold time                                              -0.016       0.864                          

 Data required time                                                  0.864                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.864                          
 Data arrival time                                                  -1.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/next_state[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.252  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.618
  Clock Pessimism Removal :  -0.068

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.618       0.618         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_45/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/next_state[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_118_45/Q0                    tco                   0.223       0.841 f       top_dht22_inst/DHT22_drive_inst/next_state[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.253       1.094         top_dht22_inst/DHT22_drive_inst/next_state [0]
 CLMA_118_53/M2                                                            f       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/D

 Data arrival time                                                   1.094         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.938       0.938         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_53/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
 clock pessimism                                        -0.068       0.870                          
 clock uncertainty                                       0.000       0.870                          

 Hold time                                              -0.016       0.854                          

 Data required time                                                  0.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.854                          
 Data arrival time                                                  -1.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.334
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.568       0.568         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_42_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_42_32/Q0                     tco                   0.261       0.829 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.637       1.466         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_38_36/Y3                     td                    0.276       1.742 r       top_dht22_inst/HEX8_inst/N71_1/gateop/Z
                                   net (fanout=5)        0.436       2.178         top_dht22_inst/HEX8_inst/_N25040
 CLMA_38_40/C3                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.178         Logic Levels: 1  
                                                                                   Logic: 0.537ns(33.354%), Route: 1.073ns(66.646%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_58_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.334    1000.334         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_40/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1000.371                          
 clock uncertainty                                      -0.050    1000.321                          

 Setup time                                             -0.351     999.970                          

 Data required time                                                999.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.970                          
 Data arrival time                                                  -2.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.792                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.334
  Launch Clock Delay      :  0.701
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.701       0.701         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_42_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_42_37/Q1                     tco                   0.261       0.962 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.425       1.387         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_38_40/Y0                     td                    0.282       1.669 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=6)        0.266       1.935         top_dht22_inst/HEX8_inst/_N24994
 CLMA_38_40/C2                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.935         Logic Levels: 1  
                                                                                   Logic: 0.543ns(44.003%), Route: 0.691ns(55.997%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_58_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.334    1000.334         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_40/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.334                          
 clock uncertainty                                      -0.050    1000.284                          

 Setup time                                             -0.356     999.928                          

 Data required time                                                999.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                999.928                          
 Data arrival time                                                  -1.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.993                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.334
  Launch Clock Delay      :  0.597
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.597       0.597         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_38_32/Q0                     tco                   0.261       0.858 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.432       1.290         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_38_36/Y2                     td                    0.165       1.455 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.298       1.753         top_dht22_inst/HEX8_inst/_N24631
 CLMA_38_40/C4                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.753         Logic Levels: 1  
                                                                                   Logic: 0.426ns(36.851%), Route: 0.730ns(63.149%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_58_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.334    1000.334         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_40/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1000.371                          
 clock uncertainty                                      -0.050    1000.321                          

 Setup time                                             -0.133    1000.188                          

 Data required time                                               1000.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.188                          
 Data arrival time                                                  -1.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.435                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.701
  Launch Clock Delay      :  0.334
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.334       0.334         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_40/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_38_40/Q1                     tco                   0.223       0.557 f       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.493       1.050         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_42_37/M2                                                             f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D

 Data arrival time                                                   1.050         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.145%), Route: 0.493ns(68.855%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.701       0.701         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_42_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       0.701                          
 clock uncertainty                                       0.000       0.701                          

 Hold time                                              -0.016       0.685                          

 Data required time                                                  0.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.685                          
 Data arrival time                                                  -1.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.597
  Launch Clock Delay      :  0.334
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.334       0.334         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_40/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_38_40/Q3                     tco                   0.223       0.557 f       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.358       0.915         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_38_32/M0                                                             f       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.915         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.382%), Route: 0.358ns(61.618%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.597       0.597         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.037       0.560                          
 clock uncertainty                                       0.000       0.560                          

 Hold time                                              -0.016       0.544                          

 Data required time                                                  0.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.544                          
 Data arrival time                                                  -0.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.371                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.701
  Launch Clock Delay      :  0.532
  Clock Pessimism Removal :  -0.169

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.532       0.532         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_42_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_42_37/Q1                     tco                   0.224       0.756 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.141       0.897         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_42_37/M3                                                             r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   0.897         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.701       0.701         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_42_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                        -0.169       0.532                          
 clock uncertainty                                       0.000       0.532                          

 Hold time                                              -0.012       0.520                          

 Data required time                                                  0.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.520                          
 Data arrival time                                                  -0.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_0/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      1.730       3.086         nt_rst           
 CLMA_106_40/Y0                    td                    0.164       3.250 r       u_pwm/N127_14/gateop_perm/Z
                                   net (fanout=2)        0.263       3.513         _N27402          
 CLMA_106_41/Y3                    td                    0.381       3.894 r       u_pwm/N127_15/gateop_perm/Z
                                   net (fanout=1)        3.136       7.030         u_pwm/N127       
 CLMA_146_240/Y1                   td                    0.209       7.239 r       u_pwm/N82_3[0]/gateop/F
                                   net (fanout=1)        0.426       7.665         u_pwm/_N6942     
 CLMA_146_248/Y0                   td                    0.164       7.829 r       u_pwm/N83[0]/gateop_perm/Z
                                   net (fanout=4)        0.455       8.284         _N16764          
 CLMA_138_253/Y0                   td                    0.282       8.566 r       u_rib/N70_7[0]_4/gateop/F
                                   net (fanout=1)        0.262       8.828         u_rib/_N29046    
 CLMA_138_253/Y2                   td                    0.389       9.217 r       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        1.606      10.823         _N21001          
 CLMA_98_213/Y1                    td                    0.207      11.030 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.577      11.607         u_tinyriscv/u_ex/_N16248
 CLMA_94_220/Y6AB                  td                    0.214      11.821 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        1.251      13.072         u_tinyriscv/_N16440
 CLMA_50_213/Y2                    td                    0.213      13.285 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.291      13.576         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_50_209/Y2                    td                    0.284      13.860 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        2.114      15.974         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_102_132/Y2                   td                    0.284      16.258 r       u_tinyriscv/u_regs/N79[0]/gateop_perm/Z
                                   net (fanout=6)        1.344      17.602         u_tinyriscv/u_regs/N79 [0]
 CLMS_86_189/AD                                                            r       u_tinyriscv/u_regs/regs_1_1_0/gateop/WD

 Data arrival time                                                  17.602         Logic Levels: 13 
                                                                                   Logic: 4.002ns(22.736%), Route: 13.600ns(77.264%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[22]/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      2.509       3.865         nt_rst           
 CLMA_126_280/Y0                   td                    0.383       4.248 r       uart_0/N67[7]/gateop_perm/Z
                                   net (fanout=3)        1.424       5.672         _N17533          
 CLMA_138_220/Y6AB                 td                    0.209       5.881 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.427       6.308         u_rib/_N27935    
 CLMA_130_221/Y0                   td                    0.164       6.472 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.915       7.387         _N21008          
 CLMA_102_216/Y1                   td                    0.382       7.769 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.430       8.199         u_tinyriscv/u_ex/N391 [31]
 CLMA_98_217/Y2                    td                    0.284       8.483 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       0.759       9.242         u_tinyriscv/u_ex/_N16295
 CLMA_90_228/Y0                    td                    0.211       9.453 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        1.200      10.653         u_tinyriscv/u_ex/_N20847
 CLMA_58_244/Y6CD                  td                    0.169      10.822 r       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        3.308      14.130         u_tinyriscv/_N16462
 CLMA_90_84/Y6AB                   td                    0.209      14.339 r       u_tinyriscv/u_id/op1_o_12[22]_muxf6/F
                                   net (fanout=1)        0.424      14.763         u_tinyriscv/u_id/_N11513
 CLMA_90_89/Y0                     td                    0.282      15.045 r       u_tinyriscv/u_id/op1_o_13[22]/gateop_perm/Z
                                   net (fanout=1)        2.376      17.421         u_tinyriscv/u_id/_N11545
 CLMA_50_213/A4                                                            r       u_tinyriscv/u_id_ex/op1_ff/qout_r[22]/opit_0_L5Q_perm/L4

 Data arrival time                                                  17.421         Logic Levels: 11 
                                                                                   Logic: 3.504ns(20.114%), Route: 13.917ns(79.886%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_0_0/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      1.730       3.086         nt_rst           
 CLMA_106_40/Y0                    td                    0.164       3.250 r       u_pwm/N127_14/gateop_perm/Z
                                   net (fanout=2)        0.263       3.513         _N27402          
 CLMA_106_41/Y3                    td                    0.381       3.894 r       u_pwm/N127_15/gateop_perm/Z
                                   net (fanout=1)        3.136       7.030         u_pwm/N127       
 CLMA_146_240/Y1                   td                    0.209       7.239 r       u_pwm/N82_3[0]/gateop/F
                                   net (fanout=1)        0.426       7.665         u_pwm/_N6942     
 CLMA_146_248/Y0                   td                    0.164       7.829 r       u_pwm/N83[0]/gateop_perm/Z
                                   net (fanout=4)        0.455       8.284         _N16764          
 CLMA_138_253/Y0                   td                    0.282       8.566 r       u_rib/N70_7[0]_4/gateop/F
                                   net (fanout=1)        0.262       8.828         u_rib/_N29046    
 CLMA_138_253/Y2                   td                    0.389       9.217 r       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        1.606      10.823         _N21001          
 CLMA_98_213/Y1                    td                    0.207      11.030 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.577      11.607         u_tinyriscv/u_ex/_N16248
 CLMA_94_220/Y6AB                  td                    0.214      11.821 r       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        1.251      13.072         u_tinyriscv/_N16440
 CLMA_50_213/Y2                    td                    0.213      13.285 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.291      13.576         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_50_209/Y2                    td                    0.284      13.860 r       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        2.114      15.974         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_102_132/Y2                   td                    0.284      16.258 r       u_tinyriscv/u_regs/N79[0]/gateop_perm/Z
                                   net (fanout=6)        1.081      17.339         u_tinyriscv/u_regs/N79 [0]
 CLMS_94_177/AD                                                            r       u_tinyriscv/u_regs/regs_2_0_0/gateop/WD

 Data arrival time                                                  17.339         Logic Levels: 13 
                                                                                   Logic: 4.002ns(23.081%), Route: 13.337ns(76.919%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_jtag_top/u_jtag_dm/dmcontrol[17]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      0.524       1.698         nt_rst           
 CLMA_130_116/RS                                                           r       u_jtag_top/u_jtag_dm/dmcontrol[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.698         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.601%), Route: 0.669ns(39.399%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_jtag_top/u_jtag_dm/dmcontrol[7]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      0.524       1.698         nt_rst           
 CLMA_130_116/RS                                                           r       u_jtag_top/u_jtag_dm/dmcontrol[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.698         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.601%), Route: 0.669ns(39.399%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_jtag_top/u_jtag_dm/dmcontrol[11]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      0.524       1.698         nt_rst           
 CLMA_130_116/RS                                                           r       u_jtag_top/u_jtag_dm/dmcontrol[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.698         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.601%), Route: 0.669ns(39.399%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.247
  Launch Clock Delay      :  5.102
  Clock Pessimism Removal :  0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.527     503.651         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.651 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.451     505.102         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.193     505.295 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.500     505.795         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_114_80/Y1                    td                    0.307     506.102 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.692     506.794         u_jtag_top/u_jtag_driver/_N13316
 CLMA_114_96/Y1                    td                    0.167     506.961 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.719     507.680         u_jtag_top/u_jtag_driver/_N24866
 CLMA_114_72/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.680         Logic Levels: 2  
                                                                                   Logic: 0.667ns(25.873%), Route: 1.911ns(74.127%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058    1002.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.994 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.253    1004.247         ntclkbufg_0      
 CLMA_114_72/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.823    1005.070                          
 clock uncertainty                                      -0.050    1005.020                          

 Setup time                                             -0.112    1004.908                          

 Data required time                                               1004.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.908                          
 Data arrival time                                                -507.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.247
  Launch Clock Delay      :  5.102
  Clock Pessimism Removal :  0.823

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.527     503.651         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.651 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.451     505.102         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.193     505.295 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.500     505.795         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_114_80/Y1                    td                    0.307     506.102 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.692     506.794         u_jtag_top/u_jtag_driver/_N13316
 CLMA_114_96/Y1                    td                    0.167     506.961 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.719     507.680         u_jtag_top/u_jtag_driver/_N24866
 CLMA_114_72/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.680         Logic Levels: 2  
                                                                                   Logic: 0.667ns(25.873%), Route: 1.911ns(74.127%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058    1002.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.994 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.253    1004.247         ntclkbufg_0      
 CLMA_114_72/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.823    1005.070                          
 clock uncertainty                                      -0.050    1005.020                          

 Setup time                                             -0.111    1004.909                          

 Data required time                                               1004.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.909                          
 Data arrival time                                                -507.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.248
  Launch Clock Delay      :  5.102
  Clock Pessimism Removal :  0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.527     503.651         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.651 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.451     505.102         ntclkbufg_0      
 CLMA_118_96/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/CLK

 CLMA_118_96/Q0                    tco                   0.193     505.295 r       u_jtag_top/u_jtag_driver/ir_reg[2]/opit_0_inv/Q
                                   net (fanout=5)        0.500     505.795         u_jtag_top/u_jtag_driver/ir_reg [2]
 CLMA_114_80/Y1                    td                    0.307     506.102 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.692     506.794         u_jtag_top/u_jtag_driver/_N13316
 CLMA_114_96/Y1                    td                    0.167     506.961 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.727     507.688         u_jtag_top/u_jtag_driver/_N24866
 CLMA_118_77/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.688         Logic Levels: 2  
                                                                                   Logic: 0.667ns(25.793%), Route: 1.919ns(74.207%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058    1002.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.994 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.254    1004.248         ntclkbufg_0      
 CLMA_118_77/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.835    1005.083                          
 clock uncertainty                                      -0.050    1005.033                          

 Setup time                                             -0.112    1004.921                          

 Data required time                                               1004.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.921                          
 Data arrival time                                                -507.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.258
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       2.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.994 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.264       4.258         ntclkbufg_0      
 CLMA_130_77/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q/CLK

 CLMA_130_77/Q2                    tco                   0.198       4.456 r       u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q/Q
                                   net (fanout=1)        0.139       4.595         u_jtag_top/u_jtag_driver/rx_data [36]
 CLMA_130_76/M2                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/D

 Data arrival time                                                   4.595         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.330       3.393         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.393 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.461       4.854         ntclkbufg_0      
 CLMA_130_76/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/CLK
 clock pessimism                                        -0.569       4.285                          
 clock uncertainty                                       0.000       4.285                          

 Hold time                                              -0.003       4.282                          

 Data required time                                                  4.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.282                          
 Data arrival time                                                  -4.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.840
  Launch Clock Delay      :  4.245
  Clock Pessimism Removal :  -0.569

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       2.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.994 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.251       4.245         ntclkbufg_0      
 CLMA_106_65/CLK                                                           r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/CLK

 CLMA_106_65/Q3                    tco                   0.198       4.443 r       u_jtag_top/u_jtag_driver/tx/ack_d/opit_0_inv/Q
                                   net (fanout=1)        0.139       4.582         u_jtag_top/u_jtag_driver/tx/ack_d
 CLMA_106_64/M1                                                            r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/D

 Data arrival time                                                   4.582         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.330       3.393         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.393 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.447       4.840         ntclkbufg_0      
 CLMA_106_64/CLK                                                           r       u_jtag_top/u_jtag_driver/tx/ack/opit_0_inv/CLK
 clock pessimism                                        -0.569       4.271                          
 clock uncertainty                                       0.000       4.271                          

 Hold time                                              -0.003       4.268                          

 Data required time                                                  4.268                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.268                          
 Data arrival time                                                  -4.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.871
  Launch Clock Delay      :  4.275
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.058       2.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.994 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.281       4.275         ntclkbufg_0      
 CLMA_98_84/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_84/Q0                     tco                   0.197       4.472 f       u_jtag_top/u_jtag_driver/rx/recv_data[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.184       4.656         u_jtag_top/u_jtag_driver/rx_data [27]
 CLMA_102_88/AD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/D

 Data arrival time                                                   4.656         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.706%), Route: 0.184ns(48.294%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.330       3.393         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.393 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.478       4.871         ntclkbufg_0      
 CLMA_102_88/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[27]/opit_0_inv/CLK
 clock pessimism                                        -0.557       4.314                          
 clock uncertainty                                       0.000       4.314                          

 Hold time                                               0.028       4.342                          

 Data required time                                                  4.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.342                          
 Data arrival time                                                  -4.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[22]/opit_0_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  3.541
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.474       3.541         ntclkbufg_1      
 CLMA_86_196/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK

 CLMA_86_196/Q0                    tco                   0.206       3.747 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/Q
                                   net (fanout=6)        2.485       6.232         u_tinyriscv/ie_op2_o [8]
                                                         0.267       6.499 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.499         u_tinyriscv/u_ex/_N3178
 CLMA_66_280/COUT                  td                    0.083       6.582 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.582         u_tinyriscv/u_ex/_N3180
                                                         0.055       6.637 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       6.637         u_tinyriscv/u_ex/_N3182
 CLMA_66_284/COUT                  td                    0.083       6.720 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.720         u_tinyriscv/u_ex/_N3184
                                                         0.055       6.775 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.775         u_tinyriscv/u_ex/_N3186
 CLMA_66_288/COUT                  td                    0.083       6.858 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.858         u_tinyriscv/u_ex/_N3188
                                                         0.055       6.913 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.913         u_tinyriscv/u_ex/_N3190
 CLMA_66_292/COUT                  td                    0.083       6.996 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.996         u_tinyriscv/u_ex/_N3192
                                                         0.055       7.051 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.051         u_tinyriscv/u_ex/_N3194
 CLMA_66_296/COUT                  td                    0.083       7.134 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.134         u_tinyriscv/u_ex/_N3196
                                                         0.055       7.189 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       7.189         u_tinyriscv/u_ex/_N3198
 CLMA_66_300/Y2                    td                    0.158       7.347 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.071       8.418         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_98_276/Y0                    td                    0.131       8.549 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=58)       0.536       9.085         m0_addr_i[30]    
 CLMA_114_276/Y3                   td                    0.135       9.220 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.364       9.584         u_rib/_N24690    
 CLMA_118_277/Y2                   td                    0.173       9.757 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=11)       0.366      10.123         u_rib/N308       
 CLMA_114_280/Y6AB                 td                    0.136      10.259 f       u_rib/N274_3[3]_muxf6_perm/Z
                                   net (fanout=2036)     4.800      15.059         _N7494           
 CLMS_46_33/Y0                     td                    0.226      15.285 r       u_rom/rom1_4_23/gateop/Z
                                   net (fanout=1)        0.633      15.918         u_rom/_N1031     
 CLMA_42_68/Y3                     td                    0.327      16.245 f       u_rom/N6_65[23]_muxf8/F
                                   net (fanout=1)        3.050      19.295         u_rom/_N14533    
 CLMA_106_257/Y3                   td                    0.135      19.430 r       u_rom/N6_66[23]/gateop_perm/Z
                                   net (fanout=3)        0.365      19.795         _N16887          
 CLMA_106_261/Y0                   td                    0.310      20.105 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        0.975      21.080         _N21024          
 CLMA_102_216/Y1                   td                    0.167      21.247 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.364      21.611         u_tinyriscv/u_ex/N391 [31]
 CLMA_98_217/Y2                    td                    0.227      21.838 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       0.612      22.450         u_tinyriscv/u_ex/_N16295
 CLMA_90_228/Y0                    td                    0.169      22.619 r       u_tinyriscv/u_ex/reg_wdata_34[22]_1/gateop/F
                                   net (fanout=1)        1.003      23.622         u_tinyriscv/u_ex/_N20847
 CLMA_58_244/Y6CD                  td                    0.136      23.758 f       u_tinyriscv/u_ex/reg_wdata_35[22]_muxf6/F
                                   net (fanout=6)        2.847      26.605         u_tinyriscv/_N16462
 CLMA_90_84/Y6AB                   td                    0.167      26.772 r       u_tinyriscv/u_id/op1_o_12[22]_muxf6/F
                                   net (fanout=1)        0.362      27.134         u_tinyriscv/u_id/_N11513
 CLMA_90_89/Y0                     td                    0.225      27.359 f       u_tinyriscv/u_id/op1_o_13[22]/gateop_perm/Z
                                   net (fanout=1)        2.168      29.527         u_tinyriscv/u_id/_N11545
 CLMA_50_213/A4                                                            f       u_tinyriscv/u_id_ex/op1_ff/qout_r[22]/opit_0_L5Q_perm/L4

 Data arrival time                                                  29.527         Logic Levels: 20 
                                                                                   Logic: 3.985ns(15.335%), Route: 22.001ns(84.665%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.275    1003.084         ntclkbufg_1      
 CLMA_50_213/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[22]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258    1003.342                          
 clock uncertainty                                      -0.050    1003.292                          

 Setup time                                             -0.081    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                 -29.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/opit_0_L5Q_perm/L2
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.541
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.474       3.541         ntclkbufg_1      
 CLMA_86_196/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK

 CLMA_86_196/Q0                    tco                   0.206       3.747 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/Q
                                   net (fanout=6)        2.485       6.232         u_tinyriscv/ie_op2_o [8]
                                                         0.267       6.499 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.499         u_tinyriscv/u_ex/_N3178
 CLMA_66_280/COUT                  td                    0.083       6.582 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.582         u_tinyriscv/u_ex/_N3180
                                                         0.055       6.637 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       6.637         u_tinyriscv/u_ex/_N3182
 CLMA_66_284/COUT                  td                    0.083       6.720 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.720         u_tinyriscv/u_ex/_N3184
                                                         0.055       6.775 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.775         u_tinyriscv/u_ex/_N3186
 CLMA_66_288/COUT                  td                    0.083       6.858 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.858         u_tinyriscv/u_ex/_N3188
                                                         0.055       6.913 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.913         u_tinyriscv/u_ex/_N3190
 CLMA_66_292/COUT                  td                    0.083       6.996 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.996         u_tinyriscv/u_ex/_N3192
                                                         0.055       7.051 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.051         u_tinyriscv/u_ex/_N3194
 CLMA_66_296/COUT                  td                    0.083       7.134 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.134         u_tinyriscv/u_ex/_N3196
                                                         0.055       7.189 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       7.189         u_tinyriscv/u_ex/_N3198
 CLMA_66_300/Y2                    td                    0.158       7.347 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.071       8.418         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_98_276/Y0                    td                    0.131       8.549 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=58)       0.536       9.085         m0_addr_i[30]    
 CLMA_114_276/Y3                   td                    0.135       9.220 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.364       9.584         u_rib/_N24690    
 CLMA_118_277/Y2                   td                    0.173       9.757 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=11)       0.366      10.123         u_rib/N308       
 CLMA_114_280/Y6AB                 td                    0.136      10.259 f       u_rib/N274_3[3]_muxf6_perm/Z
                                   net (fanout=2036)     4.800      15.059         _N7494           
 CLMS_46_33/Y0                     td                    0.226      15.285 r       u_rom/rom1_4_23/gateop/Z
                                   net (fanout=1)        0.633      15.918         u_rom/_N1031     
 CLMA_42_68/Y3                     td                    0.327      16.245 f       u_rom/N6_65[23]_muxf8/F
                                   net (fanout=1)        3.050      19.295         u_rom/_N14533    
 CLMA_106_257/Y3                   td                    0.135      19.430 r       u_rom/N6_66[23]/gateop_perm/Z
                                   net (fanout=3)        0.365      19.795         _N16887          
 CLMA_106_261/Y0                   td                    0.310      20.105 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        0.975      21.080         _N21024          
 CLMA_102_216/Y1                   td                    0.167      21.247 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.364      21.611         u_tinyriscv/u_ex/N391 [31]
 CLMA_98_217/Y2                    td                    0.227      21.838 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       0.250      22.088         u_tinyriscv/u_ex/_N16295
 CLMA_98_217/Y1                    td                    0.302      22.390 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.356      22.746         u_tinyriscv/u_ex/_N16327
 CLMA_98_229/Y0                    td                    0.188      22.934 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        0.556      23.490         u_tinyriscv/u_ex/_N20859
 CLMA_70_224/Y6AB                  td                    0.134      23.624 f       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        1.840      25.464         u_tinyriscv/_N16455
 CLMA_78_104/Y6AB                  td                    0.167      25.631 r       u_tinyriscv/u_id/op1_o_12[15]_muxf6/F
                                   net (fanout=1)        0.395      26.026         u_tinyriscv/u_id/_N11506
 CLMA_70_109/Y0                    td                    0.192      26.218 f       u_tinyriscv/u_id/op1_o_13[15]/gateop_perm/Z
                                   net (fanout=1)        2.699      28.917         u_tinyriscv/u_id/_N11538
 CLMA_58_212/B2                                                            f       u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/opit_0_L5Q_perm/L2

 Data arrival time                                                  28.917         Logic Levels: 21 
                                                                                   Logic: 4.271ns(16.831%), Route: 21.105ns(83.169%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.282    1003.091         ntclkbufg_1      
 CLMA_58_212/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[15]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258    1003.349                          
 clock uncertainty                                      -0.050    1003.299                          

 Setup time                                             -0.217    1003.082                          

 Data required time                                               1003.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.082                          
 Data arrival time                                                 -28.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[28]/opit_0_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.095
  Launch Clock Delay      :  3.541
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.474       3.541         ntclkbufg_1      
 CLMA_86_196/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/CLK

 CLMA_86_196/Q0                    tco                   0.206       3.747 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[8]/opit_0_MUX4TO1Q/Q
                                   net (fanout=6)        2.485       6.232         u_tinyriscv/ie_op2_o [8]
                                                         0.267       6.499 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.499         u_tinyriscv/u_ex/_N3178
 CLMA_66_280/COUT                  td                    0.083       6.582 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.582         u_tinyriscv/u_ex/_N3180
                                                         0.055       6.637 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       6.637         u_tinyriscv/u_ex/_N3182
 CLMA_66_284/COUT                  td                    0.083       6.720 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.720         u_tinyriscv/u_ex/_N3184
                                                         0.055       6.775 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.775         u_tinyriscv/u_ex/_N3186
 CLMA_66_288/COUT                  td                    0.083       6.858 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.858         u_tinyriscv/u_ex/_N3188
                                                         0.055       6.913 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.913         u_tinyriscv/u_ex/_N3190
 CLMA_66_292/COUT                  td                    0.083       6.996 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.996         u_tinyriscv/u_ex/_N3192
                                                         0.055       7.051 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.051         u_tinyriscv/u_ex/_N3194
 CLMA_66_296/COUT                  td                    0.083       7.134 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.134         u_tinyriscv/u_ex/_N3196
                                                         0.055       7.189 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       7.189         u_tinyriscv/u_ex/_N3198
 CLMA_66_300/Y2                    td                    0.158       7.347 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.071       8.418         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_98_276/Y0                    td                    0.131       8.549 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=58)       0.536       9.085         m0_addr_i[30]    
 CLMA_114_276/Y3                   td                    0.135       9.220 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.364       9.584         u_rib/_N24690    
 CLMA_118_277/Y2                   td                    0.173       9.757 r       u_rib/N308/gateop_perm/Z
                                   net (fanout=11)       0.366      10.123         u_rib/N308       
 CLMA_114_280/Y6AB                 td                    0.136      10.259 f       u_rib/N274_3[3]_muxf6_perm/Z
                                   net (fanout=2036)     4.800      15.059         _N7494           
 CLMS_46_33/Y0                     td                    0.226      15.285 r       u_rom/rom1_4_23/gateop/Z
                                   net (fanout=1)        0.633      15.918         u_rom/_N1031     
 CLMA_42_68/Y3                     td                    0.327      16.245 f       u_rom/N6_65[23]_muxf8/F
                                   net (fanout=1)        3.050      19.295         u_rom/_N14533    
 CLMA_106_257/Y3                   td                    0.135      19.430 r       u_rom/N6_66[23]/gateop_perm/Z
                                   net (fanout=3)        0.365      19.795         _N16887          
 CLMA_106_261/Y0                   td                    0.310      20.105 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        0.975      21.080         _N21024          
 CLMA_102_216/Y1                   td                    0.167      21.247 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.364      21.611         u_tinyriscv/u_ex/N391 [31]
 CLMA_98_217/Y2                    td                    0.227      21.838 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       0.722      22.560         u_tinyriscv/u_ex/_N16295
 CLMA_90_240/Y0                    td                    0.169      22.729 r       u_tinyriscv/u_ex/reg_wdata_34[28]_1/gateop/F
                                   net (fanout=1)        0.710      23.439         u_tinyriscv/u_ex/_N20841
 CLMA_66_240/Y6CD                  td                    0.136      23.575 f       u_tinyriscv/u_ex/reg_wdata_35[28]_muxf6/F
                                   net (fanout=6)        2.486      26.061         u_tinyriscv/_N16468
 CLMA_58_105/Y6AB                  td                    0.167      26.228 r       u_tinyriscv/u_id/op1_o_12[28]_muxf6/F
                                   net (fanout=1)        0.581      26.809         u_tinyriscv/u_id/_N11519
 CLMA_58_96/Y2                     td                    0.227      27.036 f       u_tinyriscv/u_id/op1_o_13[28]/gateop_perm/Z
                                   net (fanout=1)        1.605      28.641         u_tinyriscv/u_id/_N11551
 CLMA_58_216/C0                                                            f       u_tinyriscv/u_id_ex/op1_ff/qout_r[28]/opit_0_L5Q_perm/L0

 Data arrival time                                                  28.641         Logic Levels: 20 
                                                                                   Logic: 3.987ns(15.884%), Route: 21.113ns(84.116%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.286    1003.095         ntclkbufg_1      
 CLMA_58_216/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258    1003.353                          
 clock uncertainty                                      -0.050    1003.303                          

 Setup time                                             -0.121    1003.182                          

 Data required time                                               1003.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.182                          
 Data arrival time                                                 -28.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.541                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.618
  Launch Clock Delay      :  3.133
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.324       3.133         ntclkbufg_1      
 CLMA_14_241/CLK                                                           r       u_tinyriscv/u_clint/data_o[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_241/Q0                    tco                   0.197       3.330 f       u_tinyriscv/u_clint/data_o[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.112       3.442         u_tinyriscv/clint_data_o [28]
 CLMA_14_249/A0                                                            f       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.442         Logic Levels: 0  
                                                                                   Logic: 0.197ns(63.754%), Route: 0.112ns(36.246%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.551       3.618         ntclkbufg_1      
 CLMA_14_249/CLK                                                           r       u_tinyriscv/u_csr_reg/mepc[28]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.360                          
 clock uncertainty                                       0.000       3.360                          

 Hold time                                              -0.082       3.278                          

 Data required time                                                  3.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.278                          
 Data arrival time                                                  -3.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_rdy/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/need_resp/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.308       3.117         ntclkbufg_1      
 CLMA_114_120/CLK                                                          r       u_jtag_top/u_jtag_dm/rx/recv_rdy/opit_0_inv/CLK

 CLMA_114_120/Q2                   tco                   0.197       3.314 f       u_jtag_top/u_jtag_dm/rx/recv_rdy/opit_0_inv/Q
                                   net (fanout=16)       0.237       3.551         u_jtag_top/u_jtag_dm/rx_valid
 CLMA_114_124/M2                                                           f       u_jtag_top/u_jtag_dm/need_resp/opit_0_inv/D

 Data arrival time                                                   3.551         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.392%), Route: 0.237ns(54.608%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.505       3.572         ntclkbufg_1      
 CLMA_114_124/CLK                                                          r       u_jtag_top/u_jtag_dm/need_resp/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.010       3.304                          

 Data required time                                                  3.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.304                          
 Data arrival time                                                  -3.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/data0[28]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.581
  Launch Clock Delay      :  3.128
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.319       3.128         ntclkbufg_1      
 CLMA_102_124/CLK                                                          r       u_jtag_top/u_jtag_dm/data0[28]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_124/Q2                   tco                   0.198       3.326 r       u_jtag_top/u_jtag_dm/data0[28]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       3.581         u_jtag_top/u_jtag_dm/data0 [28]
 CLMA_98_117/M1                                                            r       u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/D

 Data arrival time                                                   3.581         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.709%), Route: 0.255ns(56.291%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.514       3.581         ntclkbufg_1      
 CLMA_98_117/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[28]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.323                          
 clock uncertainty                                       0.000       3.323                          

 Hold time                                              -0.003       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                  -3.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.464
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.685       0.685         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_56/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_56/Q2                    tco                   0.209       0.894 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.361       1.255         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.565 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.565         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_106_53/Y3                    td                    0.305       1.870 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.394       2.264         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_52/COUT                  td                    0.346       2.610 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.610         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_56/Y1                    td                    0.305       2.915 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.236       3.151         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.461 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.461         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_114_56/Y3                    td                    0.305       3.766 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.481       4.247         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_118_65/Y3                    td                    0.405       4.652 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.608       5.260         _N17             
 CLMA_106_52/Y0                    td                    0.131       5.391 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=23)       0.453       5.844         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_102_44/CECO                  td                    0.094       5.938 r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CEOUT
                                   net (fanout=1)        0.000       5.938         _N540            
 CLMA_102_48/CECI                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CE

 Data arrival time                                                   5.938         Logic Levels: 7  
                                                                                   Logic: 2.720ns(51.780%), Route: 2.533ns(48.220%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_24/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.464    1000.464         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_48/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CLK
 clock pessimism                                         0.000    1000.464                          
 clock uncertainty                                      -0.050    1000.414                          

 Setup time                                             -0.233    1000.181                          

 Data required time                                               1000.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.181                          
 Data arrival time                                                  -5.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.243                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.472
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.685       0.685         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_56/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_56/Q2                    tco                   0.209       0.894 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.361       1.255         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.565 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.565         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_106_53/Y3                    td                    0.305       1.870 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.394       2.264         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_52/COUT                  td                    0.346       2.610 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.610         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_56/Y1                    td                    0.305       2.915 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.236       3.151         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.461 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.461         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_114_56/Y3                    td                    0.305       3.766 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.481       4.247         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_118_65/Y3                    td                    0.405       4.652 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.608       5.260         _N17             
 CLMA_106_52/Y0                    td                    0.131       5.391 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=23)       0.453       5.844         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_102_44/CECO                  td                    0.094       5.938 r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CEOUT
                                   net (fanout=1)        0.000       5.938         _N540            
 CLMA_102_48/CECO                  td                    0.000       5.938 r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.938         _N539            
 CLMA_102_52/CECI                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CE

 Data arrival time                                                   5.938         Logic Levels: 8  
                                                                                   Logic: 2.720ns(51.780%), Route: 2.533ns(48.220%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_24/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.472    1000.472         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_52/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CLK
 clock pessimism                                         0.000    1000.472                          
 clock uncertainty                                      -0.050    1000.422                          

 Setup time                                             -0.233    1000.189                          

 Data required time                                               1000.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.189                          
 Data arrival time                                                  -5.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.251                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.472
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.685       0.685         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_56/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_56/Q2                    tco                   0.209       0.894 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.361       1.255         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.565 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.565         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_106_53/Y3                    td                    0.305       1.870 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.394       2.264         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_52/COUT                  td                    0.346       2.610 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.610         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_56/Y1                    td                    0.305       2.915 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.236       3.151         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.461 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.461         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_114_56/Y3                    td                    0.305       3.766 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.481       4.247         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_118_65/Y3                    td                    0.405       4.652 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.608       5.260         _N17             
 CLMA_106_52/Y0                    td                    0.131       5.391 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=23)       0.453       5.844         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_102_44/CECO                  td                    0.094       5.938 r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CEOUT
                                   net (fanout=1)        0.000       5.938         _N540            
 CLMA_102_48/CECO                  td                    0.000       5.938 r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.938         _N539            
 CLMA_102_52/CECI                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE

 Data arrival time                                                   5.938         Logic Levels: 8  
                                                                                   Logic: 2.720ns(51.780%), Route: 2.533ns(48.220%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_106_24/Q1                                          0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.472    1000.472         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_102_52/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CLK
 clock pessimism                                         0.000    1000.472                          
 clock uncertainty                                      -0.050    1000.422                          

 Setup time                                             -0.233    1000.189                          

 Data required time                                               1000.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.189                          
 Data arrival time                                                  -5.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.251                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.695
  Launch Clock Delay      :  0.563
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.563       0.563         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_53/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_53/Q1                     tco                   0.198       0.761 r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.164       0.925         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_98_56/M0                                                             r       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/D

 Data arrival time                                                   0.925         Logic Levels: 0  
                                                                                   Logic: 0.198ns(54.696%), Route: 0.164ns(45.304%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.695       0.695         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_98_56/CLK                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CLK
 clock pessimism                                         0.000       0.695                          
 clock uncertainty                                       0.000       0.695                          

 Hold time                                              -0.003       0.692                          

 Data required time                                                  0.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.692                          
 Data arrival time                                                  -0.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[28]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.580
  Launch Clock Delay      :  0.467
  Clock Pessimism Removal :  -0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.467       0.467         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_45/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/CLK

 CLMA_106_45/Q0                    tco                   0.198       0.665 r       top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.157       0.822         top_dht22_inst/DHT22_drive_inst/data_temp [36]
 CLMA_106_49/M2                                                            r       top_dht22_inst/DHT22_drive_inst/data_out[28]/opit_0/D

 Data arrival time                                                   0.822         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.775%), Route: 0.157ns(44.225%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.580       0.580         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_49/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[28]/opit_0/CLK
 clock pessimism                                        -0.016       0.564                          
 clock uncertainty                                       0.000       0.564                          

 Hold time                                              -0.003       0.561                          

 Data required time                                                  0.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.561                          
 Data arrival time                                                  -0.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/next_state[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.740
  Launch Clock Delay      :  0.524
  Clock Pessimism Removal :  -0.034

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.524       0.524         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_45/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/next_state[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_118_45/Q0                    tco                   0.198       0.722 r       top_dht22_inst/DHT22_drive_inst/next_state[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.244       0.966         top_dht22_inst/DHT22_drive_inst/next_state [0]
 CLMA_118_53/M2                                                            r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/D

 Data arrival time                                                   0.966         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.796%), Route: 0.244ns(55.204%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_106_24/Q1                                          0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.740       0.740         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_53/CLK                                                           r       top_dht22_inst/DHT22_drive_inst/cur_state[0]/opit_0_inv/CLK
 clock pessimism                                        -0.034       0.706                          
 clock uncertainty                                       0.000       0.706                          

 Hold time                                              -0.003       0.703                          

 Data required time                                                  0.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.703                          
 Data arrival time                                                  -0.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.279
  Launch Clock Delay      :  0.461
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.461       0.461         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_42_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_42_32/Q0                     tco                   0.209       0.670 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.519       1.189         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_38_36/Y3                     td                    0.221       1.410 r       top_dht22_inst/HEX8_inst/N71_1/gateop/Z
                                   net (fanout=5)        0.367       1.777         top_dht22_inst/HEX8_inst/_N25040
 CLMA_38_40/C3                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.777         Logic Levels: 1  
                                                                                   Logic: 0.430ns(32.675%), Route: 0.886ns(67.325%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_58_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.279    1000.279         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_40/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1000.298                          
 clock uncertainty                                      -0.050    1000.248                          

 Setup time                                             -0.223    1000.025                          

 Data required time                                               1000.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.025                          
 Data arrival time                                                  -1.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.248                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.279
  Launch Clock Delay      :  0.557
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.557       0.557         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_42_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_42_37/Q1                     tco                   0.209       0.766 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.363       1.129         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_38_40/Y0                     td                    0.226       1.355 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=6)        0.246       1.601         top_dht22_inst/HEX8_inst/_N24994
 CLMA_38_40/C2                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.601         Logic Levels: 1  
                                                                                   Logic: 0.435ns(41.667%), Route: 0.609ns(58.333%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_58_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.279    1000.279         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_40/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000    1000.279                          
 clock uncertainty                                      -0.050    1000.229                          

 Setup time                                             -0.227    1000.002                          

 Data required time                                               1000.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.002                          
 Data arrival time                                                  -1.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.401                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.279
  Launch Clock Delay      :  0.458
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.458       0.458         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_38_32/Q0                     tco                   0.209       0.667 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.364       1.031         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_38_36/Y2                     td                    0.132       1.163 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.242       1.405         top_dht22_inst/HEX8_inst/_N24631
 CLMA_38_40/C4                                                             r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.405         Logic Levels: 1  
                                                                                   Logic: 0.341ns(36.008%), Route: 0.606ns(63.992%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_58_40/Q0                                           0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.279    1000.279         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_40/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1000.298                          
 clock uncertainty                                      -0.050    1000.248                          

 Setup time                                             -0.073    1000.175                          

 Data required time                                               1000.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.175                          
 Data arrival time                                                  -1.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.770                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.557
  Launch Clock Delay      :  0.447
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.447       0.447         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_42_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK

 CLMA_42_37/Q1                     tco                   0.198       0.645 r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/Q
                                   net (fanout=4)        0.143       0.788         top_dht22_inst/HEX8_inst/N84 [5]
 CLMA_42_37/M3                                                             r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/D

 Data arrival time                                                   0.788         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.557       0.557         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_42_37/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
 clock pessimism                                        -0.110       0.447                          
 clock uncertainty                                       0.000       0.447                          

 Hold time                                              -0.003       0.444                          

 Data required time                                                  0.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.444                          
 Data arrival time                                                  -0.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.338
  Launch Clock Delay      :  0.279
  Clock Pessimism Removal :  -0.058

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.279       0.279         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_40/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_40/Q2                     tco                   0.198       0.477 r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.145       0.622         top_dht22_inst/HEX8_inst/N84 [1]
 CLMA_38_40/M3                                                             r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/D

 Data arrival time                                                   0.622         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.726%), Route: 0.145ns(42.274%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.338       0.338         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_40/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
 clock pessimism                                        -0.058       0.280                          
 clock uncertainty                                       0.000       0.280                          

 Hold time                                              -0.003       0.277                          

 Data required time                                                  0.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.277                          
 Data arrival time                                                  -0.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.458
  Launch Clock Delay      :  0.279
  Clock Pessimism Removal :  -0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.279       0.279         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_40/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_38_40/Q3                     tco                   0.198       0.477 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.348       0.825         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_38_32/M0                                                             r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   0.825         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.264%), Route: 0.348ns(63.736%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.458       0.458         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_38_32/CLK                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.019       0.439                          
 clock uncertainty                                       0.000       0.439                          

 Hold time                                              -0.003       0.436                          

 Data required time                                                  0.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.436                          
 Data arrival time                                                  -0.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_0/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      1.596       2.781         nt_rst           
 CLMA_106_40/Y0                    td                    0.131       2.912 r       u_pwm/N127_14/gateop_perm/Z
                                   net (fanout=2)        0.242       3.154         _N27402          
 CLMA_106_41/Y3                    td                    0.286       3.440 f       u_pwm/N127_15/gateop_perm/Z
                                   net (fanout=1)        2.979       6.419         u_pwm/N127       
 CLMA_146_240/Y1                   td                    0.167       6.586 r       u_pwm/N82_3[0]/gateop/F
                                   net (fanout=1)        0.362       6.948         u_pwm/_N6942     
 CLMA_146_248/Y0                   td                    0.131       7.079 r       u_pwm/N83[0]/gateop_perm/Z
                                   net (fanout=4)        0.362       7.441         _N16764          
 CLMA_138_253/Y0                   td                    0.226       7.667 r       u_rib/N70_7[0]_4/gateop/F
                                   net (fanout=1)        0.242       7.909         u_rib/_N29046    
 CLMA_138_253/Y2                   td                    0.312       8.221 r       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        1.233       9.454         _N21001          
 CLMA_98_213/Y1                    td                    0.165       9.619 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.449      10.068         u_tinyriscv/u_ex/_N16248
 CLMA_94_220/Y6AB                  td                    0.182      10.250 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        1.016      11.266         u_tinyriscv/_N16440
 CLMA_50_213/Y2                    td                    0.171      11.437 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.235      11.672         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_50_209/Y2                    td                    0.227      11.899 f       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.720      13.619         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_102_132/Y2                   td                    0.227      13.846 f       u_tinyriscv/u_regs/N79[0]/gateop_perm/Z
                                   net (fanout=6)        1.182      15.028         u_tinyriscv/u_regs/N79 [0]
 CLMS_86_189/AD                                                            f       u_tinyriscv/u_regs/regs_1_1_0/gateop/WD

 Data arrival time                                                  15.028         Logic Levels: 13 
                                                                                   Logic: 3.265ns(21.726%), Route: 11.763ns(78.274%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_0_0/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      1.596       2.781         nt_rst           
 CLMA_106_40/Y0                    td                    0.131       2.912 r       u_pwm/N127_14/gateop_perm/Z
                                   net (fanout=2)        0.242       3.154         _N27402          
 CLMA_106_41/Y3                    td                    0.286       3.440 f       u_pwm/N127_15/gateop_perm/Z
                                   net (fanout=1)        2.979       6.419         u_pwm/N127       
 CLMA_146_240/Y1                   td                    0.167       6.586 r       u_pwm/N82_3[0]/gateop/F
                                   net (fanout=1)        0.362       6.948         u_pwm/_N6942     
 CLMA_146_248/Y0                   td                    0.131       7.079 r       u_pwm/N83[0]/gateop_perm/Z
                                   net (fanout=4)        0.362       7.441         _N16764          
 CLMA_138_253/Y0                   td                    0.226       7.667 r       u_rib/N70_7[0]_4/gateop/F
                                   net (fanout=1)        0.242       7.909         u_rib/_N29046    
 CLMA_138_253/Y2                   td                    0.312       8.221 r       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        1.233       9.454         _N21001          
 CLMA_98_213/Y1                    td                    0.165       9.619 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.449      10.068         u_tinyriscv/u_ex/_N16248
 CLMA_94_220/Y6AB                  td                    0.182      10.250 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        1.016      11.266         u_tinyriscv/_N16440
 CLMA_50_213/Y2                    td                    0.171      11.437 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.235      11.672         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_50_209/Y2                    td                    0.227      11.899 f       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.720      13.619         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_102_132/Y2                   td                    0.227      13.846 r       u_tinyriscv/u_regs/N79[0]/gateop_perm/Z
                                   net (fanout=6)        0.824      14.670         u_tinyriscv/u_regs/N79 [0]
 CLMS_94_177/AD                                                            r       u_tinyriscv/u_regs/regs_2_0_0/gateop/WD

 Data arrival time                                                  14.670         Logic Levels: 13 
                                                                                   Logic: 3.265ns(22.256%), Route: 11.405ns(77.744%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_0/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      1.596       2.781         nt_rst           
 CLMA_106_40/Y0                    td                    0.131       2.912 r       u_pwm/N127_14/gateop_perm/Z
                                   net (fanout=2)        0.242       3.154         _N27402          
 CLMA_106_41/Y3                    td                    0.286       3.440 f       u_pwm/N127_15/gateop_perm/Z
                                   net (fanout=1)        2.979       6.419         u_pwm/N127       
 CLMA_146_240/Y1                   td                    0.167       6.586 r       u_pwm/N82_3[0]/gateop/F
                                   net (fanout=1)        0.362       6.948         u_pwm/_N6942     
 CLMA_146_248/Y0                   td                    0.131       7.079 r       u_pwm/N83[0]/gateop_perm/Z
                                   net (fanout=4)        0.362       7.441         _N16764          
 CLMA_138_253/Y0                   td                    0.226       7.667 r       u_rib/N70_7[0]_4/gateop/F
                                   net (fanout=1)        0.242       7.909         u_rib/_N29046    
 CLMA_138_253/Y2                   td                    0.312       8.221 r       u_rib/m0_data_o_1[0]_1/gateop/F
                                   net (fanout=3)        1.233       9.454         _N21001          
 CLMA_98_213/Y1                    td                    0.165       9.619 r       u_tinyriscv/u_ex/reg_wdata_29[0]/gateop/F
                                   net (fanout=1)        0.449      10.068         u_tinyriscv/u_ex/_N16248
 CLMA_94_220/Y6AB                  td                    0.182      10.250 f       u_tinyriscv/u_ex/reg_wdata_35[0]_muxf6/F
                                   net (fanout=4)        1.016      11.266         u_tinyriscv/_N16440
 CLMA_50_213/Y2                    td                    0.171      11.437 r       u_tinyriscv/u_ex/reg_wdata_39[0]_1/gateop/F
                                   net (fanout=1)        0.235      11.672         u_tinyriscv/u_ex/reg_wdata [0]
 CLMA_50_209/Y2                    td                    0.227      11.899 f       u_tinyriscv/u_ex/N37_0/gateop_perm/Z
                                   net (fanout=6)        1.720      13.619         u_tinyriscv/ex_reg_wdata_o [0]
 CLMA_102_132/Y2                   td                    0.227      13.846 f       u_tinyriscv/u_regs/N79[0]/gateop_perm/Z
                                   net (fanout=6)        0.751      14.597         u_tinyriscv/u_regs/N79 [0]
 CLMS_86_169/BD                                                            f       u_tinyriscv/u_regs/regs_1_0_0/gateop/WD

 Data arrival time                                                  14.597         Logic Levels: 13 
                                                                                   Logic: 3.265ns(22.368%), Route: 11.332ns(77.632%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_jtag_top/u_jtag_dm/dmcontrol[1]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      0.477       1.474         nt_rst           
 CLMA_130_116/RS                                                           r       u_jtag_top/u_jtag_dm/dmcontrol[1]/opit_0_inv/RS

 Data arrival time                                                   1.474         Logic Levels: 2  
                                                                                   Logic: 0.852ns(57.802%), Route: 0.622ns(42.198%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_jtag_top/u_jtag_dm/dmcontrol[17]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      0.477       1.474         nt_rst           
 CLMA_130_116/RS                                                           r       u_jtag_top/u_jtag_dm/dmcontrol[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.474         Logic Levels: 2  
                                                                                   Logic: 0.852ns(57.802%), Route: 0.622ns(42.198%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_jtag_top/u_jtag_dm/dmcontrol[7]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=901)      0.477       1.474         nt_rst           
 CLMA_130_116/RS                                                           r       u_jtag_top/u_jtag_dm/dmcontrol[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.474         Logic Levels: 2  
                                                                                   Logic: 0.852ns(57.802%), Route: 0.622ns(42.198%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 19.000 sec
Action report_timing: CPU time elapsed is 17.953 sec
Current time: Sat Oct 30 18:24:25 2021
Action report_timing: Peak memory pool usage is 498,319,360 bytes
Report timing is finished successfully.
