============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 31 21:26:25 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../RTL/test_camera.v(219)
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-5007 WARNING: 'clk_24m' is not declared in ../../RTL/seg_4.v(53)
HDL-5007 WARNING: 'clk_24m' is not declared in ../../RTL/seg_4.v(64)
HDL-5007 WARNING: 'clk_24m' is not declared in ../../RTL/seg_4.v(75)
HDL-5007 WARNING: 'clk_24m' is not declared in ../../RTL/seg_4.v(90)
HDL-5007 WARNING: 'clk_24m' is not declared in ../../RTL/seg_4.v(53)
HDL-5007 WARNING: 'clk_24m' is not declared in ../../RTL/seg_4.v(64)
HDL-5007 WARNING: 'clk_24m' is not declared in ../../RTL/seg_4.v(75)
HDL-5007 WARNING: 'clk_24m' is not declared in ../../RTL/seg_4.v(90)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.387981s wall, 1.296875s user + 0.093750s system = 1.390625s CPU (100.2%)

RUN-1004 : used memory is 258 MB, reserved memory is 238 MB, peak memory is 262 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "cam_rst_dup_73" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net cam_rst_dup_73 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net cam_rst_dup_73 to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 8876 instances
RUN-0007 : 3198 luts, 3610 seqs, 1212 mslices, 657 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 11557 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 7887 nets have 2 pins
RUN-1001 : 2563 nets have [3 - 5] pins
RUN-1001 : 884 nets have [6 - 10] pins
RUN-1001 : 96 nets have [11 - 20] pins
RUN-1001 : 79 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     363     
RUN-1001 :   No   |  No   |  Yes  |    2231     
RUN-1001 :   No   |  Yes  |  No   |     266     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     694     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    61   |  40   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 206
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8872 instances, 3198 luts, 3610 seqs, 1869 slices, 291 macros(1869 instances: 1212 mslices 657 lslices)
PHY-3001 : Huge net cam_rst_dup_73 with 2774 pins
PHY-0007 : Cell area utilization is 35%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 43660, tnet num: 11553, tinst num: 8872, tnode num: 54883, tedge num: 82884.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.372570s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (100.2%)

RUN-1004 : used memory is 371 MB, reserved memory is 353 MB, peak memory is 371 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.606880s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.01233e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8872.
PHY-3001 : Level 1 #clusters 1796.
PHY-3001 : End clustering;  0.031918s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (195.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.09583e+06, overlap = 245.938
PHY-3002 : Step(2): len = 992106, overlap = 272.75
PHY-3002 : Step(3): len = 647840, overlap = 365.312
PHY-3002 : Step(4): len = 551952, overlap = 411.094
PHY-3002 : Step(5): len = 445335, overlap = 471.25
PHY-3002 : Step(6): len = 361313, overlap = 499.531
PHY-3002 : Step(7): len = 298759, overlap = 554.188
PHY-3002 : Step(8): len = 252675, overlap = 572.094
PHY-3002 : Step(9): len = 208478, overlap = 617.344
PHY-3002 : Step(10): len = 182378, overlap = 632.062
PHY-3002 : Step(11): len = 160403, overlap = 667.875
PHY-3002 : Step(12): len = 148855, overlap = 709.438
PHY-3002 : Step(13): len = 133813, overlap = 737.844
PHY-3002 : Step(14): len = 126655, overlap = 774.594
PHY-3002 : Step(15): len = 117763, overlap = 823.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08443e-06
PHY-3002 : Step(16): len = 116780, overlap = 817.938
PHY-3002 : Step(17): len = 134732, overlap = 785.375
PHY-3002 : Step(18): len = 122341, overlap = 813.844
PHY-3002 : Step(19): len = 128294, overlap = 752.844
PHY-3002 : Step(20): len = 119961, overlap = 741.656
PHY-3002 : Step(21): len = 120103, overlap = 702.594
PHY-3002 : Step(22): len = 110845, overlap = 687.062
PHY-3002 : Step(23): len = 109479, overlap = 653.094
PHY-3002 : Step(24): len = 103066, overlap = 695.031
PHY-3002 : Step(25): len = 101748, overlap = 699.156
PHY-3002 : Step(26): len = 97882, overlap = 659.625
PHY-3002 : Step(27): len = 96512.2, overlap = 666.406
PHY-3002 : Step(28): len = 94230.9, overlap = 668.156
PHY-3002 : Step(29): len = 93917.5, overlap = 690.188
PHY-3002 : Step(30): len = 91029.8, overlap = 715.562
PHY-3002 : Step(31): len = 90905.1, overlap = 724.062
PHY-3002 : Step(32): len = 88914.7, overlap = 724.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.16887e-06
PHY-3002 : Step(33): len = 93200, overlap = 712.125
PHY-3002 : Step(34): len = 102230, overlap = 700.875
PHY-3002 : Step(35): len = 102506, overlap = 694.875
PHY-3002 : Step(36): len = 106464, overlap = 646.281
PHY-3002 : Step(37): len = 104386, overlap = 654.969
PHY-3002 : Step(38): len = 104407, overlap = 643.562
PHY-3002 : Step(39): len = 102678, overlap = 633.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.33774e-06
PHY-3002 : Step(40): len = 109562, overlap = 623.25
PHY-3002 : Step(41): len = 120387, overlap = 585.156
PHY-3002 : Step(42): len = 123076, overlap = 537.75
PHY-3002 : Step(43): len = 129168, overlap = 507.125
PHY-3002 : Step(44): len = 129101, overlap = 482.281
PHY-3002 : Step(45): len = 129947, overlap = 471.219
PHY-3002 : Step(46): len = 128615, overlap = 467.781
PHY-3002 : Step(47): len = 129178, overlap = 460.375
PHY-3002 : Step(48): len = 127568, overlap = 465.125
PHY-3002 : Step(49): len = 127875, overlap = 445.625
PHY-3002 : Step(50): len = 127155, overlap = 463.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.67548e-06
PHY-3002 : Step(51): len = 139702, overlap = 428.094
PHY-3002 : Step(52): len = 147528, overlap = 392.219
PHY-3002 : Step(53): len = 145848, overlap = 354.938
PHY-3002 : Step(54): len = 147352, overlap = 349.75
PHY-3002 : Step(55): len = 147576, overlap = 335.562
PHY-3002 : Step(56): len = 149298, overlap = 315.969
PHY-3002 : Step(57): len = 148777, overlap = 315.469
PHY-3002 : Step(58): len = 149600, overlap = 306.094
PHY-3002 : Step(59): len = 149101, overlap = 319.438
PHY-3002 : Step(60): len = 150084, overlap = 312.188
PHY-3002 : Step(61): len = 148781, overlap = 295.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.7351e-05
PHY-3002 : Step(62): len = 162054, overlap = 295.5
PHY-3002 : Step(63): len = 172004, overlap = 287.906
PHY-3002 : Step(64): len = 172683, overlap = 260.906
PHY-3002 : Step(65): len = 174682, overlap = 236.688
PHY-3002 : Step(66): len = 173981, overlap = 225.969
PHY-3002 : Step(67): len = 175655, overlap = 228.844
PHY-3002 : Step(68): len = 174141, overlap = 249.062
PHY-3002 : Step(69): len = 175676, overlap = 247.562
PHY-3002 : Step(70): len = 175678, overlap = 238.688
PHY-3002 : Step(71): len = 176288, overlap = 245.688
PHY-3002 : Step(72): len = 175372, overlap = 234.688
PHY-3002 : Step(73): len = 175625, overlap = 237.906
PHY-3002 : Step(74): len = 175080, overlap = 237.594
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.47019e-05
PHY-3002 : Step(75): len = 187663, overlap = 226.75
PHY-3002 : Step(76): len = 194298, overlap = 219.562
PHY-3002 : Step(77): len = 193596, overlap = 203.344
PHY-3002 : Step(78): len = 194995, overlap = 199.062
PHY-3002 : Step(79): len = 194482, overlap = 181.781
PHY-3002 : Step(80): len = 196023, overlap = 171.312
PHY-3002 : Step(81): len = 194758, overlap = 163.031
PHY-3002 : Step(82): len = 195647, overlap = 164.156
PHY-3002 : Step(83): len = 195225, overlap = 170
PHY-3002 : Step(84): len = 196169, overlap = 165.281
PHY-3002 : Step(85): len = 195134, overlap = 176.25
PHY-3002 : Step(86): len = 196070, overlap = 168.844
PHY-3002 : Step(87): len = 196328, overlap = 165.875
PHY-3002 : Step(88): len = 197293, overlap = 161.719
PHY-3002 : Step(89): len = 195948, overlap = 165.812
PHY-3002 : Step(90): len = 196347, overlap = 169.719
PHY-3002 : Step(91): len = 197154, overlap = 159.562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.94038e-05
PHY-3002 : Step(92): len = 207777, overlap = 169.031
PHY-3002 : Step(93): len = 213047, overlap = 168.594
PHY-3002 : Step(94): len = 212838, overlap = 156.438
PHY-3002 : Step(95): len = 213285, overlap = 149
PHY-3002 : Step(96): len = 213797, overlap = 152.938
PHY-3002 : Step(97): len = 215256, overlap = 158.281
PHY-3002 : Step(98): len = 215056, overlap = 157.188
PHY-3002 : Step(99): len = 215727, overlap = 152.938
PHY-3002 : Step(100): len = 215513, overlap = 144.844
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000138808
PHY-3002 : Step(101): len = 224209, overlap = 134.031
PHY-3002 : Step(102): len = 229453, overlap = 134.625
PHY-3002 : Step(103): len = 228560, overlap = 132.594
PHY-3002 : Step(104): len = 228059, overlap = 127.656
PHY-3002 : Step(105): len = 228134, overlap = 114.656
PHY-3002 : Step(106): len = 228857, overlap = 113.375
PHY-3002 : Step(107): len = 229066, overlap = 109.969
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000256778
PHY-3002 : Step(108): len = 234588, overlap = 105.25
PHY-3002 : Step(109): len = 238875, overlap = 93.9375
PHY-3002 : Step(110): len = 239511, overlap = 98.6562
PHY-3002 : Step(111): len = 240081, overlap = 96.25
PHY-3002 : Step(112): len = 241186, overlap = 94.9062
PHY-3002 : Step(113): len = 242461, overlap = 77.5625
PHY-3002 : Step(114): len = 242392, overlap = 79.8438
PHY-3002 : Step(115): len = 242751, overlap = 67.1562
PHY-3002 : Step(116): len = 244987, overlap = 66.9375
PHY-3002 : Step(117): len = 246043, overlap = 65.6875
PHY-3002 : Step(118): len = 245562, overlap = 71.5
PHY-3002 : Step(119): len = 246183, overlap = 67.3125
PHY-3002 : Step(120): len = 247366, overlap = 72.4062
PHY-3002 : Step(121): len = 246919, overlap = 72.5312
PHY-3002 : Step(122): len = 245414, overlap = 66.2188
PHY-3002 : Step(123): len = 244471, overlap = 62.1875
PHY-3002 : Step(124): len = 244013, overlap = 69.9375
PHY-3002 : Step(125): len = 243308, overlap = 67.3438
PHY-3002 : Step(126): len = 242781, overlap = 65.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000464451
PHY-3002 : Step(127): len = 245976, overlap = 69.375
PHY-3002 : Step(128): len = 248390, overlap = 67.625
PHY-3002 : Step(129): len = 249529, overlap = 61.2812
PHY-3002 : Step(130): len = 250432, overlap = 59.1562
PHY-3002 : Step(131): len = 250889, overlap = 64.4062
PHY-3002 : Step(132): len = 251061, overlap = 67.0938
PHY-3002 : Step(133): len = 250546, overlap = 67.0938
PHY-3002 : Step(134): len = 251068, overlap = 68.9688
PHY-3002 : Step(135): len = 251877, overlap = 68.6875
PHY-3002 : Step(136): len = 251682, overlap = 69.4062
PHY-3002 : Step(137): len = 251544, overlap = 71
PHY-3002 : Step(138): len = 251734, overlap = 63.0312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000827399
PHY-3002 : Step(139): len = 253518, overlap = 65.7812
PHY-3002 : Step(140): len = 254608, overlap = 65.7812
PHY-3002 : Step(141): len = 255597, overlap = 63.6562
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00133999
PHY-3002 : Step(142): len = 256994, overlap = 67.4062
PHY-3002 : Step(143): len = 258556, overlap = 68.4062
PHY-3002 : Step(144): len = 258979, overlap = 65.4375
PHY-3002 : Step(145): len = 259410, overlap = 63.25
PHY-3002 : Step(146): len = 260264, overlap = 67.6875
PHY-3002 : Step(147): len = 260833, overlap = 67.25
PHY-3002 : Step(148): len = 260697, overlap = 65
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020016s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (156.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11557.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 368792, over cnt = 1110(3%), over = 5740, worst = 32
PHY-1001 : End global iterations;  0.340156s wall, 0.625000s user + 0.109375s system = 0.734375s CPU (215.9%)

PHY-1001 : Congestion index: top1 = 73.90, top5 = 53.26, top10 = 42.76, top15 = 36.61.
PHY-3001 : End congestion estimation;  0.488665s wall, 0.750000s user + 0.125000s system = 0.875000s CPU (179.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.260323s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.68882e-05
PHY-3002 : Step(149): len = 338437, overlap = 26.875
PHY-3002 : Step(150): len = 330116, overlap = 27.9062
PHY-3002 : Step(151): len = 313417, overlap = 30.1562
PHY-3002 : Step(152): len = 311142, overlap = 28.8438
PHY-3002 : Step(153): len = 303339, overlap = 25.0312
PHY-3002 : Step(154): len = 303274, overlap = 24.875
PHY-3002 : Step(155): len = 296318, overlap = 25.4688
PHY-3002 : Step(156): len = 296408, overlap = 27.125
PHY-3002 : Step(157): len = 290315, overlap = 28.2188
PHY-3002 : Step(158): len = 290422, overlap = 27.2188
PHY-3002 : Step(159): len = 289824, overlap = 23.6562
PHY-3002 : Step(160): len = 290043, overlap = 23.75
PHY-3002 : Step(161): len = 290112, overlap = 24.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133776
PHY-3002 : Step(162): len = 293780, overlap = 25.3125
PHY-3002 : Step(163): len = 294191, overlap = 24.0312
PHY-3002 : Step(164): len = 300480, overlap = 26.75
PHY-3002 : Step(165): len = 301679, overlap = 22.1562
PHY-3002 : Step(166): len = 305759, overlap = 22.5625
PHY-3002 : Step(167): len = 308168, overlap = 21.4688
PHY-3002 : Step(168): len = 308341, overlap = 16.25
PHY-3002 : Step(169): len = 308362, overlap = 17.5938
PHY-3002 : Step(170): len = 305192, overlap = 18.7188
PHY-3002 : Step(171): len = 304755, overlap = 18.6562
PHY-3002 : Step(172): len = 301896, overlap = 29.5
PHY-3002 : Step(173): len = 300909, overlap = 27.875
PHY-3002 : Step(174): len = 300661, overlap = 29.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000267553
PHY-3002 : Step(175): len = 304624, overlap = 17.5625
PHY-3002 : Step(176): len = 309867, overlap = 17.7188
PHY-3002 : Step(177): len = 314344, overlap = 16.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000535106
PHY-3002 : Step(178): len = 317424, overlap = 17.5938
PHY-3002 : Step(179): len = 323592, overlap = 13.7188
PHY-3002 : Step(180): len = 329391, overlap = 11.0938
PHY-3002 : Step(181): len = 332432, overlap = 11.2188
PHY-3002 : Step(182): len = 332595, overlap = 8.40625
PHY-3002 : Step(183): len = 332221, overlap = 8.71875
PHY-3002 : Step(184): len = 331875, overlap = 8.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 79/11557.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 368568, over cnt = 1477(4%), over = 6905, worst = 27
PHY-1001 : End global iterations;  0.586440s wall, 0.968750s user + 0.109375s system = 1.078125s CPU (183.8%)

PHY-1001 : Congestion index: top1 = 69.61, top5 = 51.03, top10 = 42.36, top15 = 37.29.
PHY-3001 : End congestion estimation;  0.732677s wall, 1.109375s user + 0.109375s system = 1.218750s CPU (166.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.272162s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.94435e-05
PHY-3002 : Step(185): len = 327795, overlap = 120.875
PHY-3002 : Step(186): len = 329823, overlap = 96.5625
PHY-3002 : Step(187): len = 323950, overlap = 78.375
PHY-3002 : Step(188): len = 324290, overlap = 73.5938
PHY-3002 : Step(189): len = 321280, overlap = 68.1875
PHY-3002 : Step(190): len = 319515, overlap = 66.9062
PHY-3002 : Step(191): len = 316136, overlap = 70.2188
PHY-3002 : Step(192): len = 311808, overlap = 69.1875
PHY-3002 : Step(193): len = 311425, overlap = 67.3438
PHY-3002 : Step(194): len = 308729, overlap = 65.75
PHY-3002 : Step(195): len = 307525, overlap = 62.9062
PHY-3002 : Step(196): len = 307346, overlap = 61.0625
PHY-3002 : Step(197): len = 306696, overlap = 63.2188
PHY-3002 : Step(198): len = 306587, overlap = 65.2812
PHY-3002 : Step(199): len = 305770, overlap = 65.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000178887
PHY-3002 : Step(200): len = 309891, overlap = 58.1562
PHY-3002 : Step(201): len = 311015, overlap = 58.3125
PHY-3002 : Step(202): len = 314780, overlap = 52.75
PHY-3002 : Step(203): len = 317017, overlap = 50.5938
PHY-3002 : Step(204): len = 318564, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000357774
PHY-3002 : Step(205): len = 321482, overlap = 48.1562
PHY-3002 : Step(206): len = 324089, overlap = 47.0312
PHY-3002 : Step(207): len = 329462, overlap = 48.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 43660, tnet num: 11553, tinst num: 8872, tnode num: 54883, tedge num: 82884.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.441751s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (100.8%)

RUN-1004 : used memory is 414 MB, reserved memory is 400 MB, peak memory is 435 MB
OPT-1001 : Total overflow 344.34 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 484/11557.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 380216, over cnt = 1582(4%), over = 5807, worst = 28
PHY-1001 : End global iterations;  0.622936s wall, 1.000000s user + 0.046875s system = 1.046875s CPU (168.1%)

PHY-1001 : Congestion index: top1 = 56.68, top5 = 43.86, top10 = 37.93, top15 = 34.09.
PHY-1001 : End incremental global routing;  0.776063s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (155.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.357645s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.352144s wall, 1.734375s user + 0.046875s system = 1.781250s CPU (131.7%)

OPT-1001 : Current memory(MB): used = 426, reserve = 412, peak = 435.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9101/11557.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 380216, over cnt = 1582(4%), over = 5807, worst = 28
PHY-1002 : len = 404080, over cnt = 1077(3%), over = 3065, worst = 17
PHY-1002 : len = 419984, over cnt = 530(1%), over = 1522, worst = 16
PHY-1002 : len = 430016, over cnt = 169(0%), over = 472, worst = 15
PHY-1002 : len = 433984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.734242s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (149.0%)

PHY-1001 : Congestion index: top1 = 46.51, top5 = 38.48, top10 = 34.49, top15 = 31.82.
OPT-1001 : End congestion update;  0.877737s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (140.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11553 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.221427s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (98.8%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.099321s wall, 1.390625s user + 0.062500s system = 1.453125s CPU (132.2%)

OPT-1001 : Current memory(MB): used = 430, reserve = 416, peak = 435.
OPT-1001 : End physical optimization;  3.981033s wall, 4.640625s user + 0.125000s system = 4.765625s CPU (119.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3198 LUT to BLE ...
SYN-4008 : Packed 3198 LUT and 1937 SEQ to BLE.
SYN-4003 : Packing 1673 remaining SEQ's ...
SYN-4005 : Packed 705 SEQ with LUT/SLICE
SYN-4006 : 787 single LUT's are left
SYN-4006 : 968 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 4166/9418 primitive instances ...
PHY-3001 : End packing;  0.481338s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.6%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4395 instances
RUN-1001 : 2098 mslices, 2098 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9693 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5946 nets have 2 pins
RUN-1001 : 2624 nets have [3 - 5] pins
RUN-1001 : 906 nets have [6 - 10] pins
RUN-1001 : 97 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4391 instances, 4196 slices, 291 macros(1869 instances: 1212 mslices 657 lslices)
PHY-3001 : Huge net cam_rst_dup_73 with 1562 pins
PHY-3001 : Cell area utilization is 49%
PHY-3001 : After packing: Len = 328533, Over = 124
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5149/9693.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 410224, over cnt = 618(1%), over = 987, worst = 7
PHY-1002 : len = 413512, over cnt = 380(1%), over = 494, worst = 6
PHY-1002 : len = 416784, over cnt = 141(0%), over = 180, worst = 5
PHY-1002 : len = 417736, over cnt = 81(0%), over = 99, worst = 3
PHY-1002 : len = 418984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.674373s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (155.2%)

PHY-1001 : Congestion index: top1 = 43.28, top5 = 36.13, top10 = 32.32, top15 = 29.84.
PHY-3001 : End congestion estimation;  0.853013s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (144.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37275, tnet num: 9689, tinst num: 4391, tnode num: 45327, tedge num: 75494.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.653483s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (100.2%)

RUN-1004 : used memory is 434 MB, reserved memory is 420 MB, peak memory is 435 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.919723s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.37508e-05
PHY-3002 : Step(208): len = 314597, overlap = 123.5
PHY-3002 : Step(209): len = 311181, overlap = 125.5
PHY-3002 : Step(210): len = 298839, overlap = 145
PHY-3002 : Step(211): len = 294081, overlap = 151.5
PHY-3002 : Step(212): len = 290372, overlap = 164.5
PHY-3002 : Step(213): len = 287972, overlap = 181
PHY-3002 : Step(214): len = 287445, overlap = 183.75
PHY-3002 : Step(215): len = 286091, overlap = 177.5
PHY-3002 : Step(216): len = 285767, overlap = 176.25
PHY-3002 : Step(217): len = 285900, overlap = 173
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.75017e-05
PHY-3002 : Step(218): len = 292221, overlap = 154
PHY-3002 : Step(219): len = 295068, overlap = 145.5
PHY-3002 : Step(220): len = 302405, overlap = 125
PHY-3002 : Step(221): len = 299609, overlap = 125
PHY-3002 : Step(222): len = 299609, overlap = 125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.50033e-05
PHY-3002 : Step(223): len = 314116, overlap = 97.25
PHY-3002 : Step(224): len = 319386, overlap = 95.75
PHY-3002 : Step(225): len = 321254, overlap = 88.25
PHY-3002 : Step(226): len = 321709, overlap = 81.75
PHY-3002 : Step(227): len = 321036, overlap = 81
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.822490s wall, 0.609375s user + 1.546875s system = 2.156250s CPU (262.2%)

PHY-3001 : Trial Legalized: Len = 362203
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 377/9693.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 427656, over cnt = 1009(2%), over = 1723, worst = 8
PHY-1002 : len = 434832, over cnt = 509(1%), over = 726, worst = 7
PHY-1002 : len = 439624, over cnt = 221(0%), over = 323, worst = 6
PHY-1002 : len = 443216, over cnt = 36(0%), over = 54, worst = 3
PHY-1002 : len = 443976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.274265s wall, 1.906250s user + 0.062500s system = 1.968750s CPU (154.5%)

PHY-1001 : Congestion index: top1 = 41.55, top5 = 35.21, top10 = 31.85, top15 = 29.72.
PHY-3001 : End congestion estimation;  1.479470s wall, 2.109375s user + 0.062500s system = 2.171875s CPU (146.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.257155s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.41206e-05
PHY-3002 : Step(228): len = 344065, overlap = 6.75
PHY-3002 : Step(229): len = 334080, overlap = 23.75
PHY-3002 : Step(230): len = 330025, overlap = 30
PHY-3002 : Step(231): len = 328800, overlap = 31.25
PHY-3002 : Step(232): len = 327538, overlap = 35
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010759s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (145.2%)

PHY-3001 : Legalized: Len = 340790, Over = 0
PHY-3001 : Spreading special nets. 41 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031534s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.1%)

PHY-3001 : 51 instances has been re-located, deltaX = 15, deltaY = 34, maxDist = 2.
PHY-3001 : Final: Len = 341662, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37275, tnet num: 9689, tinst num: 4391, tnode num: 45327, tedge num: 75494.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.686089s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (99.2%)

RUN-1004 : used memory is 434 MB, reserved memory is 422 MB, peak memory is 448 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4171/9693.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 416096, over cnt = 784(2%), over = 1187, worst = 6
PHY-1002 : len = 421248, over cnt = 387(1%), over = 471, worst = 6
PHY-1002 : len = 424504, over cnt = 145(0%), over = 167, worst = 3
PHY-1002 : len = 425944, over cnt = 49(0%), over = 51, worst = 2
PHY-1002 : len = 426632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.925208s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (153.7%)

PHY-1001 : Congestion index: top1 = 40.50, top5 = 34.20, top10 = 31.24, top15 = 29.28.
PHY-1001 : End incremental global routing;  1.123937s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (143.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.270850s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.575943s wall, 2.031250s user + 0.031250s system = 2.062500s CPU (130.9%)

OPT-1001 : Current memory(MB): used = 440, reserve = 428, peak = 448.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8384/9693.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 426632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.058441s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (80.2%)

PHY-1001 : Congestion index: top1 = 40.50, top5 = 34.20, top10 = 31.24, top15 = 29.28.
OPT-1001 : End congestion update;  0.221157s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.209265s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.1%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.430563s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.0%)

OPT-1001 : Current memory(MB): used = 441, reserve = 429, peak = 448.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.194274s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8384/9693.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 426632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.059038s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.9%)

PHY-1001 : Congestion index: top1 = 40.50, top5 = 34.20, top10 = 31.24, top15 = 29.28.
PHY-1001 : End incremental global routing;  0.226723s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.253749s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8384/9693.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 426632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060879s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 40.50, top5 = 34.20, top10 = 31.24, top15 = 29.28.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.195631s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (95.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 40.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.867533s wall, 5.515625s user + 0.031250s system = 5.546875s CPU (114.0%)

RUN-1003 : finish command "place" in  25.727803s wall, 43.640625s user + 10.234375s system = 53.875000s CPU (209.4%)

RUN-1004 : used memory is 402 MB, reserved memory is 388 MB, peak memory is 448 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.242624s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (158.4%)

RUN-1004 : used memory is 402 MB, reserved memory is 389 MB, peak memory is 456 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4395 instances
RUN-1001 : 2098 mslices, 2098 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9693 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5946 nets have 2 pins
RUN-1001 : 2624 nets have [3 - 5] pins
RUN-1001 : 906 nets have [6 - 10] pins
RUN-1001 : 97 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37275, tnet num: 9689, tinst num: 4391, tnode num: 45327, tedge num: 75494.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.567539s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (99.7%)

RUN-1004 : used memory is 423 MB, reserved memory is 412 MB, peak memory is 456 MB
PHY-1001 : 2098 mslices, 2098 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9689 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 399376, over cnt = 1037(2%), over = 1828, worst = 8
PHY-1002 : len = 407784, over cnt = 546(1%), over = 813, worst = 8
PHY-1002 : len = 414608, over cnt = 173(0%), over = 248, worst = 6
PHY-1002 : len = 417832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.176255s wall, 1.750000s user + 0.046875s system = 1.796875s CPU (152.8%)

PHY-1001 : Congestion index: top1 = 40.11, top5 = 34.08, top10 = 31.05, top15 = 28.99.
PHY-1001 : End global routing;  1.353988s wall, 1.921875s user + 0.046875s system = 1.968750s CPU (145.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 461, reserve = 448, peak = 461.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net cam_rst_syn_76 will be merged with clock cam_rst_dup_73
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 716, reserve = 705, peak = 716.
PHY-1001 : End build detailed router design. 4.026237s wall, 3.984375s user + 0.031250s system = 4.015625s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 311128, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.880255s wall, 5.890625s user + 0.000000s system = 5.890625s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 750, reserve = 741, peak = 750.
PHY-1001 : End phase 1; 5.886574s wall, 5.890625s user + 0.000000s system = 5.890625s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 4008 net; 3.597156s wall, 3.578125s user + 0.015625s system = 3.593750s CPU (99.9%)

PHY-1022 : len = 1.06509e+06, over cnt = 386(0%), over = 386, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 755, reserve = 746, peak = 755.
PHY-1001 : End initial routed; 10.707380s wall, 20.328125s user + 0.328125s system = 20.656250s CPU (192.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7994(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.792     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.083088s wall, 2.078125s user + 0.015625s system = 2.093750s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 767, reserve = 758, peak = 767.
PHY-1001 : End phase 2; 12.790541s wall, 22.406250s user + 0.343750s system = 22.750000s CPU (177.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.06509e+06, over cnt = 386(0%), over = 386, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.034021s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.06157e+06, over cnt = 99(0%), over = 99, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.218281s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (179.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.06174e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.110302s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (141.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.06176e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.081531s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7994(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.792     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.076338s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 83 feed throughs used by 74 nets
PHY-1001 : End commit to database; 1.056237s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 814, reserve = 806, peak = 814.
PHY-1001 : End phase 3; 3.766646s wall, 3.968750s user + 0.015625s system = 3.984375s CPU (105.8%)

PHY-1003 : Routed, final wirelength = 1.06176e+06
PHY-1001 : Current memory(MB): used = 816, reserve = 809, peak = 816.
PHY-1001 : End export database. 0.030457s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.6%)

PHY-1001 : End detail routing;  26.806698s wall, 36.578125s user + 0.406250s system = 36.984375s CPU (138.0%)

RUN-1003 : finish command "route" in  30.100223s wall, 40.437500s user + 0.468750s system = 40.906250s CPU (135.9%)

RUN-1004 : used memory is 767 MB, reserved memory is 760 MB, peak memory is 816 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     7085   out of  19600   36.15%
#reg                     3619   out of  19600   18.46%
#le                      8052
  #lut only              4433   out of   8052   55.05%
  #reg only               967   out of   8052   12.01%
  #lut&reg               2652   out of   8052   32.94%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            1750
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         188
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         45
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                 23
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                 17
#7        cam_rst_dup_73                                             GCLK               io                 rst_n_syn_1.di                               14
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_17.f1    10
#9        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_select/mode[3]_syn_33.f1             9
#10       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             6
#11       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0
#12       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |8052   |5216    |1869    |3619    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |713    |481     |141     |398     |2       |0       |
|    command1                          |command                                    |58     |58      |0       |47      |0       |0       |
|    control1                          |control_interface                          |94     |65      |24      |46      |0       |0       |
|    data_path1                        |sdr_data_path                              |6      |6       |0       |3       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |120    |72      |18      |93      |1       |0       |
|      dcfifo_component                |softfifo                                   |120    |72      |18      |93      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |24      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |25      |0       |32      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |63      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |63      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |18      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |20      |0       |37      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |9      |9       |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |152    |88      |64      |33      |0       |0       |
|  u_camera_init                       |camera_init                                |538    |523     |9       |100     |0       |0       |
|    u_i2c_write                       |i2c_module                                 |178    |178     |0       |48      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |59      |17      |60      |0       |0       |
|  u_image_process                     |image_process                              |6184   |3793    |1555    |2908    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |165    |96      |45      |76      |2       |0       |
|      u_three_martix_4                |three_martix                               |155    |89      |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |173    |117     |45      |79      |2       |0       |
|      u_three_martix_3                |three_martix                               |160    |108     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |1322   |791     |340     |559     |0       |9       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1784   |1135    |403     |942     |0       |20      |
|      u_Divider_1                     |Divider                                    |169    |96      |32      |97      |0       |0       |
|      u_Divider_2                     |Divider                                    |112    |72      |32      |42      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |272    |129     |46      |173     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |188    |113     |46      |92      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |195    |112     |46      |92      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |184    |123     |45      |72      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |10     |3       |0       |10      |0       |0       |
|      u_three_martix                  |three_martix                               |174    |120     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |727    |433     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |487    |297     |190     |127     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |83     |53      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |82     |52      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |85     |55      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |240    |136     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |722    |426     |235     |261     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |492    |302     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |230    |124     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |407    |279     |81      |216     |0       |0       |
|      u_Divider_1                     |Divider                                    |188    |109     |32      |117     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |153    |38      |14      |131     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |371    |209     |92      |179     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |143    |95      |47      |48      |0       |0       |
|      u_three_martix_2                |three_martix                               |228    |114     |45      |131     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |161    |122     |36      |62      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |38     |21      |5       |22      |0       |0       |
|  u_vga_display                       |vga_display                                |118    |93      |24      |23      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5865  
    #2          2       1293  
    #3          3       760   
    #4          4       523   
    #5        5-10      924   
    #6        11-50     124   
    #7       51-100      18   
    #8       101-500     3    
    #9        >500       1    
  Average     2.65            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.435269s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (162.2%)

RUN-1004 : used memory is 767 MB, reserved memory is 761 MB, peak memory is 821 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4391
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9693, pip num: 83633
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 83
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3119 valid insts, and 251968 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.659776s wall, 83.359375s user + 0.921875s system = 84.281250s CPU (1265.5%)

RUN-1004 : used memory is 767 MB, reserved memory is 770 MB, peak memory is 950 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221031_212625.log"
