0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.srcs/sim_1/new/test.v,1616436887,verilog,,,,part1_d_test;part1_e_test;part1_f_test;part2_a_test;part2_b_test,,,,,,,,
C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.srcs/sources_1/new/modules.v,1616442654,verilog,,C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.srcs/sim_1/new/test.v,,andgate;andgatefourinput;andgatethreeinput;d38;m81;nandgate;nandgate_3;notgate;orgate;orgateeightinput;part1_d;part1_e;part1_f;part2_a;part2_b,,,,,,,,
