# low-power-det-flipflop
A single-phase-clock dual-edge-triggered (DET) flip-flop using a single-transistor-clocked buffer (STCB), optimized for low power and minimal redundant transitions.
