 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SCC_4LC_encoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:40:56 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: message[8] (input port clocked by vclk)
  Endpoint: codeword[2]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[8] (in)                          0.00       0.00 r
  U157/X (STP_EO3_2)                       0.09       0.09 f
  U158/X (STP_EO3_0P5)                     0.09       0.17 f
  U159/X (STP_EO3_0P5)                     0.09       0.27 f
  U126/X (STP_EO3_0P5)                     0.09       0.36 f
  U162/X (STP_EO3_0P5)                     0.04       0.40 r
  codeword[2] (out)                        0.00       0.40 r
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[8] (input port clocked by vclk)
  Endpoint: codeword[2]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[8] (in)                          0.00       0.00 r
  U157/X (STP_EO3_2)                       0.09       0.09 f
  U158/X (STP_EO3_0P5)                     0.09       0.17 f
  U159/X (STP_EO3_0P5)                     0.09       0.27 f
  U126/X (STP_EO3_0P5)                     0.09       0.36 f
  U162/X (STP_EO3_0P5)                     0.04       0.40 r
  codeword[2] (out)                        0.00       0.40 r
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[46]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[46] (in)                         0.00       0.00 r
  U110/X (STP_EO3_3)                       0.08       0.08 f
  U152/X (STP_EO3_0P5)                     0.09       0.18 f
  U98/X (STP_AO2BB2_0P5)                   0.05       0.23 f
  U104/X (STP_EO3_1)                       0.09       0.32 f
  U176/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[5] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[46]
              (input port clocked by vclk)
  Endpoint: codeword[4]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[46] (in)                         0.00       0.00 r
  U110/X (STP_EO3_3)                       0.08       0.08 f
  U152/X (STP_EO3_0P5)                     0.09       0.18 f
  U98/X (STP_AO2BB2_0P5)                   0.05       0.23 f
  U104/X (STP_EO3_1)                       0.09       0.32 f
  U171/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[4] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[46]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[46] (in)                         0.00       0.00 r
  U110/X (STP_EO3_3)                       0.08       0.08 f
  U152/X (STP_EO3_0P5)                     0.09       0.17 f
  U98/X (STP_AO2BB2_0P5)                   0.05       0.23 f
  U104/X (STP_EO3_1)                       0.09       0.32 f
  U176/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[5] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[46]
              (input port clocked by vclk)
  Endpoint: codeword[4]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[46] (in)                         0.00       0.00 r
  U110/X (STP_EO3_3)                       0.08       0.08 f
  U152/X (STP_EO3_0P5)                     0.09       0.17 f
  U98/X (STP_AO2BB2_0P5)                   0.05       0.23 f
  U104/X (STP_EO3_1)                       0.09       0.32 f
  U171/X (STP_EO3_0P5)                     0.08       0.40 f
  codeword[4] (out)                        0.00       0.40 f
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[26]
              (input port clocked by vclk)
  Endpoint: codeword[2]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[26] (in)                         0.00       0.00 f
  U157/X (STP_EO3_2)                       0.09       0.09 f
  U158/X (STP_EO3_0P5)                     0.09       0.17 f
  U159/X (STP_EO3_0P5)                     0.09       0.26 f
  U126/X (STP_EO3_0P5)                     0.09       0.36 f
  U162/X (STP_EO3_0P5)                     0.04       0.40 r
  codeword[2] (out)                        0.00       0.40 r
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[26]
              (input port clocked by vclk)
  Endpoint: codeword[2]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[26] (in)                         0.00       0.00 f
  U157/X (STP_EO3_2)                       0.09       0.09 f
  U158/X (STP_EO3_0P5)                     0.09       0.17 f
  U159/X (STP_EO3_0P5)                     0.09       0.26 f
  U126/X (STP_EO3_0P5)                     0.09       0.36 f
  U162/X (STP_EO3_0P5)                     0.04       0.40 r
  codeword[2] (out)                        0.00       0.40 r
  data arrival time                                   0.40

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: message[44]
              (input port clocked by vclk)
  Endpoint: codeword[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[44] (in)                         0.00       0.00 r
  U97/X (STP_EO3_2)                        0.09       0.09 f
  U141/X (STP_EO3_0P5)                     0.10       0.19 f
  U99/X (STP_EO3_2)                        0.08       0.27 r
  U127/X (STP_EN3_1)                       0.05       0.32 f
  U103/X (STP_AO2BB2_V3_1)                 0.04       0.35 f
  U167/X (STP_EO3_0P5)                     0.04       0.39 r
  codeword[3] (out)                        0.00       0.39 r
  data arrival time                                   0.39

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: message[44]
              (input port clocked by vclk)
  Endpoint: codeword[3]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SCC_4LC_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  message[44] (in)                         0.00       0.00 r
  U97/X (STP_EO3_2)                        0.09       0.09 f
  U141/X (STP_EO3_0P5)                     0.10       0.19 f
  U99/X (STP_EO3_2)                        0.08       0.27 r
  U127/X (STP_EN3_1)                       0.05       0.32 f
  U103/X (STP_AO2BB2_V3_1)                 0.04       0.35 f
  U167/X (STP_EO3_0P5)                     0.04       0.39 r
  codeword[3] (out)                        0.00       0.39 r
  data arrival time                                   0.39

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
