 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Fri Apr 29 17:31:13 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          1.51
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.88
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9208
  Buf/Inv Cell Count:             927
  Buf Cell Count:                 443
  Inv Cell Count:                 484
  CT Buf/Inv Cell Count:            9
  Combinational Cell Count:      8131
  Sequential Cell Count:         1077
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    17298.489372
  Noncombinational Area:  4509.666119
  Buf/Inv Area:           1062.633627
  Total Buffer Area:           757.11
  Total Inverter Area:         305.52
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       15645.29
  Net YLength        :       14967.56
  -----------------------------------
  Cell Area:             21808.155491
  Design Area:           21808.155491
  Net Length        :        30612.85


  Design Rules
  -----------------------------------
  Total Number of Nets:         11956
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-137

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               22.60
  -----------------------------------------
  Overall Compile Time:               23.60
  Overall Compile Wall Clock Time:    23.84

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1

  --------------------------------------------------------------------


1
