INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/basecnn/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/basecnn/muladdtree3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muladdtree3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/basecnn/combined_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combined_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phat6/OneDrive/Desktop/testnaykia/vivado/basecnn/basecnn/basecnn.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
