0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/beck/projects/neander-vhdl/neander-vivado/neander-vivado.sim/sim_1/synth/func/xsim/testbench1_func_synth.v,1690500365,verilog,,,,blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_5;blk_mem_gen_0_blk_mem_gen_v8_4_5_synth;glbl;neander,,,,,,,,
C:/Users/beck/projects/neander-vhdl/neander-vivado/neander-vivado.srcs/sources_1/imports/placa1/testbench1.vhd,1690499704,vhdl,,,,testbench1,,,,,,,,
