--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml seven_bit_adder.twx seven_bit_adder.ncd -o
seven_bit_adder.twr seven_bit_adder.pcf -ucf seven_bit_adder.ucf

Design file:              seven_bit_adder.ncd
Physical constraint file: seven_bit_adder.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PB1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |   -0.384(R)|    2.090(R)|PB1_BUFGP         |   0.000|
Y<1>        |    0.236(R)|    1.595(R)|PB1_BUFGP         |   0.000|
Y<2>        |   -0.221(R)|    1.960(R)|PB1_BUFGP         |   0.000|
Y<3>        |    0.257(R)|    1.577(R)|PB1_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |    0.310(R)|    1.770(R)|PB2_BUFGP         |   0.000|
Y<1>        |    0.123(R)|    1.920(R)|PB2_BUFGP         |   0.000|
Y<2>        |   -0.091(R)|    2.100(R)|PB2_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB3
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |   -0.951(R)|    3.044(R)|PB3_BUFGP         |   0.000|
Y<1>        |   -0.890(R)|    2.995(R)|PB3_BUFGP         |   0.000|
Y<2>        |   -1.338(R)|    3.356(R)|PB3_BUFGP         |   0.000|
Y<3>        |   -0.869(R)|    2.981(R)|PB3_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock PB4
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Y<0>        |    0.467(R)|    1.501(R)|PB4_BUFGP         |   0.000|
Y<1>        |    0.367(R)|    1.581(R)|PB4_BUFGP         |   0.000|
Y<2>        |    0.484(R)|    1.497(R)|PB4_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock PB1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
carry_out   |   18.086(R)|PB1_BUFGP         |   0.000|
out<0>      |   11.427(R)|PB1_BUFGP         |   0.000|
out<1>      |   11.691(R)|PB1_BUFGP         |   0.000|
out<2>      |   12.716(R)|PB1_BUFGP         |   0.000|
out<3>      |   14.191(R)|PB1_BUFGP         |   0.000|
out<4>      |   15.132(R)|PB1_BUFGP         |   0.000|
out<5>      |   16.262(R)|PB1_BUFGP         |   0.000|
out<6>      |   17.570(R)|PB1_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
carry_out   |   15.492(R)|PB2_BUFGP         |   0.000|
out<4>      |   11.964(R)|PB2_BUFGP         |   0.000|
out<5>      |   13.638(R)|PB2_BUFGP         |   0.000|
out<6>      |   14.976(R)|PB2_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB3 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
carry_out   |   19.042(R)|PB3_BUFGP         |   0.000|
out<0>      |   12.991(R)|PB3_BUFGP         |   0.000|
out<1>      |   12.801(R)|PB3_BUFGP         |   0.000|
out<2>      |   13.672(R)|PB3_BUFGP         |   0.000|
out<3>      |   15.147(R)|PB3_BUFGP         |   0.000|
out<4>      |   16.088(R)|PB3_BUFGP         |   0.000|
out<5>      |   17.218(R)|PB3_BUFGP         |   0.000|
out<6>      |   18.526(R)|PB3_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock PB4 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
carry_out   |   14.697(R)|PB4_BUFGP         |   0.000|
out<4>      |   11.306(R)|PB4_BUFGP         |   0.000|
out<5>      |   12.843(R)|PB4_BUFGP         |   0.000|
out<6>      |   14.181(R)|PB4_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Wed Jan 22 15:47:32 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 352 MB



