Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : s1238
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:35:15 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.35
  Critical Path Slack:          -3.40
  Critical Path Clk Period:      2.00
  Total Negative Slack:        -57.21
  No. of Violating Paths:       32.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         18
  Hierarchical Port Count:         54
  Leaf Cell Count:                655
  Buf/Inv Cell Count:             295
  Buf Cell Count:                 125
  Inv Cell Count:                 170
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       637
  Sequential Cell Count:           18
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1236.664718
  Noncombinational Area:   118.939396
  Buf/Inv Area:            472.707854
  Total Buffer Area:           254.14
  Total Inverter Area:         218.56
  Macro/Black Box Area:      0.000000
  Net Area:                223.832873
  -----------------------------------
  Cell Area:              1355.604114
  Design Area:            1579.436987


  Design Rules
  -----------------------------------
  Total Number of Nets:           670
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                 12.20
  Mapping Optimization:               10.96
  -----------------------------------------
  Overall Compile Time:               24.82
  Overall Compile Wall Clock Time:    25.04

  --------------------------------------------------------------------

  Design  WNS: 3.40  TNS: 57.21  Number of Violating Paths: 32


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
