--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/OwnProjects/HardwareDesign/lab4/lab3.ise -intstyle ise -v 3 -s 5 -xml
Full_Device Full_Device.ncd -o Full_Device.twr Full_Device.pcf -ucf
Device_UCF.ucf

Design file:              Full_Device.ncd
Physical constraint file: Full_Device.pcf
Device,package,speed:     xc2s200,fg256,-5 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
notTCD      |   15.067(R)|CLK_BUFGP         |   0.000|
notTCU      |   14.698(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock CPD to Pad
------------+------------+--------------------------+--------+
            | clk (edge) |                          | Clock  |
Destination |   to PAD   |Internal Clock(s)         | Phase  |
------------+------------+--------------------------+--------+
OUTPUT<0>   |   17.780(R)|Counter_Module/Trigger_0/T|   0.000|
OUTPUT<1>   |   19.693(R)|Counter_Module/Trigger_1/T|   0.000|
OUTPUT<2>   |   16.420(R)|Counter_Module/Trigger_2/T|   0.000|
OUTPUT<3>   |   19.581(R)|Counter_Module/Trigger_3/T|   0.000|
notTCD      |   19.046(R)|Counter_Module/Trigger_0/T|   0.000|
            |   20.603(R)|Counter_Module/Trigger_1/T|   0.000|
            |   17.918(R)|Counter_Module/Trigger_2/T|   0.000|
            |   20.852(R)|Counter_Module/Trigger_3/T|   0.000|
notTCU      |   19.976(R)|Counter_Module/Trigger_0/T|   0.000|
            |   22.523(R)|Counter_Module/Trigger_3/T|   0.000|
------------+------------+--------------------------+--------+

Clock CPU to Pad
------------+------------+--------------------------+--------+
            | clk (edge) |                          | Clock  |
Destination |   to PAD   |Internal Clock(s)         | Phase  |
------------+------------+--------------------------+--------+
OUTPUT<0>   |   18.103(R)|Counter_Module/Trigger_0/T|   0.000|
OUTPUT<1>   |   19.205(R)|Counter_Module/Trigger_1/T|   0.000|
OUTPUT<2>   |   16.702(R)|Counter_Module/Trigger_2/T|   0.000|
OUTPUT<3>   |   21.113(R)|Counter_Module/Trigger_3/T|   0.000|
notTCD      |   19.369(R)|Counter_Module/Trigger_0/T|   0.000|
            |   20.115(R)|Counter_Module/Trigger_1/T|   0.000|
            |   18.200(R)|Counter_Module/Trigger_2/T|   0.000|
            |   22.384(R)|Counter_Module/Trigger_3/T|   0.000|
notTCU      |   20.299(R)|Counter_Module/Trigger_0/T|   0.000|
            |   24.055(R)|Counter_Module/Trigger_3/T|   0.000|
------------+------------+--------------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.458|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CPD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   10.550|         |         |         |
CPD            |   10.563|    1.034|         |         |
CPU            |   10.563|    2.419|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   10.550|         |         |         |
CPD            |   10.563|    1.375|         |         |
CPU            |   10.563|    0.891|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CPD            |notTCD         |   12.500|
CPU            |notTCU         |   12.592|
---------------+---------------+---------+


Analysis completed Thu Nov 14 14:26:27 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 104 MB



