#Start recording tcl command: 10/4/2017 11:07:34
#Project Location: C:/Users/eliot/Documents/Github/arqui3CM3/ram00; Project name: ram00
prj_project new -name "ram00" -impl "ram00" -dev LCMXO2-7000HE-4TG144C -synthesis "synplify"
file copy -force -- "C:/Users/eliot/Documents/Github/arqui3CM3/key00/key00/source/coder00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/key00/key00/source/contring00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/key00/key00/source/div00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/key00/key00/source/osc00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/key00/key00/source/packagediv00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/ram00/ram00/source"
file copy -force -- "C:/Users/eliot/Documents/Github/arqui3CM3/key00/key00/source/toposcdiv00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/ram00/ram00/source"
prj_src add "C:/Users/eliot/Documents/Github/arqui3CM3/ram00/ram00/source/coder00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/ram00/ram00/source/contring00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/ram00/ram00/source/div00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/ram00/ram00/source/osc00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/ram00/ram00/source/packagediv00.vhdl" "C:/Users/eliot/Documents/Github/arqui3CM3/ram00/ram00/source/toposcdiv00.vhdl"
prj_project save
prj_project save
#Stop recording: 10/4/2017 11:48:59
