#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Mar 10 16:13:39 2022
# Process ID: 8240
# Current directory: D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8712 D:\Documents\Raul-Gomez\digital-electronics-1\labs\05-ffs\flipflops\flipflops.xpr
# Log file: D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/vivado.log
# Journal file: D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/flipflops.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/flipflops.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/flipflops.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/flipflops.srcs/sources_1/new/t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_ff_rst'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/flipflops.srcs/sources_1/new/t_ff_rst.vhd:58]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/flipflops.srcs/sources_1/new/t_ff_rst.vhd:59]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/flipflops.srcs/sources_1/new/t_ff_rst.vhd:60]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/flipflops.srcs/sources_1/new/t_ff_rst.vhd:42]
INFO: [VRFC 10-3070] VHDL file 'D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/flipflops.srcs/sources_1/new/t_ff_rst.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/flipflops.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/Raul-Gomez/digital-electronics-1/labs/05-ffs/flipflops/flipflops.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 16:23:55 2022...
