#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Dec 23 01:03:58 2025
# Process ID         : 22172
# Current directory  : C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.runs/synth_1
# Command line       : vivado.exe -log keccak_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source keccak_top.tcl
# Log file           : C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.runs/synth_1/keccak_top.vds
# Journal file       : C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.runs/synth_1\vivado.jou
# Running On         : DESKTOP-DI4989O
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 9 7900X 12-Core Processor            
# CPU Frequency      : 4700 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 67756 MB
# Swap memory        : 9663 MB
# Total Virtual      : 77420 MB
# Available Virtual  : 16066 MB
#-----------------------------------------------------------
source keccak_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jakub/projects/rim-projekt/packaged_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/utils_1/imports/synth_1/keccak_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/utils_1/imports/synth_1/keccak_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top keccak_top -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40132
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1836.746 ; gain = 212.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'keccak_top' [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_top.vhd:75]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'keccak_top_control_s_axi' declared at 'C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_top_control_s_axi.vhd:12' bound to instance 'control_inst' of component 'keccak_top_control_s_axi' [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_top.vhd:221]
INFO: [Synth 8-638] synthesizing module 'keccak_top_control_s_axi' [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_top_control_s_axi.vhd:84]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'keccak_top_control_s_axi' (0#1) [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_top_control_s_axi.vhd:84]
INFO: [Synth 8-3491] module 'keccak_f1600' declared at 'C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_f1600.vhd:16' bound to instance 'perm_inst' of component 'keccak_f1600' [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_top.vhd:260]
INFO: [Synth 8-638] synthesizing module 'keccak_f1600' [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_f1600.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'keccak_f1600' (0#1) [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_f1600.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'keccak_top' (0#1) [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_top.vhd:75]
INFO: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_top_control_s_axi.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_i_reg was removed.  [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/sources_1/imports/vhdl/keccak_top.vhd:253]
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[7] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[6] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[5] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[4] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[3] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[2] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[1] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[0] driven by constant 1
WARNING: [Synth 8-7129] Port AWADDR[1] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module keccak_top_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[7] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[6] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[5] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[4] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[3] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[2] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[1] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[0] in module keccak_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1983.383 ; gain = 359.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1983.383 ; gain = 359.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1983.383 ; gain = 359.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1983.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/constrs_1/imports/vhdl/keccak_top.xdc]
Finished Parsing XDC File [C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.srcs/constrs_1/imports/vhdl/keccak_top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2078.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2078.762 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2078.762 ; gain = 454.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2078.762 ; gain = 454.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2078.762 ; gain = 454.438
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'keccak_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'keccak_top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'keccak_f1600'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'keccak_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'keccak_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'keccak_top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 running |                              010 |                               01
              done_state |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'keccak_f1600'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
           s_absorb_read |                              001 |                              001
      s_absorb_wait_perm |                              010 |                              010
               s_padding |                              011 |                              011
            s_final_perm |                              100 |                              100
        s_squeeze_output |                              101 |                              101
                  s_done |                              110 |                              111
          s_squeeze_perm |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'keccak_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2078.762 ; gain = 454.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   8 Input    4 Bit       Adders := 1     
+---XORs : 
	   5 Input     64 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 55    
	   3 Input     64 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 50    
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   3 Input   64 Bit        Muxes := 25    
	   8 Input   64 Bit        Muxes := 50    
	   2 Input   64 Bit        Muxes := 27    
	   8 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 110   
	   3 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[7] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[6] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[5] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[4] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[3] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[2] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[1] driven by constant 1
WARNING: [Synth 8-3917] design keccak_top has port output_stream_TSTRB[0] driven by constant 1
WARNING: [Synth 8-7129] Port input_stream_TSTRB[7] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[6] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[5] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[4] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[3] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[2] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[1] in module keccak_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_stream_TSTRB[0] in module keccak_top is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module keccak_top_control_s_axi.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module keccak_top_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2473.176 ; gain = 848.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2749.133 ; gain = 1124.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 3287.969 ; gain = 1663.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 3287.969 ; gain = 1663.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 3287.969 ; gain = 1663.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 3287.969 ; gain = 1663.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 3287.969 ; gain = 1663.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 3287.969 ; gain = 1663.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 3287.969 ; gain = 1663.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 3287.969 ; gain = 1663.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |  1645|
|4     |LUT3  |   126|
|5     |LUT4  |    68|
|6     |LUT5  |  1560|
|7     |LUT6  |  5986|
|8     |MUXF7 |   579|
|9     |MUXF8 |   256|
|10    |FDRE  |  3458|
|11    |FDSE  |     2|
|12    |IBUF  |   110|
|13    |OBUF  |   125|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:01:39 . Memory (MB): peak = 3287.969 ; gain = 1663.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 3287.969 ; gain = 1568.266
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 3287.969 ; gain = 1663.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3287.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 946 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3287.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 111 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 110 instances

Synth Design complete | Checksum: 2ac547d6
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 3287.969 ; gain = 2743.559
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3287.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jakub/projects/rim-projekt/keccak_ip_core/keccak_ip_core.runs/synth_1/keccak_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file keccak_top_utilization_synth.rpt -pb keccak_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 23 01:05:52 2025...
