===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.0971 seconds

  ----Wall Time----  ----Name----
    4.4359 ( 12.3%)  FIR Parser
   17.3377 ( 48.0%)  'firrtl.circuit' Pipeline
    0.6081 (  1.7%)    EmitMetadata
    1.5435 (  4.3%)    'firrtl.module' Pipeline
    1.4008 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1426 (  0.4%)      LowerCHIRRTL
    0.1116 (  0.3%)    InferWidths
    0.7712 (  2.1%)    InferResets
    0.0233 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0491 (  0.1%)    PrefixModules
    0.0250 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.7633 (  2.1%)    LowerFIRRTLTypes
    7.1561 ( 19.8%)    'firrtl.module' Pipeline
    0.9775 (  2.7%)      ExpandWhens
    6.1785 ( 17.1%)      Canonicalizer
    0.4484 (  1.2%)    Inliner
    1.3177 (  3.7%)    IMConstProp
    0.0417 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.5685 ( 12.7%)    'firrtl.module' Pipeline
    4.5685 ( 12.7%)      Canonicalizer
    2.8414 (  7.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.1047 ( 22.5%)  'hw.module' Pipeline
    0.0899 (  0.2%)    HWCleanup
    1.2240 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.6906 ( 18.5%)    Canonicalizer
    0.1002 (  0.3%)    HWLegalizeModules
    0.4030 (  1.1%)  HWLegalizeNames
    0.9900 (  2.7%)  'hw.module' Pipeline
    0.9900 (  2.7%)    PrettifyVerilog
    1.9820 (  5.5%)  ExportVerilog emission
    0.0021 (  0.0%)  Rest
   36.0971 (100.0%)  Total

{
  totalTime: 36.126,
  maxMemory: 647286784
}
