<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1254</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:3px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:10px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1254-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1254.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">34-4&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">SYSTEM&#160;MANAGEMENT&#160;MODE</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft07">The default SMRAM size&#160;is 64&#160;KBytes&#160;beginning at&#160;a base&#160;physical address in physical memory&#160;called&#160;the SMBASE&#160;<br/><a href="o_fe12b1e2a880e0ce-1254.html">(see&#160;Figure&#160;34-1).</a>&#160;The&#160;SMBASE&#160;default value&#160;following a&#160;hardware&#160;reset&#160;is 30000H.&#160;The&#160;processor looks for the&#160;<br/>first instruction of the&#160;SMI handler&#160;at the&#160;address [SMBASE&#160;+ 8000H].&#160;It stores&#160;the&#160;processorâ€™s state&#160;in the&#160;area&#160;<br/>from&#160;[SMBASE + FE00H]&#160;to [SMBASE + FFFFH]. Se<a href="o_fe12b1e2a880e0ce-1254.html">e Section&#160;34.4.1&#160;</a>for&#160;a description of&#160;the mapping of the&#160;state&#160;<br/>save&#160;area.<br/>The system&#160;logic is&#160;minimally&#160;required&#160;to decode&#160;the&#160;physical address range&#160;for&#160;the SMRAM from [SMBASE +&#160;<br/>8000H]&#160;to [SMBASE + FFFFH]. A larger&#160;area can be decoded&#160;if needed. The size of this SMRAM&#160;can be between 32&#160;<br/>KBytes and 4&#160;GBytes.<br/>The location of the SMRAM&#160;can be&#160;changed by&#160;changing&#160;the SMBASE&#160;value (see<a href="o_fe12b1e2a880e0ce-1264.html">&#160;Section 34.11).</a>&#160;It should be&#160;noted&#160;<br/>that&#160;all processors in&#160;a&#160;multiple-processor system&#160;are&#160;initialized with the&#160;same SMBASE value (30000H). Initializa-<br/>tion&#160;software must sequentially place each&#160;processor&#160;in SMM&#160;and change its&#160;SMBASE so&#160;that it&#160;does&#160;not&#160;overlap&#160;<br/>those of other processors.<br/>The actual physical location of the&#160;SMRAM&#160;can&#160;be in system memory or in a separate&#160;RAM memory. The processor&#160;<br/>generates an SMI&#160;acknowledge transaction&#160;(P6 family&#160;processors) or&#160;asserts the&#160;SMIACT# pin&#160;(Pentium&#160;and&#160;<br/>Intel486&#160;processors) when the&#160;processor&#160;receives&#160;an&#160;SMI (see<a href="o_fe12b1e2a880e0ce-1252.html">&#160;Section 34.3.1).</a>&#160;<br/>System logic can&#160;use the&#160;SMI&#160;acknowledge transaction&#160;or&#160;the&#160;assertion of&#160;the SMIACT# pin to&#160;decode accesses&#160;to&#160;<br/>the SMRAM and redirect them&#160;(if desired)&#160;to specific&#160;SMRAM memory.&#160;If&#160;a separate RAM memory is&#160;used&#160;for&#160;<br/>SMRAM, system logic&#160;should&#160;provide a&#160;programmable&#160;method&#160;of mapping&#160;the SMRAM&#160;into system&#160;memory space&#160;<br/>when&#160;the processor is&#160;not in SMM. This&#160;mechanism will enable start-up procedures&#160;to&#160;initialize the&#160;SMRAM space&#160;<br/>(that is, load the&#160;SMI&#160;handler)&#160;before&#160;executing&#160;the SMI handler during&#160;SMM.</p>
<p style="position:absolute;top:494px;left:68px;white-space:nowrap" class="ft03">34.4.1&#160;</p>
<p style="position:absolute;top:494px;left:148px;white-space:nowrap" class="ft03">SMRAM State Save&#160;Map</p>
<p style="position:absolute;top:525px;left:68px;white-space:nowrap" class="ft07">When&#160;an IA-32 processor that does not&#160;support&#160;Intel 64 architecture initially enters SMM, it&#160;writes&#160;its&#160;state to&#160;the&#160;<br/>state&#160;save&#160;area of the&#160;SMRAM.&#160;&#160;&#160;The state&#160;save&#160;area&#160;begins&#160;at [SMBASE +&#160;8000H +&#160;7FFFH]&#160;and extends down to&#160;<br/>[SMBASE + 8000<a href="o_fe12b1e2a880e0ce-1255.html">H + 7E00H]. Table 34-1 shows the</a>&#160;state&#160;save&#160;map.&#160;The&#160;offset in column 1&#160;is&#160;relative&#160;to the&#160;<br/>SMBASE&#160;value plus 8000H.&#160;Reserved spaces should&#160;not be used&#160;by software.<br/>Some of the&#160;registers in&#160;the SMRAM state save area&#160;(marked&#160;YES&#160;in column 3)&#160;may&#160;be&#160;read&#160;and changed by&#160;the&#160;<br/>SMI handler,&#160;with the&#160;changed&#160;values&#160;restored to&#160;the processor registers&#160;by&#160;the RSM&#160;instruction. Some&#160;register&#160;<br/>images are&#160;read-only,&#160;and&#160;must&#160;not be modified&#160;(modifying&#160;these&#160;registers will result&#160;in unpredictable&#160;behavior).&#160;<br/>An SMI handler should&#160;not&#160;rely&#160;on&#160;any&#160;values stored&#160;in an area that is&#160;marked&#160;as reserved.</p>
<p style="position:absolute;top:687px;left:171px;white-space:nowrap" class="ft04">&#160;</p>
<p style="position:absolute;top:895px;left:359px;white-space:nowrap" class="ft05">Figure&#160;34-1. &#160;SMRAM&#160;Usage</p>
<p style="position:absolute;top:723px;left:442px;white-space:nowrap" class="ft06">Start of State Save&#160;Area</p>
<p style="position:absolute;top:713px;left:253px;white-space:nowrap" class="ft06">SMBASE +&#160;FFFFH</p>
<p style="position:absolute;top:872px;left:305px;white-space:nowrap" class="ft06">SMBASE</p>
<p style="position:absolute;top:803px;left:256px;white-space:nowrap" class="ft06">SMBASE + 8000H</p>
<p style="position:absolute;top:696px;left:483px;white-space:nowrap" class="ft06">SMRAM</p>
<p style="position:absolute;top:794px;left:442px;white-space:nowrap" class="ft06">SMI Handler Entry Point</p>
</div>
</body>
</html>
