
sht43.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d68  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08005e28  08005e28  00006e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006210  08006210  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006210  08006210  00007210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006218  08006218  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006218  08006218  00007218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800621c  0800621c  0000721c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006220  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000674  2000005c  0800627c  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006d0  0800627c  000086d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f1b6  00000000  00000000  00008084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002877  00000000  00000000  0001723a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d78  00000000  00000000  00019ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001641d  00000000  00000000  0001a830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000119e3  00000000  00000000  00030c4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00081a6c  00000000  00000000  00042630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000c409c  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000a4d  00000000  00000000  000c40df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000033bc  00000000  00000000  000c4b2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000c7ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005e10 	.word	0x08005e10

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08005e10 	.word	0x08005e10

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_uldivmod>:
 8000408:	2b00      	cmp	r3, #0
 800040a:	d111      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 800040c:	2a00      	cmp	r2, #0
 800040e:	d10f      	bne.n	8000430 <__aeabi_uldivmod+0x28>
 8000410:	2900      	cmp	r1, #0
 8000412:	d100      	bne.n	8000416 <__aeabi_uldivmod+0xe>
 8000414:	2800      	cmp	r0, #0
 8000416:	d002      	beq.n	800041e <__aeabi_uldivmod+0x16>
 8000418:	2100      	movs	r1, #0
 800041a:	43c9      	mvns	r1, r1
 800041c:	0008      	movs	r0, r1
 800041e:	b407      	push	{r0, r1, r2}
 8000420:	4802      	ldr	r0, [pc, #8]	@ (800042c <__aeabi_uldivmod+0x24>)
 8000422:	a102      	add	r1, pc, #8	@ (adr r1, 800042c <__aeabi_uldivmod+0x24>)
 8000424:	1840      	adds	r0, r0, r1
 8000426:	9002      	str	r0, [sp, #8]
 8000428:	bd03      	pop	{r0, r1, pc}
 800042a:	46c0      	nop			@ (mov r8, r8)
 800042c:	ffffffd9 	.word	0xffffffd9
 8000430:	b403      	push	{r0, r1}
 8000432:	4668      	mov	r0, sp
 8000434:	b501      	push	{r0, lr}
 8000436:	9802      	ldr	r0, [sp, #8]
 8000438:	f000 f806 	bl	8000448 <__udivmoddi4>
 800043c:	9b01      	ldr	r3, [sp, #4]
 800043e:	469e      	mov	lr, r3
 8000440:	b002      	add	sp, #8
 8000442:	bc0c      	pop	{r2, r3}
 8000444:	4770      	bx	lr
 8000446:	46c0      	nop			@ (mov r8, r8)

08000448 <__udivmoddi4>:
 8000448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800044a:	4657      	mov	r7, sl
 800044c:	464e      	mov	r6, r9
 800044e:	4645      	mov	r5, r8
 8000450:	46de      	mov	lr, fp
 8000452:	b5e0      	push	{r5, r6, r7, lr}
 8000454:	0004      	movs	r4, r0
 8000456:	000d      	movs	r5, r1
 8000458:	4692      	mov	sl, r2
 800045a:	4699      	mov	r9, r3
 800045c:	b083      	sub	sp, #12
 800045e:	428b      	cmp	r3, r1
 8000460:	d830      	bhi.n	80004c4 <__udivmoddi4+0x7c>
 8000462:	d02d      	beq.n	80004c0 <__udivmoddi4+0x78>
 8000464:	4649      	mov	r1, r9
 8000466:	4650      	mov	r0, sl
 8000468:	f000 f8ba 	bl	80005e0 <__clzdi2>
 800046c:	0029      	movs	r1, r5
 800046e:	0006      	movs	r6, r0
 8000470:	0020      	movs	r0, r4
 8000472:	f000 f8b5 	bl	80005e0 <__clzdi2>
 8000476:	1a33      	subs	r3, r6, r0
 8000478:	4698      	mov	r8, r3
 800047a:	3b20      	subs	r3, #32
 800047c:	d434      	bmi.n	80004e8 <__udivmoddi4+0xa0>
 800047e:	469b      	mov	fp, r3
 8000480:	4653      	mov	r3, sl
 8000482:	465a      	mov	r2, fp
 8000484:	4093      	lsls	r3, r2
 8000486:	4642      	mov	r2, r8
 8000488:	001f      	movs	r7, r3
 800048a:	4653      	mov	r3, sl
 800048c:	4093      	lsls	r3, r2
 800048e:	001e      	movs	r6, r3
 8000490:	42af      	cmp	r7, r5
 8000492:	d83b      	bhi.n	800050c <__udivmoddi4+0xc4>
 8000494:	42af      	cmp	r7, r5
 8000496:	d100      	bne.n	800049a <__udivmoddi4+0x52>
 8000498:	e079      	b.n	800058e <__udivmoddi4+0x146>
 800049a:	465b      	mov	r3, fp
 800049c:	1ba4      	subs	r4, r4, r6
 800049e:	41bd      	sbcs	r5, r7
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	da00      	bge.n	80004a6 <__udivmoddi4+0x5e>
 80004a4:	e076      	b.n	8000594 <__udivmoddi4+0x14c>
 80004a6:	2200      	movs	r2, #0
 80004a8:	2300      	movs	r3, #0
 80004aa:	9200      	str	r2, [sp, #0]
 80004ac:	9301      	str	r3, [sp, #4]
 80004ae:	2301      	movs	r3, #1
 80004b0:	465a      	mov	r2, fp
 80004b2:	4093      	lsls	r3, r2
 80004b4:	9301      	str	r3, [sp, #4]
 80004b6:	2301      	movs	r3, #1
 80004b8:	4642      	mov	r2, r8
 80004ba:	4093      	lsls	r3, r2
 80004bc:	9300      	str	r3, [sp, #0]
 80004be:	e029      	b.n	8000514 <__udivmoddi4+0xcc>
 80004c0:	4282      	cmp	r2, r0
 80004c2:	d9cf      	bls.n	8000464 <__udivmoddi4+0x1c>
 80004c4:	2200      	movs	r2, #0
 80004c6:	2300      	movs	r3, #0
 80004c8:	9200      	str	r2, [sp, #0]
 80004ca:	9301      	str	r3, [sp, #4]
 80004cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <__udivmoddi4+0x8e>
 80004d2:	601c      	str	r4, [r3, #0]
 80004d4:	605d      	str	r5, [r3, #4]
 80004d6:	9800      	ldr	r0, [sp, #0]
 80004d8:	9901      	ldr	r1, [sp, #4]
 80004da:	b003      	add	sp, #12
 80004dc:	bcf0      	pop	{r4, r5, r6, r7}
 80004de:	46bb      	mov	fp, r7
 80004e0:	46b2      	mov	sl, r6
 80004e2:	46a9      	mov	r9, r5
 80004e4:	46a0      	mov	r8, r4
 80004e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e8:	4642      	mov	r2, r8
 80004ea:	469b      	mov	fp, r3
 80004ec:	2320      	movs	r3, #32
 80004ee:	1a9b      	subs	r3, r3, r2
 80004f0:	4652      	mov	r2, sl
 80004f2:	40da      	lsrs	r2, r3
 80004f4:	4641      	mov	r1, r8
 80004f6:	0013      	movs	r3, r2
 80004f8:	464a      	mov	r2, r9
 80004fa:	408a      	lsls	r2, r1
 80004fc:	0017      	movs	r7, r2
 80004fe:	4642      	mov	r2, r8
 8000500:	431f      	orrs	r7, r3
 8000502:	4653      	mov	r3, sl
 8000504:	4093      	lsls	r3, r2
 8000506:	001e      	movs	r6, r3
 8000508:	42af      	cmp	r7, r5
 800050a:	d9c3      	bls.n	8000494 <__udivmoddi4+0x4c>
 800050c:	2200      	movs	r2, #0
 800050e:	2300      	movs	r3, #0
 8000510:	9200      	str	r2, [sp, #0]
 8000512:	9301      	str	r3, [sp, #4]
 8000514:	4643      	mov	r3, r8
 8000516:	2b00      	cmp	r3, #0
 8000518:	d0d8      	beq.n	80004cc <__udivmoddi4+0x84>
 800051a:	07fb      	lsls	r3, r7, #31
 800051c:	0872      	lsrs	r2, r6, #1
 800051e:	431a      	orrs	r2, r3
 8000520:	4646      	mov	r6, r8
 8000522:	087b      	lsrs	r3, r7, #1
 8000524:	e00e      	b.n	8000544 <__udivmoddi4+0xfc>
 8000526:	42ab      	cmp	r3, r5
 8000528:	d101      	bne.n	800052e <__udivmoddi4+0xe6>
 800052a:	42a2      	cmp	r2, r4
 800052c:	d80c      	bhi.n	8000548 <__udivmoddi4+0x100>
 800052e:	1aa4      	subs	r4, r4, r2
 8000530:	419d      	sbcs	r5, r3
 8000532:	2001      	movs	r0, #1
 8000534:	1924      	adds	r4, r4, r4
 8000536:	416d      	adcs	r5, r5
 8000538:	2100      	movs	r1, #0
 800053a:	3e01      	subs	r6, #1
 800053c:	1824      	adds	r4, r4, r0
 800053e:	414d      	adcs	r5, r1
 8000540:	2e00      	cmp	r6, #0
 8000542:	d006      	beq.n	8000552 <__udivmoddi4+0x10a>
 8000544:	42ab      	cmp	r3, r5
 8000546:	d9ee      	bls.n	8000526 <__udivmoddi4+0xde>
 8000548:	3e01      	subs	r6, #1
 800054a:	1924      	adds	r4, r4, r4
 800054c:	416d      	adcs	r5, r5
 800054e:	2e00      	cmp	r6, #0
 8000550:	d1f8      	bne.n	8000544 <__udivmoddi4+0xfc>
 8000552:	9800      	ldr	r0, [sp, #0]
 8000554:	9901      	ldr	r1, [sp, #4]
 8000556:	465b      	mov	r3, fp
 8000558:	1900      	adds	r0, r0, r4
 800055a:	4169      	adcs	r1, r5
 800055c:	2b00      	cmp	r3, #0
 800055e:	db24      	blt.n	80005aa <__udivmoddi4+0x162>
 8000560:	002b      	movs	r3, r5
 8000562:	465a      	mov	r2, fp
 8000564:	4644      	mov	r4, r8
 8000566:	40d3      	lsrs	r3, r2
 8000568:	002a      	movs	r2, r5
 800056a:	40e2      	lsrs	r2, r4
 800056c:	001c      	movs	r4, r3
 800056e:	465b      	mov	r3, fp
 8000570:	0015      	movs	r5, r2
 8000572:	2b00      	cmp	r3, #0
 8000574:	db2a      	blt.n	80005cc <__udivmoddi4+0x184>
 8000576:	0026      	movs	r6, r4
 8000578:	409e      	lsls	r6, r3
 800057a:	0033      	movs	r3, r6
 800057c:	0026      	movs	r6, r4
 800057e:	4647      	mov	r7, r8
 8000580:	40be      	lsls	r6, r7
 8000582:	0032      	movs	r2, r6
 8000584:	1a80      	subs	r0, r0, r2
 8000586:	4199      	sbcs	r1, r3
 8000588:	9000      	str	r0, [sp, #0]
 800058a:	9101      	str	r1, [sp, #4]
 800058c:	e79e      	b.n	80004cc <__udivmoddi4+0x84>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d8bc      	bhi.n	800050c <__udivmoddi4+0xc4>
 8000592:	e782      	b.n	800049a <__udivmoddi4+0x52>
 8000594:	4642      	mov	r2, r8
 8000596:	2320      	movs	r3, #32
 8000598:	2100      	movs	r1, #0
 800059a:	1a9b      	subs	r3, r3, r2
 800059c:	2200      	movs	r2, #0
 800059e:	9100      	str	r1, [sp, #0]
 80005a0:	9201      	str	r2, [sp, #4]
 80005a2:	2201      	movs	r2, #1
 80005a4:	40da      	lsrs	r2, r3
 80005a6:	9201      	str	r2, [sp, #4]
 80005a8:	e785      	b.n	80004b6 <__udivmoddi4+0x6e>
 80005aa:	4642      	mov	r2, r8
 80005ac:	2320      	movs	r3, #32
 80005ae:	1a9b      	subs	r3, r3, r2
 80005b0:	002a      	movs	r2, r5
 80005b2:	4646      	mov	r6, r8
 80005b4:	409a      	lsls	r2, r3
 80005b6:	0023      	movs	r3, r4
 80005b8:	40f3      	lsrs	r3, r6
 80005ba:	4644      	mov	r4, r8
 80005bc:	4313      	orrs	r3, r2
 80005be:	002a      	movs	r2, r5
 80005c0:	40e2      	lsrs	r2, r4
 80005c2:	001c      	movs	r4, r3
 80005c4:	465b      	mov	r3, fp
 80005c6:	0015      	movs	r5, r2
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	dad4      	bge.n	8000576 <__udivmoddi4+0x12e>
 80005cc:	4642      	mov	r2, r8
 80005ce:	002f      	movs	r7, r5
 80005d0:	2320      	movs	r3, #32
 80005d2:	0026      	movs	r6, r4
 80005d4:	4097      	lsls	r7, r2
 80005d6:	1a9b      	subs	r3, r3, r2
 80005d8:	40de      	lsrs	r6, r3
 80005da:	003b      	movs	r3, r7
 80005dc:	4333      	orrs	r3, r6
 80005de:	e7cd      	b.n	800057c <__udivmoddi4+0x134>

080005e0 <__clzdi2>:
 80005e0:	b510      	push	{r4, lr}
 80005e2:	2900      	cmp	r1, #0
 80005e4:	d103      	bne.n	80005ee <__clzdi2+0xe>
 80005e6:	f000 f807 	bl	80005f8 <__clzsi2>
 80005ea:	3020      	adds	r0, #32
 80005ec:	e002      	b.n	80005f4 <__clzdi2+0x14>
 80005ee:	0008      	movs	r0, r1
 80005f0:	f000 f802 	bl	80005f8 <__clzsi2>
 80005f4:	bd10      	pop	{r4, pc}
 80005f6:	46c0      	nop			@ (mov r8, r8)

080005f8 <__clzsi2>:
 80005f8:	211c      	movs	r1, #28
 80005fa:	2301      	movs	r3, #1
 80005fc:	041b      	lsls	r3, r3, #16
 80005fe:	4298      	cmp	r0, r3
 8000600:	d301      	bcc.n	8000606 <__clzsi2+0xe>
 8000602:	0c00      	lsrs	r0, r0, #16
 8000604:	3910      	subs	r1, #16
 8000606:	0a1b      	lsrs	r3, r3, #8
 8000608:	4298      	cmp	r0, r3
 800060a:	d301      	bcc.n	8000610 <__clzsi2+0x18>
 800060c:	0a00      	lsrs	r0, r0, #8
 800060e:	3908      	subs	r1, #8
 8000610:	091b      	lsrs	r3, r3, #4
 8000612:	4298      	cmp	r0, r3
 8000614:	d301      	bcc.n	800061a <__clzsi2+0x22>
 8000616:	0900      	lsrs	r0, r0, #4
 8000618:	3904      	subs	r1, #4
 800061a:	a202      	add	r2, pc, #8	@ (adr r2, 8000624 <__clzsi2+0x2c>)
 800061c:	5c10      	ldrb	r0, [r2, r0]
 800061e:	1840      	adds	r0, r0, r1
 8000620:	4770      	bx	lr
 8000622:	46c0      	nop			@ (mov r8, r8)
 8000624:	02020304 	.word	0x02020304
 8000628:	01010101 	.word	0x01010101
	...

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b5b0      	push	{r4, r5, r7, lr}
 8000636:	b0b0      	sub	sp, #192	@ 0xc0
 8000638:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063a:	f002 f801 	bl	8002640 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063e:	f000 fb5b 	bl	8000cf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000642:	f000 fc37 	bl	8000eb4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000646:	f000 fc05 	bl	8000e54 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800064a:	f000 fbc3 	bl	8000dd4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  char sensor_serial_1[11] = {0};
 800064e:	2454      	movs	r4, #84	@ 0x54
 8000650:	193b      	adds	r3, r7, r4
 8000652:	0018      	movs	r0, r3
 8000654:	230b      	movs	r3, #11
 8000656:	001a      	movs	r2, r3
 8000658:	2100      	movs	r1, #0
 800065a:	f004 ff4b 	bl	80054f4 <memset>
  char sensor_serial_2[11] = {0};
 800065e:	2348      	movs	r3, #72	@ 0x48
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	0018      	movs	r0, r3
 8000664:	230b      	movs	r3, #11
 8000666:	001a      	movs	r2, r3
 8000668:	2100      	movs	r1, #0
 800066a:	f004 ff43 	bl	80054f4 <memset>

  scan_i2c_bus();
 800066e:	f001 fb09 	bl	8001c84 <scan_i2c_bus>

  if (has_sensor_1) {
 8000672:	4be0      	ldr	r3, [pc, #896]	@ (80009f4 <main+0x3c0>)
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d005      	beq.n	8000686 <main+0x52>
    sensirion_get_serial_string(SHT43_I2C_ADDR_44,
 800067a:	193b      	adds	r3, r7, r4
 800067c:	220b      	movs	r2, #11
 800067e:	0019      	movs	r1, r3
 8000680:	2044      	movs	r0, #68	@ 0x44
 8000682:	f001 fc19 	bl	8001eb8 <sensirion_get_serial_string>
                                sensor_serial_1,
                                sizeof(sensor_serial_1));
  }

  if (has_sensor_2) {
 8000686:	4bdc      	ldr	r3, [pc, #880]	@ (80009f8 <main+0x3c4>)
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d006      	beq.n	800069c <main+0x68>
    sensirion_get_serial_string(SHT40_I2C_ADDR_46,
 800068e:	2348      	movs	r3, #72	@ 0x48
 8000690:	18fb      	adds	r3, r7, r3
 8000692:	220b      	movs	r2, #11
 8000694:	0019      	movs	r1, r3
 8000696:	2046      	movs	r0, #70	@ 0x46
 8000698:	f001 fc0e 	bl	8001eb8 <sensirion_get_serial_string>
                                sensor_serial_2,
                                sizeof(sensor_serial_2));
  }

  int i2c_success = sensor_init_and_read();
 800069c:	f001 fb1a 	bl	8001cd4 <sensor_init_and_read>
 80006a0:	0003      	movs	r3, r0
 80006a2:	22a8      	movs	r2, #168	@ 0xa8
 80006a4:	18ba      	adds	r2, r7, r2
 80006a6:	6013      	str	r3, [r2, #0]
  (void)i2c_success;
  (void)sensor_serial_1;
  (void)sensor_serial_2;

  ssd1306_init(&hi2c1);
 80006a8:	4bd4      	ldr	r3, [pc, #848]	@ (80009fc <main+0x3c8>)
 80006aa:	0018      	movs	r0, r3
 80006ac:	f000 fd92 	bl	80011d4 <ssd1306_init>
  if (ssd1306_is_initialized()) {
 80006b0:	f000 fde0 	bl	8001274 <ssd1306_is_initialized>
 80006b4:	1e03      	subs	r3, r0, #0
 80006b6:	d100      	bne.n	80006ba <main+0x86>
 80006b8:	e0d0      	b.n	800085c <main+0x228>
    ssd1306_clear();
 80006ba:	f000 fdbf 	bl	800123c <ssd1306_clear>
    uint8_t logo_x = (CROPWATCH_LOGO_WIDTH < SSD1306_WIDTH)
 80006be:	21a7      	movs	r1, #167	@ 0xa7
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	2228      	movs	r2, #40	@ 0x28
 80006c4:	701a      	strb	r2, [r3, #0]
                       ? (uint8_t)((SSD1306_WIDTH - CROPWATCH_LOGO_WIDTH) / 2U)
                       : 0U;
    ssd1306_draw_bitmap(logo_x, 0U, CROPWATCH_LOGO_WIDTH, CROPWATCH_LOGO_HEIGHT, cropwatch_logo_bitmap);
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	7818      	ldrb	r0, [r3, #0]
 80006ca:	4bcd      	ldr	r3, [pc, #820]	@ (8000a00 <main+0x3cc>)
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	2330      	movs	r3, #48	@ 0x30
 80006d0:	2230      	movs	r2, #48	@ 0x30
 80006d2:	2100      	movs	r1, #0
 80006d4:	f000 fec4 	bl	8001460 <ssd1306_draw_bitmap>

    const char* startup_text = "CROPWATCH";
 80006d8:	4bca      	ldr	r3, [pc, #808]	@ (8000a04 <main+0x3d0>)
 80006da:	21a0      	movs	r1, #160	@ 0xa0
 80006dc:	187a      	adds	r2, r7, r1
 80006de:	6013      	str	r3, [r2, #0]
    uint8_t text_scale = 2U;
 80006e0:	209f      	movs	r0, #159	@ 0x9f
 80006e2:	183b      	adds	r3, r7, r0
 80006e4:	2202      	movs	r2, #2
 80006e6:	701a      	strb	r2, [r3, #0]
    uint8_t text_width = ssd1306_measure_text_width(startup_text, text_scale);
 80006e8:	259e      	movs	r5, #158	@ 0x9e
 80006ea:	197c      	adds	r4, r7, r5
 80006ec:	183b      	adds	r3, r7, r0
 80006ee:	781a      	ldrb	r2, [r3, #0]
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	0011      	movs	r1, r2
 80006f6:	0018      	movs	r0, r3
 80006f8:	f000 ff39 	bl	800156e <ssd1306_measure_text_width>
 80006fc:	0003      	movs	r3, r0
 80006fe:	7023      	strb	r3, [r4, #0]
    uint8_t text_x = (text_width < SSD1306_WIDTH)
 8000700:	197b      	adds	r3, r7, r5
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	b25b      	sxtb	r3, r3
 8000706:	2b00      	cmp	r3, #0
 8000708:	db06      	blt.n	8000718 <main+0xe4>
                       ? (uint8_t)((SSD1306_WIDTH - text_width) / 2U)
 800070a:	197b      	adds	r3, r7, r5
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	2280      	movs	r2, #128	@ 0x80
 8000710:	1ad3      	subs	r3, r2, r3
 8000712:	085b      	lsrs	r3, r3, #1
    uint8_t text_x = (text_width < SSD1306_WIDTH)
 8000714:	b2da      	uxtb	r2, r3
 8000716:	e000      	b.n	800071a <main+0xe6>
 8000718:	2200      	movs	r2, #0
 800071a:	239d      	movs	r3, #157	@ 0x9d
 800071c:	18fb      	adds	r3, r7, r3
 800071e:	701a      	strb	r2, [r3, #0]
                       : 0U;
    uint8_t text_height = (uint8_t)(SSD1306_FONT_HEIGHT * text_scale);
 8000720:	209c      	movs	r0, #156	@ 0x9c
 8000722:	183a      	adds	r2, r7, r0
 8000724:	239f      	movs	r3, #159	@ 0x9f
 8000726:	18fb      	adds	r3, r7, r3
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	1c19      	adds	r1, r3, #0
 800072c:	00c9      	lsls	r1, r1, #3
 800072e:	1acb      	subs	r3, r1, r3
 8000730:	7013      	strb	r3, [r2, #0]
    uint8_t text_y = (text_height < SSD1306_HEIGHT)
 8000732:	183b      	adds	r3, r7, r0
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b3f      	cmp	r3, #63	@ 0x3f
 8000738:	d805      	bhi.n	8000746 <main+0x112>
 800073a:	183b      	adds	r3, r7, r0
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2240      	movs	r2, #64	@ 0x40
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	b2da      	uxtb	r2, r3
 8000744:	e000      	b.n	8000748 <main+0x114>
 8000746:	2200      	movs	r2, #0
 8000748:	219b      	movs	r1, #155	@ 0x9b
 800074a:	187b      	adds	r3, r7, r1
 800074c:	701a      	strb	r2, [r3, #0]
                       ? (uint8_t)(SSD1306_HEIGHT - text_height)
                       : 0U;
    ssd1306_draw_string_scaled(text_x, text_y, startup_text, text_scale);
 800074e:	239f      	movs	r3, #159	@ 0x9f
 8000750:	18fb      	adds	r3, r7, r3
 8000752:	781c      	ldrb	r4, [r3, #0]
 8000754:	23a0      	movs	r3, #160	@ 0xa0
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	187b      	adds	r3, r7, r1
 800075c:	7819      	ldrb	r1, [r3, #0]
 800075e:	239d      	movs	r3, #157	@ 0x9d
 8000760:	18fb      	adds	r3, r7, r3
 8000762:	7818      	ldrb	r0, [r3, #0]
 8000764:	0023      	movs	r3, r4
 8000766:	f000 fde7 	bl	8001338 <ssd1306_draw_string_scaled>
    ssd1306_update();
 800076a:	f000 fd8f 	bl	800128c <ssd1306_update>
    HAL_Delay(5000);
 800076e:	4ba6      	ldr	r3, [pc, #664]	@ (8000a08 <main+0x3d4>)
 8000770:	0018      	movs	r0, r3
 8000772:	f001 ffd5 	bl	8002720 <HAL_Delay>
    ssd1306_clear();
 8000776:	f000 fd61 	bl	800123c <ssd1306_clear>

    char serial_display[32] = {0};
 800077a:	003b      	movs	r3, r7
 800077c:	0018      	movs	r0, r3
 800077e:	2320      	movs	r3, #32
 8000780:	001a      	movs	r2, r3
 8000782:	2100      	movs	r1, #0
 8000784:	f004 feb6 	bl	80054f4 <memset>
    if (has_sensor_1) {
 8000788:	4b9a      	ldr	r3, [pc, #616]	@ (80009f4 <main+0x3c0>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d027      	beq.n	80007e0 <main+0x1ac>
      snprintf(serial_display, sizeof(serial_display), "S1 %s", sensor_serial_1);
 8000790:	2354      	movs	r3, #84	@ 0x54
 8000792:	18fb      	adds	r3, r7, r3
 8000794:	4a9d      	ldr	r2, [pc, #628]	@ (8000a0c <main+0x3d8>)
 8000796:	0038      	movs	r0, r7
 8000798:	2120      	movs	r1, #32
 800079a:	f004 fe75 	bl	8005488 <sniprintf>
      uint8_t line_width = ssd1306_measure_text_width(serial_display, 1U);
 800079e:	259a      	movs	r5, #154	@ 0x9a
 80007a0:	197c      	adds	r4, r7, r5
 80007a2:	003b      	movs	r3, r7
 80007a4:	2101      	movs	r1, #1
 80007a6:	0018      	movs	r0, r3
 80007a8:	f000 fee1 	bl	800156e <ssd1306_measure_text_width>
 80007ac:	0003      	movs	r3, r0
 80007ae:	7023      	strb	r3, [r4, #0]
      uint8_t line_x = (line_width < SSD1306_WIDTH) ? (uint8_t)((SSD1306_WIDTH - line_width) / 2U) : 0U;
 80007b0:	197b      	adds	r3, r7, r5
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	b25b      	sxtb	r3, r3
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	db06      	blt.n	80007c8 <main+0x194>
 80007ba:	197b      	adds	r3, r7, r5
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	2280      	movs	r2, #128	@ 0x80
 80007c0:	1ad3      	subs	r3, r2, r3
 80007c2:	085b      	lsrs	r3, r3, #1
 80007c4:	b2da      	uxtb	r2, r3
 80007c6:	e000      	b.n	80007ca <main+0x196>
 80007c8:	2200      	movs	r2, #0
 80007ca:	2199      	movs	r1, #153	@ 0x99
 80007cc:	187b      	adds	r3, r7, r1
 80007ce:	701a      	strb	r2, [r3, #0]
      ssd1306_draw_string_scaled(line_x, 16, serial_display, 1U);
 80007d0:	003a      	movs	r2, r7
 80007d2:	187b      	adds	r3, r7, r1
 80007d4:	7818      	ldrb	r0, [r3, #0]
 80007d6:	2301      	movs	r3, #1
 80007d8:	2110      	movs	r1, #16
 80007da:	f000 fdad 	bl	8001338 <ssd1306_draw_string_scaled>
 80007de:	e005      	b.n	80007ec <main+0x1b8>
    } else {
      ssd1306_draw_string_scaled(12, 16, "S1 MISSING", 1U);
 80007e0:	4a8b      	ldr	r2, [pc, #556]	@ (8000a10 <main+0x3dc>)
 80007e2:	2301      	movs	r3, #1
 80007e4:	2110      	movs	r1, #16
 80007e6:	200c      	movs	r0, #12
 80007e8:	f000 fda6 	bl	8001338 <ssd1306_draw_string_scaled>
    }

    if (has_sensor_2) {
 80007ec:	4b82      	ldr	r3, [pc, #520]	@ (80009f8 <main+0x3c4>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d027      	beq.n	8000844 <main+0x210>
      snprintf(serial_display, sizeof(serial_display), "S2 %s", sensor_serial_2);
 80007f4:	2348      	movs	r3, #72	@ 0x48
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	4a86      	ldr	r2, [pc, #536]	@ (8000a14 <main+0x3e0>)
 80007fa:	0038      	movs	r0, r7
 80007fc:	2120      	movs	r1, #32
 80007fe:	f004 fe43 	bl	8005488 <sniprintf>
      uint8_t line_width = ssd1306_measure_text_width(serial_display, 1U);
 8000802:	2598      	movs	r5, #152	@ 0x98
 8000804:	197c      	adds	r4, r7, r5
 8000806:	003b      	movs	r3, r7
 8000808:	2101      	movs	r1, #1
 800080a:	0018      	movs	r0, r3
 800080c:	f000 feaf 	bl	800156e <ssd1306_measure_text_width>
 8000810:	0003      	movs	r3, r0
 8000812:	7023      	strb	r3, [r4, #0]
      uint8_t line_x = (line_width < SSD1306_WIDTH) ? (uint8_t)((SSD1306_WIDTH - line_width) / 2U) : 0U;
 8000814:	197b      	adds	r3, r7, r5
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	b25b      	sxtb	r3, r3
 800081a:	2b00      	cmp	r3, #0
 800081c:	db06      	blt.n	800082c <main+0x1f8>
 800081e:	197b      	adds	r3, r7, r5
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	2280      	movs	r2, #128	@ 0x80
 8000824:	1ad3      	subs	r3, r2, r3
 8000826:	085b      	lsrs	r3, r3, #1
 8000828:	b2da      	uxtb	r2, r3
 800082a:	e000      	b.n	800082e <main+0x1fa>
 800082c:	2200      	movs	r2, #0
 800082e:	2197      	movs	r1, #151	@ 0x97
 8000830:	187b      	adds	r3, r7, r1
 8000832:	701a      	strb	r2, [r3, #0]
      ssd1306_draw_string_scaled(line_x, 32, serial_display, 1U);
 8000834:	003a      	movs	r2, r7
 8000836:	187b      	adds	r3, r7, r1
 8000838:	7818      	ldrb	r0, [r3, #0]
 800083a:	2301      	movs	r3, #1
 800083c:	2120      	movs	r1, #32
 800083e:	f000 fd7b 	bl	8001338 <ssd1306_draw_string_scaled>
 8000842:	e005      	b.n	8000850 <main+0x21c>
    } else {
      ssd1306_draw_string_scaled(12, 32, "S2 MISSING", 1U);
 8000844:	4a74      	ldr	r2, [pc, #464]	@ (8000a18 <main+0x3e4>)
 8000846:	2301      	movs	r3, #1
 8000848:	2120      	movs	r1, #32
 800084a:	200c      	movs	r0, #12
 800084c:	f000 fd74 	bl	8001338 <ssd1306_draw_string_scaled>
    }

    ssd1306_update();
 8000850:	f000 fd1c 	bl	800128c <ssd1306_update>
    HAL_Delay(10000);
 8000854:	4b71      	ldr	r3, [pc, #452]	@ (8000a1c <main+0x3e8>)
 8000856:	0018      	movs	r0, r3
 8000858:	f001 ff62 	bl	8002720 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    scan_i2c_bus();
 800085c:	f001 fa12 	bl	8001c84 <scan_i2c_bus>
    uint32_t now = HAL_GetTick();
 8000860:	f001 ff54 	bl	800270c <HAL_GetTick>
 8000864:	0003      	movs	r3, r0
 8000866:	2190      	movs	r1, #144	@ 0x90
 8000868:	187a      	adds	r2, r7, r1
 800086a:	6013      	str	r3, [r2, #0]

    if (heater_trigger_requested) {
 800086c:	4b6c      	ldr	r3, [pc, #432]	@ (8000a20 <main+0x3ec>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	b2db      	uxtb	r3, r3
 8000872:	2b00      	cmp	r3, #0
 8000874:	d01a      	beq.n	80008ac <main+0x278>
      heater_trigger_requested = false;
 8000876:	4b6a      	ldr	r3, [pc, #424]	@ (8000a20 <main+0x3ec>)
 8000878:	2200      	movs	r2, #0
 800087a:	701a      	strb	r2, [r3, #0]
      heater_next_allowed_ms = now + 60000U;
 800087c:	187b      	adds	r3, r7, r1
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a68      	ldr	r2, [pc, #416]	@ (8000a24 <main+0x3f0>)
 8000882:	189a      	adds	r2, r3, r2
 8000884:	4b68      	ldr	r3, [pc, #416]	@ (8000a28 <main+0x3f4>)
 8000886:	601a      	str	r2, [r3, #0]
      if (has_sensor_1 || has_sensor_2) {
 8000888:	4b5a      	ldr	r3, [pc, #360]	@ (80009f4 <main+0x3c0>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d103      	bne.n	8000898 <main+0x264>
 8000890:	4b59      	ldr	r3, [pc, #356]	@ (80009f8 <main+0x3c4>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d009      	beq.n	80008ac <main+0x278>
        heater_active = true;
 8000898:	4b64      	ldr	r3, [pc, #400]	@ (8000a2c <main+0x3f8>)
 800089a:	2201      	movs	r2, #1
 800089c:	701a      	strb	r2, [r3, #0]
        heater_active_until_ms = now + 20000U;
 800089e:	2390      	movs	r3, #144	@ 0x90
 80008a0:	18fb      	adds	r3, r7, r3
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4a62      	ldr	r2, [pc, #392]	@ (8000a30 <main+0x3fc>)
 80008a6:	189a      	adds	r2, r3, r2
 80008a8:	4b62      	ldr	r3, [pc, #392]	@ (8000a34 <main+0x400>)
 80008aa:	601a      	str	r2, [r3, #0]
      }
    }

    if (heater_active && tick_elapsed(now, heater_active_until_ms)) {
 80008ac:	4b5f      	ldr	r3, [pc, #380]	@ (8000a2c <main+0x3f8>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d00d      	beq.n	80008d2 <main+0x29e>
 80008b6:	4b5f      	ldr	r3, [pc, #380]	@ (8000a34 <main+0x400>)
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	2390      	movs	r3, #144	@ 0x90
 80008bc:	18fb      	adds	r3, r7, r3
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	0011      	movs	r1, r2
 80008c2:	0018      	movs	r0, r3
 80008c4:	f000 fb8e 	bl	8000fe4 <tick_elapsed>
 80008c8:	1e03      	subs	r3, r0, #0
 80008ca:	d002      	beq.n	80008d2 <main+0x29e>
      heater_active = false;
 80008cc:	4b57      	ldr	r3, [pc, #348]	@ (8000a2c <main+0x3f8>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	701a      	strb	r2, [r3, #0]
    }

    int read_status = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	24b4      	movs	r4, #180	@ 0xb4
 80008d6:	193a      	adds	r2, r7, r4
 80008d8:	6013      	str	r3, [r2, #0]
    if (heater_active) {
 80008da:	4b54      	ldr	r3, [pc, #336]	@ (8000a2c <main+0x3f8>)
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	b2db      	uxtb	r3, r3
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d00c      	beq.n	80008fe <main+0x2ca>
      read_status = run_heater_cycle();
 80008e4:	f000 fbc2 	bl	800106c <run_heater_cycle>
 80008e8:	0003      	movs	r3, r0
 80008ea:	193a      	adds	r2, r7, r4
 80008ec:	6013      	str	r3, [r2, #0]
      if (read_status != 0) {
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d009      	beq.n	800090a <main+0x2d6>
        heater_active = false;
 80008f6:	4b4d      	ldr	r3, [pc, #308]	@ (8000a2c <main+0x3f8>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]
 80008fc:	e005      	b.n	800090a <main+0x2d6>
      }
    } else {
      read_status = sensor_init_and_read();
 80008fe:	f001 f9e9 	bl	8001cd4 <sensor_init_and_read>
 8000902:	0003      	movs	r3, r0
 8000904:	22b4      	movs	r2, #180	@ 0xb4
 8000906:	18ba      	adds	r2, r7, r2
 8000908:	6013      	str	r3, [r2, #0]
    }

    char temp_line[20] = {0};
 800090a:	2434      	movs	r4, #52	@ 0x34
 800090c:	193b      	adds	r3, r7, r4
 800090e:	0018      	movs	r0, r3
 8000910:	2314      	movs	r3, #20
 8000912:	001a      	movs	r2, r3
 8000914:	2100      	movs	r1, #0
 8000916:	f004 fded 	bl	80054f4 <memset>
    char hum_line[20] = {0};
 800091a:	2320      	movs	r3, #32
 800091c:	18fb      	adds	r3, r7, r3
 800091e:	0018      	movs	r0, r3
 8000920:	2314      	movs	r3, #20
 8000922:	001a      	movs	r2, r3
 8000924:	2100      	movs	r1, #0
 8000926:	f004 fde5 	bl	80054f4 <memset>
    bool show_humidity = false;
 800092a:	23b3      	movs	r3, #179	@ 0xb3
 800092c:	18fb      	adds	r3, r7, r3
 800092e:	2200      	movs	r2, #0
 8000930:	701a      	strb	r2, [r3, #0]

    if (!has_sensor_1) {
 8000932:	4b30      	ldr	r3, [pc, #192]	@ (80009f4 <main+0x3c0>)
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	2201      	movs	r2, #1
 8000938:	4053      	eors	r3, r2
 800093a:	b2db      	uxtb	r3, r3
 800093c:	2b00      	cmp	r3, #0
 800093e:	d006      	beq.n	800094e <main+0x31a>
      snprintf(temp_line, sizeof(temp_line), "NO SENSOR");
 8000940:	4a3d      	ldr	r2, [pc, #244]	@ (8000a38 <main+0x404>)
 8000942:	193b      	adds	r3, r7, r4
 8000944:	2114      	movs	r1, #20
 8000946:	0018      	movs	r0, r3
 8000948:	f004 fd9e 	bl	8005488 <sniprintf>
 800094c:	e0b7      	b.n	8000abe <main+0x48a>
    } else if (!heater_active && read_status == 4) {
 800094e:	4b37      	ldr	r3, [pc, #220]	@ (8000a2c <main+0x3f8>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	2201      	movs	r2, #1
 8000956:	4053      	eors	r3, r2
 8000958:	b2db      	uxtb	r3, r3
 800095a:	2b00      	cmp	r3, #0
 800095c:	d00c      	beq.n	8000978 <main+0x344>
 800095e:	23b4      	movs	r3, #180	@ 0xb4
 8000960:	18fb      	adds	r3, r7, r3
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b04      	cmp	r3, #4
 8000966:	d107      	bne.n	8000978 <main+0x344>
      snprintf(temp_line, sizeof(temp_line), "TEMP DIFF");
 8000968:	4a34      	ldr	r2, [pc, #208]	@ (8000a3c <main+0x408>)
 800096a:	2334      	movs	r3, #52	@ 0x34
 800096c:	18fb      	adds	r3, r7, r3
 800096e:	2114      	movs	r1, #20
 8000970:	0018      	movs	r0, r3
 8000972:	f004 fd89 	bl	8005488 <sniprintf>
 8000976:	e0a2      	b.n	8000abe <main+0x48a>
    } else if (read_status != 0) {
 8000978:	23b4      	movs	r3, #180	@ 0xb4
 800097a:	18fb      	adds	r3, r7, r3
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d009      	beq.n	8000996 <main+0x362>
      snprintf(temp_line, sizeof(temp_line), "I2C ERR %d", (int)i2c_error_code);
 8000982:	4b2f      	ldr	r3, [pc, #188]	@ (8000a40 <main+0x40c>)
 8000984:	2200      	movs	r2, #0
 8000986:	5e9b      	ldrsh	r3, [r3, r2]
 8000988:	4a2e      	ldr	r2, [pc, #184]	@ (8000a44 <main+0x410>)
 800098a:	2134      	movs	r1, #52	@ 0x34
 800098c:	1878      	adds	r0, r7, r1
 800098e:	2114      	movs	r1, #20
 8000990:	f004 fd7a 	bl	8005488 <sniprintf>
 8000994:	e093      	b.n	8000abe <main+0x48a>
    } else {
      int16_t temp_centi = sht4x_temp_centi_from_ticks(temp_ticks_1);
 8000996:	4b2c      	ldr	r3, [pc, #176]	@ (8000a48 <main+0x414>)
 8000998:	881b      	ldrh	r3, [r3, #0]
 800099a:	258e      	movs	r5, #142	@ 0x8e
 800099c:	197c      	adds	r4, r7, r5
 800099e:	0018      	movs	r0, r3
 80009a0:	f001 f8ee 	bl	8001b80 <sht4x_temp_centi_from_ticks>
 80009a4:	0003      	movs	r3, r0
 80009a6:	8023      	strh	r3, [r4, #0]
      int32_t abs_centi = (temp_centi < 0) ? -(int32_t)temp_centi : (int32_t)temp_centi;
 80009a8:	002c      	movs	r4, r5
 80009aa:	193b      	adds	r3, r7, r4
 80009ac:	2200      	movs	r2, #0
 80009ae:	5e9b      	ldrsh	r3, [r3, r2]
 80009b0:	17da      	asrs	r2, r3, #31
 80009b2:	189b      	adds	r3, r3, r2
 80009b4:	4053      	eors	r3, r2
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	2588      	movs	r5, #136	@ 0x88
 80009ba:	197a      	adds	r2, r7, r5
 80009bc:	6013      	str	r3, [r2, #0]
      int32_t whole = abs_centi / 100;
 80009be:	197b      	adds	r3, r7, r5
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	2164      	movs	r1, #100	@ 0x64
 80009c4:	0018      	movs	r0, r3
 80009c6:	f7ff fc33 	bl	8000230 <__divsi3>
 80009ca:	0003      	movs	r3, r0
 80009cc:	2284      	movs	r2, #132	@ 0x84
 80009ce:	18ba      	adds	r2, r7, r2
 80009d0:	6013      	str	r3, [r2, #0]
      int32_t frac = abs_centi % 100;
 80009d2:	197b      	adds	r3, r7, r5
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	2164      	movs	r1, #100	@ 0x64
 80009d8:	0018      	movs	r0, r3
 80009da:	f7ff fd0f 	bl	80003fc <__aeabi_idivmod>
 80009de:	000b      	movs	r3, r1
 80009e0:	2280      	movs	r2, #128	@ 0x80
 80009e2:	18ba      	adds	r2, r7, r2
 80009e4:	6013      	str	r3, [r2, #0]

      const char* sign = (temp_centi < 0) ? "-" : "";
 80009e6:	193b      	adds	r3, r7, r4
 80009e8:	2200      	movs	r2, #0
 80009ea:	5e9b      	ldrsh	r3, [r3, r2]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	da2f      	bge.n	8000a50 <main+0x41c>
 80009f0:	4b16      	ldr	r3, [pc, #88]	@ (8000a4c <main+0x418>)
 80009f2:	e02e      	b.n	8000a52 <main+0x41e>
 80009f4:	20000568 	.word	0x20000568
 80009f8:	20000569 	.word	0x20000569
 80009fc:	20000078 	.word	0x20000078
 8000a00:	08005ebc 	.word	0x08005ebc
 8000a04:	08005e28 	.word	0x08005e28
 8000a08:	00001388 	.word	0x00001388
 8000a0c:	08005e34 	.word	0x08005e34
 8000a10:	08005e3c 	.word	0x08005e3c
 8000a14:	08005e48 	.word	0x08005e48
 8000a18:	08005e50 	.word	0x08005e50
 8000a1c:	00002710 	.word	0x00002710
 8000a20:	20000154 	.word	0x20000154
 8000a24:	0000ea60 	.word	0x0000ea60
 8000a28:	2000015c 	.word	0x2000015c
 8000a2c:	20000155 	.word	0x20000155
 8000a30:	00004e20 	.word	0x00004e20
 8000a34:	20000158 	.word	0x20000158
 8000a38:	08005e5c 	.word	0x08005e5c
 8000a3c:	08005e68 	.word	0x08005e68
 8000a40:	2000057a 	.word	0x2000057a
 8000a44:	08005e74 	.word	0x08005e74
 8000a48:	2000056a 	.word	0x2000056a
 8000a4c:	08005e80 	.word	0x08005e80
 8000a50:	4ba2      	ldr	r3, [pc, #648]	@ (8000cdc <main+0x6a8>)
 8000a52:	67fb      	str	r3, [r7, #124]	@ 0x7c
      snprintf(temp_line, sizeof(temp_line), "TEMP %s%ld.%02ldC", sign, (long)whole, (long)frac);
 8000a54:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8000a56:	4aa2      	ldr	r2, [pc, #648]	@ (8000ce0 <main+0x6ac>)
 8000a58:	2334      	movs	r3, #52	@ 0x34
 8000a5a:	18f8      	adds	r0, r7, r3
 8000a5c:	2380      	movs	r3, #128	@ 0x80
 8000a5e:	18fb      	adds	r3, r7, r3
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	9301      	str	r3, [sp, #4]
 8000a64:	2384      	movs	r3, #132	@ 0x84
 8000a66:	18fb      	adds	r3, r7, r3
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	9300      	str	r3, [sp, #0]
 8000a6c:	000b      	movs	r3, r1
 8000a6e:	2114      	movs	r1, #20
 8000a70:	f004 fd0a 	bl	8005488 <sniprintf>

      uint16_t hum_centi = calculated_hum_1;
 8000a74:	247a      	movs	r4, #122	@ 0x7a
 8000a76:	193b      	adds	r3, r7, r4
 8000a78:	4a9a      	ldr	r2, [pc, #616]	@ (8000ce4 <main+0x6b0>)
 8000a7a:	8812      	ldrh	r2, [r2, #0]
 8000a7c:	801a      	strh	r2, [r3, #0]
      uint32_t hum_whole = hum_centi / 100U;
 8000a7e:	193b      	adds	r3, r7, r4
 8000a80:	881b      	ldrh	r3, [r3, #0]
 8000a82:	2164      	movs	r1, #100	@ 0x64
 8000a84:	0018      	movs	r0, r3
 8000a86:	f7ff fb49 	bl	800011c <__udivsi3>
 8000a8a:	0003      	movs	r3, r0
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	677b      	str	r3, [r7, #116]	@ 0x74
      uint32_t hum_frac = hum_centi % 100U;
 8000a90:	193b      	adds	r3, r7, r4
 8000a92:	881b      	ldrh	r3, [r3, #0]
 8000a94:	2164      	movs	r1, #100	@ 0x64
 8000a96:	0018      	movs	r0, r3
 8000a98:	f7ff fbc6 	bl	8000228 <__aeabi_uidivmod>
 8000a9c:	000b      	movs	r3, r1
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	673b      	str	r3, [r7, #112]	@ 0x70
      snprintf(hum_line, sizeof(hum_line), "HUM %lu.%02lu%%RH", (unsigned long)hum_whole, (unsigned long)hum_frac);
 8000aa2:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8000aa4:	4a90      	ldr	r2, [pc, #576]	@ (8000ce8 <main+0x6b4>)
 8000aa6:	2320      	movs	r3, #32
 8000aa8:	18f8      	adds	r0, r7, r3
 8000aaa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	000b      	movs	r3, r1
 8000ab0:	2114      	movs	r1, #20
 8000ab2:	f004 fce9 	bl	8005488 <sniprintf>
      show_humidity = true;
 8000ab6:	23b3      	movs	r3, #179	@ 0xb3
 8000ab8:	18fb      	adds	r3, r7, r3
 8000aba:	2201      	movs	r2, #1
 8000abc:	701a      	strb	r2, [r3, #0]
    }

    if (ssd1306_is_initialized()) {
 8000abe:	f000 fbd9 	bl	8001274 <ssd1306_is_initialized>
 8000ac2:	1e03      	subs	r3, r0, #0
 8000ac4:	d100      	bne.n	8000ac8 <main+0x494>
 8000ac6:	e103      	b.n	8000cd0 <main+0x69c>
      ssd1306_clear();
 8000ac8:	f000 fbb8 	bl	800123c <ssd1306_clear>

      if (temp_line[0] != '\0') {
 8000acc:	2034      	movs	r0, #52	@ 0x34
 8000ace:	183b      	adds	r3, r7, r0
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d100      	bne.n	8000ad8 <main+0x4a4>
 8000ad6:	e0ce      	b.n	8000c76 <main+0x642>
        const uint8_t temp_scale = 2U;
 8000ad8:	236f      	movs	r3, #111	@ 0x6f
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	2202      	movs	r2, #2
 8000ade:	701a      	strb	r2, [r3, #0]
        if (heater_active && strncmp(temp_line, "TEMP ", 5) == 0) {
 8000ae0:	4b82      	ldr	r3, [pc, #520]	@ (8000cec <main+0x6b8>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d100      	bne.n	8000aec <main+0x4b8>
 8000aea:	e09c      	b.n	8000c26 <main+0x5f2>
 8000aec:	4980      	ldr	r1, [pc, #512]	@ (8000cf0 <main+0x6bc>)
 8000aee:	0004      	movs	r4, r0
 8000af0:	183b      	adds	r3, r7, r0
 8000af2:	2205      	movs	r2, #5
 8000af4:	0018      	movs	r0, r3
 8000af6:	f004 fd05 	bl	8005504 <strncmp>
 8000afa:	1e03      	subs	r3, r0, #0
 8000afc:	d000      	beq.n	8000b00 <main+0x4cc>
 8000afe:	e092      	b.n	8000c26 <main+0x5f2>
          const char* value_text = &temp_line[5];
 8000b00:	193b      	adds	r3, r7, r4
 8000b02:	3305      	adds	r3, #5
 8000b04:	22ac      	movs	r2, #172	@ 0xac
 8000b06:	18ba      	adds	r2, r7, r2
 8000b08:	6013      	str	r3, [r2, #0]
          while (*value_text == ' ') {
 8000b0a:	e005      	b.n	8000b18 <main+0x4e4>
            value_text++;
 8000b0c:	22ac      	movs	r2, #172	@ 0xac
 8000b0e:	18bb      	adds	r3, r7, r2
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	3301      	adds	r3, #1
 8000b14:	18ba      	adds	r2, r7, r2
 8000b16:	6013      	str	r3, [r2, #0]
          while (*value_text == ' ') {
 8000b18:	21ac      	movs	r1, #172	@ 0xac
 8000b1a:	187b      	adds	r3, r7, r1
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b20      	cmp	r3, #32
 8000b22:	d0f3      	beq.n	8000b0c <main+0x4d8>
          }

          if (*value_text != '\0') {
 8000b24:	187b      	adds	r3, r7, r1
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d052      	beq.n	8000bd4 <main+0x5a0>
            uint8_t value_width = ssd1306_measure_text_width(value_text, temp_scale);
 8000b2e:	256c      	movs	r5, #108	@ 0x6c
 8000b30:	197c      	adds	r4, r7, r5
 8000b32:	236f      	movs	r3, #111	@ 0x6f
 8000b34:	18fb      	adds	r3, r7, r3
 8000b36:	781a      	ldrb	r2, [r3, #0]
 8000b38:	187b      	adds	r3, r7, r1
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	0011      	movs	r1, r2
 8000b3e:	0018      	movs	r0, r3
 8000b40:	f000 fd15 	bl	800156e <ssd1306_measure_text_width>
 8000b44:	0003      	movs	r3, r0
 8000b46:	7023      	strb	r3, [r4, #0]
            const uint8_t icon_spacing = 6U;
 8000b48:	216b      	movs	r1, #107	@ 0x6b
 8000b4a:	187b      	adds	r3, r7, r1
 8000b4c:	2206      	movs	r2, #6
 8000b4e:	701a      	strb	r2, [r3, #0]
            uint16_t total_width = (uint16_t)THERMOMETER_ICON_WIDTH + icon_spacing + value_width;
 8000b50:	187b      	adds	r3, r7, r1
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	b29a      	uxth	r2, r3
 8000b56:	197b      	adds	r3, r7, r5
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	b29b      	uxth	r3, r3
 8000b5c:	18d3      	adds	r3, r2, r3
 8000b5e:	b29a      	uxth	r2, r3
 8000b60:	2168      	movs	r1, #104	@ 0x68
 8000b62:	187b      	adds	r3, r7, r1
 8000b64:	320c      	adds	r2, #12
 8000b66:	801a      	strh	r2, [r3, #0]
            uint8_t start_x = (total_width < SSD1306_WIDTH) ? (uint8_t)((SSD1306_WIDTH - total_width) / 2U) : 0U;
 8000b68:	000a      	movs	r2, r1
 8000b6a:	18bb      	adds	r3, r7, r2
 8000b6c:	881b      	ldrh	r3, [r3, #0]
 8000b6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b70:	d806      	bhi.n	8000b80 <main+0x54c>
 8000b72:	18bb      	adds	r3, r7, r2
 8000b74:	881b      	ldrh	r3, [r3, #0]
 8000b76:	2280      	movs	r2, #128	@ 0x80
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	085b      	lsrs	r3, r3, #1
 8000b7c:	b2da      	uxtb	r2, r3
 8000b7e:	e000      	b.n	8000b82 <main+0x54e>
 8000b80:	2200      	movs	r2, #0
 8000b82:	2067      	movs	r0, #103	@ 0x67
 8000b84:	183b      	adds	r3, r7, r0
 8000b86:	701a      	strb	r2, [r3, #0]
            uint8_t icon_y = 6U;
 8000b88:	2166      	movs	r1, #102	@ 0x66
 8000b8a:	187b      	adds	r3, r7, r1
 8000b8c:	2206      	movs	r2, #6
 8000b8e:	701a      	strb	r2, [r3, #0]
            uint8_t text_x = (uint8_t)(start_x + THERMOMETER_ICON_WIDTH + icon_spacing);
 8000b90:	183a      	adds	r2, r7, r0
 8000b92:	236b      	movs	r3, #107	@ 0x6b
 8000b94:	18fb      	adds	r3, r7, r3
 8000b96:	7812      	ldrb	r2, [r2, #0]
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	18d3      	adds	r3, r2, r3
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	2465      	movs	r4, #101	@ 0x65
 8000ba0:	193b      	adds	r3, r7, r4
 8000ba2:	320c      	adds	r2, #12
 8000ba4:	701a      	strb	r2, [r3, #0]
            ssd1306_draw_bitmap(start_x, icon_y, THERMOMETER_ICON_WIDTH, THERMOMETER_ICON_HEIGHT, thermometer_icon_bitmap);
 8000ba6:	187b      	adds	r3, r7, r1
 8000ba8:	7819      	ldrb	r1, [r3, #0]
 8000baa:	183b      	adds	r3, r7, r0
 8000bac:	7818      	ldrb	r0, [r3, #0]
 8000bae:	4b51      	ldr	r3, [pc, #324]	@ (8000cf4 <main+0x6c0>)
 8000bb0:	9300      	str	r3, [sp, #0]
 8000bb2:	2314      	movs	r3, #20
 8000bb4:	220c      	movs	r2, #12
 8000bb6:	f000 fc53 	bl	8001460 <ssd1306_draw_bitmap>
            ssd1306_draw_string_scaled(text_x, 6U, value_text, temp_scale);
 8000bba:	236f      	movs	r3, #111	@ 0x6f
 8000bbc:	18fb      	adds	r3, r7, r3
 8000bbe:	7819      	ldrb	r1, [r3, #0]
 8000bc0:	23ac      	movs	r3, #172	@ 0xac
 8000bc2:	18fb      	adds	r3, r7, r3
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	193b      	adds	r3, r7, r4
 8000bc8:	7818      	ldrb	r0, [r3, #0]
 8000bca:	000b      	movs	r3, r1
 8000bcc:	2106      	movs	r1, #6
 8000bce:	f000 fbb3 	bl	8001338 <ssd1306_draw_string_scaled>
        if (heater_active && strncmp(temp_line, "TEMP ", 5) == 0) {
 8000bd2:	e050      	b.n	8000c76 <main+0x642>
          } else {
            uint8_t temp_width = ssd1306_measure_text_width(temp_line, temp_scale);
 8000bd4:	256e      	movs	r5, #110	@ 0x6e
 8000bd6:	197c      	adds	r4, r7, r5
 8000bd8:	236f      	movs	r3, #111	@ 0x6f
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	781a      	ldrb	r2, [r3, #0]
 8000bde:	2334      	movs	r3, #52	@ 0x34
 8000be0:	18fb      	adds	r3, r7, r3
 8000be2:	0011      	movs	r1, r2
 8000be4:	0018      	movs	r0, r3
 8000be6:	f000 fcc2 	bl	800156e <ssd1306_measure_text_width>
 8000bea:	0003      	movs	r3, r0
 8000bec:	7023      	strb	r3, [r4, #0]
            uint8_t temp_x = (temp_width < SSD1306_WIDTH) ? (uint8_t)((SSD1306_WIDTH - temp_width) / 2U) : 0U;
 8000bee:	197b      	adds	r3, r7, r5
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	b25b      	sxtb	r3, r3
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	db06      	blt.n	8000c06 <main+0x5d2>
 8000bf8:	197b      	adds	r3, r7, r5
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	2280      	movs	r2, #128	@ 0x80
 8000bfe:	1ad3      	subs	r3, r2, r3
 8000c00:	085b      	lsrs	r3, r3, #1
 8000c02:	b2da      	uxtb	r2, r3
 8000c04:	e000      	b.n	8000c08 <main+0x5d4>
 8000c06:	2200      	movs	r2, #0
 8000c08:	206d      	movs	r0, #109	@ 0x6d
 8000c0a:	183b      	adds	r3, r7, r0
 8000c0c:	701a      	strb	r2, [r3, #0]
            ssd1306_draw_string_scaled(temp_x, 6U, temp_line, temp_scale);
 8000c0e:	236f      	movs	r3, #111	@ 0x6f
 8000c10:	18fb      	adds	r3, r7, r3
 8000c12:	7819      	ldrb	r1, [r3, #0]
 8000c14:	2334      	movs	r3, #52	@ 0x34
 8000c16:	18fa      	adds	r2, r7, r3
 8000c18:	183b      	adds	r3, r7, r0
 8000c1a:	7818      	ldrb	r0, [r3, #0]
 8000c1c:	000b      	movs	r3, r1
 8000c1e:	2106      	movs	r1, #6
 8000c20:	f000 fb8a 	bl	8001338 <ssd1306_draw_string_scaled>
        if (heater_active && strncmp(temp_line, "TEMP ", 5) == 0) {
 8000c24:	e027      	b.n	8000c76 <main+0x642>
          }
        } else {
          uint8_t temp_width = ssd1306_measure_text_width(temp_line, temp_scale);
 8000c26:	2564      	movs	r5, #100	@ 0x64
 8000c28:	197c      	adds	r4, r7, r5
 8000c2a:	236f      	movs	r3, #111	@ 0x6f
 8000c2c:	18fb      	adds	r3, r7, r3
 8000c2e:	781a      	ldrb	r2, [r3, #0]
 8000c30:	2334      	movs	r3, #52	@ 0x34
 8000c32:	18fb      	adds	r3, r7, r3
 8000c34:	0011      	movs	r1, r2
 8000c36:	0018      	movs	r0, r3
 8000c38:	f000 fc99 	bl	800156e <ssd1306_measure_text_width>
 8000c3c:	0003      	movs	r3, r0
 8000c3e:	7023      	strb	r3, [r4, #0]
          uint8_t temp_x = (temp_width < SSD1306_WIDTH) ? (uint8_t)((SSD1306_WIDTH - temp_width) / 2U) : 0U;
 8000c40:	197b      	adds	r3, r7, r5
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	b25b      	sxtb	r3, r3
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	db06      	blt.n	8000c58 <main+0x624>
 8000c4a:	197b      	adds	r3, r7, r5
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	2280      	movs	r2, #128	@ 0x80
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	085b      	lsrs	r3, r3, #1
 8000c54:	b2da      	uxtb	r2, r3
 8000c56:	e000      	b.n	8000c5a <main+0x626>
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2063      	movs	r0, #99	@ 0x63
 8000c5c:	183b      	adds	r3, r7, r0
 8000c5e:	701a      	strb	r2, [r3, #0]
          ssd1306_draw_string_scaled(temp_x, 6U, temp_line, temp_scale);
 8000c60:	236f      	movs	r3, #111	@ 0x6f
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	7819      	ldrb	r1, [r3, #0]
 8000c66:	2334      	movs	r3, #52	@ 0x34
 8000c68:	18fa      	adds	r2, r7, r3
 8000c6a:	183b      	adds	r3, r7, r0
 8000c6c:	7818      	ldrb	r0, [r3, #0]
 8000c6e:	000b      	movs	r3, r1
 8000c70:	2106      	movs	r1, #6
 8000c72:	f000 fb61 	bl	8001338 <ssd1306_draw_string_scaled>
        }
      }

      if (show_humidity && hum_line[0] != '\0') {
 8000c76:	23b3      	movs	r3, #179	@ 0xb3
 8000c78:	18fb      	adds	r3, r7, r3
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d025      	beq.n	8000ccc <main+0x698>
 8000c80:	2220      	movs	r2, #32
 8000c82:	18bb      	adds	r3, r7, r2
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d020      	beq.n	8000ccc <main+0x698>
        uint8_t hum_width = ssd1306_measure_text_width(hum_line, 2U);
 8000c8a:	2562      	movs	r5, #98	@ 0x62
 8000c8c:	197c      	adds	r4, r7, r5
 8000c8e:	18bb      	adds	r3, r7, r2
 8000c90:	2102      	movs	r1, #2
 8000c92:	0018      	movs	r0, r3
 8000c94:	f000 fc6b 	bl	800156e <ssd1306_measure_text_width>
 8000c98:	0003      	movs	r3, r0
 8000c9a:	7023      	strb	r3, [r4, #0]
        uint8_t hum_x = (hum_width < SSD1306_WIDTH) ? (uint8_t)((SSD1306_WIDTH - hum_width) / 2U) : 0U;
 8000c9c:	197b      	adds	r3, r7, r5
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	b25b      	sxtb	r3, r3
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	db06      	blt.n	8000cb4 <main+0x680>
 8000ca6:	197b      	adds	r3, r7, r5
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	2280      	movs	r2, #128	@ 0x80
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	085b      	lsrs	r3, r3, #1
 8000cb0:	b2da      	uxtb	r2, r3
 8000cb2:	e000      	b.n	8000cb6 <main+0x682>
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2161      	movs	r1, #97	@ 0x61
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	701a      	strb	r2, [r3, #0]
        ssd1306_draw_string_scaled(hum_x, 38, hum_line, 2U);
 8000cbc:	2320      	movs	r3, #32
 8000cbe:	18fa      	adds	r2, r7, r3
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	7818      	ldrb	r0, [r3, #0]
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	2126      	movs	r1, #38	@ 0x26
 8000cc8:	f000 fb36 	bl	8001338 <ssd1306_draw_string_scaled>
      }

      ssd1306_update();
 8000ccc:	f000 fade 	bl	800128c <ssd1306_update>
    }

    HAL_Delay(1000);
 8000cd0:	23fa      	movs	r3, #250	@ 0xfa
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	f001 fd23 	bl	8002720 <HAL_Delay>
  {
 8000cda:	e5bf      	b.n	800085c <main+0x228>
 8000cdc:	08005e84 	.word	0x08005e84
 8000ce0:	08005e88 	.word	0x08005e88
 8000ce4:	20000574 	.word	0x20000574
 8000ce8:	08005e9c 	.word	0x08005e9c
 8000cec:	20000155 	.word	0x20000155
 8000cf0:	08005eb0 	.word	0x08005eb0
 8000cf4:	0800616c 	.word	0x0800616c

08000cf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cf8:	b590      	push	{r4, r7, lr}
 8000cfa:	b09f      	sub	sp, #124	@ 0x7c
 8000cfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cfe:	2440      	movs	r4, #64	@ 0x40
 8000d00:	193b      	adds	r3, r7, r4
 8000d02:	0018      	movs	r0, r3
 8000d04:	2338      	movs	r3, #56	@ 0x38
 8000d06:	001a      	movs	r2, r3
 8000d08:	2100      	movs	r1, #0
 8000d0a:	f004 fbf3 	bl	80054f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d0e:	232c      	movs	r3, #44	@ 0x2c
 8000d10:	18fb      	adds	r3, r7, r3
 8000d12:	0018      	movs	r0, r3
 8000d14:	2314      	movs	r3, #20
 8000d16:	001a      	movs	r2, r3
 8000d18:	2100      	movs	r1, #0
 8000d1a:	f004 fbeb 	bl	80054f4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d1e:	1d3b      	adds	r3, r7, #4
 8000d20:	0018      	movs	r0, r3
 8000d22:	2328      	movs	r3, #40	@ 0x28
 8000d24:	001a      	movs	r2, r3
 8000d26:	2100      	movs	r1, #0
 8000d28:	f004 fbe4 	bl	80054f4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d2c:	4b27      	ldr	r3, [pc, #156]	@ (8000dcc <SystemClock_Config+0xd4>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a27      	ldr	r2, [pc, #156]	@ (8000dd0 <SystemClock_Config+0xd8>)
 8000d32:	401a      	ands	r2, r3
 8000d34:	4b25      	ldr	r3, [pc, #148]	@ (8000dcc <SystemClock_Config+0xd4>)
 8000d36:	2180      	movs	r1, #128	@ 0x80
 8000d38:	0109      	lsls	r1, r1, #4
 8000d3a:	430a      	orrs	r2, r1
 8000d3c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000d3e:	0021      	movs	r1, r4
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	2210      	movs	r2, #16
 8000d44:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	2201      	movs	r2, #1
 8000d4a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	2200      	movs	r2, #0
 8000d50:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000d52:	187b      	adds	r3, r7, r1
 8000d54:	22a0      	movs	r2, #160	@ 0xa0
 8000d56:	0212      	lsls	r2, r2, #8
 8000d58:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d5a:	187b      	adds	r3, r7, r1
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d60:	187b      	adds	r3, r7, r1
 8000d62:	0018      	movs	r0, r3
 8000d64:	f002 fef8 	bl	8003b58 <HAL_RCC_OscConfig>
 8000d68:	1e03      	subs	r3, r0, #0
 8000d6a:	d001      	beq.n	8000d70 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000d6c:	f000 fa2c 	bl	80011c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d70:	212c      	movs	r1, #44	@ 0x2c
 8000d72:	187b      	adds	r3, r7, r1
 8000d74:	220f      	movs	r2, #15
 8000d76:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000d78:	187b      	adds	r3, r7, r1
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d7e:	187b      	adds	r3, r7, r1
 8000d80:	2200      	movs	r2, #0
 8000d82:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d84:	187b      	adds	r3, r7, r1
 8000d86:	2200      	movs	r2, #0
 8000d88:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d8a:	187b      	adds	r3, r7, r1
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d90:	187b      	adds	r3, r7, r1
 8000d92:	2100      	movs	r1, #0
 8000d94:	0018      	movs	r0, r3
 8000d96:	f003 fab3 	bl	8004300 <HAL_RCC_ClockConfig>
 8000d9a:	1e03      	subs	r3, r0, #0
 8000d9c:	d001      	beq.n	8000da2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000d9e:	f000 fa13 	bl	80011c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	220a      	movs	r2, #10
 8000da6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000da8:	1d3b      	adds	r3, r7, #4
 8000daa:	2200      	movs	r2, #0
 8000dac:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	2200      	movs	r2, #0
 8000db2:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	0018      	movs	r0, r3
 8000db8:	f003 fca6 	bl	8004708 <HAL_RCCEx_PeriphCLKConfig>
 8000dbc:	1e03      	subs	r3, r0, #0
 8000dbe:	d001      	beq.n	8000dc4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000dc0:	f000 fa02 	bl	80011c8 <Error_Handler>
  }
}
 8000dc4:	46c0      	nop			@ (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b01f      	add	sp, #124	@ 0x7c
 8000dca:	bd90      	pop	{r4, r7, pc}
 8000dcc:	40007000 	.word	0x40007000
 8000dd0:	ffffe7ff 	.word	0xffffe7ff

08000dd4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000dd8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000dda:	4a1d      	ldr	r2, [pc, #116]	@ (8000e50 <MX_I2C1_Init+0x7c>)
 8000ddc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 8000dde:	4b1b      	ldr	r3, [pc, #108]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000de0:	22c1      	movs	r2, #193	@ 0xc1
 8000de2:	00d2      	lsls	r2, r2, #3
 8000de4:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000de6:	4b19      	ldr	r3, [pc, #100]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dec:	4b17      	ldr	r3, [pc, #92]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000dee:	2201      	movs	r2, #1
 8000df0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000df2:	4b16      	ldr	r3, [pc, #88]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000df8:	4b14      	ldr	r3, [pc, #80]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000dfe:	4b13      	ldr	r3, [pc, #76]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e04:	4b11      	ldr	r3, [pc, #68]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e0a:	4b10      	ldr	r3, [pc, #64]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e10:	4b0e      	ldr	r3, [pc, #56]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000e12:	0018      	movs	r0, r3
 8000e14:	f001 ff46 	bl	8002ca4 <HAL_I2C_Init>
 8000e18:	1e03      	subs	r3, r0, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e1c:	f000 f9d4 	bl	80011c8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e20:	4b0a      	ldr	r3, [pc, #40]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000e22:	2100      	movs	r1, #0
 8000e24:	0018      	movs	r0, r3
 8000e26:	f002 fde5 	bl	80039f4 <HAL_I2CEx_ConfigAnalogFilter>
 8000e2a:	1e03      	subs	r3, r0, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000e2e:	f000 f9cb 	bl	80011c8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e32:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <MX_I2C1_Init+0x78>)
 8000e34:	2100      	movs	r1, #0
 8000e36:	0018      	movs	r0, r3
 8000e38:	f002 fe28 	bl	8003a8c <HAL_I2CEx_ConfigDigitalFilter>
 8000e3c:	1e03      	subs	r3, r0, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000e40:	f000 f9c2 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e44:	46c0      	nop			@ (mov r8, r8)
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	46c0      	nop			@ (mov r8, r8)
 8000e4c:	20000078 	.word	0x20000078
 8000e50:	40005400 	.word	0x40005400

08000e54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e58:	4b14      	ldr	r3, [pc, #80]	@ (8000eac <MX_USART2_UART_Init+0x58>)
 8000e5a:	4a15      	ldr	r2, [pc, #84]	@ (8000eb0 <MX_USART2_UART_Init+0x5c>)
 8000e5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e5e:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <MX_USART2_UART_Init+0x58>)
 8000e60:	22e1      	movs	r2, #225	@ 0xe1
 8000e62:	0252      	lsls	r2, r2, #9
 8000e64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e66:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <MX_USART2_UART_Init+0x58>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000eac <MX_USART2_UART_Init+0x58>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <MX_USART2_UART_Init+0x58>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e78:	4b0c      	ldr	r3, [pc, #48]	@ (8000eac <MX_USART2_UART_Init+0x58>)
 8000e7a:	220c      	movs	r2, #12
 8000e7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000eac <MX_USART2_UART_Init+0x58>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e84:	4b09      	ldr	r3, [pc, #36]	@ (8000eac <MX_USART2_UART_Init+0x58>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <MX_USART2_UART_Init+0x58>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e90:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <MX_USART2_UART_Init+0x58>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e96:	4b05      	ldr	r3, [pc, #20]	@ (8000eac <MX_USART2_UART_Init+0x58>)
 8000e98:	0018      	movs	r0, r3
 8000e9a:	f003 fdd3 	bl	8004a44 <HAL_UART_Init>
 8000e9e:	1e03      	subs	r3, r0, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ea2:	f000 f991 	bl	80011c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ea6:	46c0      	nop			@ (mov r8, r8)
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	200000cc 	.word	0x200000cc
 8000eb0:	40004400 	.word	0x40004400

08000eb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eb4:	b590      	push	{r4, r7, lr}
 8000eb6:	b08b      	sub	sp, #44	@ 0x2c
 8000eb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eba:	2414      	movs	r4, #20
 8000ebc:	193b      	adds	r3, r7, r4
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	2314      	movs	r3, #20
 8000ec2:	001a      	movs	r2, r3
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	f004 fb15 	bl	80054f4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eca:	4b44      	ldr	r3, [pc, #272]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ece:	4b43      	ldr	r3, [pc, #268]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000ed0:	2104      	movs	r1, #4
 8000ed2:	430a      	orrs	r2, r1
 8000ed4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ed6:	4b41      	ldr	r3, [pc, #260]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000eda:	2204      	movs	r2, #4
 8000edc:	4013      	ands	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
 8000ee0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ee2:	4b3e      	ldr	r3, [pc, #248]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000ee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ee6:	4b3d      	ldr	r3, [pc, #244]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000ee8:	2180      	movs	r1, #128	@ 0x80
 8000eea:	430a      	orrs	r2, r1
 8000eec:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000eee:	4b3b      	ldr	r3, [pc, #236]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ef2:	2280      	movs	r2, #128	@ 0x80
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efa:	4b38      	ldr	r3, [pc, #224]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000efc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000efe:	4b37      	ldr	r3, [pc, #220]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000f00:	2101      	movs	r1, #1
 8000f02:	430a      	orrs	r2, r1
 8000f04:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f06:	4b35      	ldr	r3, [pc, #212]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	60bb      	str	r3, [r7, #8]
 8000f10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f12:	4b32      	ldr	r3, [pc, #200]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000f14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f16:	4b31      	ldr	r3, [pc, #196]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000f18:	2102      	movs	r1, #2
 8000f1a:	430a      	orrs	r2, r1
 8000f1c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f1e:	4b2f      	ldr	r3, [pc, #188]	@ (8000fdc <MX_GPIO_Init+0x128>)
 8000f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f22:	2202      	movs	r2, #2
 8000f24:	4013      	ands	r3, r2
 8000f26:	607b      	str	r3, [r7, #4]
 8000f28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f2a:	23a0      	movs	r3, #160	@ 0xa0
 8000f2c:	05db      	lsls	r3, r3, #23
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2120      	movs	r1, #32
 8000f32:	0018      	movs	r0, r3
 8000f34:	f001 fe7c 	bl	8002c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(I2C_ENABLE_GPIO_Port, I2C_ENABLE_Pin, GPIO_PIN_SET);
 8000f38:	4b29      	ldr	r3, [pc, #164]	@ (8000fe0 <MX_GPIO_Init+0x12c>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	2120      	movs	r1, #32
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f001 fe76 	bl	8002c30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8000f44:	193b      	adds	r3, r7, r4
 8000f46:	2202      	movs	r2, #2
 8000f48:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f4a:	193b      	adds	r3, r7, r4
 8000f4c:	2288      	movs	r2, #136	@ 0x88
 8000f4e:	0352      	lsls	r2, r2, #13
 8000f50:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	193b      	adds	r3, r7, r4
 8000f54:	2200      	movs	r2, #0
 8000f56:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8000f58:	193a      	adds	r2, r7, r4
 8000f5a:	23a0      	movs	r3, #160	@ 0xa0
 8000f5c:	05db      	lsls	r3, r3, #23
 8000f5e:	0011      	movs	r1, r2
 8000f60:	0018      	movs	r0, r3
 8000f62:	f001 fce7 	bl	8002934 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f66:	193b      	adds	r3, r7, r4
 8000f68:	2220      	movs	r2, #32
 8000f6a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6c:	193b      	adds	r3, r7, r4
 8000f6e:	2201      	movs	r2, #1
 8000f70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	193b      	adds	r3, r7, r4
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f78:	193b      	adds	r3, r7, r4
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f7e:	193a      	adds	r2, r7, r4
 8000f80:	23a0      	movs	r3, #160	@ 0xa0
 8000f82:	05db      	lsls	r3, r3, #23
 8000f84:	0011      	movs	r1, r2
 8000f86:	0018      	movs	r0, r3
 8000f88:	f001 fcd4 	bl	8002934 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C_ENABLE_Pin */
  GPIO_InitStruct.Pin = I2C_ENABLE_Pin;
 8000f8c:	0021      	movs	r1, r4
 8000f8e:	187b      	adds	r3, r7, r1
 8000f90:	2220      	movs	r2, #32
 8000f92:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f94:	187b      	adds	r3, r7, r1
 8000f96:	2201      	movs	r2, #1
 8000f98:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9a:	187b      	adds	r3, r7, r1
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa0:	187b      	adds	r3, r7, r1
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(I2C_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000fa6:	187b      	adds	r3, r7, r1
 8000fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8000fe0 <MX_GPIO_Init+0x12c>)
 8000faa:	0019      	movs	r1, r3
 8000fac:	0010      	movs	r0, r2
 8000fae:	f001 fcc1 	bl	8002934 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	2005      	movs	r0, #5
 8000fb8:	f001 fc8a 	bl	80028d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000fbc:	2005      	movs	r0, #5
 8000fbe:	f001 fc9c 	bl	80028fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 2, 0);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2102      	movs	r1, #2
 8000fc6:	2007      	movs	r0, #7
 8000fc8:	f001 fc82 	bl	80028d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000fcc:	2007      	movs	r0, #7
 8000fce:	f001 fc94 	bl	80028fa <HAL_NVIC_EnableIRQ>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fd2:	46c0      	nop			@ (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	b00b      	add	sp, #44	@ 0x2c
 8000fd8:	bd90      	pop	{r4, r7, pc}
 8000fda:	46c0      	nop			@ (mov r8, r8)
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	50000400 	.word	0x50000400

08000fe4 <tick_elapsed>:

/* USER CODE BEGIN 4 */
static bool tick_elapsed(uint32_t now, uint32_t target)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
  return ((int32_t)(now - target) >= 0);
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	0fdb      	lsrs	r3, r3, #31
 8000ff8:	b2db      	uxtb	r3, r3
}
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	b002      	add	sp, #8
 8001000:	bd80      	pop	{r7, pc}
	...

08001004 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	0002      	movs	r2, r0
 800100c:	1dbb      	adds	r3, r7, #6
 800100e:	801a      	strh	r2, [r3, #0]
  if (GPIO_Pin == BTN1_Pin) {
 8001010:	1dbb      	adds	r3, r7, #6
 8001012:	881b      	ldrh	r3, [r3, #0]
 8001014:	2b02      	cmp	r3, #2
 8001016:	d11f      	bne.n	8001058 <HAL_GPIO_EXTI_Callback+0x54>
    uint32_t now = HAL_GetTick();
 8001018:	f001 fb78 	bl	800270c <HAL_GetTick>
 800101c:	0003      	movs	r3, r0
 800101e:	60fb      	str	r3, [r7, #12]
    if (!heater_active && !heater_trigger_requested && tick_elapsed(now, heater_next_allowed_ms)) {
 8001020:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2201      	movs	r2, #1
 8001028:	4053      	eors	r3, r2
 800102a:	b2db      	uxtb	r3, r3
 800102c:	2b00      	cmp	r3, #0
 800102e:	d013      	beq.n	8001058 <HAL_GPIO_EXTI_Callback+0x54>
 8001030:	4b0c      	ldr	r3, [pc, #48]	@ (8001064 <HAL_GPIO_EXTI_Callback+0x60>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2201      	movs	r2, #1
 8001038:	4053      	eors	r3, r2
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b00      	cmp	r3, #0
 800103e:	d00b      	beq.n	8001058 <HAL_GPIO_EXTI_Callback+0x54>
 8001040:	4b09      	ldr	r3, [pc, #36]	@ (8001068 <HAL_GPIO_EXTI_Callback+0x64>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	0011      	movs	r1, r2
 8001048:	0018      	movs	r0, r3
 800104a:	f7ff ffcb 	bl	8000fe4 <tick_elapsed>
 800104e:	1e03      	subs	r3, r0, #0
 8001050:	d002      	beq.n	8001058 <HAL_GPIO_EXTI_Callback+0x54>
      heater_trigger_requested = true;
 8001052:	4b04      	ldr	r3, [pc, #16]	@ (8001064 <HAL_GPIO_EXTI_Callback+0x60>)
 8001054:	2201      	movs	r2, #1
 8001056:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8001058:	46c0      	nop			@ (mov r8, r8)
 800105a:	46bd      	mov	sp, r7
 800105c:	b004      	add	sp, #16
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20000155 	.word	0x20000155
 8001064:	20000154 	.word	0x20000154
 8001068:	2000015c 	.word	0x2000015c

0800106c <run_heater_cycle>:

static int run_heater_cycle(void)
{
 800106c:	b590      	push	{r4, r7, lr}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
  int status = 0;
 8001072:	2300      	movs	r3, #0
 8001074:	607b      	str	r3, [r7, #4]
  int16_t command_result = NO_ERROR;
 8001076:	003b      	movs	r3, r7
 8001078:	2200      	movs	r2, #0
 800107a:	801a      	strh	r2, [r3, #0]
  bool any_sensor = false;
 800107c:	1cfb      	adds	r3, r7, #3
 800107e:	2200      	movs	r2, #0
 8001080:	701a      	strb	r2, [r3, #0]

  if (has_sensor_1) {
 8001082:	4b45      	ldr	r3, [pc, #276]	@ (8001198 <run_heater_cycle+0x12c>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d033      	beq.n	80010f2 <run_heater_cycle+0x86>
    any_sensor = true;
 800108a:	1cfb      	adds	r3, r7, #3
 800108c:	2201      	movs	r2, #1
 800108e:	701a      	strb	r2, [r3, #0]
    sht4x_init(SHT43_I2C_ADDR_44);
 8001090:	2044      	movs	r0, #68	@ 0x44
 8001092:	f001 f93d 	bl	8002310 <sht4x_init>
    command_result = sht4x_activate_highest_heater_power_long_ticks(&temp_ticks_1, &hum_ticks_1);
 8001096:	003c      	movs	r4, r7
 8001098:	4a40      	ldr	r2, [pc, #256]	@ (800119c <run_heater_cycle+0x130>)
 800109a:	4b41      	ldr	r3, [pc, #260]	@ (80011a0 <run_heater_cycle+0x134>)
 800109c:	0011      	movs	r1, r2
 800109e:	0018      	movs	r0, r3
 80010a0:	f001 f9aa 	bl	80023f8 <sht4x_activate_highest_heater_power_long_ticks>
 80010a4:	0003      	movs	r3, r0
 80010a6:	8023      	strh	r3, [r4, #0]
    if (command_result != NO_ERROR) {
 80010a8:	003b      	movs	r3, r7
 80010aa:	2200      	movs	r2, #0
 80010ac:	5e9b      	ldrsh	r3, [r3, r2]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d008      	beq.n	80010c4 <run_heater_cycle+0x58>
      status = command_result;
 80010b2:	003b      	movs	r3, r7
 80010b4:	2200      	movs	r2, #0
 80010b6:	5e9b      	ldrsh	r3, [r3, r2]
 80010b8:	607b      	str	r3, [r7, #4]
      i2c_error_code = command_result;
 80010ba:	4b3a      	ldr	r3, [pc, #232]	@ (80011a4 <run_heater_cycle+0x138>)
 80010bc:	003a      	movs	r2, r7
 80010be:	8812      	ldrh	r2, [r2, #0]
 80010c0:	801a      	strh	r2, [r3, #0]
 80010c2:	e016      	b.n	80010f2 <run_heater_cycle+0x86>
    } else {
      calculated_temp_1 = sht4x_temp_centi_from_ticks(temp_ticks_1) + 5500;
 80010c4:	4b36      	ldr	r3, [pc, #216]	@ (80011a0 <run_heater_cycle+0x134>)
 80010c6:	881b      	ldrh	r3, [r3, #0]
 80010c8:	0018      	movs	r0, r3
 80010ca:	f000 fd59 	bl	8001b80 <sht4x_temp_centi_from_ticks>
 80010ce:	0003      	movs	r3, r0
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	4a35      	ldr	r2, [pc, #212]	@ (80011a8 <run_heater_cycle+0x13c>)
 80010d4:	4694      	mov	ip, r2
 80010d6:	4463      	add	r3, ip
 80010d8:	b29b      	uxth	r3, r3
 80010da:	b21a      	sxth	r2, r3
 80010dc:	4b33      	ldr	r3, [pc, #204]	@ (80011ac <run_heater_cycle+0x140>)
 80010de:	801a      	strh	r2, [r3, #0]
      calculated_hum_1 = sht4x_rh_centi_from_ticks(hum_ticks_1);
 80010e0:	4b2e      	ldr	r3, [pc, #184]	@ (800119c <run_heater_cycle+0x130>)
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	0018      	movs	r0, r3
 80010e6:	f000 fd7f 	bl	8001be8 <sht4x_rh_centi_from_ticks>
 80010ea:	0003      	movs	r3, r0
 80010ec:	001a      	movs	r2, r3
 80010ee:	4b30      	ldr	r3, [pc, #192]	@ (80011b0 <run_heater_cycle+0x144>)
 80010f0:	801a      	strh	r2, [r3, #0]
    }
  }

  if (has_sensor_2) {
 80010f2:	4b30      	ldr	r3, [pc, #192]	@ (80011b4 <run_heater_cycle+0x148>)
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d036      	beq.n	8001168 <run_heater_cycle+0xfc>
    any_sensor = true;
 80010fa:	1cfb      	adds	r3, r7, #3
 80010fc:	2201      	movs	r2, #1
 80010fe:	701a      	strb	r2, [r3, #0]
    sht4x_init(SHT40_I2C_ADDR_46);
 8001100:	2046      	movs	r0, #70	@ 0x46
 8001102:	f001 f905 	bl	8002310 <sht4x_init>
    command_result = sht4x_activate_highest_heater_power_long_ticks(&temp_ticks_2, &hum_ticks_2);
 8001106:	003c      	movs	r4, r7
 8001108:	4a2b      	ldr	r2, [pc, #172]	@ (80011b8 <run_heater_cycle+0x14c>)
 800110a:	4b2c      	ldr	r3, [pc, #176]	@ (80011bc <run_heater_cycle+0x150>)
 800110c:	0011      	movs	r1, r2
 800110e:	0018      	movs	r0, r3
 8001110:	f001 f972 	bl	80023f8 <sht4x_activate_highest_heater_power_long_ticks>
 8001114:	0003      	movs	r3, r0
 8001116:	8023      	strh	r3, [r4, #0]
    if (command_result != NO_ERROR) {
 8001118:	003b      	movs	r3, r7
 800111a:	2200      	movs	r2, #0
 800111c:	5e9b      	ldrsh	r3, [r3, r2]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d00b      	beq.n	800113a <run_heater_cycle+0xce>
      if (status == 0) {
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d11f      	bne.n	8001168 <run_heater_cycle+0xfc>
        status = command_result;
 8001128:	003b      	movs	r3, r7
 800112a:	2200      	movs	r2, #0
 800112c:	5e9b      	ldrsh	r3, [r3, r2]
 800112e:	607b      	str	r3, [r7, #4]
        i2c_error_code = command_result;
 8001130:	4b1c      	ldr	r3, [pc, #112]	@ (80011a4 <run_heater_cycle+0x138>)
 8001132:	003a      	movs	r2, r7
 8001134:	8812      	ldrh	r2, [r2, #0]
 8001136:	801a      	strh	r2, [r3, #0]
 8001138:	e016      	b.n	8001168 <run_heater_cycle+0xfc>
      }
    } else {
      calculated_temp_2 = sht4x_temp_centi_from_ticks(temp_ticks_2) + 5500;
 800113a:	4b20      	ldr	r3, [pc, #128]	@ (80011bc <run_heater_cycle+0x150>)
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	0018      	movs	r0, r3
 8001140:	f000 fd1e 	bl	8001b80 <sht4x_temp_centi_from_ticks>
 8001144:	0003      	movs	r3, r0
 8001146:	b29b      	uxth	r3, r3
 8001148:	4a17      	ldr	r2, [pc, #92]	@ (80011a8 <run_heater_cycle+0x13c>)
 800114a:	4694      	mov	ip, r2
 800114c:	4463      	add	r3, ip
 800114e:	b29b      	uxth	r3, r3
 8001150:	b21a      	sxth	r2, r3
 8001152:	4b1b      	ldr	r3, [pc, #108]	@ (80011c0 <run_heater_cycle+0x154>)
 8001154:	801a      	strh	r2, [r3, #0]
      calculated_hum_2 = sht4x_rh_centi_from_ticks(hum_ticks_2);
 8001156:	4b18      	ldr	r3, [pc, #96]	@ (80011b8 <run_heater_cycle+0x14c>)
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	0018      	movs	r0, r3
 800115c:	f000 fd44 	bl	8001be8 <sht4x_rh_centi_from_ticks>
 8001160:	0003      	movs	r3, r0
 8001162:	001a      	movs	r2, r3
 8001164:	4b17      	ldr	r3, [pc, #92]	@ (80011c4 <run_heater_cycle+0x158>)
 8001166:	801a      	strh	r2, [r3, #0]
    }
  }

  if (!any_sensor) {
 8001168:	1cfb      	adds	r3, r7, #3
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2201      	movs	r2, #1
 800116e:	4053      	eors	r3, r2
 8001170:	b2db      	uxtb	r3, r3
 8001172:	2b00      	cmp	r3, #0
 8001174:	d005      	beq.n	8001182 <run_heater_cycle+0x116>
    status = NO_SENSORS_FOUND;
 8001176:	2301      	movs	r3, #1
 8001178:	607b      	str	r3, [r7, #4]
    i2c_error_code = NO_SENSORS_FOUND;
 800117a:	4b0a      	ldr	r3, [pc, #40]	@ (80011a4 <run_heater_cycle+0x138>)
 800117c:	2201      	movs	r2, #1
 800117e:	801a      	strh	r2, [r3, #0]
 8001180:	e005      	b.n	800118e <run_heater_cycle+0x122>
  } else if (status == 0) {
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d102      	bne.n	800118e <run_heater_cycle+0x122>
    i2c_error_code = NO_ERROR;
 8001188:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <run_heater_cycle+0x138>)
 800118a:	2200      	movs	r2, #0
 800118c:	801a      	strh	r2, [r3, #0]
  }

  return status;
 800118e:	687b      	ldr	r3, [r7, #4]
}
 8001190:	0018      	movs	r0, r3
 8001192:	46bd      	mov	sp, r7
 8001194:	b003      	add	sp, #12
 8001196:	bd90      	pop	{r4, r7, pc}
 8001198:	20000568 	.word	0x20000568
 800119c:	2000056c 	.word	0x2000056c
 80011a0:	2000056a 	.word	0x2000056a
 80011a4:	2000057a 	.word	0x2000057a
 80011a8:	0000157c 	.word	0x0000157c
 80011ac:	20000572 	.word	0x20000572
 80011b0:	20000574 	.word	0x20000574
 80011b4:	20000569 	.word	0x20000569
 80011b8:	20000570 	.word	0x20000570
 80011bc:	2000056e 	.word	0x2000056e
 80011c0:	20000576 	.word	0x20000576
 80011c4:	20000578 	.word	0x20000578

080011c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011cc:	b672      	cpsid	i
}
 80011ce:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d0:	46c0      	nop			@ (mov r8, r8)
 80011d2:	e7fd      	b.n	80011d0 <Error_Handler+0x8>

080011d4 <ssd1306_init>:
    {'Y', {0x11, 0x11, 0x0A, 0x04, 0x04, 0x04, 0x04}},
    {'Z', {0x1F, 0x01, 0x02, 0x04, 0x08, 0x10, 0x1F}},
    {'?', {0x0E, 0x11, 0x01, 0x02, 0x04, 0x00, 0x04}},
};

void ssd1306_init(I2C_HandleTypeDef* hi2c) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
    if (hi2c == NULL) {
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d022      	beq.n	8001228 <ssd1306_init+0x54>
        return;
    }

    if (HAL_I2C_IsDeviceReady(hi2c, SSD1306_I2C_ADDRESS, 2, 100) != HAL_OK) {
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	2364      	movs	r3, #100	@ 0x64
 80011e6:	2202      	movs	r2, #2
 80011e8:	2178      	movs	r1, #120	@ 0x78
 80011ea:	f002 f833 	bl	8003254 <HAL_I2C_IsDeviceReady>
 80011ee:	1e03      	subs	r3, r0, #0
 80011f0:	d11c      	bne.n	800122c <ssd1306_init+0x58>
        return;
    }

    ssd1306_i2c = hi2c;
 80011f2:	4b10      	ldr	r3, [pc, #64]	@ (8001234 <ssd1306_init+0x60>)
 80011f4:	687a      	ldr	r2, [r7, #4]
 80011f6:	601a      	str	r2, [r3, #0]
    HAL_Delay(100);
 80011f8:	2064      	movs	r0, #100	@ 0x64
 80011fa:	f001 fa91 	bl	8002720 <HAL_Delay>
        0xDB, 0x40, // VCOMH deselect level
        0x8D, 0x14, // charge pump
        0xAF        // display on
    };

    for (size_t i = 0; i < sizeof(init_sequence); i++) {
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
 8001202:	e009      	b.n	8001218 <ssd1306_init+0x44>
        ssd1306_send_command(init_sequence[i]);
 8001204:	4a0c      	ldr	r2, [pc, #48]	@ (8001238 <ssd1306_init+0x64>)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	18d3      	adds	r3, r2, r3
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	0018      	movs	r0, r3
 800120e:	f000 fb41 	bl	8001894 <ssd1306_send_command>
    for (size_t i = 0; i < sizeof(init_sequence); i++) {
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3301      	adds	r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2b1b      	cmp	r3, #27
 800121c:	d9f2      	bls.n	8001204 <ssd1306_init+0x30>
    }

    ssd1306_clear();
 800121e:	f000 f80d 	bl	800123c <ssd1306_clear>
    ssd1306_update();
 8001222:	f000 f833 	bl	800128c <ssd1306_update>
 8001226:	e002      	b.n	800122e <ssd1306_init+0x5a>
        return;
 8001228:	46c0      	nop			@ (mov r8, r8)
 800122a:	e000      	b.n	800122e <ssd1306_init+0x5a>
        return;
 800122c:	46c0      	nop			@ (mov r8, r8)
}
 800122e:	46bd      	mov	sp, r7
 8001230:	b004      	add	sp, #16
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20000160 	.word	0x20000160
 8001238:	0800612c 	.word	0x0800612c

0800123c <ssd1306_clear>:

void ssd1306_clear(void) {
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
    ssd1306_fill(0x00);
 8001240:	2000      	movs	r0, #0
 8001242:	f000 f803 	bl	800124c <ssd1306_fill>
}
 8001246:	46c0      	nop			@ (mov r8, r8)
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <ssd1306_fill>:

void ssd1306_fill(uint8_t value) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	0002      	movs	r2, r0
 8001254:	1dfb      	adds	r3, r7, #7
 8001256:	701a      	strb	r2, [r3, #0]
    memset(ssd1306_buffer, value, sizeof(ssd1306_buffer));
 8001258:	1dfb      	adds	r3, r7, #7
 800125a:	7819      	ldrb	r1, [r3, #0]
 800125c:	2380      	movs	r3, #128	@ 0x80
 800125e:	00da      	lsls	r2, r3, #3
 8001260:	4b03      	ldr	r3, [pc, #12]	@ (8001270 <ssd1306_fill+0x24>)
 8001262:	0018      	movs	r0, r3
 8001264:	f004 f946 	bl	80054f4 <memset>
}
 8001268:	46c0      	nop			@ (mov r8, r8)
 800126a:	46bd      	mov	sp, r7
 800126c:	b002      	add	sp, #8
 800126e:	bd80      	pop	{r7, pc}
 8001270:	20000164 	.word	0x20000164

08001274 <ssd1306_is_initialized>:

bool ssd1306_is_initialized(void) {
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
    return (ssd1306_i2c != NULL);
 8001278:	4b03      	ldr	r3, [pc, #12]	@ (8001288 <ssd1306_is_initialized+0x14>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	1e5a      	subs	r2, r3, #1
 800127e:	4193      	sbcs	r3, r2
 8001280:	b2db      	uxtb	r3, r3
}
 8001282:	0018      	movs	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000160 	.word	0x20000160

0800128c <ssd1306_update>:

void ssd1306_update(void) {
 800128c:	b590      	push	{r4, r7, lr}
 800128e:	b087      	sub	sp, #28
 8001290:	af00      	add	r7, sp, #0
    if (!ssd1306_is_initialized()) {
 8001292:	f7ff ffef 	bl	8001274 <ssd1306_is_initialized>
 8001296:	0003      	movs	r3, r0
 8001298:	001a      	movs	r2, r3
 800129a:	2301      	movs	r3, #1
 800129c:	4053      	eors	r3, r2
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d143      	bne.n	800132c <ssd1306_update+0xa0>
        return;
    }

    for (uint8_t page = 0; page < SSD1306_PAGE_COUNT; page++) {
 80012a4:	2317      	movs	r3, #23
 80012a6:	18fb      	adds	r3, r7, r3
 80012a8:	2200      	movs	r2, #0
 80012aa:	701a      	strb	r2, [r3, #0]
 80012ac:	e038      	b.n	8001320 <ssd1306_update+0x94>
        ssd1306_send_command(0xB0U + page);
 80012ae:	2417      	movs	r4, #23
 80012b0:	193b      	adds	r3, r7, r4
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	3b50      	subs	r3, #80	@ 0x50
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	0018      	movs	r0, r3
 80012ba:	f000 faeb 	bl	8001894 <ssd1306_send_command>
        ssd1306_send_command(0x00U);
 80012be:	2000      	movs	r0, #0
 80012c0:	f000 fae8 	bl	8001894 <ssd1306_send_command>
        ssd1306_send_command(0x10U);
 80012c4:	2010      	movs	r0, #16
 80012c6:	f000 fae5 	bl	8001894 <ssd1306_send_command>

        uint16_t offset = page * SSD1306_WIDTH;
 80012ca:	193b      	adds	r3, r7, r4
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	210a      	movs	r1, #10
 80012d2:	187b      	adds	r3, r7, r1
 80012d4:	01d2      	lsls	r2, r2, #7
 80012d6:	801a      	strh	r2, [r3, #0]
        const uint8_t* page_data = &ssd1306_buffer[offset];
 80012d8:	187b      	adds	r3, r7, r1
 80012da:	881a      	ldrh	r2, [r3, #0]
 80012dc:	4b15      	ldr	r3, [pc, #84]	@ (8001334 <ssd1306_update+0xa8>)
 80012de:	18d3      	adds	r3, r2, r3
 80012e0:	613b      	str	r3, [r7, #16]
        size_t remaining = SSD1306_WIDTH;
 80012e2:	2380      	movs	r3, #128	@ 0x80
 80012e4:	60fb      	str	r3, [r7, #12]

        while (remaining > 0U) {
 80012e6:	e012      	b.n	800130e <ssd1306_update+0x82>
            size_t chunk = (remaining > 16U) ? 16U : remaining;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2b10      	cmp	r3, #16
 80012ec:	d900      	bls.n	80012f0 <ssd1306_update+0x64>
 80012ee:	2310      	movs	r3, #16
 80012f0:	607b      	str	r3, [r7, #4]
            ssd1306_send_data(page_data, chunk);
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	0011      	movs	r1, r2
 80012f8:	0018      	movs	r0, r3
 80012fa:	f000 faf3 	bl	80018e4 <ssd1306_send_data>
            page_data += chunk;
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	18d3      	adds	r3, r2, r3
 8001304:	613b      	str	r3, [r7, #16]
            remaining -= chunk;
 8001306:	68fa      	ldr	r2, [r7, #12]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	60fb      	str	r3, [r7, #12]
        while (remaining > 0U) {
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d1e9      	bne.n	80012e8 <ssd1306_update+0x5c>
    for (uint8_t page = 0; page < SSD1306_PAGE_COUNT; page++) {
 8001314:	2117      	movs	r1, #23
 8001316:	187b      	adds	r3, r7, r1
 8001318:	781a      	ldrb	r2, [r3, #0]
 800131a:	187b      	adds	r3, r7, r1
 800131c:	3201      	adds	r2, #1
 800131e:	701a      	strb	r2, [r3, #0]
 8001320:	2317      	movs	r3, #23
 8001322:	18fb      	adds	r3, r7, r3
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b07      	cmp	r3, #7
 8001328:	d9c1      	bls.n	80012ae <ssd1306_update+0x22>
 800132a:	e000      	b.n	800132e <ssd1306_update+0xa2>
        return;
 800132c:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800132e:	46bd      	mov	sp, r7
 8001330:	b007      	add	sp, #28
 8001332:	bd90      	pop	{r4, r7, pc}
 8001334:	20000164 	.word	0x20000164

08001338 <ssd1306_draw_string_scaled>:

void ssd1306_draw_string(uint8_t x, uint8_t y, const char* text) {
    ssd1306_draw_string_scaled(x, y, text, 1U);
}

void ssd1306_draw_string_scaled(uint8_t x, uint8_t y, const char* text, uint8_t scale) {
 8001338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800133a:	b087      	sub	sp, #28
 800133c:	af00      	add	r7, sp, #0
 800133e:	0004      	movs	r4, r0
 8001340:	0008      	movs	r0, r1
 8001342:	603a      	str	r2, [r7, #0]
 8001344:	0019      	movs	r1, r3
 8001346:	1dfb      	adds	r3, r7, #7
 8001348:	1c22      	adds	r2, r4, #0
 800134a:	701a      	strb	r2, [r3, #0]
 800134c:	1dbb      	adds	r3, r7, #6
 800134e:	1c02      	adds	r2, r0, #0
 8001350:	701a      	strb	r2, [r3, #0]
 8001352:	1d7b      	adds	r3, r7, #5
 8001354:	1c0a      	adds	r2, r1, #0
 8001356:	701a      	strb	r2, [r3, #0]
    if (text == NULL || scale == 0U) {
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d100      	bne.n	8001360 <ssd1306_draw_string_scaled+0x28>
 800135e:	e07b      	b.n	8001458 <ssd1306_draw_string_scaled+0x120>
 8001360:	1d7b      	adds	r3, r7, #5
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d100      	bne.n	800136a <ssd1306_draw_string_scaled+0x32>
 8001368:	e076      	b.n	8001458 <ssd1306_draw_string_scaled+0x120>
        return;
    }

    uint8_t cursor_x = x;
 800136a:	2317      	movs	r3, #23
 800136c:	18fb      	adds	r3, r7, r3
 800136e:	1dfa      	adds	r2, r7, #7
 8001370:	7812      	ldrb	r2, [r2, #0]
 8001372:	701a      	strb	r2, [r3, #0]
    uint8_t cursor_y = y;
 8001374:	2316      	movs	r3, #22
 8001376:	18fb      	adds	r3, r7, r3
 8001378:	1dba      	adds	r2, r7, #6
 800137a:	7812      	ldrb	r2, [r2, #0]
 800137c:	701a      	strb	r2, [r3, #0]
    uint8_t scaled_height = (uint8_t)(GLYPH_HEIGHT * scale);
 800137e:	230f      	movs	r3, #15
 8001380:	18fa      	adds	r2, r7, r3
 8001382:	1d7b      	adds	r3, r7, #5
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	1c19      	adds	r1, r3, #0
 8001388:	00c9      	lsls	r1, r1, #3
 800138a:	1acb      	subs	r3, r1, r3
 800138c:	7013      	strb	r3, [r2, #0]
    uint8_t scaled_width = (uint8_t)(GLYPH_WIDTH * scale);
 800138e:	230e      	movs	r3, #14
 8001390:	18fa      	adds	r2, r7, r3
 8001392:	1d7b      	adds	r3, r7, #5
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	1c19      	adds	r1, r3, #0
 8001398:	0089      	lsls	r1, r1, #2
 800139a:	18cb      	adds	r3, r1, r3
 800139c:	7013      	strb	r3, [r2, #0]
    uint8_t scaled_spacing = (uint8_t)(SSD1306_FONT_SPACING * scale);
 800139e:	230d      	movs	r3, #13
 80013a0:	18fb      	adds	r3, r7, r3
 80013a2:	1d7a      	adds	r2, r7, #5
 80013a4:	7812      	ldrb	r2, [r2, #0]
 80013a6:	701a      	strb	r2, [r3, #0]

    for (size_t idx = 0; text[idx] != '\0'; idx++) {
 80013a8:	2300      	movs	r3, #0
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	e04d      	b.n	800144a <ssd1306_draw_string_scaled+0x112>
        char c = text[idx];
 80013ae:	683a      	ldr	r2, [r7, #0]
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	18d2      	adds	r2, r2, r3
 80013b4:	210c      	movs	r1, #12
 80013b6:	187b      	adds	r3, r7, r1
 80013b8:	7812      	ldrb	r2, [r2, #0]
 80013ba:	701a      	strb	r2, [r3, #0]
        if (c == '\n') {
 80013bc:	187b      	adds	r3, r7, r1
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b0a      	cmp	r3, #10
 80013c2:	d113      	bne.n	80013ec <ssd1306_draw_string_scaled+0xb4>
            cursor_y = (uint8_t)(cursor_y + scaled_height + scaled_spacing);
 80013c4:	2016      	movs	r0, #22
 80013c6:	183a      	adds	r2, r7, r0
 80013c8:	230f      	movs	r3, #15
 80013ca:	18fb      	adds	r3, r7, r3
 80013cc:	7812      	ldrb	r2, [r2, #0]
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	18d3      	adds	r3, r2, r3
 80013d2:	b2d9      	uxtb	r1, r3
 80013d4:	183b      	adds	r3, r7, r0
 80013d6:	220d      	movs	r2, #13
 80013d8:	18ba      	adds	r2, r7, r2
 80013da:	7812      	ldrb	r2, [r2, #0]
 80013dc:	188a      	adds	r2, r1, r2
 80013de:	701a      	strb	r2, [r3, #0]
            cursor_x = x;
 80013e0:	2317      	movs	r3, #23
 80013e2:	18fb      	adds	r3, r7, r3
 80013e4:	1dfa      	adds	r2, r7, #7
 80013e6:	7812      	ldrb	r2, [r2, #0]
 80013e8:	701a      	strb	r2, [r3, #0]
            continue;
 80013ea:	e02b      	b.n	8001444 <ssd1306_draw_string_scaled+0x10c>
        }

        if ((cursor_x + scaled_width) > SSD1306_WIDTH ||
 80013ec:	2017      	movs	r0, #23
 80013ee:	183b      	adds	r3, r7, r0
 80013f0:	781a      	ldrb	r2, [r3, #0]
 80013f2:	260e      	movs	r6, #14
 80013f4:	19bb      	adds	r3, r7, r6
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	18d3      	adds	r3, r2, r3
 80013fa:	2b80      	cmp	r3, #128	@ 0x80
 80013fc:	d82d      	bhi.n	800145a <ssd1306_draw_string_scaled+0x122>
            (cursor_y + scaled_height) > SSD1306_HEIGHT) {
 80013fe:	2116      	movs	r1, #22
 8001400:	187b      	adds	r3, r7, r1
 8001402:	781a      	ldrb	r2, [r3, #0]
 8001404:	230f      	movs	r3, #15
 8001406:	18fb      	adds	r3, r7, r3
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	18d3      	adds	r3, r2, r3
        if ((cursor_x + scaled_width) > SSD1306_WIDTH ||
 800140c:	2b40      	cmp	r3, #64	@ 0x40
 800140e:	d824      	bhi.n	800145a <ssd1306_draw_string_scaled+0x122>
            break;
        }

        ssd1306_draw_char_scaled(cursor_x, cursor_y, c, scale);
 8001410:	1d7b      	adds	r3, r7, #5
 8001412:	781c      	ldrb	r4, [r3, #0]
 8001414:	230c      	movs	r3, #12
 8001416:	18fb      	adds	r3, r7, r3
 8001418:	781a      	ldrb	r2, [r3, #0]
 800141a:	187b      	adds	r3, r7, r1
 800141c:	7819      	ldrb	r1, [r3, #0]
 800141e:	0005      	movs	r5, r0
 8001420:	183b      	adds	r3, r7, r0
 8001422:	7818      	ldrb	r0, [r3, #0]
 8001424:	0023      	movs	r3, r4
 8001426:	f000 f901 	bl	800162c <ssd1306_draw_char_scaled>
        cursor_x = (uint8_t)(cursor_x + scaled_width + scaled_spacing);
 800142a:	0028      	movs	r0, r5
 800142c:	183a      	adds	r2, r7, r0
 800142e:	19bb      	adds	r3, r7, r6
 8001430:	7812      	ldrb	r2, [r2, #0]
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	18d3      	adds	r3, r2, r3
 8001436:	b2d9      	uxtb	r1, r3
 8001438:	183b      	adds	r3, r7, r0
 800143a:	220d      	movs	r2, #13
 800143c:	18ba      	adds	r2, r7, r2
 800143e:	7812      	ldrb	r2, [r2, #0]
 8001440:	188a      	adds	r2, r1, r2
 8001442:	701a      	strb	r2, [r3, #0]
    for (size_t idx = 0; text[idx] != '\0'; idx++) {
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	3301      	adds	r3, #1
 8001448:	613b      	str	r3, [r7, #16]
 800144a:	683a      	ldr	r2, [r7, #0]
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	18d3      	adds	r3, r2, r3
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1ab      	bne.n	80013ae <ssd1306_draw_string_scaled+0x76>
 8001456:	e000      	b.n	800145a <ssd1306_draw_string_scaled+0x122>
        return;
 8001458:	46c0      	nop			@ (mov r8, r8)
    }
}
 800145a:	46bd      	mov	sp, r7
 800145c:	b007      	add	sp, #28
 800145e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001460 <ssd1306_draw_bitmap>:

void ssd1306_draw_bitmap(uint8_t x, uint8_t y, uint8_t width, uint8_t height, const uint8_t* bitmap) {
 8001460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	0005      	movs	r5, r0
 8001468:	000c      	movs	r4, r1
 800146a:	0010      	movs	r0, r2
 800146c:	0019      	movs	r1, r3
 800146e:	1dfb      	adds	r3, r7, #7
 8001470:	1c2a      	adds	r2, r5, #0
 8001472:	701a      	strb	r2, [r3, #0]
 8001474:	1dbb      	adds	r3, r7, #6
 8001476:	1c22      	adds	r2, r4, #0
 8001478:	701a      	strb	r2, [r3, #0]
 800147a:	1d7b      	adds	r3, r7, #5
 800147c:	1c02      	adds	r2, r0, #0
 800147e:	701a      	strb	r2, [r3, #0]
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	1c0a      	adds	r2, r1, #0
 8001484:	701a      	strb	r2, [r3, #0]
    if (bitmap == NULL || width == 0U || height == 0U) {
 8001486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001488:	2b00      	cmp	r3, #0
 800148a:	d06c      	beq.n	8001566 <ssd1306_draw_bitmap+0x106>
 800148c:	1d7b      	adds	r3, r7, #5
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d068      	beq.n	8001566 <ssd1306_draw_bitmap+0x106>
 8001494:	1d3b      	adds	r3, r7, #4
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d064      	beq.n	8001566 <ssd1306_draw_bitmap+0x106>
        return;
    }

    uint8_t bytes_per_row = (uint8_t)((width + 7U) / 8U);
 800149c:	1d7b      	adds	r3, r7, #5
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	3307      	adds	r3, #7
 80014a2:	08da      	lsrs	r2, r3, #3
 80014a4:	230d      	movs	r3, #13
 80014a6:	18fb      	adds	r3, r7, r3
 80014a8:	701a      	strb	r2, [r3, #0]
    for (uint8_t row = 0; row < height; row++) {
 80014aa:	230f      	movs	r3, #15
 80014ac:	18fb      	adds	r3, r7, r3
 80014ae:	2200      	movs	r2, #0
 80014b0:	701a      	strb	r2, [r3, #0]
 80014b2:	e050      	b.n	8001556 <ssd1306_draw_bitmap+0xf6>
        for (uint8_t col = 0; col < width; col++) {
 80014b4:	230e      	movs	r3, #14
 80014b6:	18fb      	adds	r3, r7, r3
 80014b8:	2200      	movs	r2, #0
 80014ba:	701a      	strb	r2, [r3, #0]
 80014bc:	e03e      	b.n	800153c <ssd1306_draw_bitmap+0xdc>
            uint8_t byte = bitmap[row * bytes_per_row + (col / 8U)];
 80014be:	250f      	movs	r5, #15
 80014c0:	197b      	adds	r3, r7, r5
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	220d      	movs	r2, #13
 80014c6:	18ba      	adds	r2, r7, r2
 80014c8:	7812      	ldrb	r2, [r2, #0]
 80014ca:	4353      	muls	r3, r2
 80014cc:	001a      	movs	r2, r3
 80014ce:	200e      	movs	r0, #14
 80014d0:	183b      	adds	r3, r7, r0
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	08db      	lsrs	r3, r3, #3
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	18d3      	adds	r3, r2, r3
 80014da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014dc:	18d2      	adds	r2, r2, r3
 80014de:	210c      	movs	r1, #12
 80014e0:	187b      	adds	r3, r7, r1
 80014e2:	7812      	ldrb	r2, [r2, #0]
 80014e4:	701a      	strb	r2, [r3, #0]
            uint8_t bit_mask = (uint8_t)(0x80U >> (col & 0x07U));
 80014e6:	183b      	adds	r3, r7, r0
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	2207      	movs	r2, #7
 80014ec:	4013      	ands	r3, r2
 80014ee:	2280      	movs	r2, #128	@ 0x80
 80014f0:	40da      	lsrs	r2, r3
 80014f2:	240b      	movs	r4, #11
 80014f4:	193b      	adds	r3, r7, r4
 80014f6:	701a      	strb	r2, [r3, #0]
            bool pixel_on = (byte & bit_mask) != 0U;
 80014f8:	187b      	adds	r3, r7, r1
 80014fa:	193a      	adds	r2, r7, r4
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	7812      	ldrb	r2, [r2, #0]
 8001500:	4013      	ands	r3, r2
 8001502:	b2da      	uxtb	r2, r3
 8001504:	260a      	movs	r6, #10
 8001506:	19bb      	adds	r3, r7, r6
 8001508:	1e51      	subs	r1, r2, #1
 800150a:	418a      	sbcs	r2, r1
 800150c:	701a      	strb	r2, [r3, #0]
            ssd1306_set_pixel((uint8_t)(x + col), (uint8_t)(y + row), pixel_on);
 800150e:	1dfa      	adds	r2, r7, #7
 8001510:	0004      	movs	r4, r0
 8001512:	183b      	adds	r3, r7, r0
 8001514:	7812      	ldrb	r2, [r2, #0]
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	18d3      	adds	r3, r2, r3
 800151a:	b2d8      	uxtb	r0, r3
 800151c:	1dba      	adds	r2, r7, #6
 800151e:	197b      	adds	r3, r7, r5
 8001520:	7812      	ldrb	r2, [r2, #0]
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	18d3      	adds	r3, r2, r3
 8001526:	b2d9      	uxtb	r1, r3
 8001528:	19bb      	adds	r3, r7, r6
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	001a      	movs	r2, r3
 800152e:	f000 f935 	bl	800179c <ssd1306_set_pixel>
        for (uint8_t col = 0; col < width; col++) {
 8001532:	193b      	adds	r3, r7, r4
 8001534:	781a      	ldrb	r2, [r3, #0]
 8001536:	193b      	adds	r3, r7, r4
 8001538:	3201      	adds	r2, #1
 800153a:	701a      	strb	r2, [r3, #0]
 800153c:	230e      	movs	r3, #14
 800153e:	18fa      	adds	r2, r7, r3
 8001540:	1d7b      	adds	r3, r7, #5
 8001542:	7812      	ldrb	r2, [r2, #0]
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	429a      	cmp	r2, r3
 8001548:	d3b9      	bcc.n	80014be <ssd1306_draw_bitmap+0x5e>
    for (uint8_t row = 0; row < height; row++) {
 800154a:	210f      	movs	r1, #15
 800154c:	187b      	adds	r3, r7, r1
 800154e:	781a      	ldrb	r2, [r3, #0]
 8001550:	187b      	adds	r3, r7, r1
 8001552:	3201      	adds	r2, #1
 8001554:	701a      	strb	r2, [r3, #0]
 8001556:	230f      	movs	r3, #15
 8001558:	18fa      	adds	r2, r7, r3
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	7812      	ldrb	r2, [r2, #0]
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	429a      	cmp	r2, r3
 8001562:	d3a7      	bcc.n	80014b4 <ssd1306_draw_bitmap+0x54>
 8001564:	e000      	b.n	8001568 <ssd1306_draw_bitmap+0x108>
        return;
 8001566:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 8001568:	46bd      	mov	sp, r7
 800156a:	b005      	add	sp, #20
 800156c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800156e <ssd1306_measure_text_width>:

uint8_t ssd1306_measure_text_width(const char* text, uint8_t scale) {
 800156e:	b5b0      	push	{r4, r5, r7, lr}
 8001570:	b086      	sub	sp, #24
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
 8001576:	000a      	movs	r2, r1
 8001578:	1cfb      	adds	r3, r7, #3
 800157a:	701a      	strb	r2, [r3, #0]
    if (text == NULL || scale == 0U) {
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d003      	beq.n	800158a <ssd1306_measure_text_width+0x1c>
 8001582:	1cfb      	adds	r3, r7, #3
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <ssd1306_measure_text_width+0x20>
        return 0U;
 800158a:	2300      	movs	r3, #0
 800158c:	e04a      	b.n	8001624 <ssd1306_measure_text_width+0xb6>
    }

    size_t count = 0;
 800158e:	2300      	movs	r3, #0
 8001590:	617b      	str	r3, [r7, #20]
    for (size_t idx = 0; text[idx] != '\0'; idx++) {
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]
 8001596:	e00b      	b.n	80015b0 <ssd1306_measure_text_width+0x42>
        if (text[idx] == '\n') {
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	18d3      	adds	r3, r2, r3
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b0a      	cmp	r3, #10
 80015a2:	d00c      	beq.n	80015be <ssd1306_measure_text_width+0x50>
            break;
        }
        count++;
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	3301      	adds	r3, #1
 80015a8:	617b      	str	r3, [r7, #20]
    for (size_t idx = 0; text[idx] != '\0'; idx++) {
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	3301      	adds	r3, #1
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	18d3      	adds	r3, r2, r3
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d1ed      	bne.n	8001598 <ssd1306_measure_text_width+0x2a>
 80015bc:	e000      	b.n	80015c0 <ssd1306_measure_text_width+0x52>
            break;
 80015be:	46c0      	nop			@ (mov r8, r8)
    }

    if (count == 0U) {
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d101      	bne.n	80015ca <ssd1306_measure_text_width+0x5c>
        return 0U;
 80015c6:	2300      	movs	r3, #0
 80015c8:	e02c      	b.n	8001624 <ssd1306_measure_text_width+0xb6>
    }

    uint16_t glyph_width = (uint16_t)(GLYPH_WIDTH * scale);
 80015ca:	1cfb      	adds	r3, r7, #3
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	240c      	movs	r4, #12
 80015d2:	193b      	adds	r3, r7, r4
 80015d4:	1c11      	adds	r1, r2, #0
 80015d6:	0089      	lsls	r1, r1, #2
 80015d8:	188a      	adds	r2, r1, r2
 80015da:	801a      	strh	r2, [r3, #0]
    uint16_t spacing = (uint16_t)(SSD1306_FONT_SPACING * scale);
 80015dc:	250a      	movs	r5, #10
 80015de:	197b      	adds	r3, r7, r5
 80015e0:	1cfa      	adds	r2, r7, #3
 80015e2:	7812      	ldrb	r2, [r2, #0]
 80015e4:	801a      	strh	r2, [r3, #0]
    uint16_t width = (uint16_t)(count * glyph_width);
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	200e      	movs	r0, #14
 80015ec:	183b      	adds	r3, r7, r0
 80015ee:	1939      	adds	r1, r7, r4
 80015f0:	8809      	ldrh	r1, [r1, #0]
 80015f2:	434a      	muls	r2, r1
 80015f4:	801a      	strh	r2, [r3, #0]
    width += (uint16_t)((count - 1U) * spacing);
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	3b01      	subs	r3, #1
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	197a      	adds	r2, r7, r5
 80015fe:	8812      	ldrh	r2, [r2, #0]
 8001600:	4353      	muls	r3, r2
 8001602:	b299      	uxth	r1, r3
 8001604:	183b      	adds	r3, r7, r0
 8001606:	183a      	adds	r2, r7, r0
 8001608:	8812      	ldrh	r2, [r2, #0]
 800160a:	188a      	adds	r2, r1, r2
 800160c:	801a      	strh	r2, [r3, #0]
    if (width > 255U) {
 800160e:	183b      	adds	r3, r7, r0
 8001610:	881b      	ldrh	r3, [r3, #0]
 8001612:	2bff      	cmp	r3, #255	@ 0xff
 8001614:	d902      	bls.n	800161c <ssd1306_measure_text_width+0xae>
        width = 255U;
 8001616:	183b      	adds	r3, r7, r0
 8001618:	22ff      	movs	r2, #255	@ 0xff
 800161a:	801a      	strh	r2, [r3, #0]
    }
    return (uint8_t)width;
 800161c:	230e      	movs	r3, #14
 800161e:	18fb      	adds	r3, r7, r3
 8001620:	881b      	ldrh	r3, [r3, #0]
 8001622:	b2db      	uxtb	r3, r3
}
 8001624:	0018      	movs	r0, r3
 8001626:	46bd      	mov	sp, r7
 8001628:	b006      	add	sp, #24
 800162a:	bdb0      	pop	{r4, r5, r7, pc}

0800162c <ssd1306_draw_char_scaled>:

static void ssd1306_draw_char_scaled(uint8_t x, uint8_t y, char c, uint8_t scale) {
 800162c:	b5b0      	push	{r4, r5, r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	0005      	movs	r5, r0
 8001634:	000c      	movs	r4, r1
 8001636:	0010      	movs	r0, r2
 8001638:	0019      	movs	r1, r3
 800163a:	1dfb      	adds	r3, r7, #7
 800163c:	1c2a      	adds	r2, r5, #0
 800163e:	701a      	strb	r2, [r3, #0]
 8001640:	1dbb      	adds	r3, r7, #6
 8001642:	1c22      	adds	r2, r4, #0
 8001644:	701a      	strb	r2, [r3, #0]
 8001646:	1d7b      	adds	r3, r7, #5
 8001648:	1c02      	adds	r2, r0, #0
 800164a:	701a      	strb	r2, [r3, #0]
 800164c:	1d3b      	adds	r3, r7, #4
 800164e:	1c0a      	adds	r2, r1, #0
 8001650:	701a      	strb	r2, [r3, #0]
    const glyph_t* glyph = find_glyph(c);
 8001652:	1d7b      	adds	r3, r7, #5
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	0018      	movs	r0, r3
 8001658:	f000 f8f6 	bl	8001848 <find_glyph>
 800165c:	0003      	movs	r3, r0
 800165e:	617b      	str	r3, [r7, #20]
    if (glyph == NULL) {
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d104      	bne.n	8001670 <ssd1306_draw_char_scaled+0x44>
        glyph = find_glyph('?');
 8001666:	203f      	movs	r0, #63	@ 0x3f
 8001668:	f000 f8ee 	bl	8001848 <find_glyph>
 800166c:	0003      	movs	r3, r0
 800166e:	617b      	str	r3, [r7, #20]
    }

    for (uint8_t row = 0; row < GLYPH_HEIGHT; row++) {
 8001670:	2313      	movs	r3, #19
 8001672:	18fb      	adds	r3, r7, r3
 8001674:	2200      	movs	r2, #0
 8001676:	701a      	strb	r2, [r3, #0]
 8001678:	e085      	b.n	8001786 <ssd1306_draw_char_scaled+0x15a>
        uint8_t row_bits = glyph->rows[row];
 800167a:	2313      	movs	r3, #19
 800167c:	18fb      	adds	r3, r7, r3
 800167e:	781a      	ldrb	r2, [r3, #0]
 8001680:	230f      	movs	r3, #15
 8001682:	18fb      	adds	r3, r7, r3
 8001684:	6979      	ldr	r1, [r7, #20]
 8001686:	188a      	adds	r2, r1, r2
 8001688:	7852      	ldrb	r2, [r2, #1]
 800168a:	701a      	strb	r2, [r3, #0]
        for (uint8_t col = 0; col < GLYPH_WIDTH; col++) {
 800168c:	2312      	movs	r3, #18
 800168e:	18fb      	adds	r3, r7, r3
 8001690:	2200      	movs	r2, #0
 8001692:	701a      	strb	r2, [r3, #0]
 8001694:	e06c      	b.n	8001770 <ssd1306_draw_char_scaled+0x144>
            uint8_t bit_index = (uint8_t)(GLYPH_WIDTH - 1U - col);
 8001696:	200e      	movs	r0, #14
 8001698:	183b      	adds	r3, r7, r0
 800169a:	2212      	movs	r2, #18
 800169c:	18ba      	adds	r2, r7, r2
 800169e:	7812      	ldrb	r2, [r2, #0]
 80016a0:	2104      	movs	r1, #4
 80016a2:	1a8a      	subs	r2, r1, r2
 80016a4:	701a      	strb	r2, [r3, #0]
            bool pixel_on = ((row_bits >> bit_index) & 0x01U) != 0U;
 80016a6:	230f      	movs	r3, #15
 80016a8:	18fb      	adds	r3, r7, r3
 80016aa:	781a      	ldrb	r2, [r3, #0]
 80016ac:	183b      	adds	r3, r7, r0
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	411a      	asrs	r2, r3
 80016b2:	0013      	movs	r3, r2
 80016b4:	001a      	movs	r2, r3
 80016b6:	2301      	movs	r3, #1
 80016b8:	401a      	ands	r2, r3
 80016ba:	200d      	movs	r0, #13
 80016bc:	183b      	adds	r3, r7, r0
 80016be:	1e51      	subs	r1, r2, #1
 80016c0:	418a      	sbcs	r2, r1
 80016c2:	701a      	strb	r2, [r3, #0]
            if (!pixel_on) {
 80016c4:	183b      	adds	r3, r7, r0
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2201      	movs	r2, #1
 80016ca:	4053      	eors	r3, r2
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d147      	bne.n	8001762 <ssd1306_draw_char_scaled+0x136>
                continue;
            }
            for (uint8_t dy = 0; dy < scale; dy++) {
 80016d2:	2311      	movs	r3, #17
 80016d4:	18fb      	adds	r3, r7, r3
 80016d6:	2200      	movs	r2, #0
 80016d8:	701a      	strb	r2, [r3, #0]
 80016da:	e03a      	b.n	8001752 <ssd1306_draw_char_scaled+0x126>
                for (uint8_t dx = 0; dx < scale; dx++) {
 80016dc:	2310      	movs	r3, #16
 80016de:	18fb      	adds	r3, r7, r3
 80016e0:	2200      	movs	r2, #0
 80016e2:	701a      	strb	r2, [r3, #0]
 80016e4:	e028      	b.n	8001738 <ssd1306_draw_char_scaled+0x10c>
                    ssd1306_set_pixel((uint8_t)(x + col * scale + dx),
 80016e6:	2312      	movs	r3, #18
 80016e8:	18fb      	adds	r3, r7, r3
 80016ea:	1d3a      	adds	r2, r7, #4
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	7812      	ldrb	r2, [r2, #0]
 80016f0:	4353      	muls	r3, r2
 80016f2:	b2da      	uxtb	r2, r3
 80016f4:	1dfb      	adds	r3, r7, #7
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	18d3      	adds	r3, r2, r3
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	2410      	movs	r4, #16
 80016fe:	193b      	adds	r3, r7, r4
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	18d3      	adds	r3, r2, r3
 8001704:	b2d8      	uxtb	r0, r3
                                      (uint8_t)(y + row * scale + dy),
 8001706:	2313      	movs	r3, #19
 8001708:	18fb      	adds	r3, r7, r3
 800170a:	1d3a      	adds	r2, r7, #4
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	7812      	ldrb	r2, [r2, #0]
 8001710:	4353      	muls	r3, r2
 8001712:	b2da      	uxtb	r2, r3
 8001714:	1dbb      	adds	r3, r7, #6
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	18d3      	adds	r3, r2, r3
 800171a:	b2da      	uxtb	r2, r3
                    ssd1306_set_pixel((uint8_t)(x + col * scale + dx),
 800171c:	2311      	movs	r3, #17
 800171e:	18fb      	adds	r3, r7, r3
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	18d3      	adds	r3, r2, r3
 8001724:	b2db      	uxtb	r3, r3
 8001726:	2201      	movs	r2, #1
 8001728:	0019      	movs	r1, r3
 800172a:	f000 f837 	bl	800179c <ssd1306_set_pixel>
                for (uint8_t dx = 0; dx < scale; dx++) {
 800172e:	193b      	adds	r3, r7, r4
 8001730:	781a      	ldrb	r2, [r3, #0]
 8001732:	193b      	adds	r3, r7, r4
 8001734:	3201      	adds	r2, #1
 8001736:	701a      	strb	r2, [r3, #0]
 8001738:	2310      	movs	r3, #16
 800173a:	18fa      	adds	r2, r7, r3
 800173c:	1d3b      	adds	r3, r7, #4
 800173e:	7812      	ldrb	r2, [r2, #0]
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	429a      	cmp	r2, r3
 8001744:	d3cf      	bcc.n	80016e6 <ssd1306_draw_char_scaled+0xba>
            for (uint8_t dy = 0; dy < scale; dy++) {
 8001746:	2111      	movs	r1, #17
 8001748:	187b      	adds	r3, r7, r1
 800174a:	781a      	ldrb	r2, [r3, #0]
 800174c:	187b      	adds	r3, r7, r1
 800174e:	3201      	adds	r2, #1
 8001750:	701a      	strb	r2, [r3, #0]
 8001752:	2311      	movs	r3, #17
 8001754:	18fa      	adds	r2, r7, r3
 8001756:	1d3b      	adds	r3, r7, #4
 8001758:	7812      	ldrb	r2, [r2, #0]
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	429a      	cmp	r2, r3
 800175e:	d3bd      	bcc.n	80016dc <ssd1306_draw_char_scaled+0xb0>
 8001760:	e000      	b.n	8001764 <ssd1306_draw_char_scaled+0x138>
                continue;
 8001762:	46c0      	nop			@ (mov r8, r8)
        for (uint8_t col = 0; col < GLYPH_WIDTH; col++) {
 8001764:	2112      	movs	r1, #18
 8001766:	187b      	adds	r3, r7, r1
 8001768:	781a      	ldrb	r2, [r3, #0]
 800176a:	187b      	adds	r3, r7, r1
 800176c:	3201      	adds	r2, #1
 800176e:	701a      	strb	r2, [r3, #0]
 8001770:	2312      	movs	r3, #18
 8001772:	18fb      	adds	r3, r7, r3
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b04      	cmp	r3, #4
 8001778:	d98d      	bls.n	8001696 <ssd1306_draw_char_scaled+0x6a>
    for (uint8_t row = 0; row < GLYPH_HEIGHT; row++) {
 800177a:	2113      	movs	r1, #19
 800177c:	187b      	adds	r3, r7, r1
 800177e:	781a      	ldrb	r2, [r3, #0]
 8001780:	187b      	adds	r3, r7, r1
 8001782:	3201      	adds	r2, #1
 8001784:	701a      	strb	r2, [r3, #0]
 8001786:	2313      	movs	r3, #19
 8001788:	18fb      	adds	r3, r7, r3
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b06      	cmp	r3, #6
 800178e:	d800      	bhi.n	8001792 <ssd1306_draw_char_scaled+0x166>
 8001790:	e773      	b.n	800167a <ssd1306_draw_char_scaled+0x4e>
                                      true);
                }
            }
        }
    }
}
 8001792:	46c0      	nop			@ (mov r8, r8)
 8001794:	46c0      	nop			@ (mov r8, r8)
 8001796:	46bd      	mov	sp, r7
 8001798:	b006      	add	sp, #24
 800179a:	bdb0      	pop	{r4, r5, r7, pc}

0800179c <ssd1306_set_pixel>:

static void ssd1306_set_pixel(uint8_t x, uint8_t y, bool on) {
 800179c:	b590      	push	{r4, r7, lr}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	0004      	movs	r4, r0
 80017a4:	0008      	movs	r0, r1
 80017a6:	0011      	movs	r1, r2
 80017a8:	1dfb      	adds	r3, r7, #7
 80017aa:	1c22      	adds	r2, r4, #0
 80017ac:	701a      	strb	r2, [r3, #0]
 80017ae:	1dbb      	adds	r3, r7, #6
 80017b0:	1c02      	adds	r2, r0, #0
 80017b2:	701a      	strb	r2, [r3, #0]
 80017b4:	1d7b      	adds	r3, r7, #5
 80017b6:	1c0a      	adds	r2, r1, #0
 80017b8:	701a      	strb	r2, [r3, #0]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80017ba:	1dfb      	adds	r3, r7, #7
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	b25b      	sxtb	r3, r3
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	db3b      	blt.n	800183c <ssd1306_set_pixel+0xa0>
 80017c4:	1dbb      	adds	r3, r7, #6
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80017ca:	d837      	bhi.n	800183c <ssd1306_set_pixel+0xa0>
        return;
    }

    uint16_t index = (uint16_t)(x + (y / 8U) * SSD1306_WIDTH);
 80017cc:	1dfb      	adds	r3, r7, #7
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	b299      	uxth	r1, r3
 80017d2:	1dbb      	adds	r3, r7, #6
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	08db      	lsrs	r3, r3, #3
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	01db      	lsls	r3, r3, #7
 80017dc:	b29a      	uxth	r2, r3
 80017de:	200e      	movs	r0, #14
 80017e0:	183b      	adds	r3, r7, r0
 80017e2:	188a      	adds	r2, r1, r2
 80017e4:	801a      	strh	r2, [r3, #0]
    uint8_t bit_mask = (uint8_t)(1U << (y & 0x07U));
 80017e6:	1dbb      	adds	r3, r7, #6
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2207      	movs	r2, #7
 80017ec:	4013      	ands	r3, r2
 80017ee:	2201      	movs	r2, #1
 80017f0:	409a      	lsls	r2, r3
 80017f2:	240d      	movs	r4, #13
 80017f4:	193b      	adds	r3, r7, r4
 80017f6:	701a      	strb	r2, [r3, #0]

    if (on) {
 80017f8:	1d7b      	adds	r3, r7, #5
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d00c      	beq.n	800181a <ssd1306_set_pixel+0x7e>
        ssd1306_buffer[index] |= bit_mask;
 8001800:	183b      	adds	r3, r7, r0
 8001802:	881b      	ldrh	r3, [r3, #0]
 8001804:	4a0f      	ldr	r2, [pc, #60]	@ (8001844 <ssd1306_set_pixel+0xa8>)
 8001806:	5cd1      	ldrb	r1, [r2, r3]
 8001808:	183b      	adds	r3, r7, r0
 800180a:	881b      	ldrh	r3, [r3, #0]
 800180c:	193a      	adds	r2, r7, r4
 800180e:	7812      	ldrb	r2, [r2, #0]
 8001810:	430a      	orrs	r2, r1
 8001812:	b2d1      	uxtb	r1, r2
 8001814:	4a0b      	ldr	r2, [pc, #44]	@ (8001844 <ssd1306_set_pixel+0xa8>)
 8001816:	54d1      	strb	r1, [r2, r3]
 8001818:	e011      	b.n	800183e <ssd1306_set_pixel+0xa2>
    } else {
        ssd1306_buffer[index] &= (uint8_t)~bit_mask;
 800181a:	200e      	movs	r0, #14
 800181c:	183b      	adds	r3, r7, r0
 800181e:	881b      	ldrh	r3, [r3, #0]
 8001820:	4a08      	ldr	r2, [pc, #32]	@ (8001844 <ssd1306_set_pixel+0xa8>)
 8001822:	5cd2      	ldrb	r2, [r2, r3]
 8001824:	230d      	movs	r3, #13
 8001826:	18fb      	adds	r3, r7, r3
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	43db      	mvns	r3, r3
 800182c:	b2d9      	uxtb	r1, r3
 800182e:	183b      	adds	r3, r7, r0
 8001830:	881b      	ldrh	r3, [r3, #0]
 8001832:	400a      	ands	r2, r1
 8001834:	b2d1      	uxtb	r1, r2
 8001836:	4a03      	ldr	r2, [pc, #12]	@ (8001844 <ssd1306_set_pixel+0xa8>)
 8001838:	54d1      	strb	r1, [r2, r3]
 800183a:	e000      	b.n	800183e <ssd1306_set_pixel+0xa2>
        return;
 800183c:	46c0      	nop			@ (mov r8, r8)
    }
}
 800183e:	46bd      	mov	sp, r7
 8001840:	b005      	add	sp, #20
 8001842:	bd90      	pop	{r4, r7, pc}
 8001844:	20000164 	.word	0x20000164

08001848 <find_glyph>:

static const glyph_t* find_glyph(char c) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	0002      	movs	r2, r0
 8001850:	1dfb      	adds	r3, r7, #7
 8001852:	701a      	strb	r2, [r3, #0]
    size_t count = sizeof(font_table) / sizeof(font_table[0]);
 8001854:	232a      	movs	r3, #42	@ 0x2a
 8001856:	60bb      	str	r3, [r7, #8]
    for (size_t i = 0; i < count; i++) {
 8001858:	2300      	movs	r3, #0
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	e00f      	b.n	800187e <find_glyph+0x36>
        if (font_table[i].character == c) {
 800185e:	4b0c      	ldr	r3, [pc, #48]	@ (8001890 <find_glyph+0x48>)
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	00d2      	lsls	r2, r2, #3
 8001864:	5cd3      	ldrb	r3, [r2, r3]
 8001866:	1dfa      	adds	r2, r7, #7
 8001868:	7812      	ldrb	r2, [r2, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	d104      	bne.n	8001878 <find_glyph+0x30>
            return &font_table[i];
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	00da      	lsls	r2, r3, #3
 8001872:	4b07      	ldr	r3, [pc, #28]	@ (8001890 <find_glyph+0x48>)
 8001874:	18d3      	adds	r3, r2, r3
 8001876:	e007      	b.n	8001888 <find_glyph+0x40>
    for (size_t i = 0; i < count; i++) {
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	3301      	adds	r3, #1
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	68fa      	ldr	r2, [r7, #12]
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	429a      	cmp	r2, r3
 8001884:	d3eb      	bcc.n	800185e <find_glyph+0x16>
        }
    }
    return NULL;
 8001886:	2300      	movs	r3, #0
}
 8001888:	0018      	movs	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	b004      	add	sp, #16
 800188e:	bd80      	pop	{r7, pc}
 8001890:	08005fdc 	.word	0x08005fdc

08001894 <ssd1306_send_command>:

static void ssd1306_send_command(uint8_t cmd) {
 8001894:	b580      	push	{r7, lr}
 8001896:	b086      	sub	sp, #24
 8001898:	af02      	add	r7, sp, #8
 800189a:	0002      	movs	r2, r0
 800189c:	1dfb      	adds	r3, r7, #7
 800189e:	701a      	strb	r2, [r3, #0]
    if (!ssd1306_is_initialized()) {
 80018a0:	f7ff fce8 	bl	8001274 <ssd1306_is_initialized>
 80018a4:	0003      	movs	r3, r0
 80018a6:	001a      	movs	r2, r3
 80018a8:	2301      	movs	r3, #1
 80018aa:	4053      	eors	r3, r2
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d112      	bne.n	80018d8 <ssd1306_send_command+0x44>
        return;
    }

    uint8_t payload[2];
    payload[0] = 0x00U;
 80018b2:	210c      	movs	r1, #12
 80018b4:	187b      	adds	r3, r7, r1
 80018b6:	2200      	movs	r2, #0
 80018b8:	701a      	strb	r2, [r3, #0]
    payload[1] = cmd;
 80018ba:	187b      	adds	r3, r7, r1
 80018bc:	1dfa      	adds	r2, r7, #7
 80018be:	7812      	ldrb	r2, [r2, #0]
 80018c0:	705a      	strb	r2, [r3, #1]
    (void)HAL_I2C_Master_Transmit(ssd1306_i2c, SSD1306_I2C_ADDRESS, payload, sizeof(payload), HAL_MAX_DELAY);
 80018c2:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <ssd1306_send_command+0x4c>)
 80018c4:	6818      	ldr	r0, [r3, #0]
 80018c6:	187a      	adds	r2, r7, r1
 80018c8:	2301      	movs	r3, #1
 80018ca:	425b      	negs	r3, r3
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	2302      	movs	r3, #2
 80018d0:	2178      	movs	r1, #120	@ 0x78
 80018d2:	f001 fa8d 	bl	8002df0 <HAL_I2C_Master_Transmit>
 80018d6:	e000      	b.n	80018da <ssd1306_send_command+0x46>
        return;
 80018d8:	46c0      	nop			@ (mov r8, r8)
}
 80018da:	46bd      	mov	sp, r7
 80018dc:	b004      	add	sp, #16
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20000160 	.word	0x20000160

080018e4 <ssd1306_send_data>:

static void ssd1306_send_data(const uint8_t* data, size_t length) {
 80018e4:	b590      	push	{r4, r7, lr}
 80018e6:	b08b      	sub	sp, #44	@ 0x2c
 80018e8:	af02      	add	r7, sp, #8
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
    if (!ssd1306_is_initialized() || data == NULL || length == 0U) {
 80018ee:	f7ff fcc1 	bl	8001274 <ssd1306_is_initialized>
 80018f2:	0003      	movs	r3, r0
 80018f4:	001a      	movs	r2, r3
 80018f6:	2301      	movs	r3, #1
 80018f8:	4053      	eors	r3, r2
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d131      	bne.n	8001964 <ssd1306_send_data+0x80>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d02e      	beq.n	8001964 <ssd1306_send_data+0x80>
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d02b      	beq.n	8001964 <ssd1306_send_data+0x80>
        return;
    }

    uint8_t payload[17];
    payload[0] = 0x40U;
 800190c:	2308      	movs	r3, #8
 800190e:	18fb      	adds	r3, r7, r3
 8001910:	2240      	movs	r2, #64	@ 0x40
 8001912:	701a      	strb	r2, [r3, #0]

    while (length > 0U) {
 8001914:	e022      	b.n	800195c <ssd1306_send_data+0x78>
        size_t chunk = (length > 16U) ? 16U : length;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	2b10      	cmp	r3, #16
 800191a:	d900      	bls.n	800191e <ssd1306_send_data+0x3a>
 800191c:	2310      	movs	r3, #16
 800191e:	61fb      	str	r3, [r7, #28]
        memcpy(&payload[1], data, chunk);
 8001920:	69fa      	ldr	r2, [r7, #28]
 8001922:	6879      	ldr	r1, [r7, #4]
 8001924:	2408      	movs	r4, #8
 8001926:	193b      	adds	r3, r7, r4
 8001928:	3301      	adds	r3, #1
 800192a:	0018      	movs	r0, r3
 800192c:	f003 fe28 	bl	8005580 <memcpy>
        (void)HAL_I2C_Master_Transmit(ssd1306_i2c, SSD1306_I2C_ADDRESS, payload, (uint16_t)(chunk + 1U), HAL_MAX_DELAY);
 8001930:	4b0e      	ldr	r3, [pc, #56]	@ (800196c <ssd1306_send_data+0x88>)
 8001932:	6818      	ldr	r0, [r3, #0]
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	b29b      	uxth	r3, r3
 8001938:	3301      	adds	r3, #1
 800193a:	b299      	uxth	r1, r3
 800193c:	193a      	adds	r2, r7, r4
 800193e:	2301      	movs	r3, #1
 8001940:	425b      	negs	r3, r3
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	000b      	movs	r3, r1
 8001946:	2178      	movs	r1, #120	@ 0x78
 8001948:	f001 fa52 	bl	8002df0 <HAL_I2C_Master_Transmit>
        data += chunk;
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	18d3      	adds	r3, r2, r3
 8001952:	607b      	str	r3, [r7, #4]
        length -= chunk;
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	603b      	str	r3, [r7, #0]
    while (length > 0U) {
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1d9      	bne.n	8001916 <ssd1306_send_data+0x32>
 8001962:	e000      	b.n	8001966 <ssd1306_send_data+0x82>
        return;
 8001964:	46c0      	nop			@ (mov r8, r8)
    }
}
 8001966:	46bd      	mov	sp, r7
 8001968:	b009      	add	sp, #36	@ 0x24
 800196a:	bd90      	pop	{r4, r7, pc}
 800196c:	20000160 	.word	0x20000160

08001970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001974:	4b0b      	ldr	r3, [pc, #44]	@ (80019a4 <HAL_MspInit+0x34>)
 8001976:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001978:	4b0a      	ldr	r3, [pc, #40]	@ (80019a4 <HAL_MspInit+0x34>)
 800197a:	2101      	movs	r1, #1
 800197c:	430a      	orrs	r2, r1
 800197e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001980:	4b08      	ldr	r3, [pc, #32]	@ (80019a4 <HAL_MspInit+0x34>)
 8001982:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001984:	4b07      	ldr	r3, [pc, #28]	@ (80019a4 <HAL_MspInit+0x34>)
 8001986:	2180      	movs	r1, #128	@ 0x80
 8001988:	0549      	lsls	r1, r1, #21
 800198a:	430a      	orrs	r2, r1
 800198c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 800198e:	2200      	movs	r2, #0
 8001990:	2100      	movs	r1, #0
 8001992:	2001      	movs	r0, #1
 8001994:	f000 ff9c 	bl	80028d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8001998:	2001      	movs	r0, #1
 800199a:	f000 ffae 	bl	80028fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800199e:	46c0      	nop			@ (mov r8, r8)
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40021000 	.word	0x40021000

080019a8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019a8:	b590      	push	{r4, r7, lr}
 80019aa:	b089      	sub	sp, #36	@ 0x24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b0:	240c      	movs	r4, #12
 80019b2:	193b      	adds	r3, r7, r4
 80019b4:	0018      	movs	r0, r3
 80019b6:	2314      	movs	r3, #20
 80019b8:	001a      	movs	r2, r3
 80019ba:	2100      	movs	r1, #0
 80019bc:	f003 fd9a 	bl	80054f4 <memset>
  if(hi2c->Instance==I2C1)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a17      	ldr	r2, [pc, #92]	@ (8001a24 <HAL_I2C_MspInit+0x7c>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d128      	bne.n	8001a1c <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ca:	4b17      	ldr	r3, [pc, #92]	@ (8001a28 <HAL_I2C_MspInit+0x80>)
 80019cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019ce:	4b16      	ldr	r3, [pc, #88]	@ (8001a28 <HAL_I2C_MspInit+0x80>)
 80019d0:	2102      	movs	r1, #2
 80019d2:	430a      	orrs	r2, r1
 80019d4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019d6:	4b14      	ldr	r3, [pc, #80]	@ (8001a28 <HAL_I2C_MspInit+0x80>)
 80019d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019da:	2202      	movs	r2, #2
 80019dc:	4013      	ands	r3, r2
 80019de:	60bb      	str	r3, [r7, #8]
 80019e0:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019e2:	0021      	movs	r1, r4
 80019e4:	187b      	adds	r3, r7, r1
 80019e6:	22c0      	movs	r2, #192	@ 0xc0
 80019e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019ea:	187b      	adds	r3, r7, r1
 80019ec:	2212      	movs	r2, #18
 80019ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019f0:	187b      	adds	r3, r7, r1
 80019f2:	2201      	movs	r2, #1
 80019f4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f6:	187b      	adds	r3, r7, r1
 80019f8:	2203      	movs	r2, #3
 80019fa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80019fc:	187b      	adds	r3, r7, r1
 80019fe:	2201      	movs	r2, #1
 8001a00:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a02:	187b      	adds	r3, r7, r1
 8001a04:	4a09      	ldr	r2, [pc, #36]	@ (8001a2c <HAL_I2C_MspInit+0x84>)
 8001a06:	0019      	movs	r1, r3
 8001a08:	0010      	movs	r0, r2
 8001a0a:	f000 ff93 	bl	8002934 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a0e:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <HAL_I2C_MspInit+0x80>)
 8001a10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a12:	4b05      	ldr	r3, [pc, #20]	@ (8001a28 <HAL_I2C_MspInit+0x80>)
 8001a14:	2180      	movs	r1, #128	@ 0x80
 8001a16:	0389      	lsls	r1, r1, #14
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a1c:	46c0      	nop			@ (mov r8, r8)
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b009      	add	sp, #36	@ 0x24
 8001a22:	bd90      	pop	{r4, r7, pc}
 8001a24:	40005400 	.word	0x40005400
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	50000400 	.word	0x50000400

08001a30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a30:	b590      	push	{r4, r7, lr}
 8001a32:	b089      	sub	sp, #36	@ 0x24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a38:	240c      	movs	r4, #12
 8001a3a:	193b      	adds	r3, r7, r4
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	2314      	movs	r3, #20
 8001a40:	001a      	movs	r2, r3
 8001a42:	2100      	movs	r1, #0
 8001a44:	f003 fd56 	bl	80054f4 <memset>
  if(huart->Instance==USART2)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a18      	ldr	r2, [pc, #96]	@ (8001ab0 <HAL_UART_MspInit+0x80>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d129      	bne.n	8001aa6 <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a52:	4b18      	ldr	r3, [pc, #96]	@ (8001ab4 <HAL_UART_MspInit+0x84>)
 8001a54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a56:	4b17      	ldr	r3, [pc, #92]	@ (8001ab4 <HAL_UART_MspInit+0x84>)
 8001a58:	2180      	movs	r1, #128	@ 0x80
 8001a5a:	0289      	lsls	r1, r1, #10
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a60:	4b14      	ldr	r3, [pc, #80]	@ (8001ab4 <HAL_UART_MspInit+0x84>)
 8001a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a64:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <HAL_UART_MspInit+0x84>)
 8001a66:	2101      	movs	r1, #1
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001a6c:	4b11      	ldr	r3, [pc, #68]	@ (8001ab4 <HAL_UART_MspInit+0x84>)
 8001a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a70:	2201      	movs	r2, #1
 8001a72:	4013      	ands	r3, r2
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001a78:	0021      	movs	r1, r4
 8001a7a:	187b      	adds	r3, r7, r1
 8001a7c:	220c      	movs	r2, #12
 8001a7e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	187b      	adds	r3, r7, r1
 8001a82:	2202      	movs	r2, #2
 8001a84:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	187b      	adds	r3, r7, r1
 8001a88:	2200      	movs	r2, #0
 8001a8a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8c:	187b      	adds	r3, r7, r1
 8001a8e:	2203      	movs	r2, #3
 8001a90:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001a92:	187b      	adds	r3, r7, r1
 8001a94:	2204      	movs	r2, #4
 8001a96:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a98:	187a      	adds	r2, r7, r1
 8001a9a:	23a0      	movs	r3, #160	@ 0xa0
 8001a9c:	05db      	lsls	r3, r3, #23
 8001a9e:	0011      	movs	r1, r2
 8001aa0:	0018      	movs	r0, r3
 8001aa2:	f000 ff47 	bl	8002934 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001aa6:	46c0      	nop			@ (mov r8, r8)
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	b009      	add	sp, #36	@ 0x24
 8001aac:	bd90      	pop	{r4, r7, pc}
 8001aae:	46c0      	nop			@ (mov r8, r8)
 8001ab0:	40004400 	.word	0x40004400
 8001ab4:	40021000 	.word	0x40021000

08001ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001abc:	46c0      	nop			@ (mov r8, r8)
 8001abe:	e7fd      	b.n	8001abc <NMI_Handler+0x4>

08001ac0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ac4:	46c0      	nop			@ (mov r8, r8)
 8001ac6:	e7fd      	b.n	8001ac4 <HardFault_Handler+0x4>

08001ac8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001acc:	46c0      	nop			@ (mov r8, r8)
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}

08001ad2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ad6:	46c0      	nop			@ (mov r8, r8)
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ae0:	f000 fe02 	bl	80026e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ae4:	46c0      	nop			@ (mov r8, r8)
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8001aee:	f002 f819 	bl	8003b24 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8001af2:	46c0      	nop			@ (mov r8, r8)
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN1_Pin);
 8001afc:	2002      	movs	r0, #2
 8001afe:	f001 f8b5 	bl	8002c6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001b02:	46c0      	nop			@ (mov r8, r8)
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b10:	4a14      	ldr	r2, [pc, #80]	@ (8001b64 <_sbrk+0x5c>)
 8001b12:	4b15      	ldr	r3, [pc, #84]	@ (8001b68 <_sbrk+0x60>)
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b1c:	4b13      	ldr	r3, [pc, #76]	@ (8001b6c <_sbrk+0x64>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d102      	bne.n	8001b2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b24:	4b11      	ldr	r3, [pc, #68]	@ (8001b6c <_sbrk+0x64>)
 8001b26:	4a12      	ldr	r2, [pc, #72]	@ (8001b70 <_sbrk+0x68>)
 8001b28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b2a:	4b10      	ldr	r3, [pc, #64]	@ (8001b6c <_sbrk+0x64>)
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	18d3      	adds	r3, r2, r3
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d207      	bcs.n	8001b48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b38:	f003 fcf6 	bl	8005528 <__errno>
 8001b3c:	0003      	movs	r3, r0
 8001b3e:	220c      	movs	r2, #12
 8001b40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b42:	2301      	movs	r3, #1
 8001b44:	425b      	negs	r3, r3
 8001b46:	e009      	b.n	8001b5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b48:	4b08      	ldr	r3, [pc, #32]	@ (8001b6c <_sbrk+0x64>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b4e:	4b07      	ldr	r3, [pc, #28]	@ (8001b6c <_sbrk+0x64>)
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	18d2      	adds	r2, r2, r3
 8001b56:	4b05      	ldr	r3, [pc, #20]	@ (8001b6c <_sbrk+0x64>)
 8001b58:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
}
 8001b5c:	0018      	movs	r0, r3
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	b006      	add	sp, #24
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	20005000 	.word	0x20005000
 8001b68:	00000400 	.word	0x00000400
 8001b6c:	20000564 	.word	0x20000564
 8001b70:	200006d0 	.word	0x200006d0

08001b74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b78:	46c0      	nop			@ (mov r8, r8)
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
	...

08001b80 <sht4x_temp_centi_from_ticks>:
#include <inttypes.h>

extern I2C_HandleTypeDef hi2c1;

// was: static inline int16_t sht4x_temp_centi_from_ticks(uint16_t t_ticks)
int16_t sht4x_temp_centi_from_ticks(uint16_t t_ticks) {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	0002      	movs	r2, r0
 8001b88:	1dbb      	adds	r3, r7, #6
 8001b8a:	801a      	strh	r2, [r3, #0]
    uint32_t num = 17500u * (uint32_t)t_ticks + 32767u;  // nearest rounding
 8001b8c:	1dbb      	adds	r3, r7, #6
 8001b8e:	881b      	ldrh	r3, [r3, #0]
 8001b90:	4a10      	ldr	r2, [pc, #64]	@ (8001bd4 <sht4x_temp_centi_from_ticks+0x54>)
 8001b92:	4353      	muls	r3, r2
 8001b94:	4a10      	ldr	r2, [pc, #64]	@ (8001bd8 <sht4x_temp_centi_from_ticks+0x58>)
 8001b96:	4694      	mov	ip, r2
 8001b98:	4463      	add	r3, ip
 8001b9a:	60bb      	str	r3, [r7, #8]
    int32_t centi = (int32_t)(num / 65535u) - 4500;
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	490f      	ldr	r1, [pc, #60]	@ (8001bdc <sht4x_temp_centi_from_ticks+0x5c>)
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	f7fe fabb 	bl	800011c <__udivsi3>
 8001ba6:	0003      	movs	r3, r0
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8001be0 <sht4x_temp_centi_from_ticks+0x60>)
 8001baa:	4694      	mov	ip, r2
 8001bac:	4463      	add	r3, ip
 8001bae:	60fb      	str	r3, [r7, #12]
    if (centi < -4500) centi = -4500;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	4a0b      	ldr	r2, [pc, #44]	@ (8001be0 <sht4x_temp_centi_from_ticks+0x60>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	da01      	bge.n	8001bbc <sht4x_temp_centi_from_ticks+0x3c>
 8001bb8:	4b09      	ldr	r3, [pc, #36]	@ (8001be0 <sht4x_temp_centi_from_ticks+0x60>)
 8001bba:	60fb      	str	r3, [r7, #12]
    if (centi > 13000) centi = 13000;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4a09      	ldr	r2, [pc, #36]	@ (8001be4 <sht4x_temp_centi_from_ticks+0x64>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	dd01      	ble.n	8001bc8 <sht4x_temp_centi_from_ticks+0x48>
 8001bc4:	4b07      	ldr	r3, [pc, #28]	@ (8001be4 <sht4x_temp_centi_from_ticks+0x64>)
 8001bc6:	60fb      	str	r3, [r7, #12]
    return (int16_t)centi;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	b21b      	sxth	r3, r3
}
 8001bcc:	0018      	movs	r0, r3
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	b004      	add	sp, #16
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	0000445c 	.word	0x0000445c
 8001bd8:	00007fff 	.word	0x00007fff
 8001bdc:	0000ffff 	.word	0x0000ffff
 8001be0:	ffffee6c 	.word	0xffffee6c
 8001be4:	000032c8 	.word	0x000032c8

08001be8 <sht4x_rh_centi_from_ticks>:

// was: static inline uint16_t sht4x_rh_centi_from_ticks(uint16_t rh_ticks)
uint16_t sht4x_rh_centi_from_ticks(uint16_t rh_ticks) {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	0002      	movs	r2, r0
 8001bf0:	1dbb      	adds	r3, r7, #6
 8001bf2:	801a      	strh	r2, [r3, #0]
    uint32_t num = 12500u * (uint32_t)rh_ticks + 32767u; // nearest rounding
 8001bf4:	1dbb      	adds	r3, r7, #6
 8001bf6:	881b      	ldrh	r3, [r3, #0]
 8001bf8:	4a10      	ldr	r2, [pc, #64]	@ (8001c3c <sht4x_rh_centi_from_ticks+0x54>)
 8001bfa:	4353      	muls	r3, r2
 8001bfc:	4a10      	ldr	r2, [pc, #64]	@ (8001c40 <sht4x_rh_centi_from_ticks+0x58>)
 8001bfe:	4694      	mov	ip, r2
 8001c00:	4463      	add	r3, ip
 8001c02:	60bb      	str	r3, [r7, #8]
    int32_t centi = (int32_t)(num / 65535u) - 600;
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	490f      	ldr	r1, [pc, #60]	@ (8001c44 <sht4x_rh_centi_from_ticks+0x5c>)
 8001c08:	0018      	movs	r0, r3
 8001c0a:	f7fe fa87 	bl	800011c <__udivsi3>
 8001c0e:	0003      	movs	r3, r0
 8001c10:	4a0d      	ldr	r2, [pc, #52]	@ (8001c48 <sht4x_rh_centi_from_ticks+0x60>)
 8001c12:	4694      	mov	ip, r2
 8001c14:	4463      	add	r3, ip
 8001c16:	60fb      	str	r3, [r7, #12]
    if (centi < 0)      centi = 0;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	da01      	bge.n	8001c22 <sht4x_rh_centi_from_ticks+0x3a>
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
    if (centi > 10000)  centi = 10000;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	4a09      	ldr	r2, [pc, #36]	@ (8001c4c <sht4x_rh_centi_from_ticks+0x64>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	dd01      	ble.n	8001c2e <sht4x_rh_centi_from_ticks+0x46>
 8001c2a:	4b08      	ldr	r3, [pc, #32]	@ (8001c4c <sht4x_rh_centi_from_ticks+0x64>)
 8001c2c:	60fb      	str	r3, [r7, #12]
    return (uint16_t)centi;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	b29b      	uxth	r3, r3
}
 8001c32:	0018      	movs	r0, r3
 8001c34:	46bd      	mov	sp, r7
 8001c36:	b004      	add	sp, #16
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	46c0      	nop			@ (mov r8, r8)
 8001c3c:	000030d4 	.word	0x000030d4
 8001c40:	00007fff 	.word	0x00007fff
 8001c44:	0000ffff 	.word	0x0000ffff
 8001c48:	fffffda8 	.word	0xfffffda8
 8001c4c:	00002710 	.word	0x00002710

08001c50 <format_serial_decimal>:
uint16_t calculated_hum_2;

int16_t i2c_error_code = 0;

static void format_serial_decimal(uint32_t value, char* buffer,
                                  size_t buffer_len) {
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	60b9      	str	r1, [r7, #8]
 8001c5a:	607a      	str	r2, [r7, #4]
    if (!buffer || buffer_len == 0U) {
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d009      	beq.n	8001c76 <format_serial_decimal+0x26>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d006      	beq.n	8001c76 <format_serial_decimal+0x26>
        return;
    }
    (void)snprintf(buffer, buffer_len, "%" PRIu32, value);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	4a05      	ldr	r2, [pc, #20]	@ (8001c80 <format_serial_decimal+0x30>)
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	68b8      	ldr	r0, [r7, #8]
 8001c70:	f003 fc0a 	bl	8005488 <sniprintf>
 8001c74:	e000      	b.n	8001c78 <format_serial_decimal+0x28>
        return;
 8001c76:	46c0      	nop			@ (mov r8, r8)
}
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	b004      	add	sp, #16
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	46c0      	nop			@ (mov r8, r8)
 8001c80:	08005eb8 	.word	0x08005eb8

08001c84 <scan_i2c_bus>:

void scan_i2c_bus(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
    // re-set these to false because we want to check every time for safety
    has_sensor_1 = false;
 8001c88:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <scan_i2c_bus+0x44>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	701a      	strb	r2, [r3, #0]
    has_sensor_2 = false;
 8001c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8001ccc <scan_i2c_bus+0x48>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	701a      	strb	r2, [r3, #0]

    if (HAL_I2C_IsDeviceReady(&hi2c1, 0x44 << 1, 1, 10) == HAL_OK) has_sensor_1 = true;
 8001c94:	480e      	ldr	r0, [pc, #56]	@ (8001cd0 <scan_i2c_bus+0x4c>)
 8001c96:	230a      	movs	r3, #10
 8001c98:	2201      	movs	r2, #1
 8001c9a:	2188      	movs	r1, #136	@ 0x88
 8001c9c:	f001 fada 	bl	8003254 <HAL_I2C_IsDeviceReady>
 8001ca0:	1e03      	subs	r3, r0, #0
 8001ca2:	d102      	bne.n	8001caa <scan_i2c_bus+0x26>
 8001ca4:	4b08      	ldr	r3, [pc, #32]	@ (8001cc8 <scan_i2c_bus+0x44>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	701a      	strb	r2, [r3, #0]
    if (HAL_I2C_IsDeviceReady(&hi2c1, 0x46 << 1, 1, 10) == HAL_OK) has_sensor_2 = true;
 8001caa:	4809      	ldr	r0, [pc, #36]	@ (8001cd0 <scan_i2c_bus+0x4c>)
 8001cac:	230a      	movs	r3, #10
 8001cae:	2201      	movs	r2, #1
 8001cb0:	218c      	movs	r1, #140	@ 0x8c
 8001cb2:	f001 facf 	bl	8003254 <HAL_I2C_IsDeviceReady>
 8001cb6:	1e03      	subs	r3, r0, #0
 8001cb8:	d102      	bne.n	8001cc0 <scan_i2c_bus+0x3c>
 8001cba:	4b04      	ldr	r3, [pc, #16]	@ (8001ccc <scan_i2c_bus+0x48>)
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	701a      	strb	r2, [r3, #0]
}
 8001cc0:	46c0      	nop			@ (mov r8, r8)
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	46c0      	nop			@ (mov r8, r8)
 8001cc8:	20000568 	.word	0x20000568
 8001ccc:	20000569 	.word	0x20000569
 8001cd0:	20000078 	.word	0x20000078

08001cd4 <sensor_init_and_read>:

int sensor_init_and_read(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
    // If either sensor is missing => error
    if (!has_sensor_1 || !has_sensor_2) {
 8001cda:	4b6a      	ldr	r3, [pc, #424]	@ (8001e84 <sensor_init_and_read+0x1b0>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	4053      	eors	r3, r2
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d106      	bne.n	8001cf6 <sensor_init_and_read+0x22>
 8001ce8:	4b67      	ldr	r3, [pc, #412]	@ (8001e88 <sensor_init_and_read+0x1b4>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2201      	movs	r2, #1
 8001cee:	4053      	eors	r3, r2
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d004      	beq.n	8001d00 <sensor_init_and_read+0x2c>
        i2c_error_code = NO_SENSORS_FOUND;
 8001cf6:	4b65      	ldr	r3, [pc, #404]	@ (8001e8c <sensor_init_and_read+0x1b8>)
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	801a      	strh	r2, [r3, #0]
        return 1; // sensor 1 or 2 not found
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e0bd      	b.n	8001e7c <sensor_init_and_read+0x1a8>
    }

    i2c_error_code = NO_ERROR;
 8001d00:	4b62      	ldr	r3, [pc, #392]	@ (8001e8c <sensor_init_and_read+0x1b8>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	801a      	strh	r2, [r3, #0]
    HAL_Delay(100);
 8001d06:	2064      	movs	r0, #100	@ 0x64
 8001d08:	f000 fd0a 	bl	8002720 <HAL_Delay>

    if (has_sensor_1) {
 8001d0c:	4b5d      	ldr	r3, [pc, #372]	@ (8001e84 <sensor_init_and_read+0x1b0>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d01c      	beq.n	8001d4e <sensor_init_and_read+0x7a>
        sht4x_init(SHT43_I2C_ADDR_44);
 8001d14:	2044      	movs	r0, #68	@ 0x44
 8001d16:	f000 fafb 	bl	8002310 <sht4x_init>
        sht4x_soft_reset();
 8001d1a:	f000 fc2b 	bl	8002574 <sht4x_soft_reset>
        sensirion_i2c_hal_sleep_usec(10000);
 8001d1e:	4b5c      	ldr	r3, [pc, #368]	@ (8001e90 <sensor_init_and_read+0x1bc>)
 8001d20:	0018      	movs	r0, r3
 8001d22:	f000 facb 	bl	80022bc <sensirion_i2c_hal_sleep_usec>
        sht4x_init(SHT43_I2C_ADDR_44);
 8001d26:	2044      	movs	r0, #68	@ 0x44
 8001d28:	f000 faf2 	bl	8002310 <sht4x_init>
        i2c_error_code = sht4x_measure_high_precision_ticks(&temp_ticks_1, &hum_ticks_1);
 8001d2c:	4a59      	ldr	r2, [pc, #356]	@ (8001e94 <sensor_init_and_read+0x1c0>)
 8001d2e:	4b5a      	ldr	r3, [pc, #360]	@ (8001e98 <sensor_init_and_read+0x1c4>)
 8001d30:	0011      	movs	r1, r2
 8001d32:	0018      	movs	r0, r3
 8001d34:	f000 fafc 	bl	8002330 <sht4x_measure_high_precision_ticks>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	001a      	movs	r2, r3
 8001d3c:	4b53      	ldr	r3, [pc, #332]	@ (8001e8c <sensor_init_and_read+0x1b8>)
 8001d3e:	801a      	strh	r2, [r3, #0]
        if (i2c_error_code) return 2; // hard fault on read
 8001d40:	4b52      	ldr	r3, [pc, #328]	@ (8001e8c <sensor_init_and_read+0x1b8>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	5e9b      	ldrsh	r3, [r3, r2]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <sensor_init_and_read+0x7a>
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	e096      	b.n	8001e7c <sensor_init_and_read+0x1a8>
    }

    if (has_sensor_2) {
 8001d4e:	4b4e      	ldr	r3, [pc, #312]	@ (8001e88 <sensor_init_and_read+0x1b4>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d01c      	beq.n	8001d90 <sensor_init_and_read+0xbc>
        sht4x_init(SHT40_I2C_ADDR_46);
 8001d56:	2046      	movs	r0, #70	@ 0x46
 8001d58:	f000 fada 	bl	8002310 <sht4x_init>
        sht4x_soft_reset();
 8001d5c:	f000 fc0a 	bl	8002574 <sht4x_soft_reset>
        sensirion_i2c_hal_sleep_usec(10000);
 8001d60:	4b4b      	ldr	r3, [pc, #300]	@ (8001e90 <sensor_init_and_read+0x1bc>)
 8001d62:	0018      	movs	r0, r3
 8001d64:	f000 faaa 	bl	80022bc <sensirion_i2c_hal_sleep_usec>
        sht4x_init(SHT40_I2C_ADDR_46);
 8001d68:	2046      	movs	r0, #70	@ 0x46
 8001d6a:	f000 fad1 	bl	8002310 <sht4x_init>
        i2c_error_code = sht4x_measure_high_precision_ticks(&temp_ticks_2, &hum_ticks_2);
 8001d6e:	4a4b      	ldr	r2, [pc, #300]	@ (8001e9c <sensor_init_and_read+0x1c8>)
 8001d70:	4b4b      	ldr	r3, [pc, #300]	@ (8001ea0 <sensor_init_and_read+0x1cc>)
 8001d72:	0011      	movs	r1, r2
 8001d74:	0018      	movs	r0, r3
 8001d76:	f000 fadb 	bl	8002330 <sht4x_measure_high_precision_ticks>
 8001d7a:	0003      	movs	r3, r0
 8001d7c:	001a      	movs	r2, r3
 8001d7e:	4b43      	ldr	r3, [pc, #268]	@ (8001e8c <sensor_init_and_read+0x1b8>)
 8001d80:	801a      	strh	r2, [r3, #0]
        if (i2c_error_code) return 3; // hard fault on read
 8001d82:	4b42      	ldr	r3, [pc, #264]	@ (8001e8c <sensor_init_and_read+0x1b8>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	5e9b      	ldrsh	r3, [r3, r2]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <sensor_init_and_read+0xbc>
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	e075      	b.n	8001e7c <sensor_init_and_read+0x1a8>
    }

    // Convert using exact integer math with rounding (centi-units)
    calculated_temp_1 = sht4x_temp_centi_from_ticks(temp_ticks_1);  // C100
 8001d90:	4b41      	ldr	r3, [pc, #260]	@ (8001e98 <sensor_init_and_read+0x1c4>)
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	0018      	movs	r0, r3
 8001d96:	f7ff fef3 	bl	8001b80 <sht4x_temp_centi_from_ticks>
 8001d9a:	0003      	movs	r3, r0
 8001d9c:	001a      	movs	r2, r3
 8001d9e:	4b41      	ldr	r3, [pc, #260]	@ (8001ea4 <sensor_init_and_read+0x1d0>)
 8001da0:	801a      	strh	r2, [r3, #0]
    calculated_temp_2 = sht4x_temp_centi_from_ticks(temp_ticks_2);  // C100
 8001da2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea0 <sensor_init_and_read+0x1cc>)
 8001da4:	881b      	ldrh	r3, [r3, #0]
 8001da6:	0018      	movs	r0, r3
 8001da8:	f7ff feea 	bl	8001b80 <sht4x_temp_centi_from_ticks>
 8001dac:	0003      	movs	r3, r0
 8001dae:	001a      	movs	r2, r3
 8001db0:	4b3d      	ldr	r3, [pc, #244]	@ (8001ea8 <sensor_init_and_read+0x1d4>)
 8001db2:	801a      	strh	r2, [r3, #0]
    calculated_hum_1  = sht4x_rh_centi_from_ticks(hum_ticks_1);     // %100
 8001db4:	4b37      	ldr	r3, [pc, #220]	@ (8001e94 <sensor_init_and_read+0x1c0>)
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	0018      	movs	r0, r3
 8001dba:	f7ff ff15 	bl	8001be8 <sht4x_rh_centi_from_ticks>
 8001dbe:	0003      	movs	r3, r0
 8001dc0:	001a      	movs	r2, r3
 8001dc2:	4b3a      	ldr	r3, [pc, #232]	@ (8001eac <sensor_init_and_read+0x1d8>)
 8001dc4:	801a      	strh	r2, [r3, #0]
    calculated_hum_2  = sht4x_rh_centi_from_ticks(hum_ticks_2);     // %100
 8001dc6:	4b35      	ldr	r3, [pc, #212]	@ (8001e9c <sensor_init_and_read+0x1c8>)
 8001dc8:	881b      	ldrh	r3, [r3, #0]
 8001dca:	0018      	movs	r0, r3
 8001dcc:	f7ff ff0c 	bl	8001be8 <sht4x_rh_centi_from_ticks>
 8001dd0:	0003      	movs	r3, r0
 8001dd2:	001a      	movs	r2, r3
 8001dd4:	4b36      	ldr	r3, [pc, #216]	@ (8001eb0 <sensor_init_and_read+0x1dc>)
 8001dd6:	801a      	strh	r2, [r3, #0]

    // Compute absolute temperature delta in centi-degrees
    int16_t temp_diff  = (int16_t)(calculated_temp_1 - calculated_temp_2);
 8001dd8:	4b32      	ldr	r3, [pc, #200]	@ (8001ea4 <sensor_init_and_read+0x1d0>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	5e9b      	ldrsh	r3, [r3, r2]
 8001dde:	b29a      	uxth	r2, r3
 8001de0:	4b31      	ldr	r3, [pc, #196]	@ (8001ea8 <sensor_init_and_read+0x1d4>)
 8001de2:	2100      	movs	r1, #0
 8001de4:	5e5b      	ldrsh	r3, [r3, r1]
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	1dbb      	adds	r3, r7, #6
 8001dee:	801a      	strh	r2, [r3, #0]
    uint16_t temp_delta = (temp_diff < 0) ? (uint16_t)(-temp_diff) : (uint16_t)temp_diff;
 8001df0:	1dbb      	adds	r3, r7, #6
 8001df2:	2200      	movs	r2, #0
 8001df4:	5e9b      	ldrsh	r3, [r3, r2]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	da04      	bge.n	8001e04 <sensor_init_and_read+0x130>
 8001dfa:	1dbb      	adds	r3, r7, #6
 8001dfc:	881b      	ldrh	r3, [r3, #0]
 8001dfe:	425b      	negs	r3, r3
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	e001      	b.n	8001e08 <sensor_init_and_read+0x134>
 8001e04:	1dbb      	adds	r3, r7, #6
 8001e06:	881b      	ldrh	r3, [r3, #0]
 8001e08:	1d3a      	adds	r2, r7, #4
 8001e0a:	8013      	strh	r3, [r2, #0]

    // If the difference between the two temp sensors is greater than 5.00 C
    if (temp_delta > 500) {
 8001e0c:	1d3b      	adds	r3, r7, #4
 8001e0e:	881a      	ldrh	r2, [r3, #0]
 8001e10:	23fa      	movs	r3, #250	@ 0xfa
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d901      	bls.n	8001e1c <sensor_init_and_read+0x148>
        return 4;
 8001e18:	2304      	movs	r3, #4
 8001e1a:	e02f      	b.n	8001e7c <sensor_init_and_read+0x1a8>
    }

    // Compute absolute humidity delta in centi-%RH
    uint16_t hum_diff = (calculated_hum_1 > calculated_hum_2) ? (calculated_hum_1 - calculated_hum_2) : (calculated_hum_2 - calculated_hum_1);
 8001e1c:	4b23      	ldr	r3, [pc, #140]	@ (8001eac <sensor_init_and_read+0x1d8>)
 8001e1e:	881a      	ldrh	r2, [r3, #0]
 8001e20:	4b23      	ldr	r3, [pc, #140]	@ (8001eb0 <sensor_init_and_read+0x1dc>)
 8001e22:	881b      	ldrh	r3, [r3, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d906      	bls.n	8001e36 <sensor_init_and_read+0x162>
 8001e28:	4b20      	ldr	r3, [pc, #128]	@ (8001eac <sensor_init_and_read+0x1d8>)
 8001e2a:	881a      	ldrh	r2, [r3, #0]
 8001e2c:	4b20      	ldr	r3, [pc, #128]	@ (8001eb0 <sensor_init_and_read+0x1dc>)
 8001e2e:	881b      	ldrh	r3, [r3, #0]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	e005      	b.n	8001e42 <sensor_init_and_read+0x16e>
 8001e36:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb0 <sensor_init_and_read+0x1dc>)
 8001e38:	881a      	ldrh	r2, [r3, #0]
 8001e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001eac <sensor_init_and_read+0x1d8>)
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	1cba      	adds	r2, r7, #2
 8001e44:	8013      	strh	r3, [r2, #0]

    // If the difference between the two humidity sensors is greater than 5.00 %RH
    if (hum_diff > 500) {
 8001e46:	1cbb      	adds	r3, r7, #2
 8001e48:	881a      	ldrh	r2, [r3, #0]
 8001e4a:	23fa      	movs	r3, #250	@ 0xfa
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d901      	bls.n	8001e56 <sensor_init_and_read+0x182>
        return 5;  // Custom error for humidity mismatch
 8001e52:	2305      	movs	r3, #5
 8001e54:	e012      	b.n	8001e7c <sensor_init_and_read+0x1a8>
    }

    // If you need +55.00 C offset for transmission, do it here without
    // polluting the stored/calculated values:
    calculated_temp_1 = calculated_temp_1 + 5500;
 8001e56:	4b13      	ldr	r3, [pc, #76]	@ (8001ea4 <sensor_init_and_read+0x1d0>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	5e9b      	ldrsh	r3, [r3, r2]
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	4a15      	ldr	r2, [pc, #84]	@ (8001eb4 <sensor_init_and_read+0x1e0>)
 8001e60:	4694      	mov	ip, r2
 8001e62:	4463      	add	r3, ip
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	b21a      	sxth	r2, r3
 8001e68:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea4 <sensor_init_and_read+0x1d0>)
 8001e6a:	801a      	strh	r2, [r3, #0]
    // (use tx_temp_* to build your payload)

    if (i2c_error_code) {
 8001e6c:	4b07      	ldr	r3, [pc, #28]	@ (8001e8c <sensor_init_and_read+0x1b8>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	5e9b      	ldrsh	r3, [r3, r2]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <sensor_init_and_read+0x1a6>
        return 1;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e000      	b.n	8001e7c <sensor_init_and_read+0x1a8>
    }
    return 0;
 8001e7a:	2300      	movs	r3, #0
}
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	b002      	add	sp, #8
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20000568 	.word	0x20000568
 8001e88:	20000569 	.word	0x20000569
 8001e8c:	2000057a 	.word	0x2000057a
 8001e90:	00002710 	.word	0x00002710
 8001e94:	2000056c 	.word	0x2000056c
 8001e98:	2000056a 	.word	0x2000056a
 8001e9c:	20000570 	.word	0x20000570
 8001ea0:	2000056e 	.word	0x2000056e
 8001ea4:	20000572 	.word	0x20000572
 8001ea8:	20000576 	.word	0x20000576
 8001eac:	20000574 	.word	0x20000574
 8001eb0:	20000578 	.word	0x20000578
 8001eb4:	0000157c 	.word	0x0000157c

08001eb8 <sensirion_get_serial_string>:

int sensirion_get_serial_string(uint8_t i2c_address,
                                char* serial_out,
                                size_t serial_out_len) {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60b9      	str	r1, [r7, #8]
 8001ec0:	607a      	str	r2, [r7, #4]
 8001ec2:	230f      	movs	r3, #15
 8001ec4:	18fb      	adds	r3, r7, r3
 8001ec6:	1c02      	adds	r2, r0, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
    if (!serial_out || serial_out_len < 11U) {
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d002      	beq.n	8001ed6 <sensirion_get_serial_string+0x1e>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2b0a      	cmp	r3, #10
 8001ed4:	d802      	bhi.n	8001edc <sensirion_get_serial_string+0x24>
        return -1;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	425b      	negs	r3, r3
 8001eda:	e023      	b.n	8001f24 <sensirion_get_serial_string+0x6c>
    }

    uint32_t raw_serial = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]

    sht4x_init(i2c_address);
 8001ee0:	230f      	movs	r3, #15
 8001ee2:	18fb      	adds	r3, r7, r3
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	0018      	movs	r0, r3
 8001ee8:	f000 fa12 	bl	8002310 <sht4x_init>
    i2c_error_code = sht4x_serial_number(&raw_serial);
 8001eec:	2314      	movs	r3, #20
 8001eee:	18fb      	adds	r3, r7, r3
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	f000 fae5 	bl	80024c0 <sht4x_serial_number>
 8001ef6:	0003      	movs	r3, r0
 8001ef8:	001a      	movs	r2, r3
 8001efa:	4b0c      	ldr	r3, [pc, #48]	@ (8001f2c <sensirion_get_serial_string+0x74>)
 8001efc:	801a      	strh	r2, [r3, #0]
    if (i2c_error_code != NO_ERROR) {
 8001efe:	4b0b      	ldr	r3, [pc, #44]	@ (8001f2c <sensirion_get_serial_string+0x74>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	5e9b      	ldrsh	r3, [r3, r2]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d006      	beq.n	8001f16 <sensirion_get_serial_string+0x5e>
        serial_out[0] = '\0';
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	701a      	strb	r2, [r3, #0]
        return i2c_error_code;
 8001f0e:	4b07      	ldr	r3, [pc, #28]	@ (8001f2c <sensirion_get_serial_string+0x74>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	5e9b      	ldrsh	r3, [r3, r2]
 8001f14:	e006      	b.n	8001f24 <sensirion_get_serial_string+0x6c>
    }

    format_serial_decimal(raw_serial, serial_out, serial_out_len);
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	68b9      	ldr	r1, [r7, #8]
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f7ff fe97 	bl	8001c50 <format_serial_decimal>
    return 0;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	0018      	movs	r0, r3
 8001f26:	46bd      	mov	sp, r7
 8001f28:	b006      	add	sp, #24
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	2000057a 	.word	0x2000057a

08001f30 <sensirion_common_bytes_to_uint16_t>:
 */

#include "sensirion_common.h"
#include "sensirion_config.h"

uint16_t sensirion_common_bytes_to_uint16_t(const uint8_t* bytes) {
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
    return (uint16_t)bytes[0] << 8 | (uint16_t)bytes[1];
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	b21b      	sxth	r3, r3
 8001f3e:	021b      	lsls	r3, r3, #8
 8001f40:	b21a      	sxth	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	3301      	adds	r3, #1
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	b21b      	sxth	r3, r3
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	b21b      	sxth	r3, r3
 8001f4e:	b29b      	uxth	r3, r3
}
 8001f50:	0018      	movs	r0, r3
 8001f52:	46bd      	mov	sp, r7
 8001f54:	b002      	add	sp, #8
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <sensirion_common_bytes_to_uint32_t>:

uint32_t sensirion_common_bytes_to_uint32_t(const uint8_t* bytes) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
    return (uint32_t)bytes[0] << 24 | (uint32_t)bytes[1] << 16 |
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	061a      	lsls	r2, r3, #24
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	041b      	lsls	r3, r3, #16
 8001f6e:	431a      	orrs	r2, r3
           (uint32_t)bytes[2] << 8 | (uint32_t)bytes[3];
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3302      	adds	r3, #2
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	021b      	lsls	r3, r3, #8
    return (uint32_t)bytes[0] << 24 | (uint32_t)bytes[1] << 16 |
 8001f78:	4313      	orrs	r3, r2
           (uint32_t)bytes[2] << 8 | (uint32_t)bytes[3];
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	3203      	adds	r2, #3
 8001f7e:	7812      	ldrb	r2, [r2, #0]
 8001f80:	4313      	orrs	r3, r2
}
 8001f82:	0018      	movs	r0, r3
 8001f84:	46bd      	mov	sp, r7
 8001f86:	b002      	add	sp, #8
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <sensirion_i2c_generate_crc>:
#include "sensirion_i2c.h"
#include "sensirion_common.h"
#include "sensirion_config.h"
#include "sensirion_i2c_hal.h"

uint8_t sensirion_i2c_generate_crc(const uint8_t* data, uint16_t count) {
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b084      	sub	sp, #16
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
 8001f92:	000a      	movs	r2, r1
 8001f94:	1cbb      	adds	r3, r7, #2
 8001f96:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8001f98:	230d      	movs	r3, #13
 8001f9a:	18fb      	adds	r3, r7, r3
 8001f9c:	22ff      	movs	r2, #255	@ 0xff
 8001f9e:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8001fa0:	230e      	movs	r3, #14
 8001fa2:	18fb      	adds	r3, r7, r3
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	801a      	strh	r2, [r3, #0]
 8001fa8:	e038      	b.n	800201c <sensirion_i2c_generate_crc+0x92>
        crc ^= (data[current_byte]);
 8001faa:	230e      	movs	r3, #14
 8001fac:	18fb      	adds	r3, r7, r3
 8001fae:	881b      	ldrh	r3, [r3, #0]
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	18d3      	adds	r3, r2, r3
 8001fb4:	7819      	ldrb	r1, [r3, #0]
 8001fb6:	220d      	movs	r2, #13
 8001fb8:	18bb      	adds	r3, r7, r2
 8001fba:	18ba      	adds	r2, r7, r2
 8001fbc:	7812      	ldrb	r2, [r2, #0]
 8001fbe:	404a      	eors	r2, r1
 8001fc0:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8001fc2:	230c      	movs	r3, #12
 8001fc4:	18fb      	adds	r3, r7, r3
 8001fc6:	2208      	movs	r2, #8
 8001fc8:	701a      	strb	r2, [r3, #0]
 8001fca:	e01c      	b.n	8002006 <sensirion_i2c_generate_crc+0x7c>
            if (crc & 0x80)
 8001fcc:	210d      	movs	r1, #13
 8001fce:	187b      	adds	r3, r7, r1
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	b25b      	sxtb	r3, r3
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	da0a      	bge.n	8001fee <sensirion_i2c_generate_crc+0x64>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8001fd8:	187b      	adds	r3, r7, r1
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	b25b      	sxtb	r3, r3
 8001fde:	18db      	adds	r3, r3, r3
 8001fe0:	b25b      	sxtb	r3, r3
 8001fe2:	2231      	movs	r2, #49	@ 0x31
 8001fe4:	4053      	eors	r3, r2
 8001fe6:	b25a      	sxtb	r2, r3
 8001fe8:	187b      	adds	r3, r7, r1
 8001fea:	701a      	strb	r2, [r3, #0]
 8001fec:	e005      	b.n	8001ffa <sensirion_i2c_generate_crc+0x70>
            else
                crc = (crc << 1);
 8001fee:	230d      	movs	r3, #13
 8001ff0:	18fa      	adds	r2, r7, r3
 8001ff2:	18fb      	adds	r3, r7, r3
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	18db      	adds	r3, r3, r3
 8001ff8:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8001ffa:	220c      	movs	r2, #12
 8001ffc:	18bb      	adds	r3, r7, r2
 8001ffe:	18ba      	adds	r2, r7, r2
 8002000:	7812      	ldrb	r2, [r2, #0]
 8002002:	3a01      	subs	r2, #1
 8002004:	701a      	strb	r2, [r3, #0]
 8002006:	230c      	movs	r3, #12
 8002008:	18fb      	adds	r3, r7, r3
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d1dd      	bne.n	8001fcc <sensirion_i2c_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8002010:	220e      	movs	r2, #14
 8002012:	18bb      	adds	r3, r7, r2
 8002014:	18ba      	adds	r2, r7, r2
 8002016:	8812      	ldrh	r2, [r2, #0]
 8002018:	3201      	adds	r2, #1
 800201a:	801a      	strh	r2, [r3, #0]
 800201c:	230e      	movs	r3, #14
 800201e:	18fa      	adds	r2, r7, r3
 8002020:	1cbb      	adds	r3, r7, #2
 8002022:	8812      	ldrh	r2, [r2, #0]
 8002024:	881b      	ldrh	r3, [r3, #0]
 8002026:	429a      	cmp	r2, r3
 8002028:	d3bf      	bcc.n	8001faa <sensirion_i2c_generate_crc+0x20>
        }
    }
    return crc;
 800202a:	230d      	movs	r3, #13
 800202c:	18fb      	adds	r3, r7, r3
 800202e:	781b      	ldrb	r3, [r3, #0]
}
 8002030:	0018      	movs	r0, r3
 8002032:	46bd      	mov	sp, r7
 8002034:	b004      	add	sp, #16
 8002036:	bd80      	pop	{r7, pc}

08002038 <sensirion_i2c_check_crc>:

int8_t sensirion_i2c_check_crc(const uint8_t* data, uint16_t count,
                               uint8_t checksum) {
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	0008      	movs	r0, r1
 8002042:	0011      	movs	r1, r2
 8002044:	1cbb      	adds	r3, r7, #2
 8002046:	1c02      	adds	r2, r0, #0
 8002048:	801a      	strh	r2, [r3, #0]
 800204a:	1c7b      	adds	r3, r7, #1
 800204c:	1c0a      	adds	r2, r1, #0
 800204e:	701a      	strb	r2, [r3, #0]
    if (sensirion_i2c_generate_crc(data, count) != checksum)
 8002050:	1cbb      	adds	r3, r7, #2
 8002052:	881a      	ldrh	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	0011      	movs	r1, r2
 8002058:	0018      	movs	r0, r3
 800205a:	f7ff ff96 	bl	8001f8a <sensirion_i2c_generate_crc>
 800205e:	0003      	movs	r3, r0
 8002060:	001a      	movs	r2, r3
 8002062:	1c7b      	adds	r3, r7, #1
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	4293      	cmp	r3, r2
 8002068:	d001      	beq.n	800206e <sensirion_i2c_check_crc+0x36>
        return CRC_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e000      	b.n	8002070 <sensirion_i2c_check_crc+0x38>
    return NO_ERROR;
 800206e:	2300      	movs	r3, #0
}
 8002070:	0018      	movs	r0, r3
 8002072:	46bd      	mov	sp, r7
 8002074:	b002      	add	sp, #8
 8002076:	bd80      	pop	{r7, pc}

08002078 <sensirion_i2c_add_command8_to_buffer>:
    buffer[offset++] = (uint8_t)((command & 0x00FF) >> 0);
    return offset;
}

uint16_t sensirion_i2c_add_command8_to_buffer(uint8_t* buffer, uint16_t offset,
                                              uint8_t command) {
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	0008      	movs	r0, r1
 8002082:	0011      	movs	r1, r2
 8002084:	1cbb      	adds	r3, r7, #2
 8002086:	1c02      	adds	r2, r0, #0
 8002088:	801a      	strh	r2, [r3, #0]
 800208a:	1c7b      	adds	r3, r7, #1
 800208c:	1c0a      	adds	r2, r1, #0
 800208e:	701a      	strb	r2, [r3, #0]
    buffer[offset++] = command;
 8002090:	1cbb      	adds	r3, r7, #2
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	1cba      	adds	r2, r7, #2
 8002096:	1c59      	adds	r1, r3, #1
 8002098:	8011      	strh	r1, [r2, #0]
 800209a:	001a      	movs	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	189b      	adds	r3, r3, r2
 80020a0:	1c7a      	adds	r2, r7, #1
 80020a2:	7812      	ldrb	r2, [r2, #0]
 80020a4:	701a      	strb	r2, [r3, #0]
    return offset;
 80020a6:	1cbb      	adds	r3, r7, #2
 80020a8:	881b      	ldrh	r3, [r3, #0]
}
 80020aa:	0018      	movs	r0, r3
 80020ac:	46bd      	mov	sp, r7
 80020ae:	b002      	add	sp, #8
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <sensirion_i2c_write_data>:

    return offset;
}

int16_t sensirion_i2c_write_data(uint8_t address, const uint8_t* data,
                                 uint16_t data_length) {
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b082      	sub	sp, #8
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6039      	str	r1, [r7, #0]
 80020ba:	0011      	movs	r1, r2
 80020bc:	1dfb      	adds	r3, r7, #7
 80020be:	1c02      	adds	r2, r0, #0
 80020c0:	701a      	strb	r2, [r3, #0]
 80020c2:	1d3b      	adds	r3, r7, #4
 80020c4:	1c0a      	adds	r2, r1, #0
 80020c6:	801a      	strh	r2, [r3, #0]
    return sensirion_i2c_hal_write(address, data, data_length);
 80020c8:	1d3b      	adds	r3, r7, #4
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	b2da      	uxtb	r2, r3
 80020ce:	6839      	ldr	r1, [r7, #0]
 80020d0:	1dfb      	adds	r3, r7, #7
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	0018      	movs	r0, r3
 80020d6:	f000 f8c3 	bl	8002260 <sensirion_i2c_hal_write>
 80020da:	0003      	movs	r3, r0
}
 80020dc:	0018      	movs	r0, r3
 80020de:	46bd      	mov	sp, r7
 80020e0:	b002      	add	sp, #8
 80020e2:	bd80      	pop	{r7, pc}

080020e4 <sensirion_i2c_read_data_inplace>:

int16_t sensirion_i2c_read_data_inplace(uint8_t address, uint8_t* buffer,
                                        uint16_t expected_data_length) {
 80020e4:	b5b0      	push	{r4, r5, r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6039      	str	r1, [r7, #0]
 80020ec:	0011      	movs	r1, r2
 80020ee:	1dfb      	adds	r3, r7, #7
 80020f0:	1c02      	adds	r2, r0, #0
 80020f2:	701a      	strb	r2, [r3, #0]
 80020f4:	1d3b      	adds	r3, r7, #4
 80020f6:	1c0a      	adds	r2, r1, #0
 80020f8:	801a      	strh	r2, [r3, #0]
    int16_t error;
    uint16_t i, j;
    uint16_t size = (expected_data_length / SENSIRION_WORD_SIZE) *
 80020fa:	1d3b      	adds	r3, r7, #4
 80020fc:	881b      	ldrh	r3, [r3, #0]
 80020fe:	085b      	lsrs	r3, r3, #1
 8002100:	b29b      	uxth	r3, r3
 8002102:	220a      	movs	r2, #10
 8002104:	18ba      	adds	r2, r7, r2
 8002106:	1c19      	adds	r1, r3, #0
 8002108:	1c0b      	adds	r3, r1, #0
 800210a:	18db      	adds	r3, r3, r3
 800210c:	185b      	adds	r3, r3, r1
 800210e:	8013      	strh	r3, [r2, #0]
                    (SENSIRION_WORD_SIZE + CRC8_LEN);

    if (expected_data_length % SENSIRION_WORD_SIZE != 0) {
 8002110:	1d3b      	adds	r3, r7, #4
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	2201      	movs	r2, #1
 8002116:	4013      	ands	r3, r2
 8002118:	b29b      	uxth	r3, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <sensirion_i2c_read_data_inplace+0x3e>
        return BYTE_NUM_ERROR;
 800211e:	2304      	movs	r3, #4
 8002120:	e06c      	b.n	80021fc <sensirion_i2c_read_data_inplace+0x118>
    }

    error = sensirion_i2c_hal_read(address, buffer, size);
 8002122:	230a      	movs	r3, #10
 8002124:	18fb      	adds	r3, r7, r3
 8002126:	881b      	ldrh	r3, [r3, #0]
 8002128:	b2da      	uxtb	r2, r3
 800212a:	6839      	ldr	r1, [r7, #0]
 800212c:	1dfb      	adds	r3, r7, #7
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	0018      	movs	r0, r3
 8002132:	f000 f867 	bl	8002204 <sensirion_i2c_hal_read>
 8002136:	0003      	movs	r3, r0
 8002138:	001a      	movs	r2, r3
 800213a:	2108      	movs	r1, #8
 800213c:	187b      	adds	r3, r7, r1
 800213e:	801a      	strh	r2, [r3, #0]
    if (error) {
 8002140:	000a      	movs	r2, r1
 8002142:	18bb      	adds	r3, r7, r2
 8002144:	2100      	movs	r1, #0
 8002146:	5e5b      	ldrsh	r3, [r3, r1]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d003      	beq.n	8002154 <sensirion_i2c_read_data_inplace+0x70>
        return error;
 800214c:	18bb      	adds	r3, r7, r2
 800214e:	2200      	movs	r2, #0
 8002150:	5e9b      	ldrsh	r3, [r3, r2]
 8002152:	e053      	b.n	80021fc <sensirion_i2c_read_data_inplace+0x118>
    }

    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8002154:	230e      	movs	r3, #14
 8002156:	18fb      	adds	r3, r7, r3
 8002158:	2200      	movs	r2, #0
 800215a:	801a      	strh	r2, [r3, #0]
 800215c:	230c      	movs	r3, #12
 800215e:	18fb      	adds	r3, r7, r3
 8002160:	2200      	movs	r2, #0
 8002162:	801a      	strh	r2, [r3, #0]
 8002164:	e041      	b.n	80021ea <sensirion_i2c_read_data_inplace+0x106>

        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 8002166:	210e      	movs	r1, #14
 8002168:	187b      	adds	r3, r7, r1
 800216a:	881b      	ldrh	r3, [r3, #0]
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	18d0      	adds	r0, r2, r3
                                        buffer[i + SENSIRION_WORD_SIZE]);
 8002170:	187b      	adds	r3, r7, r1
 8002172:	881b      	ldrh	r3, [r3, #0]
 8002174:	3302      	adds	r3, #2
 8002176:	683a      	ldr	r2, [r7, #0]
 8002178:	18d3      	adds	r3, r2, r3
        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	001a      	movs	r2, r3
 800217e:	2102      	movs	r1, #2
 8002180:	f7ff ff5a 	bl	8002038 <sensirion_i2c_check_crc>
 8002184:	0003      	movs	r3, r0
 8002186:	001a      	movs	r2, r3
 8002188:	2108      	movs	r1, #8
 800218a:	187b      	adds	r3, r7, r1
 800218c:	801a      	strh	r2, [r3, #0]
        if (error) {
 800218e:	000a      	movs	r2, r1
 8002190:	18bb      	adds	r3, r7, r2
 8002192:	2100      	movs	r1, #0
 8002194:	5e5b      	ldrsh	r3, [r3, r1]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d003      	beq.n	80021a2 <sensirion_i2c_read_data_inplace+0xbe>
            return error;
 800219a:	18bb      	adds	r3, r7, r2
 800219c:	2200      	movs	r2, #0
 800219e:	5e9b      	ldrsh	r3, [r3, r2]
 80021a0:	e02c      	b.n	80021fc <sensirion_i2c_read_data_inplace+0x118>
        }
        buffer[j++] = buffer[i];
 80021a2:	240e      	movs	r4, #14
 80021a4:	193b      	adds	r3, r7, r4
 80021a6:	881b      	ldrh	r3, [r3, #0]
 80021a8:	683a      	ldr	r2, [r7, #0]
 80021aa:	18d2      	adds	r2, r2, r3
 80021ac:	250c      	movs	r5, #12
 80021ae:	197b      	adds	r3, r7, r5
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	1979      	adds	r1, r7, r5
 80021b4:	1c58      	adds	r0, r3, #1
 80021b6:	8008      	strh	r0, [r1, #0]
 80021b8:	0019      	movs	r1, r3
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	185b      	adds	r3, r3, r1
 80021be:	7812      	ldrb	r2, [r2, #0]
 80021c0:	701a      	strb	r2, [r3, #0]
        buffer[j++] = buffer[i + 1];
 80021c2:	193b      	adds	r3, r7, r4
 80021c4:	881b      	ldrh	r3, [r3, #0]
 80021c6:	3301      	adds	r3, #1
 80021c8:	683a      	ldr	r2, [r7, #0]
 80021ca:	18d2      	adds	r2, r2, r3
 80021cc:	197b      	adds	r3, r7, r5
 80021ce:	881b      	ldrh	r3, [r3, #0]
 80021d0:	1979      	adds	r1, r7, r5
 80021d2:	1c58      	adds	r0, r3, #1
 80021d4:	8008      	strh	r0, [r1, #0]
 80021d6:	0019      	movs	r1, r3
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	185b      	adds	r3, r3, r1
 80021dc:	7812      	ldrb	r2, [r2, #0]
 80021de:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 80021e0:	193b      	adds	r3, r7, r4
 80021e2:	193a      	adds	r2, r7, r4
 80021e4:	8812      	ldrh	r2, [r2, #0]
 80021e6:	3203      	adds	r2, #3
 80021e8:	801a      	strh	r2, [r3, #0]
 80021ea:	230e      	movs	r3, #14
 80021ec:	18fa      	adds	r2, r7, r3
 80021ee:	230a      	movs	r3, #10
 80021f0:	18fb      	adds	r3, r7, r3
 80021f2:	8812      	ldrh	r2, [r2, #0]
 80021f4:	881b      	ldrh	r3, [r3, #0]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d3b5      	bcc.n	8002166 <sensirion_i2c_read_data_inplace+0x82>
    }

    return NO_ERROR;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	0018      	movs	r0, r3
 80021fe:	46bd      	mov	sp, r7
 8002200:	b004      	add	sp, #16
 8002202:	bdb0      	pop	{r4, r5, r7, pc}

08002204 <sensirion_i2c_hal_read>:

void sensirion_i2c_hal_free(void) {
    /* nothing to free */
}

int8_t sensirion_i2c_hal_read(uint8_t address, uint8_t* data, uint8_t count) {
 8002204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002206:	b087      	sub	sp, #28
 8002208:	af02      	add	r7, sp, #8
 800220a:	6039      	str	r1, [r7, #0]
 800220c:	0011      	movs	r1, r2
 800220e:	1dfb      	adds	r3, r7, #7
 8002210:	1c02      	adds	r2, r0, #0
 8002212:	701a      	strb	r2, [r3, #0]
 8002214:	1dbb      	adds	r3, r7, #6
 8002216:	1c0a      	adds	r2, r1, #0
 8002218:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_I2C_Master_Receive(&hi2c1, (uint16_t)(address << 1), data, count, 1000);
 800221a:	1dfb      	adds	r3, r7, #7
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	b29b      	uxth	r3, r3
 8002220:	18db      	adds	r3, r3, r3
 8002222:	b299      	uxth	r1, r3
 8002224:	1dbb      	adds	r3, r7, #6
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	b29d      	uxth	r5, r3
 800222a:	260f      	movs	r6, #15
 800222c:	19bc      	adds	r4, r7, r6
 800222e:	683a      	ldr	r2, [r7, #0]
 8002230:	480a      	ldr	r0, [pc, #40]	@ (800225c <sensirion_i2c_hal_read+0x58>)
 8002232:	23fa      	movs	r3, #250	@ 0xfa
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	9300      	str	r3, [sp, #0]
 8002238:	002b      	movs	r3, r5
 800223a:	f000 ff03 	bl	8003044 <HAL_I2C_Master_Receive>
 800223e:	0003      	movs	r3, r0
 8002240:	7023      	strb	r3, [r4, #0]
    return (status == HAL_OK) ? 0 : -1;
 8002242:	19bb      	adds	r3, r7, r6
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d101      	bne.n	800224e <sensirion_i2c_hal_read+0x4a>
 800224a:	2300      	movs	r3, #0
 800224c:	e001      	b.n	8002252 <sensirion_i2c_hal_read+0x4e>
 800224e:	2301      	movs	r3, #1
 8002250:	425b      	negs	r3, r3
}
 8002252:	0018      	movs	r0, r3
 8002254:	46bd      	mov	sp, r7
 8002256:	b005      	add	sp, #20
 8002258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800225a:	46c0      	nop			@ (mov r8, r8)
 800225c:	20000078 	.word	0x20000078

08002260 <sensirion_i2c_hal_write>:

int8_t sensirion_i2c_hal_write(uint8_t address, const uint8_t* data, uint8_t count) {
 8002260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002262:	b087      	sub	sp, #28
 8002264:	af02      	add	r7, sp, #8
 8002266:	6039      	str	r1, [r7, #0]
 8002268:	0011      	movs	r1, r2
 800226a:	1dfb      	adds	r3, r7, #7
 800226c:	1c02      	adds	r2, r0, #0
 800226e:	701a      	strb	r2, [r3, #0]
 8002270:	1dbb      	adds	r3, r7, #6
 8002272:	1c0a      	adds	r2, r1, #0
 8002274:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)(address << 1), (uint8_t*)data, count, 1000);
 8002276:	1dfb      	adds	r3, r7, #7
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	b29b      	uxth	r3, r3
 800227c:	18db      	adds	r3, r3, r3
 800227e:	b299      	uxth	r1, r3
 8002280:	1dbb      	adds	r3, r7, #6
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	b29d      	uxth	r5, r3
 8002286:	260f      	movs	r6, #15
 8002288:	19bc      	adds	r4, r7, r6
 800228a:	683a      	ldr	r2, [r7, #0]
 800228c:	480a      	ldr	r0, [pc, #40]	@ (80022b8 <sensirion_i2c_hal_write+0x58>)
 800228e:	23fa      	movs	r3, #250	@ 0xfa
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	9300      	str	r3, [sp, #0]
 8002294:	002b      	movs	r3, r5
 8002296:	f000 fdab 	bl	8002df0 <HAL_I2C_Master_Transmit>
 800229a:	0003      	movs	r3, r0
 800229c:	7023      	strb	r3, [r4, #0]
    return (status == HAL_OK) ? 0 : -1;
 800229e:	19bb      	adds	r3, r7, r6
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d101      	bne.n	80022aa <sensirion_i2c_hal_write+0x4a>
 80022a6:	2300      	movs	r3, #0
 80022a8:	e001      	b.n	80022ae <sensirion_i2c_hal_write+0x4e>
 80022aa:	2301      	movs	r3, #1
 80022ac:	425b      	negs	r3, r3
}
 80022ae:	0018      	movs	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	b005      	add	sp, #20
 80022b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022b6:	46c0      	nop			@ (mov r8, r8)
 80022b8:	20000078 	.word	0x20000078

080022bc <sensirion_i2c_hal_sleep_usec>:

void sensirion_i2c_hal_sleep_usec(uint32_t useconds) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
    uint32_t msec = useconds / 1000;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	22fa      	movs	r2, #250	@ 0xfa
 80022c8:	0091      	lsls	r1, r2, #2
 80022ca:	0018      	movs	r0, r3
 80022cc:	f7fd ff26 	bl	800011c <__udivsi3>
 80022d0:	0003      	movs	r3, r0
 80022d2:	60fb      	str	r3, [r7, #12]
    if (useconds % 1000 > 0) {
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	22fa      	movs	r2, #250	@ 0xfa
 80022d8:	0091      	lsls	r1, r2, #2
 80022da:	0018      	movs	r0, r3
 80022dc:	f7fd ffa4 	bl	8000228 <__aeabi_uidivmod>
 80022e0:	1e0b      	subs	r3, r1, #0
 80022e2:	d002      	beq.n	80022ea <sensirion_i2c_hal_sleep_usec+0x2e>
        msec++;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	3301      	adds	r3, #1
 80022e8:	60fb      	str	r3, [r7, #12]
    }
    if (HAL_GetHalVersion() < 0x01010100) {
 80022ea:	f000 fa3d 	bl	8002768 <HAL_GetHalVersion>
 80022ee:	0003      	movs	r3, r0
 80022f0:	4a06      	ldr	r2, [pc, #24]	@ (800230c <sensirion_i2c_hal_sleep_usec+0x50>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d802      	bhi.n	80022fc <sensirion_i2c_hal_sleep_usec+0x40>
        msec++;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	3301      	adds	r3, #1
 80022fa:	60fb      	str	r3, [r7, #12]
    }
    HAL_Delay(msec);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	0018      	movs	r0, r3
 8002300:	f000 fa0e 	bl	8002720 <HAL_Delay>
}
 8002304:	46c0      	nop			@ (mov r8, r8)
 8002306:	46bd      	mov	sp, r7
 8002308:	b004      	add	sp, #16
 800230a:	bd80      	pop	{r7, pc}
 800230c:	010100ff 	.word	0x010100ff

08002310 <sht4x_init>:

static uint8_t communication_buffer[6] = {0};

static uint8_t _i2c_address;

void sht4x_init(uint8_t i2c_address) {
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	0002      	movs	r2, r0
 8002318:	1dfb      	adds	r3, r7, #7
 800231a:	701a      	strb	r2, [r3, #0]
    _i2c_address = i2c_address;
 800231c:	4b03      	ldr	r3, [pc, #12]	@ (800232c <sht4x_init+0x1c>)
 800231e:	1dfa      	adds	r2, r7, #7
 8002320:	7812      	ldrb	r2, [r2, #0]
 8002322:	701a      	strb	r2, [r3, #0]
}
 8002324:	46c0      	nop			@ (mov r8, r8)
 8002326:	46bd      	mov	sp, r7
 8002328:	b002      	add	sp, #8
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000582 	.word	0x20000582

08002330 <sht4x_measure_high_precision_ticks>:

int16_t sht4x_measure_high_precision_ticks(uint16_t* temperature_ticks,
                                           uint16_t* humidity_ticks) {
 8002330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
    int16_t local_error = NO_ERROR;
 800233a:	2516      	movs	r5, #22
 800233c:	197b      	adds	r3, r7, r5
 800233e:	2200      	movs	r2, #0
 8002340:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 8002342:	4b2a      	ldr	r3, [pc, #168]	@ (80023ec <sht4x_measure_high_precision_ticks+0xbc>)
 8002344:	613b      	str	r3, [r7, #16]
    uint16_t local_offset = 0;
 8002346:	260e      	movs	r6, #14
 8002348:	19bb      	adds	r3, r7, r6
 800234a:	2200      	movs	r2, #0
 800234c:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0xfd);
 800234e:	19bc      	adds	r4, r7, r6
 8002350:	19bb      	adds	r3, r7, r6
 8002352:	8819      	ldrh	r1, [r3, #0]
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	22fd      	movs	r2, #253	@ 0xfd
 8002358:	0018      	movs	r0, r3
 800235a:	f7ff fe8d 	bl	8002078 <sensirion_i2c_add_command8_to_buffer>
 800235e:	0003      	movs	r3, r0
 8002360:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 8002362:	4b23      	ldr	r3, [pc, #140]	@ (80023f0 <sht4x_measure_high_precision_ticks+0xc0>)
 8002364:	7818      	ldrb	r0, [r3, #0]
 8002366:	197c      	adds	r4, r7, r5
 8002368:	19bb      	adds	r3, r7, r6
 800236a:	881a      	ldrh	r2, [r3, #0]
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	0019      	movs	r1, r3
 8002370:	f7ff fe9f 	bl	80020b2 <sensirion_i2c_write_data>
 8002374:	0003      	movs	r3, r0
 8002376:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002378:	197b      	adds	r3, r7, r5
 800237a:	2200      	movs	r2, #0
 800237c:	5e9b      	ldrsh	r3, [r3, r2]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d003      	beq.n	800238a <sht4x_measure_high_precision_ticks+0x5a>
        return local_error;
 8002382:	197b      	adds	r3, r7, r5
 8002384:	2200      	movs	r2, #0
 8002386:	5e9b      	ldrsh	r3, [r3, r2]
 8002388:	e02c      	b.n	80023e4 <sht4x_measure_high_precision_ticks+0xb4>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 800238a:	4b1a      	ldr	r3, [pc, #104]	@ (80023f4 <sht4x_measure_high_precision_ticks+0xc4>)
 800238c:	0018      	movs	r0, r3
 800238e:	f7ff ff95 	bl	80022bc <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 4);
 8002392:	4b17      	ldr	r3, [pc, #92]	@ (80023f0 <sht4x_measure_high_precision_ticks+0xc0>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2516      	movs	r5, #22
 8002398:	197c      	adds	r4, r7, r5
 800239a:	6939      	ldr	r1, [r7, #16]
 800239c:	2204      	movs	r2, #4
 800239e:	0018      	movs	r0, r3
 80023a0:	f7ff fea0 	bl	80020e4 <sensirion_i2c_read_data_inplace>
 80023a4:	0003      	movs	r3, r0
 80023a6:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 80023a8:	197b      	adds	r3, r7, r5
 80023aa:	2200      	movs	r2, #0
 80023ac:	5e9b      	ldrsh	r3, [r3, r2]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <sht4x_measure_high_precision_ticks+0x8a>
        return local_error;
 80023b2:	197b      	adds	r3, r7, r5
 80023b4:	2200      	movs	r2, #0
 80023b6:	5e9b      	ldrsh	r3, [r3, r2]
 80023b8:	e014      	b.n	80023e4 <sht4x_measure_high_precision_ticks+0xb4>
    }
    *temperature_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	0018      	movs	r0, r3
 80023be:	f7ff fdb7 	bl	8001f30 <sensirion_common_bytes_to_uint16_t>
 80023c2:	0003      	movs	r3, r0
 80023c4:	001a      	movs	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	801a      	strh	r2, [r3, #0]
    *humidity_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	3302      	adds	r3, #2
 80023ce:	0018      	movs	r0, r3
 80023d0:	f7ff fdae 	bl	8001f30 <sensirion_common_bytes_to_uint16_t>
 80023d4:	0003      	movs	r3, r0
 80023d6:	001a      	movs	r2, r3
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	801a      	strh	r2, [r3, #0]
    return local_error;
 80023dc:	2316      	movs	r3, #22
 80023de:	18fb      	adds	r3, r7, r3
 80023e0:	2200      	movs	r2, #0
 80023e2:	5e9b      	ldrsh	r3, [r3, r2]
}
 80023e4:	0018      	movs	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	b007      	add	sp, #28
 80023ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023ec:	2000057c 	.word	0x2000057c
 80023f0:	20000582 	.word	0x20000582
 80023f4:	00002710 	.word	0x00002710

080023f8 <sht4x_activate_highest_heater_power_long_ticks>:
    return local_error;
}

int16_t
sht4x_activate_highest_heater_power_long_ticks(uint16_t* temperature_ticks,
                                               uint16_t* humidity_ticks) {
 80023f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023fa:	b087      	sub	sp, #28
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
    int16_t local_error = NO_ERROR;
 8002402:	2516      	movs	r5, #22
 8002404:	197b      	adds	r3, r7, r5
 8002406:	2200      	movs	r2, #0
 8002408:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 800240a:	4b2a      	ldr	r3, [pc, #168]	@ (80024b4 <sht4x_activate_highest_heater_power_long_ticks+0xbc>)
 800240c:	613b      	str	r3, [r7, #16]
    uint16_t local_offset = 0;
 800240e:	260e      	movs	r6, #14
 8002410:	19bb      	adds	r3, r7, r6
 8002412:	2200      	movs	r2, #0
 8002414:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0x39);
 8002416:	19bc      	adds	r4, r7, r6
 8002418:	19bb      	adds	r3, r7, r6
 800241a:	8819      	ldrh	r1, [r3, #0]
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	2239      	movs	r2, #57	@ 0x39
 8002420:	0018      	movs	r0, r3
 8002422:	f7ff fe29 	bl	8002078 <sensirion_i2c_add_command8_to_buffer>
 8002426:	0003      	movs	r3, r0
 8002428:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 800242a:	4b23      	ldr	r3, [pc, #140]	@ (80024b8 <sht4x_activate_highest_heater_power_long_ticks+0xc0>)
 800242c:	7818      	ldrb	r0, [r3, #0]
 800242e:	197c      	adds	r4, r7, r5
 8002430:	19bb      	adds	r3, r7, r6
 8002432:	881a      	ldrh	r2, [r3, #0]
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	0019      	movs	r1, r3
 8002438:	f7ff fe3b 	bl	80020b2 <sensirion_i2c_write_data>
 800243c:	0003      	movs	r3, r0
 800243e:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002440:	197b      	adds	r3, r7, r5
 8002442:	2200      	movs	r2, #0
 8002444:	5e9b      	ldrsh	r3, [r3, r2]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <sht4x_activate_highest_heater_power_long_ticks+0x5a>
        return local_error;
 800244a:	197b      	adds	r3, r7, r5
 800244c:	2200      	movs	r2, #0
 800244e:	5e9b      	ldrsh	r3, [r3, r2]
 8002450:	e02c      	b.n	80024ac <sht4x_activate_highest_heater_power_long_ticks+0xb4>
    }
    sensirion_i2c_hal_sleep_usec(1100 * 1000);
 8002452:	4b1a      	ldr	r3, [pc, #104]	@ (80024bc <sht4x_activate_highest_heater_power_long_ticks+0xc4>)
 8002454:	0018      	movs	r0, r3
 8002456:	f7ff ff31 	bl	80022bc <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 4);
 800245a:	4b17      	ldr	r3, [pc, #92]	@ (80024b8 <sht4x_activate_highest_heater_power_long_ticks+0xc0>)
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	2516      	movs	r5, #22
 8002460:	197c      	adds	r4, r7, r5
 8002462:	6939      	ldr	r1, [r7, #16]
 8002464:	2204      	movs	r2, #4
 8002466:	0018      	movs	r0, r3
 8002468:	f7ff fe3c 	bl	80020e4 <sensirion_i2c_read_data_inplace>
 800246c:	0003      	movs	r3, r0
 800246e:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002470:	197b      	adds	r3, r7, r5
 8002472:	2200      	movs	r2, #0
 8002474:	5e9b      	ldrsh	r3, [r3, r2]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d003      	beq.n	8002482 <sht4x_activate_highest_heater_power_long_ticks+0x8a>
        return local_error;
 800247a:	197b      	adds	r3, r7, r5
 800247c:	2200      	movs	r2, #0
 800247e:	5e9b      	ldrsh	r3, [r3, r2]
 8002480:	e014      	b.n	80024ac <sht4x_activate_highest_heater_power_long_ticks+0xb4>
    }
    *temperature_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	0018      	movs	r0, r3
 8002486:	f7ff fd53 	bl	8001f30 <sensirion_common_bytes_to_uint16_t>
 800248a:	0003      	movs	r3, r0
 800248c:	001a      	movs	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	801a      	strh	r2, [r3, #0]
    *humidity_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	3302      	adds	r3, #2
 8002496:	0018      	movs	r0, r3
 8002498:	f7ff fd4a 	bl	8001f30 <sensirion_common_bytes_to_uint16_t>
 800249c:	0003      	movs	r3, r0
 800249e:	001a      	movs	r2, r3
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	801a      	strh	r2, [r3, #0]
    return local_error;
 80024a4:	2316      	movs	r3, #22
 80024a6:	18fb      	adds	r3, r7, r3
 80024a8:	2200      	movs	r2, #0
 80024aa:	5e9b      	ldrsh	r3, [r3, r2]
}
 80024ac:	0018      	movs	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b007      	add	sp, #28
 80024b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024b4:	2000057c 	.word	0x2000057c
 80024b8:	20000582 	.word	0x20000582
 80024bc:	0010c8e0 	.word	0x0010c8e0

080024c0 <sht4x_serial_number>:
    *temperature_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
    *humidity_ticks = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
    return local_error;
}

int16_t sht4x_serial_number(uint32_t* serial_number) {
 80024c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024c2:	b087      	sub	sp, #28
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
    int16_t local_error = NO_ERROR;
 80024c8:	2516      	movs	r5, #22
 80024ca:	197b      	adds	r3, r7, r5
 80024cc:	2200      	movs	r2, #0
 80024ce:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 80024d0:	4b25      	ldr	r3, [pc, #148]	@ (8002568 <sht4x_serial_number+0xa8>)
 80024d2:	613b      	str	r3, [r7, #16]
    uint16_t local_offset = 0;
 80024d4:	260e      	movs	r6, #14
 80024d6:	19bb      	adds	r3, r7, r6
 80024d8:	2200      	movs	r2, #0
 80024da:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0x89);
 80024dc:	19bc      	adds	r4, r7, r6
 80024de:	19bb      	adds	r3, r7, r6
 80024e0:	8819      	ldrh	r1, [r3, #0]
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	2289      	movs	r2, #137	@ 0x89
 80024e6:	0018      	movs	r0, r3
 80024e8:	f7ff fdc6 	bl	8002078 <sensirion_i2c_add_command8_to_buffer>
 80024ec:	0003      	movs	r3, r0
 80024ee:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 80024f0:	4b1e      	ldr	r3, [pc, #120]	@ (800256c <sht4x_serial_number+0xac>)
 80024f2:	7818      	ldrb	r0, [r3, #0]
 80024f4:	197c      	adds	r4, r7, r5
 80024f6:	19bb      	adds	r3, r7, r6
 80024f8:	881a      	ldrh	r2, [r3, #0]
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	0019      	movs	r1, r3
 80024fe:	f7ff fdd8 	bl	80020b2 <sensirion_i2c_write_data>
 8002502:	0003      	movs	r3, r0
 8002504:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002506:	197b      	adds	r3, r7, r5
 8002508:	2200      	movs	r2, #0
 800250a:	5e9b      	ldrsh	r3, [r3, r2]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d003      	beq.n	8002518 <sht4x_serial_number+0x58>
        return local_error;
 8002510:	197b      	adds	r3, r7, r5
 8002512:	2200      	movs	r2, #0
 8002514:	5e9b      	ldrsh	r3, [r3, r2]
 8002516:	e022      	b.n	800255e <sht4x_serial_number+0x9e>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 8002518:	4b15      	ldr	r3, [pc, #84]	@ (8002570 <sht4x_serial_number+0xb0>)
 800251a:	0018      	movs	r0, r3
 800251c:	f7ff fece 	bl	80022bc <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 4);
 8002520:	4b12      	ldr	r3, [pc, #72]	@ (800256c <sht4x_serial_number+0xac>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2516      	movs	r5, #22
 8002526:	197c      	adds	r4, r7, r5
 8002528:	6939      	ldr	r1, [r7, #16]
 800252a:	2204      	movs	r2, #4
 800252c:	0018      	movs	r0, r3
 800252e:	f7ff fdd9 	bl	80020e4 <sensirion_i2c_read_data_inplace>
 8002532:	0003      	movs	r3, r0
 8002534:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002536:	197b      	adds	r3, r7, r5
 8002538:	2200      	movs	r2, #0
 800253a:	5e9b      	ldrsh	r3, [r3, r2]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <sht4x_serial_number+0x88>
        return local_error;
 8002540:	197b      	adds	r3, r7, r5
 8002542:	2200      	movs	r2, #0
 8002544:	5e9b      	ldrsh	r3, [r3, r2]
 8002546:	e00a      	b.n	800255e <sht4x_serial_number+0x9e>
    }
    *serial_number = sensirion_common_bytes_to_uint32_t(&buffer_ptr[0]);
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	0018      	movs	r0, r3
 800254c:	f7ff fd04 	bl	8001f58 <sensirion_common_bytes_to_uint32_t>
 8002550:	0002      	movs	r2, r0
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	601a      	str	r2, [r3, #0]
    return local_error;
 8002556:	2316      	movs	r3, #22
 8002558:	18fb      	adds	r3, r7, r3
 800255a:	2200      	movs	r2, #0
 800255c:	5e9b      	ldrsh	r3, [r3, r2]
}
 800255e:	0018      	movs	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	b007      	add	sp, #28
 8002564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002566:	46c0      	nop			@ (mov r8, r8)
 8002568:	2000057c 	.word	0x2000057c
 800256c:	20000582 	.word	0x20000582
 8002570:	00002710 	.word	0x00002710

08002574 <sht4x_soft_reset>:

int16_t sht4x_soft_reset() {
 8002574:	b5b0      	push	{r4, r5, r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
    int16_t local_error = NO_ERROR;
 800257a:	250e      	movs	r5, #14
 800257c:	197b      	adds	r3, r7, r5
 800257e:	2200      	movs	r2, #0
 8002580:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 8002582:	4b17      	ldr	r3, [pc, #92]	@ (80025e0 <sht4x_soft_reset+0x6c>)
 8002584:	60bb      	str	r3, [r7, #8]
    uint16_t local_offset = 0;
 8002586:	1dbb      	adds	r3, r7, #6
 8002588:	2200      	movs	r2, #0
 800258a:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command8_to_buffer(buffer_ptr, local_offset, 0x94);
 800258c:	1dbc      	adds	r4, r7, #6
 800258e:	1dbb      	adds	r3, r7, #6
 8002590:	8819      	ldrh	r1, [r3, #0]
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	2294      	movs	r2, #148	@ 0x94
 8002596:	0018      	movs	r0, r3
 8002598:	f7ff fd6e 	bl	8002078 <sensirion_i2c_add_command8_to_buffer>
 800259c:	0003      	movs	r3, r0
 800259e:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 80025a0:	4b10      	ldr	r3, [pc, #64]	@ (80025e4 <sht4x_soft_reset+0x70>)
 80025a2:	7818      	ldrb	r0, [r3, #0]
 80025a4:	197c      	adds	r4, r7, r5
 80025a6:	1dbb      	adds	r3, r7, #6
 80025a8:	881a      	ldrh	r2, [r3, #0]
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	0019      	movs	r1, r3
 80025ae:	f7ff fd80 	bl	80020b2 <sensirion_i2c_write_data>
 80025b2:	0003      	movs	r3, r0
 80025b4:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 80025b6:	197b      	adds	r3, r7, r5
 80025b8:	2200      	movs	r2, #0
 80025ba:	5e9b      	ldrsh	r3, [r3, r2]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d003      	beq.n	80025c8 <sht4x_soft_reset+0x54>
        return local_error;
 80025c0:	197b      	adds	r3, r7, r5
 80025c2:	2200      	movs	r2, #0
 80025c4:	5e9b      	ldrsh	r3, [r3, r2]
 80025c6:	e007      	b.n	80025d8 <sht4x_soft_reset+0x64>
    }
    sensirion_i2c_hal_sleep_usec(10 * 1000);
 80025c8:	4b07      	ldr	r3, [pc, #28]	@ (80025e8 <sht4x_soft_reset+0x74>)
 80025ca:	0018      	movs	r0, r3
 80025cc:	f7ff fe76 	bl	80022bc <sensirion_i2c_hal_sleep_usec>
    return local_error;
 80025d0:	230e      	movs	r3, #14
 80025d2:	18fb      	adds	r3, r7, r3
 80025d4:	2200      	movs	r2, #0
 80025d6:	5e9b      	ldrsh	r3, [r3, r2]
}
 80025d8:	0018      	movs	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	b004      	add	sp, #16
 80025de:	bdb0      	pop	{r4, r5, r7, pc}
 80025e0:	2000057c 	.word	0x2000057c
 80025e4:	20000582 	.word	0x20000582
 80025e8:	00002710 	.word	0x00002710

080025ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80025ec:	480d      	ldr	r0, [pc, #52]	@ (8002624 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80025ee:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80025f0:	f7ff fac0 	bl	8001b74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025f4:	480c      	ldr	r0, [pc, #48]	@ (8002628 <LoopForever+0x6>)
  ldr r1, =_edata
 80025f6:	490d      	ldr	r1, [pc, #52]	@ (800262c <LoopForever+0xa>)
  ldr r2, =_sidata
 80025f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002630 <LoopForever+0xe>)
  movs r3, #0
 80025fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025fc:	e002      	b.n	8002604 <LoopCopyDataInit>

080025fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002602:	3304      	adds	r3, #4

08002604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002608:	d3f9      	bcc.n	80025fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800260a:	4a0a      	ldr	r2, [pc, #40]	@ (8002634 <LoopForever+0x12>)
  ldr r4, =_ebss
 800260c:	4c0a      	ldr	r4, [pc, #40]	@ (8002638 <LoopForever+0x16>)
  movs r3, #0
 800260e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002610:	e001      	b.n	8002616 <LoopFillZerobss>

08002612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002614:	3204      	adds	r2, #4

08002616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002618:	d3fb      	bcc.n	8002612 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800261a:	f002 ff8b 	bl	8005534 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800261e:	f7fe f809 	bl	8000634 <main>

08002622 <LoopForever>:

LoopForever:
    b LoopForever
 8002622:	e7fe      	b.n	8002622 <LoopForever>
   ldr   r0, =_estack
 8002624:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8002628:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800262c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002630:	08006220 	.word	0x08006220
  ldr r2, =_sbss
 8002634:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002638:	200006d0 	.word	0x200006d0

0800263c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800263c:	e7fe      	b.n	800263c <ADC1_COMP_IRQHandler>
	...

08002640 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002646:	1dfb      	adds	r3, r7, #7
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800264c:	4b0b      	ldr	r3, [pc, #44]	@ (800267c <HAL_Init+0x3c>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	4b0a      	ldr	r3, [pc, #40]	@ (800267c <HAL_Init+0x3c>)
 8002652:	2140      	movs	r1, #64	@ 0x40
 8002654:	430a      	orrs	r2, r1
 8002656:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002658:	2000      	movs	r0, #0
 800265a:	f000 f811 	bl	8002680 <HAL_InitTick>
 800265e:	1e03      	subs	r3, r0, #0
 8002660:	d003      	beq.n	800266a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002662:	1dfb      	adds	r3, r7, #7
 8002664:	2201      	movs	r2, #1
 8002666:	701a      	strb	r2, [r3, #0]
 8002668:	e001      	b.n	800266e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800266a:	f7ff f981 	bl	8001970 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800266e:	1dfb      	adds	r3, r7, #7
 8002670:	781b      	ldrb	r3, [r3, #0]
}
 8002672:	0018      	movs	r0, r3
 8002674:	46bd      	mov	sp, r7
 8002676:	b002      	add	sp, #8
 8002678:	bd80      	pop	{r7, pc}
 800267a:	46c0      	nop			@ (mov r8, r8)
 800267c:	40022000 	.word	0x40022000

08002680 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002680:	b590      	push	{r4, r7, lr}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002688:	4b14      	ldr	r3, [pc, #80]	@ (80026dc <HAL_InitTick+0x5c>)
 800268a:	681c      	ldr	r4, [r3, #0]
 800268c:	4b14      	ldr	r3, [pc, #80]	@ (80026e0 <HAL_InitTick+0x60>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	0019      	movs	r1, r3
 8002692:	23fa      	movs	r3, #250	@ 0xfa
 8002694:	0098      	lsls	r0, r3, #2
 8002696:	f7fd fd41 	bl	800011c <__udivsi3>
 800269a:	0003      	movs	r3, r0
 800269c:	0019      	movs	r1, r3
 800269e:	0020      	movs	r0, r4
 80026a0:	f7fd fd3c 	bl	800011c <__udivsi3>
 80026a4:	0003      	movs	r3, r0
 80026a6:	0018      	movs	r0, r3
 80026a8:	f000 f937 	bl	800291a <HAL_SYSTICK_Config>
 80026ac:	1e03      	subs	r3, r0, #0
 80026ae:	d001      	beq.n	80026b4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e00f      	b.n	80026d4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b03      	cmp	r3, #3
 80026b8:	d80b      	bhi.n	80026d2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	2301      	movs	r3, #1
 80026be:	425b      	negs	r3, r3
 80026c0:	2200      	movs	r2, #0
 80026c2:	0018      	movs	r0, r3
 80026c4:	f000 f904 	bl	80028d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026c8:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <HAL_InitTick+0x64>)
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
 80026d0:	e000      	b.n	80026d4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
}
 80026d4:	0018      	movs	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	b003      	add	sp, #12
 80026da:	bd90      	pop	{r4, r7, pc}
 80026dc:	20000000 	.word	0x20000000
 80026e0:	20000008 	.word	0x20000008
 80026e4:	20000004 	.word	0x20000004

080026e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026ec:	4b05      	ldr	r3, [pc, #20]	@ (8002704 <HAL_IncTick+0x1c>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	001a      	movs	r2, r3
 80026f2:	4b05      	ldr	r3, [pc, #20]	@ (8002708 <HAL_IncTick+0x20>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	18d2      	adds	r2, r2, r3
 80026f8:	4b03      	ldr	r3, [pc, #12]	@ (8002708 <HAL_IncTick+0x20>)
 80026fa:	601a      	str	r2, [r3, #0]
}
 80026fc:	46c0      	nop			@ (mov r8, r8)
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	46c0      	nop			@ (mov r8, r8)
 8002704:	20000008 	.word	0x20000008
 8002708:	20000584 	.word	0x20000584

0800270c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
  return uwTick;
 8002710:	4b02      	ldr	r3, [pc, #8]	@ (800271c <HAL_GetTick+0x10>)
 8002712:	681b      	ldr	r3, [r3, #0]
}
 8002714:	0018      	movs	r0, r3
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	46c0      	nop			@ (mov r8, r8)
 800271c:	20000584 	.word	0x20000584

08002720 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002728:	f7ff fff0 	bl	800270c <HAL_GetTick>
 800272c:	0003      	movs	r3, r0
 800272e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	3301      	adds	r3, #1
 8002738:	d005      	beq.n	8002746 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800273a:	4b0a      	ldr	r3, [pc, #40]	@ (8002764 <HAL_Delay+0x44>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	001a      	movs	r2, r3
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	189b      	adds	r3, r3, r2
 8002744:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002746:	46c0      	nop			@ (mov r8, r8)
 8002748:	f7ff ffe0 	bl	800270c <HAL_GetTick>
 800274c:	0002      	movs	r2, r0
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	429a      	cmp	r2, r3
 8002756:	d8f7      	bhi.n	8002748 <HAL_Delay+0x28>
  {
  }
}
 8002758:	46c0      	nop			@ (mov r8, r8)
 800275a:	46c0      	nop			@ (mov r8, r8)
 800275c:	46bd      	mov	sp, r7
 800275e:	b004      	add	sp, #16
 8002760:	bd80      	pop	{r7, pc}
 8002762:	46c0      	nop			@ (mov r8, r8)
 8002764:	20000008 	.word	0x20000008

08002768 <HAL_GetHalVersion>:
/**
  * @brief Returns the HAL revision
  * @retval version: 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  return __STM32L0xx_HAL_VERSION;
 800276c:	4b01      	ldr	r3, [pc, #4]	@ (8002774 <HAL_GetHalVersion+0xc>)
}
 800276e:	0018      	movs	r0, r3
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	010a0700 	.word	0x010a0700

08002778 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	0002      	movs	r2, r0
 8002780:	1dfb      	adds	r3, r7, #7
 8002782:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002784:	1dfb      	adds	r3, r7, #7
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b7f      	cmp	r3, #127	@ 0x7f
 800278a:	d809      	bhi.n	80027a0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800278c:	1dfb      	adds	r3, r7, #7
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	001a      	movs	r2, r3
 8002792:	231f      	movs	r3, #31
 8002794:	401a      	ands	r2, r3
 8002796:	4b04      	ldr	r3, [pc, #16]	@ (80027a8 <__NVIC_EnableIRQ+0x30>)
 8002798:	2101      	movs	r1, #1
 800279a:	4091      	lsls	r1, r2
 800279c:	000a      	movs	r2, r1
 800279e:	601a      	str	r2, [r3, #0]
  }
}
 80027a0:	46c0      	nop			@ (mov r8, r8)
 80027a2:	46bd      	mov	sp, r7
 80027a4:	b002      	add	sp, #8
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	e000e100 	.word	0xe000e100

080027ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027ac:	b590      	push	{r4, r7, lr}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	0002      	movs	r2, r0
 80027b4:	6039      	str	r1, [r7, #0]
 80027b6:	1dfb      	adds	r3, r7, #7
 80027b8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80027ba:	1dfb      	adds	r3, r7, #7
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	2b7f      	cmp	r3, #127	@ 0x7f
 80027c0:	d828      	bhi.n	8002814 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027c2:	4a2f      	ldr	r2, [pc, #188]	@ (8002880 <__NVIC_SetPriority+0xd4>)
 80027c4:	1dfb      	adds	r3, r7, #7
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	b25b      	sxtb	r3, r3
 80027ca:	089b      	lsrs	r3, r3, #2
 80027cc:	33c0      	adds	r3, #192	@ 0xc0
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	589b      	ldr	r3, [r3, r2]
 80027d2:	1dfa      	adds	r2, r7, #7
 80027d4:	7812      	ldrb	r2, [r2, #0]
 80027d6:	0011      	movs	r1, r2
 80027d8:	2203      	movs	r2, #3
 80027da:	400a      	ands	r2, r1
 80027dc:	00d2      	lsls	r2, r2, #3
 80027de:	21ff      	movs	r1, #255	@ 0xff
 80027e0:	4091      	lsls	r1, r2
 80027e2:	000a      	movs	r2, r1
 80027e4:	43d2      	mvns	r2, r2
 80027e6:	401a      	ands	r2, r3
 80027e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	019b      	lsls	r3, r3, #6
 80027ee:	22ff      	movs	r2, #255	@ 0xff
 80027f0:	401a      	ands	r2, r3
 80027f2:	1dfb      	adds	r3, r7, #7
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	0018      	movs	r0, r3
 80027f8:	2303      	movs	r3, #3
 80027fa:	4003      	ands	r3, r0
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002800:	481f      	ldr	r0, [pc, #124]	@ (8002880 <__NVIC_SetPriority+0xd4>)
 8002802:	1dfb      	adds	r3, r7, #7
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	b25b      	sxtb	r3, r3
 8002808:	089b      	lsrs	r3, r3, #2
 800280a:	430a      	orrs	r2, r1
 800280c:	33c0      	adds	r3, #192	@ 0xc0
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002812:	e031      	b.n	8002878 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002814:	4a1b      	ldr	r2, [pc, #108]	@ (8002884 <__NVIC_SetPriority+0xd8>)
 8002816:	1dfb      	adds	r3, r7, #7
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	0019      	movs	r1, r3
 800281c:	230f      	movs	r3, #15
 800281e:	400b      	ands	r3, r1
 8002820:	3b08      	subs	r3, #8
 8002822:	089b      	lsrs	r3, r3, #2
 8002824:	3306      	adds	r3, #6
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	18d3      	adds	r3, r2, r3
 800282a:	3304      	adds	r3, #4
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	1dfa      	adds	r2, r7, #7
 8002830:	7812      	ldrb	r2, [r2, #0]
 8002832:	0011      	movs	r1, r2
 8002834:	2203      	movs	r2, #3
 8002836:	400a      	ands	r2, r1
 8002838:	00d2      	lsls	r2, r2, #3
 800283a:	21ff      	movs	r1, #255	@ 0xff
 800283c:	4091      	lsls	r1, r2
 800283e:	000a      	movs	r2, r1
 8002840:	43d2      	mvns	r2, r2
 8002842:	401a      	ands	r2, r3
 8002844:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	019b      	lsls	r3, r3, #6
 800284a:	22ff      	movs	r2, #255	@ 0xff
 800284c:	401a      	ands	r2, r3
 800284e:	1dfb      	adds	r3, r7, #7
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	0018      	movs	r0, r3
 8002854:	2303      	movs	r3, #3
 8002856:	4003      	ands	r3, r0
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800285c:	4809      	ldr	r0, [pc, #36]	@ (8002884 <__NVIC_SetPriority+0xd8>)
 800285e:	1dfb      	adds	r3, r7, #7
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	001c      	movs	r4, r3
 8002864:	230f      	movs	r3, #15
 8002866:	4023      	ands	r3, r4
 8002868:	3b08      	subs	r3, #8
 800286a:	089b      	lsrs	r3, r3, #2
 800286c:	430a      	orrs	r2, r1
 800286e:	3306      	adds	r3, #6
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	18c3      	adds	r3, r0, r3
 8002874:	3304      	adds	r3, #4
 8002876:	601a      	str	r2, [r3, #0]
}
 8002878:	46c0      	nop			@ (mov r8, r8)
 800287a:	46bd      	mov	sp, r7
 800287c:	b003      	add	sp, #12
 800287e:	bd90      	pop	{r4, r7, pc}
 8002880:	e000e100 	.word	0xe000e100
 8002884:	e000ed00 	.word	0xe000ed00

08002888 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	1e5a      	subs	r2, r3, #1
 8002894:	2380      	movs	r3, #128	@ 0x80
 8002896:	045b      	lsls	r3, r3, #17
 8002898:	429a      	cmp	r2, r3
 800289a:	d301      	bcc.n	80028a0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800289c:	2301      	movs	r3, #1
 800289e:	e010      	b.n	80028c2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028a0:	4b0a      	ldr	r3, [pc, #40]	@ (80028cc <SysTick_Config+0x44>)
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	3a01      	subs	r2, #1
 80028a6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028a8:	2301      	movs	r3, #1
 80028aa:	425b      	negs	r3, r3
 80028ac:	2103      	movs	r1, #3
 80028ae:	0018      	movs	r0, r3
 80028b0:	f7ff ff7c 	bl	80027ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028b4:	4b05      	ldr	r3, [pc, #20]	@ (80028cc <SysTick_Config+0x44>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028ba:	4b04      	ldr	r3, [pc, #16]	@ (80028cc <SysTick_Config+0x44>)
 80028bc:	2207      	movs	r2, #7
 80028be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	0018      	movs	r0, r3
 80028c4:	46bd      	mov	sp, r7
 80028c6:	b002      	add	sp, #8
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	46c0      	nop			@ (mov r8, r8)
 80028cc:	e000e010 	.word	0xe000e010

080028d0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60b9      	str	r1, [r7, #8]
 80028d8:	607a      	str	r2, [r7, #4]
 80028da:	210f      	movs	r1, #15
 80028dc:	187b      	adds	r3, r7, r1
 80028de:	1c02      	adds	r2, r0, #0
 80028e0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80028e2:	68ba      	ldr	r2, [r7, #8]
 80028e4:	187b      	adds	r3, r7, r1
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	b25b      	sxtb	r3, r3
 80028ea:	0011      	movs	r1, r2
 80028ec:	0018      	movs	r0, r3
 80028ee:	f7ff ff5d 	bl	80027ac <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80028f2:	46c0      	nop			@ (mov r8, r8)
 80028f4:	46bd      	mov	sp, r7
 80028f6:	b004      	add	sp, #16
 80028f8:	bd80      	pop	{r7, pc}

080028fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b082      	sub	sp, #8
 80028fe:	af00      	add	r7, sp, #0
 8002900:	0002      	movs	r2, r0
 8002902:	1dfb      	adds	r3, r7, #7
 8002904:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002906:	1dfb      	adds	r3, r7, #7
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	b25b      	sxtb	r3, r3
 800290c:	0018      	movs	r0, r3
 800290e:	f7ff ff33 	bl	8002778 <__NVIC_EnableIRQ>
}
 8002912:	46c0      	nop			@ (mov r8, r8)
 8002914:	46bd      	mov	sp, r7
 8002916:	b002      	add	sp, #8
 8002918:	bd80      	pop	{r7, pc}

0800291a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b082      	sub	sp, #8
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	0018      	movs	r0, r3
 8002926:	f7ff ffaf 	bl	8002888 <SysTick_Config>
 800292a:	0003      	movs	r3, r0
}
 800292c:	0018      	movs	r0, r3
 800292e:	46bd      	mov	sp, r7
 8002930:	b002      	add	sp, #8
 8002932:	bd80      	pop	{r7, pc}

08002934 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b086      	sub	sp, #24
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800293e:	2300      	movs	r3, #0
 8002940:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002942:	2300      	movs	r3, #0
 8002944:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002946:	2300      	movs	r3, #0
 8002948:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800294a:	e155      	b.n	8002bf8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2101      	movs	r1, #1
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	4091      	lsls	r1, r2
 8002956:	000a      	movs	r2, r1
 8002958:	4013      	ands	r3, r2
 800295a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d100      	bne.n	8002964 <HAL_GPIO_Init+0x30>
 8002962:	e146      	b.n	8002bf2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	2203      	movs	r2, #3
 800296a:	4013      	ands	r3, r2
 800296c:	2b01      	cmp	r3, #1
 800296e:	d005      	beq.n	800297c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	2203      	movs	r2, #3
 8002976:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002978:	2b02      	cmp	r3, #2
 800297a:	d130      	bne.n	80029de <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	2203      	movs	r2, #3
 8002988:	409a      	lsls	r2, r3
 800298a:	0013      	movs	r3, r2
 800298c:	43da      	mvns	r2, r3
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	4013      	ands	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	68da      	ldr	r2, [r3, #12]
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	409a      	lsls	r2, r3
 800299e:	0013      	movs	r3, r2
 80029a0:	693a      	ldr	r2, [r7, #16]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029b2:	2201      	movs	r2, #1
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	409a      	lsls	r2, r3
 80029b8:	0013      	movs	r3, r2
 80029ba:	43da      	mvns	r2, r3
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	4013      	ands	r3, r2
 80029c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	091b      	lsrs	r3, r3, #4
 80029c8:	2201      	movs	r2, #1
 80029ca:	401a      	ands	r2, r3
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	409a      	lsls	r2, r3
 80029d0:	0013      	movs	r3, r2
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2203      	movs	r2, #3
 80029e4:	4013      	ands	r3, r2
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d017      	beq.n	8002a1a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	2203      	movs	r2, #3
 80029f6:	409a      	lsls	r2, r3
 80029f8:	0013      	movs	r3, r2
 80029fa:	43da      	mvns	r2, r3
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	4013      	ands	r3, r2
 8002a00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	689a      	ldr	r2, [r3, #8]
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	409a      	lsls	r2, r3
 8002a0c:	0013      	movs	r3, r2
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	2203      	movs	r2, #3
 8002a20:	4013      	ands	r3, r2
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d123      	bne.n	8002a6e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	08da      	lsrs	r2, r3, #3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	3208      	adds	r2, #8
 8002a2e:	0092      	lsls	r2, r2, #2
 8002a30:	58d3      	ldr	r3, [r2, r3]
 8002a32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	2207      	movs	r2, #7
 8002a38:	4013      	ands	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	220f      	movs	r2, #15
 8002a3e:	409a      	lsls	r2, r3
 8002a40:	0013      	movs	r3, r2
 8002a42:	43da      	mvns	r2, r3
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	4013      	ands	r3, r2
 8002a48:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	691a      	ldr	r2, [r3, #16]
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	2107      	movs	r1, #7
 8002a52:	400b      	ands	r3, r1
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	409a      	lsls	r2, r3
 8002a58:	0013      	movs	r3, r2
 8002a5a:	693a      	ldr	r2, [r7, #16]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	08da      	lsrs	r2, r3, #3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3208      	adds	r2, #8
 8002a68:	0092      	lsls	r2, r2, #2
 8002a6a:	6939      	ldr	r1, [r7, #16]
 8002a6c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	2203      	movs	r2, #3
 8002a7a:	409a      	lsls	r2, r3
 8002a7c:	0013      	movs	r3, r2
 8002a7e:	43da      	mvns	r2, r3
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	4013      	ands	r3, r2
 8002a84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	401a      	ands	r2, r3
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	409a      	lsls	r2, r3
 8002a94:	0013      	movs	r3, r2
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685a      	ldr	r2, [r3, #4]
 8002aa6:	23c0      	movs	r3, #192	@ 0xc0
 8002aa8:	029b      	lsls	r3, r3, #10
 8002aaa:	4013      	ands	r3, r2
 8002aac:	d100      	bne.n	8002ab0 <HAL_GPIO_Init+0x17c>
 8002aae:	e0a0      	b.n	8002bf2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ab0:	4b57      	ldr	r3, [pc, #348]	@ (8002c10 <HAL_GPIO_Init+0x2dc>)
 8002ab2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ab4:	4b56      	ldr	r3, [pc, #344]	@ (8002c10 <HAL_GPIO_Init+0x2dc>)
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002abc:	4a55      	ldr	r2, [pc, #340]	@ (8002c14 <HAL_GPIO_Init+0x2e0>)
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	089b      	lsrs	r3, r3, #2
 8002ac2:	3302      	adds	r3, #2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	589b      	ldr	r3, [r3, r2]
 8002ac8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	2203      	movs	r2, #3
 8002ace:	4013      	ands	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	220f      	movs	r2, #15
 8002ad4:	409a      	lsls	r2, r3
 8002ad6:	0013      	movs	r3, r2
 8002ad8:	43da      	mvns	r2, r3
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	4013      	ands	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	23a0      	movs	r3, #160	@ 0xa0
 8002ae4:	05db      	lsls	r3, r3, #23
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d01f      	beq.n	8002b2a <HAL_GPIO_Init+0x1f6>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a4a      	ldr	r2, [pc, #296]	@ (8002c18 <HAL_GPIO_Init+0x2e4>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d019      	beq.n	8002b26 <HAL_GPIO_Init+0x1f2>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a49      	ldr	r2, [pc, #292]	@ (8002c1c <HAL_GPIO_Init+0x2e8>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d013      	beq.n	8002b22 <HAL_GPIO_Init+0x1ee>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a48      	ldr	r2, [pc, #288]	@ (8002c20 <HAL_GPIO_Init+0x2ec>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d00d      	beq.n	8002b1e <HAL_GPIO_Init+0x1ea>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a47      	ldr	r2, [pc, #284]	@ (8002c24 <HAL_GPIO_Init+0x2f0>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d007      	beq.n	8002b1a <HAL_GPIO_Init+0x1e6>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a46      	ldr	r2, [pc, #280]	@ (8002c28 <HAL_GPIO_Init+0x2f4>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d101      	bne.n	8002b16 <HAL_GPIO_Init+0x1e2>
 8002b12:	2305      	movs	r3, #5
 8002b14:	e00a      	b.n	8002b2c <HAL_GPIO_Init+0x1f8>
 8002b16:	2306      	movs	r3, #6
 8002b18:	e008      	b.n	8002b2c <HAL_GPIO_Init+0x1f8>
 8002b1a:	2304      	movs	r3, #4
 8002b1c:	e006      	b.n	8002b2c <HAL_GPIO_Init+0x1f8>
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e004      	b.n	8002b2c <HAL_GPIO_Init+0x1f8>
 8002b22:	2302      	movs	r3, #2
 8002b24:	e002      	b.n	8002b2c <HAL_GPIO_Init+0x1f8>
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <HAL_GPIO_Init+0x1f8>
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	697a      	ldr	r2, [r7, #20]
 8002b2e:	2103      	movs	r1, #3
 8002b30:	400a      	ands	r2, r1
 8002b32:	0092      	lsls	r2, r2, #2
 8002b34:	4093      	lsls	r3, r2
 8002b36:	693a      	ldr	r2, [r7, #16]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b3c:	4935      	ldr	r1, [pc, #212]	@ (8002c14 <HAL_GPIO_Init+0x2e0>)
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	089b      	lsrs	r3, r3, #2
 8002b42:	3302      	adds	r3, #2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	693a      	ldr	r2, [r7, #16]
 8002b48:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b4a:	4b38      	ldr	r3, [pc, #224]	@ (8002c2c <HAL_GPIO_Init+0x2f8>)
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	43da      	mvns	r2, r3
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	4013      	ands	r3, r2
 8002b58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	2380      	movs	r3, #128	@ 0x80
 8002b60:	035b      	lsls	r3, r3, #13
 8002b62:	4013      	ands	r3, r2
 8002b64:	d003      	beq.n	8002b6e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002b6e:	4b2f      	ldr	r3, [pc, #188]	@ (8002c2c <HAL_GPIO_Init+0x2f8>)
 8002b70:	693a      	ldr	r2, [r7, #16]
 8002b72:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002b74:	4b2d      	ldr	r3, [pc, #180]	@ (8002c2c <HAL_GPIO_Init+0x2f8>)
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	43da      	mvns	r2, r3
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	4013      	ands	r3, r2
 8002b82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	2380      	movs	r3, #128	@ 0x80
 8002b8a:	039b      	lsls	r3, r3, #14
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	d003      	beq.n	8002b98 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002b98:	4b24      	ldr	r3, [pc, #144]	@ (8002c2c <HAL_GPIO_Init+0x2f8>)
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002b9e:	4b23      	ldr	r3, [pc, #140]	@ (8002c2c <HAL_GPIO_Init+0x2f8>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	43da      	mvns	r2, r3
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	4013      	ands	r3, r2
 8002bac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685a      	ldr	r2, [r3, #4]
 8002bb2:	2380      	movs	r3, #128	@ 0x80
 8002bb4:	029b      	lsls	r3, r3, #10
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d003      	beq.n	8002bc2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c2c <HAL_GPIO_Init+0x2f8>)
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bc8:	4b18      	ldr	r3, [pc, #96]	@ (8002c2c <HAL_GPIO_Init+0x2f8>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	43da      	mvns	r2, r3
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	2380      	movs	r3, #128	@ 0x80
 8002bde:	025b      	lsls	r3, r3, #9
 8002be0:	4013      	ands	r3, r2
 8002be2:	d003      	beq.n	8002bec <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002be4:	693a      	ldr	r2, [r7, #16]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002bec:	4b0f      	ldr	r3, [pc, #60]	@ (8002c2c <HAL_GPIO_Init+0x2f8>)
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	40da      	lsrs	r2, r3
 8002c00:	1e13      	subs	r3, r2, #0
 8002c02:	d000      	beq.n	8002c06 <HAL_GPIO_Init+0x2d2>
 8002c04:	e6a2      	b.n	800294c <HAL_GPIO_Init+0x18>
  }
}
 8002c06:	46c0      	nop			@ (mov r8, r8)
 8002c08:	46c0      	nop			@ (mov r8, r8)
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	b006      	add	sp, #24
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	40021000 	.word	0x40021000
 8002c14:	40010000 	.word	0x40010000
 8002c18:	50000400 	.word	0x50000400
 8002c1c:	50000800 	.word	0x50000800
 8002c20:	50000c00 	.word	0x50000c00
 8002c24:	50001000 	.word	0x50001000
 8002c28:	50001c00 	.word	0x50001c00
 8002c2c:	40010400 	.word	0x40010400

08002c30 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	0008      	movs	r0, r1
 8002c3a:	0011      	movs	r1, r2
 8002c3c:	1cbb      	adds	r3, r7, #2
 8002c3e:	1c02      	adds	r2, r0, #0
 8002c40:	801a      	strh	r2, [r3, #0]
 8002c42:	1c7b      	adds	r3, r7, #1
 8002c44:	1c0a      	adds	r2, r1, #0
 8002c46:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c48:	1c7b      	adds	r3, r7, #1
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d004      	beq.n	8002c5a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c50:	1cbb      	adds	r3, r7, #2
 8002c52:	881a      	ldrh	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002c58:	e003      	b.n	8002c62 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002c5a:	1cbb      	adds	r3, r7, #2
 8002c5c:	881a      	ldrh	r2, [r3, #0]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c62:	46c0      	nop			@ (mov r8, r8)
 8002c64:	46bd      	mov	sp, r7
 8002c66:	b002      	add	sp, #8
 8002c68:	bd80      	pop	{r7, pc}
	...

08002c6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	0002      	movs	r2, r0
 8002c74:	1dbb      	adds	r3, r7, #6
 8002c76:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c78:	4b09      	ldr	r3, [pc, #36]	@ (8002ca0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002c7a:	695b      	ldr	r3, [r3, #20]
 8002c7c:	1dba      	adds	r2, r7, #6
 8002c7e:	8812      	ldrh	r2, [r2, #0]
 8002c80:	4013      	ands	r3, r2
 8002c82:	d008      	beq.n	8002c96 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c84:	4b06      	ldr	r3, [pc, #24]	@ (8002ca0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002c86:	1dba      	adds	r2, r7, #6
 8002c88:	8812      	ldrh	r2, [r2, #0]
 8002c8a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c8c:	1dbb      	adds	r3, r7, #6
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	0018      	movs	r0, r3
 8002c92:	f7fe f9b7 	bl	8001004 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c96:	46c0      	nop			@ (mov r8, r8)
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	b002      	add	sp, #8
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	46c0      	nop			@ (mov r8, r8)
 8002ca0:	40010400 	.word	0x40010400

08002ca4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e08f      	b.n	8002dd6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2241      	movs	r2, #65	@ 0x41
 8002cba:	5c9b      	ldrb	r3, [r3, r2]
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d107      	bne.n	8002cd2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2240      	movs	r2, #64	@ 0x40
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	0018      	movs	r0, r3
 8002cce:	f7fe fe6b 	bl	80019a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2241      	movs	r2, #65	@ 0x41
 8002cd6:	2124      	movs	r1, #36	@ 0x24
 8002cd8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2101      	movs	r1, #1
 8002ce6:	438a      	bics	r2, r1
 8002ce8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	493b      	ldr	r1, [pc, #236]	@ (8002de0 <HAL_I2C_Init+0x13c>)
 8002cf4:	400a      	ands	r2, r1
 8002cf6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689a      	ldr	r2, [r3, #8]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4938      	ldr	r1, [pc, #224]	@ (8002de4 <HAL_I2C_Init+0x140>)
 8002d04:	400a      	ands	r2, r1
 8002d06:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d108      	bne.n	8002d22 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	2180      	movs	r1, #128	@ 0x80
 8002d1a:	0209      	lsls	r1, r1, #8
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	609a      	str	r2, [r3, #8]
 8002d20:	e007      	b.n	8002d32 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	689a      	ldr	r2, [r3, #8]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2184      	movs	r1, #132	@ 0x84
 8002d2c:	0209      	lsls	r1, r1, #8
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d109      	bne.n	8002d4e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2180      	movs	r1, #128	@ 0x80
 8002d46:	0109      	lsls	r1, r1, #4
 8002d48:	430a      	orrs	r2, r1
 8002d4a:	605a      	str	r2, [r3, #4]
 8002d4c:	e007      	b.n	8002d5e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4923      	ldr	r1, [pc, #140]	@ (8002de8 <HAL_I2C_Init+0x144>)
 8002d5a:	400a      	ands	r2, r1
 8002d5c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	685a      	ldr	r2, [r3, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4920      	ldr	r1, [pc, #128]	@ (8002dec <HAL_I2C_Init+0x148>)
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68da      	ldr	r2, [r3, #12]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	491a      	ldr	r1, [pc, #104]	@ (8002de4 <HAL_I2C_Init+0x140>)
 8002d7a:	400a      	ands	r2, r1
 8002d7c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	691a      	ldr	r2, [r3, #16]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	431a      	orrs	r2, r3
 8002d88:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	69d9      	ldr	r1, [r3, #28]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a1a      	ldr	r2, [r3, #32]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	430a      	orrs	r2, r1
 8002da6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	2101      	movs	r1, #1
 8002db4:	430a      	orrs	r2, r1
 8002db6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2241      	movs	r2, #65	@ 0x41
 8002dc2:	2120      	movs	r1, #32
 8002dc4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2242      	movs	r2, #66	@ 0x42
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	0018      	movs	r0, r3
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	b002      	add	sp, #8
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	46c0      	nop			@ (mov r8, r8)
 8002de0:	f0ffffff 	.word	0xf0ffffff
 8002de4:	ffff7fff 	.word	0xffff7fff
 8002de8:	fffff7ff 	.word	0xfffff7ff
 8002dec:	02008000 	.word	0x02008000

08002df0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002df0:	b590      	push	{r4, r7, lr}
 8002df2:	b089      	sub	sp, #36	@ 0x24
 8002df4:	af02      	add	r7, sp, #8
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	0008      	movs	r0, r1
 8002dfa:	607a      	str	r2, [r7, #4]
 8002dfc:	0019      	movs	r1, r3
 8002dfe:	230a      	movs	r3, #10
 8002e00:	18fb      	adds	r3, r7, r3
 8002e02:	1c02      	adds	r2, r0, #0
 8002e04:	801a      	strh	r2, [r3, #0]
 8002e06:	2308      	movs	r3, #8
 8002e08:	18fb      	adds	r3, r7, r3
 8002e0a:	1c0a      	adds	r2, r1, #0
 8002e0c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2241      	movs	r2, #65	@ 0x41
 8002e12:	5c9b      	ldrb	r3, [r3, r2]
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b20      	cmp	r3, #32
 8002e18:	d000      	beq.n	8002e1c <HAL_I2C_Master_Transmit+0x2c>
 8002e1a:	e10a      	b.n	8003032 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2240      	movs	r2, #64	@ 0x40
 8002e20:	5c9b      	ldrb	r3, [r3, r2]
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d101      	bne.n	8002e2a <HAL_I2C_Master_Transmit+0x3a>
 8002e26:	2302      	movs	r3, #2
 8002e28:	e104      	b.n	8003034 <HAL_I2C_Master_Transmit+0x244>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2240      	movs	r2, #64	@ 0x40
 8002e2e:	2101      	movs	r1, #1
 8002e30:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e32:	f7ff fc6b 	bl	800270c <HAL_GetTick>
 8002e36:	0003      	movs	r3, r0
 8002e38:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e3a:	2380      	movs	r3, #128	@ 0x80
 8002e3c:	0219      	lsls	r1, r3, #8
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	9300      	str	r3, [sp, #0]
 8002e44:	2319      	movs	r3, #25
 8002e46:	2201      	movs	r2, #1
 8002e48:	f000 fb22 	bl	8003490 <I2C_WaitOnFlagUntilTimeout>
 8002e4c:	1e03      	subs	r3, r0, #0
 8002e4e:	d001      	beq.n	8002e54 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e0ef      	b.n	8003034 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2241      	movs	r2, #65	@ 0x41
 8002e58:	2121      	movs	r1, #33	@ 0x21
 8002e5a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2242      	movs	r2, #66	@ 0x42
 8002e60:	2110      	movs	r1, #16
 8002e62:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2200      	movs	r2, #0
 8002e68:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2208      	movs	r2, #8
 8002e74:	18ba      	adds	r2, r7, r2
 8002e76:	8812      	ldrh	r2, [r2, #0]
 8002e78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	2bff      	cmp	r3, #255	@ 0xff
 8002e88:	d906      	bls.n	8002e98 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	22ff      	movs	r2, #255	@ 0xff
 8002e8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002e90:	2380      	movs	r3, #128	@ 0x80
 8002e92:	045b      	lsls	r3, r3, #17
 8002e94:	617b      	str	r3, [r7, #20]
 8002e96:	e007      	b.n	8002ea8 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e9c:	b29a      	uxth	r2, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002ea2:	2380      	movs	r3, #128	@ 0x80
 8002ea4:	049b      	lsls	r3, r3, #18
 8002ea6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d027      	beq.n	8002f00 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb4:	781a      	ldrb	r2, [r3, #0]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec0:	1c5a      	adds	r2, r3, #1
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	697c      	ldr	r4, [r7, #20]
 8002eec:	230a      	movs	r3, #10
 8002eee:	18fb      	adds	r3, r7, r3
 8002ef0:	8819      	ldrh	r1, [r3, #0]
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	4b51      	ldr	r3, [pc, #324]	@ (800303c <HAL_I2C_Master_Transmit+0x24c>)
 8002ef6:	9300      	str	r3, [sp, #0]
 8002ef8:	0023      	movs	r3, r4
 8002efa:	f000 fd41 	bl	8003980 <I2C_TransferConfig>
 8002efe:	e06f      	b.n	8002fe0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f04:	b2da      	uxtb	r2, r3
 8002f06:	697c      	ldr	r4, [r7, #20]
 8002f08:	230a      	movs	r3, #10
 8002f0a:	18fb      	adds	r3, r7, r3
 8002f0c:	8819      	ldrh	r1, [r3, #0]
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	4b4a      	ldr	r3, [pc, #296]	@ (800303c <HAL_I2C_Master_Transmit+0x24c>)
 8002f12:	9300      	str	r3, [sp, #0]
 8002f14:	0023      	movs	r3, r4
 8002f16:	f000 fd33 	bl	8003980 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002f1a:	e061      	b.n	8002fe0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f1c:	693a      	ldr	r2, [r7, #16]
 8002f1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	0018      	movs	r0, r3
 8002f24:	f000 fb0c 	bl	8003540 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f28:	1e03      	subs	r3, r0, #0
 8002f2a:	d001      	beq.n	8002f30 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e081      	b.n	8003034 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f34:	781a      	ldrb	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f40:	1c5a      	adds	r2, r3, #1
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d03a      	beq.n	8002fe0 <HAL_I2C_Master_Transmit+0x1f0>
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d136      	bne.n	8002fe0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	0013      	movs	r3, r2
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	2180      	movs	r1, #128	@ 0x80
 8002f80:	f000 fa86 	bl	8003490 <I2C_WaitOnFlagUntilTimeout>
 8002f84:	1e03      	subs	r3, r0, #0
 8002f86:	d001      	beq.n	8002f8c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e053      	b.n	8003034 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	2bff      	cmp	r3, #255	@ 0xff
 8002f94:	d911      	bls.n	8002fba <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	22ff      	movs	r2, #255	@ 0xff
 8002f9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa0:	b2da      	uxtb	r2, r3
 8002fa2:	2380      	movs	r3, #128	@ 0x80
 8002fa4:	045c      	lsls	r4, r3, #17
 8002fa6:	230a      	movs	r3, #10
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	8819      	ldrh	r1, [r3, #0]
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	2300      	movs	r3, #0
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	0023      	movs	r3, r4
 8002fb4:	f000 fce4 	bl	8003980 <I2C_TransferConfig>
 8002fb8:	e012      	b.n	8002fe0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fbe:	b29a      	uxth	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc8:	b2da      	uxtb	r2, r3
 8002fca:	2380      	movs	r3, #128	@ 0x80
 8002fcc:	049c      	lsls	r4, r3, #18
 8002fce:	230a      	movs	r3, #10
 8002fd0:	18fb      	adds	r3, r7, r3
 8002fd2:	8819      	ldrh	r1, [r3, #0]
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	9300      	str	r3, [sp, #0]
 8002fda:	0023      	movs	r3, r4
 8002fdc:	f000 fcd0 	bl	8003980 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d198      	bne.n	8002f1c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f000 faeb 	bl	80035cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ff6:	1e03      	subs	r3, r0, #0
 8002ff8:	d001      	beq.n	8002ffe <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e01a      	b.n	8003034 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2220      	movs	r2, #32
 8003004:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	490b      	ldr	r1, [pc, #44]	@ (8003040 <HAL_I2C_Master_Transmit+0x250>)
 8003012:	400a      	ands	r2, r1
 8003014:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2241      	movs	r2, #65	@ 0x41
 800301a:	2120      	movs	r1, #32
 800301c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2242      	movs	r2, #66	@ 0x42
 8003022:	2100      	movs	r1, #0
 8003024:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2240      	movs	r2, #64	@ 0x40
 800302a:	2100      	movs	r1, #0
 800302c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800302e:	2300      	movs	r3, #0
 8003030:	e000      	b.n	8003034 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8003032:	2302      	movs	r3, #2
  }
}
 8003034:	0018      	movs	r0, r3
 8003036:	46bd      	mov	sp, r7
 8003038:	b007      	add	sp, #28
 800303a:	bd90      	pop	{r4, r7, pc}
 800303c:	80002000 	.word	0x80002000
 8003040:	fe00e800 	.word	0xfe00e800

08003044 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003044:	b590      	push	{r4, r7, lr}
 8003046:	b089      	sub	sp, #36	@ 0x24
 8003048:	af02      	add	r7, sp, #8
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	0008      	movs	r0, r1
 800304e:	607a      	str	r2, [r7, #4]
 8003050:	0019      	movs	r1, r3
 8003052:	230a      	movs	r3, #10
 8003054:	18fb      	adds	r3, r7, r3
 8003056:	1c02      	adds	r2, r0, #0
 8003058:	801a      	strh	r2, [r3, #0]
 800305a:	2308      	movs	r3, #8
 800305c:	18fb      	adds	r3, r7, r3
 800305e:	1c0a      	adds	r2, r1, #0
 8003060:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2241      	movs	r2, #65	@ 0x41
 8003066:	5c9b      	ldrb	r3, [r3, r2]
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b20      	cmp	r3, #32
 800306c:	d000      	beq.n	8003070 <HAL_I2C_Master_Receive+0x2c>
 800306e:	e0e8      	b.n	8003242 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2240      	movs	r2, #64	@ 0x40
 8003074:	5c9b      	ldrb	r3, [r3, r2]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d101      	bne.n	800307e <HAL_I2C_Master_Receive+0x3a>
 800307a:	2302      	movs	r3, #2
 800307c:	e0e2      	b.n	8003244 <HAL_I2C_Master_Receive+0x200>
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2240      	movs	r2, #64	@ 0x40
 8003082:	2101      	movs	r1, #1
 8003084:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003086:	f7ff fb41 	bl	800270c <HAL_GetTick>
 800308a:	0003      	movs	r3, r0
 800308c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800308e:	2380      	movs	r3, #128	@ 0x80
 8003090:	0219      	lsls	r1, r3, #8
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	9300      	str	r3, [sp, #0]
 8003098:	2319      	movs	r3, #25
 800309a:	2201      	movs	r2, #1
 800309c:	f000 f9f8 	bl	8003490 <I2C_WaitOnFlagUntilTimeout>
 80030a0:	1e03      	subs	r3, r0, #0
 80030a2:	d001      	beq.n	80030a8 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e0cd      	b.n	8003244 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2241      	movs	r2, #65	@ 0x41
 80030ac:	2122      	movs	r1, #34	@ 0x22
 80030ae:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2242      	movs	r2, #66	@ 0x42
 80030b4:	2110      	movs	r1, #16
 80030b6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2208      	movs	r2, #8
 80030c8:	18ba      	adds	r2, r7, r2
 80030ca:	8812      	ldrh	r2, [r2, #0]
 80030cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2200      	movs	r2, #0
 80030d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d8:	b29b      	uxth	r3, r3
 80030da:	2bff      	cmp	r3, #255	@ 0xff
 80030dc:	d911      	bls.n	8003102 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2201      	movs	r2, #1
 80030e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	2380      	movs	r3, #128	@ 0x80
 80030ec:	045c      	lsls	r4, r3, #17
 80030ee:	230a      	movs	r3, #10
 80030f0:	18fb      	adds	r3, r7, r3
 80030f2:	8819      	ldrh	r1, [r3, #0]
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	4b55      	ldr	r3, [pc, #340]	@ (800324c <HAL_I2C_Master_Receive+0x208>)
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	0023      	movs	r3, r4
 80030fc:	f000 fc40 	bl	8003980 <I2C_TransferConfig>
 8003100:	e076      	b.n	80031f0 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003110:	b2da      	uxtb	r2, r3
 8003112:	2380      	movs	r3, #128	@ 0x80
 8003114:	049c      	lsls	r4, r3, #18
 8003116:	230a      	movs	r3, #10
 8003118:	18fb      	adds	r3, r7, r3
 800311a:	8819      	ldrh	r1, [r3, #0]
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	4b4b      	ldr	r3, [pc, #300]	@ (800324c <HAL_I2C_Master_Receive+0x208>)
 8003120:	9300      	str	r3, [sp, #0]
 8003122:	0023      	movs	r3, r4
 8003124:	f000 fc2c 	bl	8003980 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003128:	e062      	b.n	80031f0 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	0018      	movs	r0, r3
 8003132:	f000 fa8f 	bl	8003654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003136:	1e03      	subs	r3, r0, #0
 8003138:	d001      	beq.n	800313e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e082      	b.n	8003244 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003148:	b2d2      	uxtb	r2, r2
 800314a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003150:	1c5a      	adds	r2, r3, #1
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800315a:	3b01      	subs	r3, #1
 800315c:	b29a      	uxth	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003166:	b29b      	uxth	r3, r3
 8003168:	3b01      	subs	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003174:	b29b      	uxth	r3, r3
 8003176:	2b00      	cmp	r3, #0
 8003178:	d03a      	beq.n	80031f0 <HAL_I2C_Master_Receive+0x1ac>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800317e:	2b00      	cmp	r3, #0
 8003180:	d136      	bne.n	80031f0 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003182:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	9300      	str	r3, [sp, #0]
 800318a:	0013      	movs	r3, r2
 800318c:	2200      	movs	r2, #0
 800318e:	2180      	movs	r1, #128	@ 0x80
 8003190:	f000 f97e 	bl	8003490 <I2C_WaitOnFlagUntilTimeout>
 8003194:	1e03      	subs	r3, r0, #0
 8003196:	d001      	beq.n	800319c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e053      	b.n	8003244 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	2bff      	cmp	r3, #255	@ 0xff
 80031a4:	d911      	bls.n	80031ca <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	22ff      	movs	r2, #255	@ 0xff
 80031aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b0:	b2da      	uxtb	r2, r3
 80031b2:	2380      	movs	r3, #128	@ 0x80
 80031b4:	045c      	lsls	r4, r3, #17
 80031b6:	230a      	movs	r3, #10
 80031b8:	18fb      	adds	r3, r7, r3
 80031ba:	8819      	ldrh	r1, [r3, #0]
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	2300      	movs	r3, #0
 80031c0:	9300      	str	r3, [sp, #0]
 80031c2:	0023      	movs	r3, r4
 80031c4:	f000 fbdc 	bl	8003980 <I2C_TransferConfig>
 80031c8:	e012      	b.n	80031f0 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d8:	b2da      	uxtb	r2, r3
 80031da:	2380      	movs	r3, #128	@ 0x80
 80031dc:	049c      	lsls	r4, r3, #18
 80031de:	230a      	movs	r3, #10
 80031e0:	18fb      	adds	r3, r7, r3
 80031e2:	8819      	ldrh	r1, [r3, #0]
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	2300      	movs	r3, #0
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	0023      	movs	r3, r4
 80031ec:	f000 fbc8 	bl	8003980 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d197      	bne.n	800312a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	0018      	movs	r0, r3
 8003202:	f000 f9e3 	bl	80035cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003206:	1e03      	subs	r3, r0, #0
 8003208:	d001      	beq.n	800320e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e01a      	b.n	8003244 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2220      	movs	r2, #32
 8003214:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	685a      	ldr	r2, [r3, #4]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	490b      	ldr	r1, [pc, #44]	@ (8003250 <HAL_I2C_Master_Receive+0x20c>)
 8003222:	400a      	ands	r2, r1
 8003224:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2241      	movs	r2, #65	@ 0x41
 800322a:	2120      	movs	r1, #32
 800322c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2242      	movs	r2, #66	@ 0x42
 8003232:	2100      	movs	r1, #0
 8003234:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2240      	movs	r2, #64	@ 0x40
 800323a:	2100      	movs	r1, #0
 800323c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	e000      	b.n	8003244 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003242:	2302      	movs	r3, #2
  }
}
 8003244:	0018      	movs	r0, r3
 8003246:	46bd      	mov	sp, r7
 8003248:	b007      	add	sp, #28
 800324a:	bd90      	pop	{r4, r7, pc}
 800324c:	80002400 	.word	0x80002400
 8003250:	fe00e800 	.word	0xfe00e800

08003254 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b08a      	sub	sp, #40	@ 0x28
 8003258:	af02      	add	r7, sp, #8
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	607a      	str	r2, [r7, #4]
 800325e:	603b      	str	r3, [r7, #0]
 8003260:	230a      	movs	r3, #10
 8003262:	18fb      	adds	r3, r7, r3
 8003264:	1c0a      	adds	r2, r1, #0
 8003266:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003268:	2300      	movs	r3, #0
 800326a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2241      	movs	r2, #65	@ 0x41
 8003270:	5c9b      	ldrb	r3, [r3, r2]
 8003272:	b2db      	uxtb	r3, r3
 8003274:	2b20      	cmp	r3, #32
 8003276:	d000      	beq.n	800327a <HAL_I2C_IsDeviceReady+0x26>
 8003278:	e0df      	b.n	800343a <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	699a      	ldr	r2, [r3, #24]
 8003280:	2380      	movs	r3, #128	@ 0x80
 8003282:	021b      	lsls	r3, r3, #8
 8003284:	401a      	ands	r2, r3
 8003286:	2380      	movs	r3, #128	@ 0x80
 8003288:	021b      	lsls	r3, r3, #8
 800328a:	429a      	cmp	r2, r3
 800328c:	d101      	bne.n	8003292 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 800328e:	2302      	movs	r3, #2
 8003290:	e0d4      	b.n	800343c <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2240      	movs	r2, #64	@ 0x40
 8003296:	5c9b      	ldrb	r3, [r3, r2]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d101      	bne.n	80032a0 <HAL_I2C_IsDeviceReady+0x4c>
 800329c:	2302      	movs	r3, #2
 800329e:	e0cd      	b.n	800343c <HAL_I2C_IsDeviceReady+0x1e8>
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2240      	movs	r2, #64	@ 0x40
 80032a4:	2101      	movs	r1, #1
 80032a6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2241      	movs	r2, #65	@ 0x41
 80032ac:	2124      	movs	r1, #36	@ 0x24
 80032ae:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d107      	bne.n	80032ce <HAL_I2C_IsDeviceReady+0x7a>
 80032be:	230a      	movs	r3, #10
 80032c0:	18fb      	adds	r3, r7, r3
 80032c2:	881b      	ldrh	r3, [r3, #0]
 80032c4:	059b      	lsls	r3, r3, #22
 80032c6:	0d9b      	lsrs	r3, r3, #22
 80032c8:	4a5e      	ldr	r2, [pc, #376]	@ (8003444 <HAL_I2C_IsDeviceReady+0x1f0>)
 80032ca:	431a      	orrs	r2, r3
 80032cc:	e006      	b.n	80032dc <HAL_I2C_IsDeviceReady+0x88>
 80032ce:	230a      	movs	r3, #10
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	881b      	ldrh	r3, [r3, #0]
 80032d4:	059b      	lsls	r3, r3, #22
 80032d6:	0d9b      	lsrs	r3, r3, #22
 80032d8:	4a5b      	ldr	r2, [pc, #364]	@ (8003448 <HAL_I2C_IsDeviceReady+0x1f4>)
 80032da:	431a      	orrs	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80032e2:	f7ff fa13 	bl	800270c <HAL_GetTick>
 80032e6:	0003      	movs	r3, r0
 80032e8:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	2220      	movs	r2, #32
 80032f2:	4013      	ands	r3, r2
 80032f4:	3b20      	subs	r3, #32
 80032f6:	425a      	negs	r2, r3
 80032f8:	4153      	adcs	r3, r2
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	231f      	movs	r3, #31
 80032fe:	18fb      	adds	r3, r7, r3
 8003300:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	2210      	movs	r2, #16
 800330a:	4013      	ands	r3, r2
 800330c:	3b10      	subs	r3, #16
 800330e:	425a      	negs	r2, r3
 8003310:	4153      	adcs	r3, r2
 8003312:	b2da      	uxtb	r2, r3
 8003314:	231e      	movs	r3, #30
 8003316:	18fb      	adds	r3, r7, r3
 8003318:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800331a:	e035      	b.n	8003388 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	3301      	adds	r3, #1
 8003320:	d01a      	beq.n	8003358 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003322:	f7ff f9f3 	bl	800270c <HAL_GetTick>
 8003326:	0002      	movs	r2, r0
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	683a      	ldr	r2, [r7, #0]
 800332e:	429a      	cmp	r2, r3
 8003330:	d302      	bcc.n	8003338 <HAL_I2C_IsDeviceReady+0xe4>
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d10f      	bne.n	8003358 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2241      	movs	r2, #65	@ 0x41
 800333c:	2120      	movs	r1, #32
 800333e:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003344:	2220      	movs	r2, #32
 8003346:	431a      	orrs	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2240      	movs	r2, #64	@ 0x40
 8003350:	2100      	movs	r1, #0
 8003352:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e071      	b.n	800343c <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	2220      	movs	r2, #32
 8003360:	4013      	ands	r3, r2
 8003362:	3b20      	subs	r3, #32
 8003364:	425a      	negs	r2, r3
 8003366:	4153      	adcs	r3, r2
 8003368:	b2da      	uxtb	r2, r3
 800336a:	231f      	movs	r3, #31
 800336c:	18fb      	adds	r3, r7, r3
 800336e:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	2210      	movs	r2, #16
 8003378:	4013      	ands	r3, r2
 800337a:	3b10      	subs	r3, #16
 800337c:	425a      	negs	r2, r3
 800337e:	4153      	adcs	r3, r2
 8003380:	b2da      	uxtb	r2, r3
 8003382:	231e      	movs	r3, #30
 8003384:	18fb      	adds	r3, r7, r3
 8003386:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003388:	231f      	movs	r3, #31
 800338a:	18fb      	adds	r3, r7, r3
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d104      	bne.n	800339c <HAL_I2C_IsDeviceReady+0x148>
 8003392:	231e      	movs	r3, #30
 8003394:	18fb      	adds	r3, r7, r3
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0bf      	beq.n	800331c <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	2210      	movs	r2, #16
 80033a4:	4013      	ands	r3, r2
 80033a6:	2b10      	cmp	r3, #16
 80033a8:	d01a      	beq.n	80033e0 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	9300      	str	r3, [sp, #0]
 80033b2:	0013      	movs	r3, r2
 80033b4:	2200      	movs	r2, #0
 80033b6:	2120      	movs	r1, #32
 80033b8:	f000 f86a 	bl	8003490 <I2C_WaitOnFlagUntilTimeout>
 80033bc:	1e03      	subs	r3, r0, #0
 80033be:	d001      	beq.n	80033c4 <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e03b      	b.n	800343c <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2220      	movs	r2, #32
 80033ca:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2241      	movs	r2, #65	@ 0x41
 80033d0:	2120      	movs	r1, #32
 80033d2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2240      	movs	r2, #64	@ 0x40
 80033d8:	2100      	movs	r1, #0
 80033da:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 80033dc:	2300      	movs	r3, #0
 80033de:	e02d      	b.n	800343c <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	9300      	str	r3, [sp, #0]
 80033e8:	0013      	movs	r3, r2
 80033ea:	2200      	movs	r2, #0
 80033ec:	2120      	movs	r1, #32
 80033ee:	f000 f84f 	bl	8003490 <I2C_WaitOnFlagUntilTimeout>
 80033f2:	1e03      	subs	r3, r0, #0
 80033f4:	d001      	beq.n	80033fa <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e020      	b.n	800343c <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2210      	movs	r2, #16
 8003400:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2220      	movs	r2, #32
 8003408:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	3301      	adds	r3, #1
 800340e:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	429a      	cmp	r2, r3
 8003416:	d900      	bls.n	800341a <HAL_I2C_IsDeviceReady+0x1c6>
 8003418:	e74d      	b.n	80032b6 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2241      	movs	r2, #65	@ 0x41
 800341e:	2120      	movs	r1, #32
 8003420:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003426:	2220      	movs	r2, #32
 8003428:	431a      	orrs	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2240      	movs	r2, #64	@ 0x40
 8003432:	2100      	movs	r1, #0
 8003434:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e000      	b.n	800343c <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 800343a:	2302      	movs	r3, #2
  }
}
 800343c:	0018      	movs	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	b008      	add	sp, #32
 8003442:	bd80      	pop	{r7, pc}
 8003444:	02002000 	.word	0x02002000
 8003448:	02002800 	.word	0x02002800

0800344c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	2202      	movs	r2, #2
 800345c:	4013      	ands	r3, r2
 800345e:	2b02      	cmp	r3, #2
 8003460:	d103      	bne.n	800346a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2200      	movs	r2, #0
 8003468:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	2201      	movs	r2, #1
 8003472:	4013      	ands	r3, r2
 8003474:	2b01      	cmp	r3, #1
 8003476:	d007      	beq.n	8003488 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	699a      	ldr	r2, [r3, #24]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2101      	movs	r1, #1
 8003484:	430a      	orrs	r2, r1
 8003486:	619a      	str	r2, [r3, #24]
  }
}
 8003488:	46c0      	nop			@ (mov r8, r8)
 800348a:	46bd      	mov	sp, r7
 800348c:	b002      	add	sp, #8
 800348e:	bd80      	pop	{r7, pc}

08003490 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	603b      	str	r3, [r7, #0]
 800349c:	1dfb      	adds	r3, r7, #7
 800349e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034a0:	e03a      	b.n	8003518 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034a2:	69ba      	ldr	r2, [r7, #24]
 80034a4:	6839      	ldr	r1, [r7, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	0018      	movs	r0, r3
 80034aa:	f000 f971 	bl	8003790 <I2C_IsErrorOccurred>
 80034ae:	1e03      	subs	r3, r0, #0
 80034b0:	d001      	beq.n	80034b6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e040      	b.n	8003538 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	3301      	adds	r3, #1
 80034ba:	d02d      	beq.n	8003518 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034bc:	f7ff f926 	bl	800270c <HAL_GetTick>
 80034c0:	0002      	movs	r2, r0
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d302      	bcc.n	80034d2 <I2C_WaitOnFlagUntilTimeout+0x42>
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d122      	bne.n	8003518 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	68ba      	ldr	r2, [r7, #8]
 80034da:	4013      	ands	r3, r2
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	425a      	negs	r2, r3
 80034e2:	4153      	adcs	r3, r2
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	001a      	movs	r2, r3
 80034e8:	1dfb      	adds	r3, r7, #7
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d113      	bne.n	8003518 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f4:	2220      	movs	r2, #32
 80034f6:	431a      	orrs	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2241      	movs	r2, #65	@ 0x41
 8003500:	2120      	movs	r1, #32
 8003502:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2242      	movs	r2, #66	@ 0x42
 8003508:	2100      	movs	r1, #0
 800350a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2240      	movs	r2, #64	@ 0x40
 8003510:	2100      	movs	r1, #0
 8003512:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e00f      	b.n	8003538 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	699b      	ldr	r3, [r3, #24]
 800351e:	68ba      	ldr	r2, [r7, #8]
 8003520:	4013      	ands	r3, r2
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	425a      	negs	r2, r3
 8003528:	4153      	adcs	r3, r2
 800352a:	b2db      	uxtb	r3, r3
 800352c:	001a      	movs	r2, r3
 800352e:	1dfb      	adds	r3, r7, #7
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d0b5      	beq.n	80034a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	0018      	movs	r0, r3
 800353a:	46bd      	mov	sp, r7
 800353c:	b004      	add	sp, #16
 800353e:	bd80      	pop	{r7, pc}

08003540 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800354c:	e032      	b.n	80035b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	68b9      	ldr	r1, [r7, #8]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	0018      	movs	r0, r3
 8003556:	f000 f91b 	bl	8003790 <I2C_IsErrorOccurred>
 800355a:	1e03      	subs	r3, r0, #0
 800355c:	d001      	beq.n	8003562 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e030      	b.n	80035c4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	3301      	adds	r3, #1
 8003566:	d025      	beq.n	80035b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003568:	f7ff f8d0 	bl	800270c <HAL_GetTick>
 800356c:	0002      	movs	r2, r0
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	68ba      	ldr	r2, [r7, #8]
 8003574:	429a      	cmp	r2, r3
 8003576:	d302      	bcc.n	800357e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d11a      	bne.n	80035b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	699b      	ldr	r3, [r3, #24]
 8003584:	2202      	movs	r2, #2
 8003586:	4013      	ands	r3, r2
 8003588:	2b02      	cmp	r3, #2
 800358a:	d013      	beq.n	80035b4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003590:	2220      	movs	r2, #32
 8003592:	431a      	orrs	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2241      	movs	r2, #65	@ 0x41
 800359c:	2120      	movs	r1, #32
 800359e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2242      	movs	r2, #66	@ 0x42
 80035a4:	2100      	movs	r1, #0
 80035a6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2240      	movs	r2, #64	@ 0x40
 80035ac:	2100      	movs	r1, #0
 80035ae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e007      	b.n	80035c4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	2202      	movs	r2, #2
 80035bc:	4013      	ands	r3, r2
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d1c5      	bne.n	800354e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	0018      	movs	r0, r3
 80035c6:	46bd      	mov	sp, r7
 80035c8:	b004      	add	sp, #16
 80035ca:	bd80      	pop	{r7, pc}

080035cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035d8:	e02f      	b.n	800363a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	68b9      	ldr	r1, [r7, #8]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	0018      	movs	r0, r3
 80035e2:	f000 f8d5 	bl	8003790 <I2C_IsErrorOccurred>
 80035e6:	1e03      	subs	r3, r0, #0
 80035e8:	d001      	beq.n	80035ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e02d      	b.n	800364a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ee:	f7ff f88d 	bl	800270c <HAL_GetTick>
 80035f2:	0002      	movs	r2, r0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	68ba      	ldr	r2, [r7, #8]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d302      	bcc.n	8003604 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d11a      	bne.n	800363a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	2220      	movs	r2, #32
 800360c:	4013      	ands	r3, r2
 800360e:	2b20      	cmp	r3, #32
 8003610:	d013      	beq.n	800363a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003616:	2220      	movs	r2, #32
 8003618:	431a      	orrs	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2241      	movs	r2, #65	@ 0x41
 8003622:	2120      	movs	r1, #32
 8003624:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2242      	movs	r2, #66	@ 0x42
 800362a:	2100      	movs	r1, #0
 800362c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2240      	movs	r2, #64	@ 0x40
 8003632:	2100      	movs	r1, #0
 8003634:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e007      	b.n	800364a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	699b      	ldr	r3, [r3, #24]
 8003640:	2220      	movs	r2, #32
 8003642:	4013      	ands	r3, r2
 8003644:	2b20      	cmp	r3, #32
 8003646:	d1c8      	bne.n	80035da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	0018      	movs	r0, r3
 800364c:	46bd      	mov	sp, r7
 800364e:	b004      	add	sp, #16
 8003650:	bd80      	pop	{r7, pc}
	...

08003654 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003660:	2317      	movs	r3, #23
 8003662:	18fb      	adds	r3, r7, r3
 8003664:	2200      	movs	r2, #0
 8003666:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003668:	e07b      	b.n	8003762 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	68b9      	ldr	r1, [r7, #8]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	0018      	movs	r0, r3
 8003672:	f000 f88d 	bl	8003790 <I2C_IsErrorOccurred>
 8003676:	1e03      	subs	r3, r0, #0
 8003678:	d003      	beq.n	8003682 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 800367a:	2317      	movs	r3, #23
 800367c:	18fb      	adds	r3, r7, r3
 800367e:	2201      	movs	r2, #1
 8003680:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	2220      	movs	r2, #32
 800368a:	4013      	ands	r3, r2
 800368c:	2b20      	cmp	r3, #32
 800368e:	d140      	bne.n	8003712 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8003690:	2117      	movs	r1, #23
 8003692:	187b      	adds	r3, r7, r1
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d13b      	bne.n	8003712 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	2204      	movs	r2, #4
 80036a2:	4013      	ands	r3, r2
 80036a4:	2b04      	cmp	r3, #4
 80036a6:	d106      	bne.n	80036b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d002      	beq.n	80036b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80036b0:	187b      	adds	r3, r7, r1
 80036b2:	2200      	movs	r2, #0
 80036b4:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	2210      	movs	r2, #16
 80036be:	4013      	ands	r3, r2
 80036c0:	2b10      	cmp	r3, #16
 80036c2:	d123      	bne.n	800370c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2210      	movs	r2, #16
 80036ca:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2204      	movs	r2, #4
 80036d0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2220      	movs	r2, #32
 80036d8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4929      	ldr	r1, [pc, #164]	@ (800378c <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80036e6:	400a      	ands	r2, r1
 80036e8:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2241      	movs	r2, #65	@ 0x41
 80036ee:	2120      	movs	r1, #32
 80036f0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2242      	movs	r2, #66	@ 0x42
 80036f6:	2100      	movs	r1, #0
 80036f8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2240      	movs	r2, #64	@ 0x40
 80036fe:	2100      	movs	r1, #0
 8003700:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003702:	2317      	movs	r3, #23
 8003704:	18fb      	adds	r3, r7, r3
 8003706:	2201      	movs	r2, #1
 8003708:	701a      	strb	r2, [r3, #0]
 800370a:	e002      	b.n	8003712 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2200      	movs	r2, #0
 8003710:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003712:	f7fe fffb 	bl	800270c <HAL_GetTick>
 8003716:	0002      	movs	r2, r0
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	429a      	cmp	r2, r3
 8003720:	d302      	bcc.n	8003728 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d11c      	bne.n	8003762 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8003728:	2017      	movs	r0, #23
 800372a:	183b      	adds	r3, r7, r0
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d117      	bne.n	8003762 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	2204      	movs	r2, #4
 800373a:	4013      	ands	r3, r2
 800373c:	2b04      	cmp	r3, #4
 800373e:	d010      	beq.n	8003762 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003744:	2220      	movs	r2, #32
 8003746:	431a      	orrs	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2241      	movs	r2, #65	@ 0x41
 8003750:	2120      	movs	r1, #32
 8003752:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2240      	movs	r2, #64	@ 0x40
 8003758:	2100      	movs	r1, #0
 800375a:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800375c:	183b      	adds	r3, r7, r0
 800375e:	2201      	movs	r2, #1
 8003760:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	2204      	movs	r2, #4
 800376a:	4013      	ands	r3, r2
 800376c:	2b04      	cmp	r3, #4
 800376e:	d005      	beq.n	800377c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003770:	2317      	movs	r3, #23
 8003772:	18fb      	adds	r3, r7, r3
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d100      	bne.n	800377c <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800377a:	e776      	b.n	800366a <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 800377c:	2317      	movs	r3, #23
 800377e:	18fb      	adds	r3, r7, r3
 8003780:	781b      	ldrb	r3, [r3, #0]
}
 8003782:	0018      	movs	r0, r3
 8003784:	46bd      	mov	sp, r7
 8003786:	b006      	add	sp, #24
 8003788:	bd80      	pop	{r7, pc}
 800378a:	46c0      	nop			@ (mov r8, r8)
 800378c:	fe00e800 	.word	0xfe00e800

08003790 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b08a      	sub	sp, #40	@ 0x28
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800379c:	2327      	movs	r3, #39	@ 0x27
 800379e:	18fb      	adds	r3, r7, r3
 80037a0:	2200      	movs	r2, #0
 80037a2:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80037ac:	2300      	movs	r3, #0
 80037ae:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80037b4:	69bb      	ldr	r3, [r7, #24]
 80037b6:	2210      	movs	r2, #16
 80037b8:	4013      	ands	r3, r2
 80037ba:	d100      	bne.n	80037be <I2C_IsErrorOccurred+0x2e>
 80037bc:	e079      	b.n	80038b2 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	2210      	movs	r2, #16
 80037c4:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80037c6:	e057      	b.n	8003878 <I2C_IsErrorOccurred+0xe8>
 80037c8:	2227      	movs	r2, #39	@ 0x27
 80037ca:	18bb      	adds	r3, r7, r2
 80037cc:	18ba      	adds	r2, r7, r2
 80037ce:	7812      	ldrb	r2, [r2, #0]
 80037d0:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	3301      	adds	r3, #1
 80037d6:	d04f      	beq.n	8003878 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80037d8:	f7fe ff98 	bl	800270c <HAL_GetTick>
 80037dc:	0002      	movs	r2, r0
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d302      	bcc.n	80037ee <I2C_IsErrorOccurred+0x5e>
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d144      	bne.n	8003878 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	685a      	ldr	r2, [r3, #4]
 80037f4:	2380      	movs	r3, #128	@ 0x80
 80037f6:	01db      	lsls	r3, r3, #7
 80037f8:	4013      	ands	r3, r2
 80037fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80037fc:	2013      	movs	r0, #19
 80037fe:	183b      	adds	r3, r7, r0
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	2142      	movs	r1, #66	@ 0x42
 8003804:	5c52      	ldrb	r2, [r2, r1]
 8003806:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	699a      	ldr	r2, [r3, #24]
 800380e:	2380      	movs	r3, #128	@ 0x80
 8003810:	021b      	lsls	r3, r3, #8
 8003812:	401a      	ands	r2, r3
 8003814:	2380      	movs	r3, #128	@ 0x80
 8003816:	021b      	lsls	r3, r3, #8
 8003818:	429a      	cmp	r2, r3
 800381a:	d126      	bne.n	800386a <I2C_IsErrorOccurred+0xda>
 800381c:	697a      	ldr	r2, [r7, #20]
 800381e:	2380      	movs	r3, #128	@ 0x80
 8003820:	01db      	lsls	r3, r3, #7
 8003822:	429a      	cmp	r2, r3
 8003824:	d021      	beq.n	800386a <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003826:	183b      	adds	r3, r7, r0
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	2b20      	cmp	r3, #32
 800382c:	d01d      	beq.n	800386a <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2180      	movs	r1, #128	@ 0x80
 800383a:	01c9      	lsls	r1, r1, #7
 800383c:	430a      	orrs	r2, r1
 800383e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003840:	f7fe ff64 	bl	800270c <HAL_GetTick>
 8003844:	0003      	movs	r3, r0
 8003846:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003848:	e00f      	b.n	800386a <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800384a:	f7fe ff5f 	bl	800270c <HAL_GetTick>
 800384e:	0002      	movs	r2, r0
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b19      	cmp	r3, #25
 8003856:	d908      	bls.n	800386a <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003858:	6a3b      	ldr	r3, [r7, #32]
 800385a:	2220      	movs	r2, #32
 800385c:	4313      	orrs	r3, r2
 800385e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003860:	2327      	movs	r3, #39	@ 0x27
 8003862:	18fb      	adds	r3, r7, r3
 8003864:	2201      	movs	r2, #1
 8003866:	701a      	strb	r2, [r3, #0]

              break;
 8003868:	e006      	b.n	8003878 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	699b      	ldr	r3, [r3, #24]
 8003870:	2220      	movs	r2, #32
 8003872:	4013      	ands	r3, r2
 8003874:	2b20      	cmp	r3, #32
 8003876:	d1e8      	bne.n	800384a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	2220      	movs	r2, #32
 8003880:	4013      	ands	r3, r2
 8003882:	2b20      	cmp	r3, #32
 8003884:	d004      	beq.n	8003890 <I2C_IsErrorOccurred+0x100>
 8003886:	2327      	movs	r3, #39	@ 0x27
 8003888:	18fb      	adds	r3, r7, r3
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d09b      	beq.n	80037c8 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003890:	2327      	movs	r3, #39	@ 0x27
 8003892:	18fb      	adds	r3, r7, r3
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d103      	bne.n	80038a2 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2220      	movs	r2, #32
 80038a0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80038a2:	6a3b      	ldr	r3, [r7, #32]
 80038a4:	2204      	movs	r2, #4
 80038a6:	4313      	orrs	r3, r2
 80038a8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80038aa:	2327      	movs	r3, #39	@ 0x27
 80038ac:	18fb      	adds	r3, r7, r3
 80038ae:	2201      	movs	r2, #1
 80038b0:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	2380      	movs	r3, #128	@ 0x80
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	4013      	ands	r3, r2
 80038c2:	d00c      	beq.n	80038de <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80038c4:	6a3b      	ldr	r3, [r7, #32]
 80038c6:	2201      	movs	r2, #1
 80038c8:	4313      	orrs	r3, r2
 80038ca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2280      	movs	r2, #128	@ 0x80
 80038d2:	0052      	lsls	r2, r2, #1
 80038d4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80038d6:	2327      	movs	r3, #39	@ 0x27
 80038d8:	18fb      	adds	r3, r7, r3
 80038da:	2201      	movs	r2, #1
 80038dc:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80038de:	69ba      	ldr	r2, [r7, #24]
 80038e0:	2380      	movs	r3, #128	@ 0x80
 80038e2:	00db      	lsls	r3, r3, #3
 80038e4:	4013      	ands	r3, r2
 80038e6:	d00c      	beq.n	8003902 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80038e8:	6a3b      	ldr	r3, [r7, #32]
 80038ea:	2208      	movs	r2, #8
 80038ec:	4313      	orrs	r3, r2
 80038ee:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2280      	movs	r2, #128	@ 0x80
 80038f6:	00d2      	lsls	r2, r2, #3
 80038f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80038fa:	2327      	movs	r3, #39	@ 0x27
 80038fc:	18fb      	adds	r3, r7, r3
 80038fe:	2201      	movs	r2, #1
 8003900:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	2380      	movs	r3, #128	@ 0x80
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4013      	ands	r3, r2
 800390a:	d00c      	beq.n	8003926 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800390c:	6a3b      	ldr	r3, [r7, #32]
 800390e:	2202      	movs	r2, #2
 8003910:	4313      	orrs	r3, r2
 8003912:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2280      	movs	r2, #128	@ 0x80
 800391a:	0092      	lsls	r2, r2, #2
 800391c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800391e:	2327      	movs	r3, #39	@ 0x27
 8003920:	18fb      	adds	r3, r7, r3
 8003922:	2201      	movs	r2, #1
 8003924:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003926:	2327      	movs	r3, #39	@ 0x27
 8003928:	18fb      	adds	r3, r7, r3
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d01d      	beq.n	800396c <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	0018      	movs	r0, r3
 8003934:	f7ff fd8a 	bl	800344c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	490e      	ldr	r1, [pc, #56]	@ (800397c <I2C_IsErrorOccurred+0x1ec>)
 8003944:	400a      	ands	r2, r1
 8003946:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800394c:	6a3b      	ldr	r3, [r7, #32]
 800394e:	431a      	orrs	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2241      	movs	r2, #65	@ 0x41
 8003958:	2120      	movs	r1, #32
 800395a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2242      	movs	r2, #66	@ 0x42
 8003960:	2100      	movs	r1, #0
 8003962:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2240      	movs	r2, #64	@ 0x40
 8003968:	2100      	movs	r1, #0
 800396a:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800396c:	2327      	movs	r3, #39	@ 0x27
 800396e:	18fb      	adds	r3, r7, r3
 8003970:	781b      	ldrb	r3, [r3, #0]
}
 8003972:	0018      	movs	r0, r3
 8003974:	46bd      	mov	sp, r7
 8003976:	b00a      	add	sp, #40	@ 0x28
 8003978:	bd80      	pop	{r7, pc}
 800397a:	46c0      	nop			@ (mov r8, r8)
 800397c:	fe00e800 	.word	0xfe00e800

08003980 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003980:	b590      	push	{r4, r7, lr}
 8003982:	b087      	sub	sp, #28
 8003984:	af00      	add	r7, sp, #0
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	0008      	movs	r0, r1
 800398a:	0011      	movs	r1, r2
 800398c:	607b      	str	r3, [r7, #4]
 800398e:	240a      	movs	r4, #10
 8003990:	193b      	adds	r3, r7, r4
 8003992:	1c02      	adds	r2, r0, #0
 8003994:	801a      	strh	r2, [r3, #0]
 8003996:	2009      	movs	r0, #9
 8003998:	183b      	adds	r3, r7, r0
 800399a:	1c0a      	adds	r2, r1, #0
 800399c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800399e:	193b      	adds	r3, r7, r4
 80039a0:	881b      	ldrh	r3, [r3, #0]
 80039a2:	059b      	lsls	r3, r3, #22
 80039a4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80039a6:	183b      	adds	r3, r7, r0
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	0419      	lsls	r1, r3, #16
 80039ac:	23ff      	movs	r3, #255	@ 0xff
 80039ae:	041b      	lsls	r3, r3, #16
 80039b0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039b2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ba:	4313      	orrs	r3, r2
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	085b      	lsrs	r3, r3, #1
 80039c0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039ca:	0d51      	lsrs	r1, r2, #21
 80039cc:	2280      	movs	r2, #128	@ 0x80
 80039ce:	00d2      	lsls	r2, r2, #3
 80039d0:	400a      	ands	r2, r1
 80039d2:	4907      	ldr	r1, [pc, #28]	@ (80039f0 <I2C_TransferConfig+0x70>)
 80039d4:	430a      	orrs	r2, r1
 80039d6:	43d2      	mvns	r2, r2
 80039d8:	401a      	ands	r2, r3
 80039da:	0011      	movs	r1, r2
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	697a      	ldr	r2, [r7, #20]
 80039e2:	430a      	orrs	r2, r1
 80039e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80039e6:	46c0      	nop			@ (mov r8, r8)
 80039e8:	46bd      	mov	sp, r7
 80039ea:	b007      	add	sp, #28
 80039ec:	bd90      	pop	{r4, r7, pc}
 80039ee:	46c0      	nop			@ (mov r8, r8)
 80039f0:	03ff63ff 	.word	0x03ff63ff

080039f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2241      	movs	r2, #65	@ 0x41
 8003a02:	5c9b      	ldrb	r3, [r3, r2]
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b20      	cmp	r3, #32
 8003a08:	d138      	bne.n	8003a7c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2240      	movs	r2, #64	@ 0x40
 8003a0e:	5c9b      	ldrb	r3, [r3, r2]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d101      	bne.n	8003a18 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a14:	2302      	movs	r3, #2
 8003a16:	e032      	b.n	8003a7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2240      	movs	r2, #64	@ 0x40
 8003a1c:	2101      	movs	r1, #1
 8003a1e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2241      	movs	r2, #65	@ 0x41
 8003a24:	2124      	movs	r1, #36	@ 0x24
 8003a26:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2101      	movs	r1, #1
 8003a34:	438a      	bics	r2, r1
 8003a36:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4911      	ldr	r1, [pc, #68]	@ (8003a88 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003a44:	400a      	ands	r2, r1
 8003a46:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	6819      	ldr	r1, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	430a      	orrs	r2, r1
 8003a56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2101      	movs	r1, #1
 8003a64:	430a      	orrs	r2, r1
 8003a66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2241      	movs	r2, #65	@ 0x41
 8003a6c:	2120      	movs	r1, #32
 8003a6e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2240      	movs	r2, #64	@ 0x40
 8003a74:	2100      	movs	r1, #0
 8003a76:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	e000      	b.n	8003a7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a7c:	2302      	movs	r3, #2
  }
}
 8003a7e:	0018      	movs	r0, r3
 8003a80:	46bd      	mov	sp, r7
 8003a82:	b002      	add	sp, #8
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	46c0      	nop			@ (mov r8, r8)
 8003a88:	ffffefff 	.word	0xffffefff

08003a8c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2241      	movs	r2, #65	@ 0x41
 8003a9a:	5c9b      	ldrb	r3, [r3, r2]
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	2b20      	cmp	r3, #32
 8003aa0:	d139      	bne.n	8003b16 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2240      	movs	r2, #64	@ 0x40
 8003aa6:	5c9b      	ldrb	r3, [r3, r2]
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d101      	bne.n	8003ab0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003aac:	2302      	movs	r3, #2
 8003aae:	e033      	b.n	8003b18 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2240      	movs	r2, #64	@ 0x40
 8003ab4:	2101      	movs	r1, #1
 8003ab6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2241      	movs	r2, #65	@ 0x41
 8003abc:	2124      	movs	r1, #36	@ 0x24
 8003abe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2101      	movs	r1, #1
 8003acc:	438a      	bics	r2, r1
 8003ace:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	4a11      	ldr	r2, [pc, #68]	@ (8003b20 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003adc:	4013      	ands	r3, r2
 8003ade:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	021b      	lsls	r3, r3, #8
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2101      	movs	r1, #1
 8003afe:	430a      	orrs	r2, r1
 8003b00:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2241      	movs	r2, #65	@ 0x41
 8003b06:	2120      	movs	r1, #32
 8003b08:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2240      	movs	r2, #64	@ 0x40
 8003b0e:	2100      	movs	r1, #0
 8003b10:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003b12:	2300      	movs	r3, #0
 8003b14:	e000      	b.n	8003b18 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b16:	2302      	movs	r3, #2
  }
}
 8003b18:	0018      	movs	r0, r3
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	b004      	add	sp, #16
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	fffff0ff 	.word	0xfffff0ff

08003b24 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8003b28:	4b07      	ldr	r3, [pc, #28]	@ (8003b48 <HAL_PWR_PVD_IRQHandler+0x24>)
 8003b2a:	695a      	ldr	r2, [r3, #20]
 8003b2c:	2380      	movs	r3, #128	@ 0x80
 8003b2e:	025b      	lsls	r3, r3, #9
 8003b30:	4013      	ands	r3, r2
 8003b32:	d005      	beq.n	8003b40 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8003b34:	f000 f80a 	bl	8003b4c <HAL_PWR_PVDCallback>

    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8003b38:	4b03      	ldr	r3, [pc, #12]	@ (8003b48 <HAL_PWR_PVD_IRQHandler+0x24>)
 8003b3a:	2280      	movs	r2, #128	@ 0x80
 8003b3c:	0252      	lsls	r2, r2, #9
 8003b3e:	615a      	str	r2, [r3, #20]
  }
}
 8003b40:	46c0      	nop			@ (mov r8, r8)
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	46c0      	nop			@ (mov r8, r8)
 8003b48:	40010400 	.word	0x40010400

08003b4c <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8003b50:	46c0      	nop			@ (mov r8, r8)
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b58:	b5b0      	push	{r4, r5, r7, lr}
 8003b5a:	b08a      	sub	sp, #40	@ 0x28
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d102      	bne.n	8003b6c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	f000 fbbf 	bl	80042ea <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b6c:	4bc9      	ldr	r3, [pc, #804]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	220c      	movs	r2, #12
 8003b72:	4013      	ands	r3, r2
 8003b74:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b76:	4bc7      	ldr	r3, [pc, #796]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	2380      	movs	r3, #128	@ 0x80
 8003b7c:	025b      	lsls	r3, r3, #9
 8003b7e:	4013      	ands	r3, r2
 8003b80:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2201      	movs	r2, #1
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d100      	bne.n	8003b8e <HAL_RCC_OscConfig+0x36>
 8003b8c:	e07e      	b.n	8003c8c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	2b08      	cmp	r3, #8
 8003b92:	d007      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	2b0c      	cmp	r3, #12
 8003b98:	d112      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x68>
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	2380      	movs	r3, #128	@ 0x80
 8003b9e:	025b      	lsls	r3, r3, #9
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d10d      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ba4:	4bbb      	ldr	r3, [pc, #748]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	2380      	movs	r3, #128	@ 0x80
 8003baa:	029b      	lsls	r3, r3, #10
 8003bac:	4013      	ands	r3, r2
 8003bae:	d100      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x5a>
 8003bb0:	e06b      	b.n	8003c8a <HAL_RCC_OscConfig+0x132>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d167      	bne.n	8003c8a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	f000 fb95 	bl	80042ea <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	2380      	movs	r3, #128	@ 0x80
 8003bc6:	025b      	lsls	r3, r3, #9
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d107      	bne.n	8003bdc <HAL_RCC_OscConfig+0x84>
 8003bcc:	4bb1      	ldr	r3, [pc, #708]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	4bb0      	ldr	r3, [pc, #704]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003bd2:	2180      	movs	r1, #128	@ 0x80
 8003bd4:	0249      	lsls	r1, r1, #9
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	601a      	str	r2, [r3, #0]
 8003bda:	e027      	b.n	8003c2c <HAL_RCC_OscConfig+0xd4>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685a      	ldr	r2, [r3, #4]
 8003be0:	23a0      	movs	r3, #160	@ 0xa0
 8003be2:	02db      	lsls	r3, r3, #11
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d10e      	bne.n	8003c06 <HAL_RCC_OscConfig+0xae>
 8003be8:	4baa      	ldr	r3, [pc, #680]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	4ba9      	ldr	r3, [pc, #676]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003bee:	2180      	movs	r1, #128	@ 0x80
 8003bf0:	02c9      	lsls	r1, r1, #11
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	4ba7      	ldr	r3, [pc, #668]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	4ba6      	ldr	r3, [pc, #664]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003bfc:	2180      	movs	r1, #128	@ 0x80
 8003bfe:	0249      	lsls	r1, r1, #9
 8003c00:	430a      	orrs	r2, r1
 8003c02:	601a      	str	r2, [r3, #0]
 8003c04:	e012      	b.n	8003c2c <HAL_RCC_OscConfig+0xd4>
 8003c06:	4ba3      	ldr	r3, [pc, #652]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	4ba2      	ldr	r3, [pc, #648]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003c0c:	49a2      	ldr	r1, [pc, #648]	@ (8003e98 <HAL_RCC_OscConfig+0x340>)
 8003c0e:	400a      	ands	r2, r1
 8003c10:	601a      	str	r2, [r3, #0]
 8003c12:	4ba0      	ldr	r3, [pc, #640]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	2380      	movs	r3, #128	@ 0x80
 8003c18:	025b      	lsls	r3, r3, #9
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	4b9c      	ldr	r3, [pc, #624]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	4b9b      	ldr	r3, [pc, #620]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003c26:	499d      	ldr	r1, [pc, #628]	@ (8003e9c <HAL_RCC_OscConfig+0x344>)
 8003c28:	400a      	ands	r2, r1
 8003c2a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d015      	beq.n	8003c60 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c34:	f7fe fd6a 	bl	800270c <HAL_GetTick>
 8003c38:	0003      	movs	r3, r0
 8003c3a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c3c:	e009      	b.n	8003c52 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c3e:	f7fe fd65 	bl	800270c <HAL_GetTick>
 8003c42:	0002      	movs	r2, r0
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	2b64      	cmp	r3, #100	@ 0x64
 8003c4a:	d902      	bls.n	8003c52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	f000 fb4c 	bl	80042ea <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c52:	4b90      	ldr	r3, [pc, #576]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	2380      	movs	r3, #128	@ 0x80
 8003c58:	029b      	lsls	r3, r3, #10
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	d0ef      	beq.n	8003c3e <HAL_RCC_OscConfig+0xe6>
 8003c5e:	e015      	b.n	8003c8c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c60:	f7fe fd54 	bl	800270c <HAL_GetTick>
 8003c64:	0003      	movs	r3, r0
 8003c66:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003c68:	e008      	b.n	8003c7c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c6a:	f7fe fd4f 	bl	800270c <HAL_GetTick>
 8003c6e:	0002      	movs	r2, r0
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	2b64      	cmp	r3, #100	@ 0x64
 8003c76:	d901      	bls.n	8003c7c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003c78:	2303      	movs	r3, #3
 8003c7a:	e336      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003c7c:	4b85      	ldr	r3, [pc, #532]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	2380      	movs	r3, #128	@ 0x80
 8003c82:	029b      	lsls	r3, r3, #10
 8003c84:	4013      	ands	r3, r2
 8003c86:	d1f0      	bne.n	8003c6a <HAL_RCC_OscConfig+0x112>
 8003c88:	e000      	b.n	8003c8c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c8a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2202      	movs	r2, #2
 8003c92:	4013      	ands	r3, r2
 8003c94:	d100      	bne.n	8003c98 <HAL_RCC_OscConfig+0x140>
 8003c96:	e099      	b.n	8003dcc <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca0:	2220      	movs	r2, #32
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	d009      	beq.n	8003cba <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003ca6:	4b7b      	ldr	r3, [pc, #492]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	4b7a      	ldr	r3, [pc, #488]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003cac:	2120      	movs	r1, #32
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb4:	2220      	movs	r2, #32
 8003cb6:	4393      	bics	r3, r2
 8003cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	2b04      	cmp	r3, #4
 8003cbe:	d005      	beq.n	8003ccc <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	2b0c      	cmp	r3, #12
 8003cc4:	d13e      	bne.n	8003d44 <HAL_RCC_OscConfig+0x1ec>
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d13b      	bne.n	8003d44 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003ccc:	4b71      	ldr	r3, [pc, #452]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2204      	movs	r2, #4
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	d004      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x188>
 8003cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d101      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e304      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce0:	4b6c      	ldr	r3, [pc, #432]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	4a6e      	ldr	r2, [pc, #440]	@ (8003ea0 <HAL_RCC_OscConfig+0x348>)
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	0019      	movs	r1, r3
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	021a      	lsls	r2, r3, #8
 8003cf0:	4b68      	ldr	r3, [pc, #416]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003cf6:	4b67      	ldr	r3, [pc, #412]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2209      	movs	r2, #9
 8003cfc:	4393      	bics	r3, r2
 8003cfe:	0019      	movs	r1, r3
 8003d00:	4b64      	ldr	r3, [pc, #400]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003d02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d04:	430a      	orrs	r2, r1
 8003d06:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d08:	f000 fc42 	bl	8004590 <HAL_RCC_GetSysClockFreq>
 8003d0c:	0001      	movs	r1, r0
 8003d0e:	4b61      	ldr	r3, [pc, #388]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	091b      	lsrs	r3, r3, #4
 8003d14:	220f      	movs	r2, #15
 8003d16:	4013      	ands	r3, r2
 8003d18:	4a62      	ldr	r2, [pc, #392]	@ (8003ea4 <HAL_RCC_OscConfig+0x34c>)
 8003d1a:	5cd3      	ldrb	r3, [r2, r3]
 8003d1c:	000a      	movs	r2, r1
 8003d1e:	40da      	lsrs	r2, r3
 8003d20:	4b61      	ldr	r3, [pc, #388]	@ (8003ea8 <HAL_RCC_OscConfig+0x350>)
 8003d22:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003d24:	4b61      	ldr	r3, [pc, #388]	@ (8003eac <HAL_RCC_OscConfig+0x354>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2513      	movs	r5, #19
 8003d2a:	197c      	adds	r4, r7, r5
 8003d2c:	0018      	movs	r0, r3
 8003d2e:	f7fe fca7 	bl	8002680 <HAL_InitTick>
 8003d32:	0003      	movs	r3, r0
 8003d34:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003d36:	197b      	adds	r3, r7, r5
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d046      	beq.n	8003dcc <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8003d3e:	197b      	adds	r3, r7, r5
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	e2d2      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d027      	beq.n	8003d9a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003d4a:	4b52      	ldr	r3, [pc, #328]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2209      	movs	r2, #9
 8003d50:	4393      	bics	r3, r2
 8003d52:	0019      	movs	r1, r3
 8003d54:	4b4f      	ldr	r3, [pc, #316]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d5c:	f7fe fcd6 	bl	800270c <HAL_GetTick>
 8003d60:	0003      	movs	r3, r0
 8003d62:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d64:	e008      	b.n	8003d78 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d66:	f7fe fcd1 	bl	800270c <HAL_GetTick>
 8003d6a:	0002      	movs	r2, r0
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d901      	bls.n	8003d78 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e2b8      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d78:	4b46      	ldr	r3, [pc, #280]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2204      	movs	r2, #4
 8003d7e:	4013      	ands	r3, r2
 8003d80:	d0f1      	beq.n	8003d66 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d82:	4b44      	ldr	r3, [pc, #272]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	4a46      	ldr	r2, [pc, #280]	@ (8003ea0 <HAL_RCC_OscConfig+0x348>)
 8003d88:	4013      	ands	r3, r2
 8003d8a:	0019      	movs	r1, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	021a      	lsls	r2, r3, #8
 8003d92:	4b40      	ldr	r3, [pc, #256]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003d94:	430a      	orrs	r2, r1
 8003d96:	605a      	str	r2, [r3, #4]
 8003d98:	e018      	b.n	8003dcc <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d9a:	4b3e      	ldr	r3, [pc, #248]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003da0:	2101      	movs	r1, #1
 8003da2:	438a      	bics	r2, r1
 8003da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da6:	f7fe fcb1 	bl	800270c <HAL_GetTick>
 8003daa:	0003      	movs	r3, r0
 8003dac:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003dae:	e008      	b.n	8003dc2 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003db0:	f7fe fcac 	bl	800270c <HAL_GetTick>
 8003db4:	0002      	movs	r2, r0
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d901      	bls.n	8003dc2 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e293      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003dc2:	4b34      	ldr	r3, [pc, #208]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2204      	movs	r2, #4
 8003dc8:	4013      	ands	r3, r2
 8003dca:	d1f1      	bne.n	8003db0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2210      	movs	r2, #16
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	d100      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x280>
 8003dd6:	e0a2      	b.n	8003f1e <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d140      	bne.n	8003e60 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003dde:	4b2d      	ldr	r3, [pc, #180]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	2380      	movs	r3, #128	@ 0x80
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	4013      	ands	r3, r2
 8003de8:	d005      	beq.n	8003df6 <HAL_RCC_OscConfig+0x29e>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e279      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003df6:	4b27      	ldr	r3, [pc, #156]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	4a2d      	ldr	r2, [pc, #180]	@ (8003eb0 <HAL_RCC_OscConfig+0x358>)
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	0019      	movs	r1, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e04:	4b23      	ldr	r3, [pc, #140]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003e06:	430a      	orrs	r2, r1
 8003e08:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e0a:	4b22      	ldr	r3, [pc, #136]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	021b      	lsls	r3, r3, #8
 8003e10:	0a19      	lsrs	r1, r3, #8
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	061a      	lsls	r2, r3, #24
 8003e18:	4b1e      	ldr	r3, [pc, #120]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e22:	0b5b      	lsrs	r3, r3, #13
 8003e24:	3301      	adds	r3, #1
 8003e26:	2280      	movs	r2, #128	@ 0x80
 8003e28:	0212      	lsls	r2, r2, #8
 8003e2a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003e2c:	4b19      	ldr	r3, [pc, #100]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	091b      	lsrs	r3, r3, #4
 8003e32:	210f      	movs	r1, #15
 8003e34:	400b      	ands	r3, r1
 8003e36:	491b      	ldr	r1, [pc, #108]	@ (8003ea4 <HAL_RCC_OscConfig+0x34c>)
 8003e38:	5ccb      	ldrb	r3, [r1, r3]
 8003e3a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ea8 <HAL_RCC_OscConfig+0x350>)
 8003e3e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003e40:	4b1a      	ldr	r3, [pc, #104]	@ (8003eac <HAL_RCC_OscConfig+0x354>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2513      	movs	r5, #19
 8003e46:	197c      	adds	r4, r7, r5
 8003e48:	0018      	movs	r0, r3
 8003e4a:	f7fe fc19 	bl	8002680 <HAL_InitTick>
 8003e4e:	0003      	movs	r3, r0
 8003e50:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003e52:	197b      	adds	r3, r7, r5
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d061      	beq.n	8003f1e <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8003e5a:	197b      	adds	r3, r7, r5
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	e244      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	69db      	ldr	r3, [r3, #28]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d040      	beq.n	8003eea <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003e68:	4b0a      	ldr	r3, [pc, #40]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	4b09      	ldr	r3, [pc, #36]	@ (8003e94 <HAL_RCC_OscConfig+0x33c>)
 8003e6e:	2180      	movs	r1, #128	@ 0x80
 8003e70:	0049      	lsls	r1, r1, #1
 8003e72:	430a      	orrs	r2, r1
 8003e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e76:	f7fe fc49 	bl	800270c <HAL_GetTick>
 8003e7a:	0003      	movs	r3, r0
 8003e7c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003e7e:	e019      	b.n	8003eb4 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e80:	f7fe fc44 	bl	800270c <HAL_GetTick>
 8003e84:	0002      	movs	r2, r0
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d912      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e22b      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
 8003e92:	46c0      	nop			@ (mov r8, r8)
 8003e94:	40021000 	.word	0x40021000
 8003e98:	fffeffff 	.word	0xfffeffff
 8003e9c:	fffbffff 	.word	0xfffbffff
 8003ea0:	ffffe0ff 	.word	0xffffe0ff
 8003ea4:	08006148 	.word	0x08006148
 8003ea8:	20000000 	.word	0x20000000
 8003eac:	20000004 	.word	0x20000004
 8003eb0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003eb4:	4bca      	ldr	r3, [pc, #808]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	2380      	movs	r3, #128	@ 0x80
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	d0df      	beq.n	8003e80 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ec0:	4bc7      	ldr	r3, [pc, #796]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	4ac7      	ldr	r2, [pc, #796]	@ (80041e4 <HAL_RCC_OscConfig+0x68c>)
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	0019      	movs	r1, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ece:	4bc4      	ldr	r3, [pc, #784]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ed4:	4bc2      	ldr	r3, [pc, #776]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	021b      	lsls	r3, r3, #8
 8003eda:	0a19      	lsrs	r1, r3, #8
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	061a      	lsls	r2, r3, #24
 8003ee2:	4bbf      	ldr	r3, [pc, #764]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003ee4:	430a      	orrs	r2, r1
 8003ee6:	605a      	str	r2, [r3, #4]
 8003ee8:	e019      	b.n	8003f1e <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003eea:	4bbd      	ldr	r3, [pc, #756]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	4bbc      	ldr	r3, [pc, #752]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003ef0:	49bd      	ldr	r1, [pc, #756]	@ (80041e8 <HAL_RCC_OscConfig+0x690>)
 8003ef2:	400a      	ands	r2, r1
 8003ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef6:	f7fe fc09 	bl	800270c <HAL_GetTick>
 8003efa:	0003      	movs	r3, r0
 8003efc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003efe:	e008      	b.n	8003f12 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f00:	f7fe fc04 	bl	800270c <HAL_GetTick>
 8003f04:	0002      	movs	r2, r0
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d901      	bls.n	8003f12 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e1eb      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003f12:	4bb3      	ldr	r3, [pc, #716]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	2380      	movs	r3, #128	@ 0x80
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	d1f0      	bne.n	8003f00 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2208      	movs	r2, #8
 8003f24:	4013      	ands	r3, r2
 8003f26:	d036      	beq.n	8003f96 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d019      	beq.n	8003f64 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f30:	4bab      	ldr	r3, [pc, #684]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003f32:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003f34:	4baa      	ldr	r3, [pc, #680]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003f36:	2101      	movs	r1, #1
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f3c:	f7fe fbe6 	bl	800270c <HAL_GetTick>
 8003f40:	0003      	movs	r3, r0
 8003f42:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f44:	e008      	b.n	8003f58 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f46:	f7fe fbe1 	bl	800270c <HAL_GetTick>
 8003f4a:	0002      	movs	r2, r0
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d901      	bls.n	8003f58 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e1c8      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f58:	4ba1      	ldr	r3, [pc, #644]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003f5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	4013      	ands	r3, r2
 8003f60:	d0f1      	beq.n	8003f46 <HAL_RCC_OscConfig+0x3ee>
 8003f62:	e018      	b.n	8003f96 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f64:	4b9e      	ldr	r3, [pc, #632]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003f66:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003f68:	4b9d      	ldr	r3, [pc, #628]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003f6a:	2101      	movs	r1, #1
 8003f6c:	438a      	bics	r2, r1
 8003f6e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f70:	f7fe fbcc 	bl	800270c <HAL_GetTick>
 8003f74:	0003      	movs	r3, r0
 8003f76:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003f78:	e008      	b.n	8003f8c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f7a:	f7fe fbc7 	bl	800270c <HAL_GetTick>
 8003f7e:	0002      	movs	r2, r0
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d901      	bls.n	8003f8c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e1ae      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003f8c:	4b94      	ldr	r3, [pc, #592]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003f8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f90:	2202      	movs	r2, #2
 8003f92:	4013      	ands	r3, r2
 8003f94:	d1f1      	bne.n	8003f7a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2204      	movs	r2, #4
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	d100      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x44a>
 8003fa0:	e0ae      	b.n	8004100 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fa2:	2023      	movs	r0, #35	@ 0x23
 8003fa4:	183b      	adds	r3, r7, r0
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003faa:	4b8d      	ldr	r3, [pc, #564]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003fac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fae:	2380      	movs	r3, #128	@ 0x80
 8003fb0:	055b      	lsls	r3, r3, #21
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	d109      	bne.n	8003fca <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fb6:	4b8a      	ldr	r3, [pc, #552]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003fb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fba:	4b89      	ldr	r3, [pc, #548]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8003fbc:	2180      	movs	r1, #128	@ 0x80
 8003fbe:	0549      	lsls	r1, r1, #21
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003fc4:	183b      	adds	r3, r7, r0
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fca:	4b88      	ldr	r3, [pc, #544]	@ (80041ec <HAL_RCC_OscConfig+0x694>)
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	2380      	movs	r3, #128	@ 0x80
 8003fd0:	005b      	lsls	r3, r3, #1
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	d11a      	bne.n	800400c <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fd6:	4b85      	ldr	r3, [pc, #532]	@ (80041ec <HAL_RCC_OscConfig+0x694>)
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	4b84      	ldr	r3, [pc, #528]	@ (80041ec <HAL_RCC_OscConfig+0x694>)
 8003fdc:	2180      	movs	r1, #128	@ 0x80
 8003fde:	0049      	lsls	r1, r1, #1
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fe4:	f7fe fb92 	bl	800270c <HAL_GetTick>
 8003fe8:	0003      	movs	r3, r0
 8003fea:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fec:	e008      	b.n	8004000 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fee:	f7fe fb8d 	bl	800270c <HAL_GetTick>
 8003ff2:	0002      	movs	r2, r0
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b64      	cmp	r3, #100	@ 0x64
 8003ffa:	d901      	bls.n	8004000 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e174      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004000:	4b7a      	ldr	r3, [pc, #488]	@ (80041ec <HAL_RCC_OscConfig+0x694>)
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	2380      	movs	r3, #128	@ 0x80
 8004006:	005b      	lsls	r3, r3, #1
 8004008:	4013      	ands	r3, r2
 800400a:	d0f0      	beq.n	8003fee <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	2380      	movs	r3, #128	@ 0x80
 8004012:	005b      	lsls	r3, r3, #1
 8004014:	429a      	cmp	r2, r3
 8004016:	d107      	bne.n	8004028 <HAL_RCC_OscConfig+0x4d0>
 8004018:	4b71      	ldr	r3, [pc, #452]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 800401a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800401c:	4b70      	ldr	r3, [pc, #448]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 800401e:	2180      	movs	r1, #128	@ 0x80
 8004020:	0049      	lsls	r1, r1, #1
 8004022:	430a      	orrs	r2, r1
 8004024:	651a      	str	r2, [r3, #80]	@ 0x50
 8004026:	e031      	b.n	800408c <HAL_RCC_OscConfig+0x534>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d10c      	bne.n	800404a <HAL_RCC_OscConfig+0x4f2>
 8004030:	4b6b      	ldr	r3, [pc, #428]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004032:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004034:	4b6a      	ldr	r3, [pc, #424]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004036:	496c      	ldr	r1, [pc, #432]	@ (80041e8 <HAL_RCC_OscConfig+0x690>)
 8004038:	400a      	ands	r2, r1
 800403a:	651a      	str	r2, [r3, #80]	@ 0x50
 800403c:	4b68      	ldr	r3, [pc, #416]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 800403e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004040:	4b67      	ldr	r3, [pc, #412]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004042:	496b      	ldr	r1, [pc, #428]	@ (80041f0 <HAL_RCC_OscConfig+0x698>)
 8004044:	400a      	ands	r2, r1
 8004046:	651a      	str	r2, [r3, #80]	@ 0x50
 8004048:	e020      	b.n	800408c <HAL_RCC_OscConfig+0x534>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	689a      	ldr	r2, [r3, #8]
 800404e:	23a0      	movs	r3, #160	@ 0xa0
 8004050:	00db      	lsls	r3, r3, #3
 8004052:	429a      	cmp	r2, r3
 8004054:	d10e      	bne.n	8004074 <HAL_RCC_OscConfig+0x51c>
 8004056:	4b62      	ldr	r3, [pc, #392]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004058:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800405a:	4b61      	ldr	r3, [pc, #388]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 800405c:	2180      	movs	r1, #128	@ 0x80
 800405e:	00c9      	lsls	r1, r1, #3
 8004060:	430a      	orrs	r2, r1
 8004062:	651a      	str	r2, [r3, #80]	@ 0x50
 8004064:	4b5e      	ldr	r3, [pc, #376]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004066:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004068:	4b5d      	ldr	r3, [pc, #372]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 800406a:	2180      	movs	r1, #128	@ 0x80
 800406c:	0049      	lsls	r1, r1, #1
 800406e:	430a      	orrs	r2, r1
 8004070:	651a      	str	r2, [r3, #80]	@ 0x50
 8004072:	e00b      	b.n	800408c <HAL_RCC_OscConfig+0x534>
 8004074:	4b5a      	ldr	r3, [pc, #360]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004076:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004078:	4b59      	ldr	r3, [pc, #356]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 800407a:	495b      	ldr	r1, [pc, #364]	@ (80041e8 <HAL_RCC_OscConfig+0x690>)
 800407c:	400a      	ands	r2, r1
 800407e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004080:	4b57      	ldr	r3, [pc, #348]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004082:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004084:	4b56      	ldr	r3, [pc, #344]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004086:	495a      	ldr	r1, [pc, #360]	@ (80041f0 <HAL_RCC_OscConfig+0x698>)
 8004088:	400a      	ands	r2, r1
 800408a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d015      	beq.n	80040c0 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004094:	f7fe fb3a 	bl	800270c <HAL_GetTick>
 8004098:	0003      	movs	r3, r0
 800409a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800409c:	e009      	b.n	80040b2 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800409e:	f7fe fb35 	bl	800270c <HAL_GetTick>
 80040a2:	0002      	movs	r2, r0
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	4a52      	ldr	r2, [pc, #328]	@ (80041f4 <HAL_RCC_OscConfig+0x69c>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e11b      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040b2:	4b4b      	ldr	r3, [pc, #300]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 80040b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040b6:	2380      	movs	r3, #128	@ 0x80
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4013      	ands	r3, r2
 80040bc:	d0ef      	beq.n	800409e <HAL_RCC_OscConfig+0x546>
 80040be:	e014      	b.n	80040ea <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040c0:	f7fe fb24 	bl	800270c <HAL_GetTick>
 80040c4:	0003      	movs	r3, r0
 80040c6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80040c8:	e009      	b.n	80040de <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040ca:	f7fe fb1f 	bl	800270c <HAL_GetTick>
 80040ce:	0002      	movs	r2, r0
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	4a47      	ldr	r2, [pc, #284]	@ (80041f4 <HAL_RCC_OscConfig+0x69c>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e105      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80040de:	4b40      	ldr	r3, [pc, #256]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 80040e0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040e2:	2380      	movs	r3, #128	@ 0x80
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	4013      	ands	r3, r2
 80040e8:	d1ef      	bne.n	80040ca <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040ea:	2323      	movs	r3, #35	@ 0x23
 80040ec:	18fb      	adds	r3, r7, r3
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d105      	bne.n	8004100 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040f4:	4b3a      	ldr	r3, [pc, #232]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 80040f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040f8:	4b39      	ldr	r3, [pc, #228]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 80040fa:	493f      	ldr	r1, [pc, #252]	@ (80041f8 <HAL_RCC_OscConfig+0x6a0>)
 80040fc:	400a      	ands	r2, r1
 80040fe:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2220      	movs	r2, #32
 8004106:	4013      	ands	r3, r2
 8004108:	d049      	beq.n	800419e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d026      	beq.n	8004160 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004112:	4b33      	ldr	r3, [pc, #204]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004114:	689a      	ldr	r2, [r3, #8]
 8004116:	4b32      	ldr	r3, [pc, #200]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004118:	2101      	movs	r1, #1
 800411a:	430a      	orrs	r2, r1
 800411c:	609a      	str	r2, [r3, #8]
 800411e:	4b30      	ldr	r3, [pc, #192]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004120:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004122:	4b2f      	ldr	r3, [pc, #188]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004124:	2101      	movs	r1, #1
 8004126:	430a      	orrs	r2, r1
 8004128:	635a      	str	r2, [r3, #52]	@ 0x34
 800412a:	4b34      	ldr	r3, [pc, #208]	@ (80041fc <HAL_RCC_OscConfig+0x6a4>)
 800412c:	6a1a      	ldr	r2, [r3, #32]
 800412e:	4b33      	ldr	r3, [pc, #204]	@ (80041fc <HAL_RCC_OscConfig+0x6a4>)
 8004130:	2180      	movs	r1, #128	@ 0x80
 8004132:	0189      	lsls	r1, r1, #6
 8004134:	430a      	orrs	r2, r1
 8004136:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004138:	f7fe fae8 	bl	800270c <HAL_GetTick>
 800413c:	0003      	movs	r3, r0
 800413e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004140:	e008      	b.n	8004154 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004142:	f7fe fae3 	bl	800270c <HAL_GetTick>
 8004146:	0002      	movs	r2, r0
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	2b02      	cmp	r3, #2
 800414e:	d901      	bls.n	8004154 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e0ca      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004154:	4b22      	ldr	r3, [pc, #136]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	2202      	movs	r2, #2
 800415a:	4013      	ands	r3, r2
 800415c:	d0f1      	beq.n	8004142 <HAL_RCC_OscConfig+0x5ea>
 800415e:	e01e      	b.n	800419e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004160:	4b1f      	ldr	r3, [pc, #124]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004162:	689a      	ldr	r2, [r3, #8]
 8004164:	4b1e      	ldr	r3, [pc, #120]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004166:	2101      	movs	r1, #1
 8004168:	438a      	bics	r2, r1
 800416a:	609a      	str	r2, [r3, #8]
 800416c:	4b23      	ldr	r3, [pc, #140]	@ (80041fc <HAL_RCC_OscConfig+0x6a4>)
 800416e:	6a1a      	ldr	r2, [r3, #32]
 8004170:	4b22      	ldr	r3, [pc, #136]	@ (80041fc <HAL_RCC_OscConfig+0x6a4>)
 8004172:	4923      	ldr	r1, [pc, #140]	@ (8004200 <HAL_RCC_OscConfig+0x6a8>)
 8004174:	400a      	ands	r2, r1
 8004176:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004178:	f7fe fac8 	bl	800270c <HAL_GetTick>
 800417c:	0003      	movs	r3, r0
 800417e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004182:	f7fe fac3 	bl	800270c <HAL_GetTick>
 8004186:	0002      	movs	r2, r0
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e0aa      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004194:	4b12      	ldr	r3, [pc, #72]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	2202      	movs	r2, #2
 800419a:	4013      	ands	r3, r2
 800419c:	d1f1      	bne.n	8004182 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d100      	bne.n	80041a8 <HAL_RCC_OscConfig+0x650>
 80041a6:	e09f      	b.n	80042e8 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	2b0c      	cmp	r3, #12
 80041ac:	d100      	bne.n	80041b0 <HAL_RCC_OscConfig+0x658>
 80041ae:	e078      	b.n	80042a2 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d159      	bne.n	800426c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041b8:	4b09      	ldr	r3, [pc, #36]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	4b08      	ldr	r3, [pc, #32]	@ (80041e0 <HAL_RCC_OscConfig+0x688>)
 80041be:	4911      	ldr	r1, [pc, #68]	@ (8004204 <HAL_RCC_OscConfig+0x6ac>)
 80041c0:	400a      	ands	r2, r1
 80041c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c4:	f7fe faa2 	bl	800270c <HAL_GetTick>
 80041c8:	0003      	movs	r3, r0
 80041ca:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80041cc:	e01c      	b.n	8004208 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041ce:	f7fe fa9d 	bl	800270c <HAL_GetTick>
 80041d2:	0002      	movs	r2, r0
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d915      	bls.n	8004208 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e084      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
 80041e0:	40021000 	.word	0x40021000
 80041e4:	ffff1fff 	.word	0xffff1fff
 80041e8:	fffffeff 	.word	0xfffffeff
 80041ec:	40007000 	.word	0x40007000
 80041f0:	fffffbff 	.word	0xfffffbff
 80041f4:	00001388 	.word	0x00001388
 80041f8:	efffffff 	.word	0xefffffff
 80041fc:	40010000 	.word	0x40010000
 8004200:	ffffdfff 	.word	0xffffdfff
 8004204:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004208:	4b3a      	ldr	r3, [pc, #232]	@ (80042f4 <HAL_RCC_OscConfig+0x79c>)
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	2380      	movs	r3, #128	@ 0x80
 800420e:	049b      	lsls	r3, r3, #18
 8004210:	4013      	ands	r3, r2
 8004212:	d1dc      	bne.n	80041ce <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004214:	4b37      	ldr	r3, [pc, #220]	@ (80042f4 <HAL_RCC_OscConfig+0x79c>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	4a37      	ldr	r2, [pc, #220]	@ (80042f8 <HAL_RCC_OscConfig+0x7a0>)
 800421a:	4013      	ands	r3, r2
 800421c:	0019      	movs	r1, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004226:	431a      	orrs	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800422c:	431a      	orrs	r2, r3
 800422e:	4b31      	ldr	r3, [pc, #196]	@ (80042f4 <HAL_RCC_OscConfig+0x79c>)
 8004230:	430a      	orrs	r2, r1
 8004232:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004234:	4b2f      	ldr	r3, [pc, #188]	@ (80042f4 <HAL_RCC_OscConfig+0x79c>)
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	4b2e      	ldr	r3, [pc, #184]	@ (80042f4 <HAL_RCC_OscConfig+0x79c>)
 800423a:	2180      	movs	r1, #128	@ 0x80
 800423c:	0449      	lsls	r1, r1, #17
 800423e:	430a      	orrs	r2, r1
 8004240:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004242:	f7fe fa63 	bl	800270c <HAL_GetTick>
 8004246:	0003      	movs	r3, r0
 8004248:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800424a:	e008      	b.n	800425e <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800424c:	f7fe fa5e 	bl	800270c <HAL_GetTick>
 8004250:	0002      	movs	r2, r0
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	2b02      	cmp	r3, #2
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e045      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800425e:	4b25      	ldr	r3, [pc, #148]	@ (80042f4 <HAL_RCC_OscConfig+0x79c>)
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	2380      	movs	r3, #128	@ 0x80
 8004264:	049b      	lsls	r3, r3, #18
 8004266:	4013      	ands	r3, r2
 8004268:	d0f0      	beq.n	800424c <HAL_RCC_OscConfig+0x6f4>
 800426a:	e03d      	b.n	80042e8 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800426c:	4b21      	ldr	r3, [pc, #132]	@ (80042f4 <HAL_RCC_OscConfig+0x79c>)
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	4b20      	ldr	r3, [pc, #128]	@ (80042f4 <HAL_RCC_OscConfig+0x79c>)
 8004272:	4922      	ldr	r1, [pc, #136]	@ (80042fc <HAL_RCC_OscConfig+0x7a4>)
 8004274:	400a      	ands	r2, r1
 8004276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004278:	f7fe fa48 	bl	800270c <HAL_GetTick>
 800427c:	0003      	movs	r3, r0
 800427e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004282:	f7fe fa43 	bl	800270c <HAL_GetTick>
 8004286:	0002      	movs	r2, r0
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e02a      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004294:	4b17      	ldr	r3, [pc, #92]	@ (80042f4 <HAL_RCC_OscConfig+0x79c>)
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	2380      	movs	r3, #128	@ 0x80
 800429a:	049b      	lsls	r3, r3, #18
 800429c:	4013      	ands	r3, r2
 800429e:	d1f0      	bne.n	8004282 <HAL_RCC_OscConfig+0x72a>
 80042a0:	e022      	b.n	80042e8 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d101      	bne.n	80042ae <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e01d      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80042ae:	4b11      	ldr	r3, [pc, #68]	@ (80042f4 <HAL_RCC_OscConfig+0x79c>)
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	2380      	movs	r3, #128	@ 0x80
 80042b8:	025b      	lsls	r3, r3, #9
 80042ba:	401a      	ands	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d10f      	bne.n	80042e4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80042c4:	69ba      	ldr	r2, [r7, #24]
 80042c6:	23f0      	movs	r3, #240	@ 0xf0
 80042c8:	039b      	lsls	r3, r3, #14
 80042ca:	401a      	ands	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d107      	bne.n	80042e4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	23c0      	movs	r3, #192	@ 0xc0
 80042d8:	041b      	lsls	r3, r3, #16
 80042da:	401a      	ands	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d001      	beq.n	80042e8 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e000      	b.n	80042ea <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	0018      	movs	r0, r3
 80042ec:	46bd      	mov	sp, r7
 80042ee:	b00a      	add	sp, #40	@ 0x28
 80042f0:	bdb0      	pop	{r4, r5, r7, pc}
 80042f2:	46c0      	nop			@ (mov r8, r8)
 80042f4:	40021000 	.word	0x40021000
 80042f8:	ff02ffff 	.word	0xff02ffff
 80042fc:	feffffff 	.word	0xfeffffff

08004300 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004300:	b5b0      	push	{r4, r5, r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d101      	bne.n	8004314 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e128      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004314:	4b96      	ldr	r3, [pc, #600]	@ (8004570 <HAL_RCC_ClockConfig+0x270>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2201      	movs	r2, #1
 800431a:	4013      	ands	r3, r2
 800431c:	683a      	ldr	r2, [r7, #0]
 800431e:	429a      	cmp	r2, r3
 8004320:	d91e      	bls.n	8004360 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004322:	4b93      	ldr	r3, [pc, #588]	@ (8004570 <HAL_RCC_ClockConfig+0x270>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2201      	movs	r2, #1
 8004328:	4393      	bics	r3, r2
 800432a:	0019      	movs	r1, r3
 800432c:	4b90      	ldr	r3, [pc, #576]	@ (8004570 <HAL_RCC_ClockConfig+0x270>)
 800432e:	683a      	ldr	r2, [r7, #0]
 8004330:	430a      	orrs	r2, r1
 8004332:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004334:	f7fe f9ea 	bl	800270c <HAL_GetTick>
 8004338:	0003      	movs	r3, r0
 800433a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800433c:	e009      	b.n	8004352 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800433e:	f7fe f9e5 	bl	800270c <HAL_GetTick>
 8004342:	0002      	movs	r2, r0
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	4a8a      	ldr	r2, [pc, #552]	@ (8004574 <HAL_RCC_ClockConfig+0x274>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e109      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004352:	4b87      	ldr	r3, [pc, #540]	@ (8004570 <HAL_RCC_ClockConfig+0x270>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2201      	movs	r2, #1
 8004358:	4013      	ands	r3, r2
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	429a      	cmp	r2, r3
 800435e:	d1ee      	bne.n	800433e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2202      	movs	r2, #2
 8004366:	4013      	ands	r3, r2
 8004368:	d009      	beq.n	800437e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800436a:	4b83      	ldr	r3, [pc, #524]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	22f0      	movs	r2, #240	@ 0xf0
 8004370:	4393      	bics	r3, r2
 8004372:	0019      	movs	r1, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	4b7f      	ldr	r3, [pc, #508]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 800437a:	430a      	orrs	r2, r1
 800437c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2201      	movs	r2, #1
 8004384:	4013      	ands	r3, r2
 8004386:	d100      	bne.n	800438a <HAL_RCC_ClockConfig+0x8a>
 8004388:	e089      	b.n	800449e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	2b02      	cmp	r3, #2
 8004390:	d107      	bne.n	80043a2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004392:	4b79      	ldr	r3, [pc, #484]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	2380      	movs	r3, #128	@ 0x80
 8004398:	029b      	lsls	r3, r3, #10
 800439a:	4013      	ands	r3, r2
 800439c:	d120      	bne.n	80043e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e0e1      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	2b03      	cmp	r3, #3
 80043a8:	d107      	bne.n	80043ba <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80043aa:	4b73      	ldr	r3, [pc, #460]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	2380      	movs	r3, #128	@ 0x80
 80043b0:	049b      	lsls	r3, r3, #18
 80043b2:	4013      	ands	r3, r2
 80043b4:	d114      	bne.n	80043e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e0d5      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d106      	bne.n	80043d0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80043c2:	4b6d      	ldr	r3, [pc, #436]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2204      	movs	r2, #4
 80043c8:	4013      	ands	r3, r2
 80043ca:	d109      	bne.n	80043e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0ca      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80043d0:	4b69      	ldr	r3, [pc, #420]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	2380      	movs	r3, #128	@ 0x80
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4013      	ands	r3, r2
 80043da:	d101      	bne.n	80043e0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e0c2      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043e0:	4b65      	ldr	r3, [pc, #404]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	2203      	movs	r2, #3
 80043e6:	4393      	bics	r3, r2
 80043e8:	0019      	movs	r1, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685a      	ldr	r2, [r3, #4]
 80043ee:	4b62      	ldr	r3, [pc, #392]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 80043f0:	430a      	orrs	r2, r1
 80043f2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043f4:	f7fe f98a 	bl	800270c <HAL_GetTick>
 80043f8:	0003      	movs	r3, r0
 80043fa:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	2b02      	cmp	r3, #2
 8004402:	d111      	bne.n	8004428 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004404:	e009      	b.n	800441a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004406:	f7fe f981 	bl	800270c <HAL_GetTick>
 800440a:	0002      	movs	r2, r0
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	4a58      	ldr	r2, [pc, #352]	@ (8004574 <HAL_RCC_ClockConfig+0x274>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d901      	bls.n	800441a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e0a5      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800441a:	4b57      	ldr	r3, [pc, #348]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	220c      	movs	r2, #12
 8004420:	4013      	ands	r3, r2
 8004422:	2b08      	cmp	r3, #8
 8004424:	d1ef      	bne.n	8004406 <HAL_RCC_ClockConfig+0x106>
 8004426:	e03a      	b.n	800449e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	2b03      	cmp	r3, #3
 800442e:	d111      	bne.n	8004454 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004430:	e009      	b.n	8004446 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004432:	f7fe f96b 	bl	800270c <HAL_GetTick>
 8004436:	0002      	movs	r2, r0
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	4a4d      	ldr	r2, [pc, #308]	@ (8004574 <HAL_RCC_ClockConfig+0x274>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d901      	bls.n	8004446 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e08f      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004446:	4b4c      	ldr	r3, [pc, #304]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	220c      	movs	r2, #12
 800444c:	4013      	ands	r3, r2
 800444e:	2b0c      	cmp	r3, #12
 8004450:	d1ef      	bne.n	8004432 <HAL_RCC_ClockConfig+0x132>
 8004452:	e024      	b.n	800449e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d11b      	bne.n	8004494 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800445c:	e009      	b.n	8004472 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800445e:	f7fe f955 	bl	800270c <HAL_GetTick>
 8004462:	0002      	movs	r2, r0
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	4a42      	ldr	r2, [pc, #264]	@ (8004574 <HAL_RCC_ClockConfig+0x274>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e079      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004472:	4b41      	ldr	r3, [pc, #260]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	220c      	movs	r2, #12
 8004478:	4013      	ands	r3, r2
 800447a:	2b04      	cmp	r3, #4
 800447c:	d1ef      	bne.n	800445e <HAL_RCC_ClockConfig+0x15e>
 800447e:	e00e      	b.n	800449e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004480:	f7fe f944 	bl	800270c <HAL_GetTick>
 8004484:	0002      	movs	r2, r0
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	4a3a      	ldr	r2, [pc, #232]	@ (8004574 <HAL_RCC_ClockConfig+0x274>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d901      	bls.n	8004494 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e068      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004494:	4b38      	ldr	r3, [pc, #224]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	220c      	movs	r2, #12
 800449a:	4013      	ands	r3, r2
 800449c:	d1f0      	bne.n	8004480 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800449e:	4b34      	ldr	r3, [pc, #208]	@ (8004570 <HAL_RCC_ClockConfig+0x270>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2201      	movs	r2, #1
 80044a4:	4013      	ands	r3, r2
 80044a6:	683a      	ldr	r2, [r7, #0]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d21e      	bcs.n	80044ea <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ac:	4b30      	ldr	r3, [pc, #192]	@ (8004570 <HAL_RCC_ClockConfig+0x270>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2201      	movs	r2, #1
 80044b2:	4393      	bics	r3, r2
 80044b4:	0019      	movs	r1, r3
 80044b6:	4b2e      	ldr	r3, [pc, #184]	@ (8004570 <HAL_RCC_ClockConfig+0x270>)
 80044b8:	683a      	ldr	r2, [r7, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80044be:	f7fe f925 	bl	800270c <HAL_GetTick>
 80044c2:	0003      	movs	r3, r0
 80044c4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044c6:	e009      	b.n	80044dc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044c8:	f7fe f920 	bl	800270c <HAL_GetTick>
 80044cc:	0002      	movs	r2, r0
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	4a28      	ldr	r2, [pc, #160]	@ (8004574 <HAL_RCC_ClockConfig+0x274>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e044      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044dc:	4b24      	ldr	r3, [pc, #144]	@ (8004570 <HAL_RCC_ClockConfig+0x270>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2201      	movs	r2, #1
 80044e2:	4013      	ands	r3, r2
 80044e4:	683a      	ldr	r2, [r7, #0]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d1ee      	bne.n	80044c8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2204      	movs	r2, #4
 80044f0:	4013      	ands	r3, r2
 80044f2:	d009      	beq.n	8004508 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044f4:	4b20      	ldr	r3, [pc, #128]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	4a20      	ldr	r2, [pc, #128]	@ (800457c <HAL_RCC_ClockConfig+0x27c>)
 80044fa:	4013      	ands	r3, r2
 80044fc:	0019      	movs	r1, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	68da      	ldr	r2, [r3, #12]
 8004502:	4b1d      	ldr	r3, [pc, #116]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 8004504:	430a      	orrs	r2, r1
 8004506:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2208      	movs	r2, #8
 800450e:	4013      	ands	r3, r2
 8004510:	d00a      	beq.n	8004528 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004512:	4b19      	ldr	r3, [pc, #100]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	4a1a      	ldr	r2, [pc, #104]	@ (8004580 <HAL_RCC_ClockConfig+0x280>)
 8004518:	4013      	ands	r3, r2
 800451a:	0019      	movs	r1, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	00da      	lsls	r2, r3, #3
 8004522:	4b15      	ldr	r3, [pc, #84]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 8004524:	430a      	orrs	r2, r1
 8004526:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004528:	f000 f832 	bl	8004590 <HAL_RCC_GetSysClockFreq>
 800452c:	0001      	movs	r1, r0
 800452e:	4b12      	ldr	r3, [pc, #72]	@ (8004578 <HAL_RCC_ClockConfig+0x278>)
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	091b      	lsrs	r3, r3, #4
 8004534:	220f      	movs	r2, #15
 8004536:	4013      	ands	r3, r2
 8004538:	4a12      	ldr	r2, [pc, #72]	@ (8004584 <HAL_RCC_ClockConfig+0x284>)
 800453a:	5cd3      	ldrb	r3, [r2, r3]
 800453c:	000a      	movs	r2, r1
 800453e:	40da      	lsrs	r2, r3
 8004540:	4b11      	ldr	r3, [pc, #68]	@ (8004588 <HAL_RCC_ClockConfig+0x288>)
 8004542:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004544:	4b11      	ldr	r3, [pc, #68]	@ (800458c <HAL_RCC_ClockConfig+0x28c>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	250b      	movs	r5, #11
 800454a:	197c      	adds	r4, r7, r5
 800454c:	0018      	movs	r0, r3
 800454e:	f7fe f897 	bl	8002680 <HAL_InitTick>
 8004552:	0003      	movs	r3, r0
 8004554:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004556:	197b      	adds	r3, r7, r5
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d002      	beq.n	8004564 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800455e:	197b      	adds	r3, r7, r5
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	e000      	b.n	8004566 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	0018      	movs	r0, r3
 8004568:	46bd      	mov	sp, r7
 800456a:	b004      	add	sp, #16
 800456c:	bdb0      	pop	{r4, r5, r7, pc}
 800456e:	46c0      	nop			@ (mov r8, r8)
 8004570:	40022000 	.word	0x40022000
 8004574:	00001388 	.word	0x00001388
 8004578:	40021000 	.word	0x40021000
 800457c:	fffff8ff 	.word	0xfffff8ff
 8004580:	ffffc7ff 	.word	0xffffc7ff
 8004584:	08006148 	.word	0x08006148
 8004588:	20000000 	.word	0x20000000
 800458c:	20000004 	.word	0x20000004

08004590 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004596:	4b3c      	ldr	r3, [pc, #240]	@ (8004688 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	220c      	movs	r2, #12
 80045a0:	4013      	ands	r3, r2
 80045a2:	2b0c      	cmp	r3, #12
 80045a4:	d013      	beq.n	80045ce <HAL_RCC_GetSysClockFreq+0x3e>
 80045a6:	d85c      	bhi.n	8004662 <HAL_RCC_GetSysClockFreq+0xd2>
 80045a8:	2b04      	cmp	r3, #4
 80045aa:	d002      	beq.n	80045b2 <HAL_RCC_GetSysClockFreq+0x22>
 80045ac:	2b08      	cmp	r3, #8
 80045ae:	d00b      	beq.n	80045c8 <HAL_RCC_GetSysClockFreq+0x38>
 80045b0:	e057      	b.n	8004662 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80045b2:	4b35      	ldr	r3, [pc, #212]	@ (8004688 <HAL_RCC_GetSysClockFreq+0xf8>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2210      	movs	r2, #16
 80045b8:	4013      	ands	r3, r2
 80045ba:	d002      	beq.n	80045c2 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80045bc:	4b33      	ldr	r3, [pc, #204]	@ (800468c <HAL_RCC_GetSysClockFreq+0xfc>)
 80045be:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80045c0:	e05d      	b.n	800467e <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80045c2:	4b33      	ldr	r3, [pc, #204]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x100>)
 80045c4:	613b      	str	r3, [r7, #16]
      break;
 80045c6:	e05a      	b.n	800467e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045c8:	4b32      	ldr	r3, [pc, #200]	@ (8004694 <HAL_RCC_GetSysClockFreq+0x104>)
 80045ca:	613b      	str	r3, [r7, #16]
      break;
 80045cc:	e057      	b.n	800467e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	0c9b      	lsrs	r3, r3, #18
 80045d2:	220f      	movs	r2, #15
 80045d4:	4013      	ands	r3, r2
 80045d6:	4a30      	ldr	r2, [pc, #192]	@ (8004698 <HAL_RCC_GetSysClockFreq+0x108>)
 80045d8:	5cd3      	ldrb	r3, [r2, r3]
 80045da:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	0d9b      	lsrs	r3, r3, #22
 80045e0:	2203      	movs	r2, #3
 80045e2:	4013      	ands	r3, r2
 80045e4:	3301      	adds	r3, #1
 80045e6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045e8:	4b27      	ldr	r3, [pc, #156]	@ (8004688 <HAL_RCC_GetSysClockFreq+0xf8>)
 80045ea:	68da      	ldr	r2, [r3, #12]
 80045ec:	2380      	movs	r3, #128	@ 0x80
 80045ee:	025b      	lsls	r3, r3, #9
 80045f0:	4013      	ands	r3, r2
 80045f2:	d00f      	beq.n	8004614 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80045f4:	68b9      	ldr	r1, [r7, #8]
 80045f6:	000a      	movs	r2, r1
 80045f8:	0152      	lsls	r2, r2, #5
 80045fa:	1a52      	subs	r2, r2, r1
 80045fc:	0193      	lsls	r3, r2, #6
 80045fe:	1a9b      	subs	r3, r3, r2
 8004600:	00db      	lsls	r3, r3, #3
 8004602:	185b      	adds	r3, r3, r1
 8004604:	025b      	lsls	r3, r3, #9
 8004606:	6879      	ldr	r1, [r7, #4]
 8004608:	0018      	movs	r0, r3
 800460a:	f7fb fd87 	bl	800011c <__udivsi3>
 800460e:	0003      	movs	r3, r0
 8004610:	617b      	str	r3, [r7, #20]
 8004612:	e023      	b.n	800465c <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004614:	4b1c      	ldr	r3, [pc, #112]	@ (8004688 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2210      	movs	r2, #16
 800461a:	4013      	ands	r3, r2
 800461c:	d00f      	beq.n	800463e <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800461e:	68b9      	ldr	r1, [r7, #8]
 8004620:	000a      	movs	r2, r1
 8004622:	0152      	lsls	r2, r2, #5
 8004624:	1a52      	subs	r2, r2, r1
 8004626:	0193      	lsls	r3, r2, #6
 8004628:	1a9b      	subs	r3, r3, r2
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	185b      	adds	r3, r3, r1
 800462e:	021b      	lsls	r3, r3, #8
 8004630:	6879      	ldr	r1, [r7, #4]
 8004632:	0018      	movs	r0, r3
 8004634:	f7fb fd72 	bl	800011c <__udivsi3>
 8004638:	0003      	movs	r3, r0
 800463a:	617b      	str	r3, [r7, #20]
 800463c:	e00e      	b.n	800465c <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800463e:	68b9      	ldr	r1, [r7, #8]
 8004640:	000a      	movs	r2, r1
 8004642:	0152      	lsls	r2, r2, #5
 8004644:	1a52      	subs	r2, r2, r1
 8004646:	0193      	lsls	r3, r2, #6
 8004648:	1a9b      	subs	r3, r3, r2
 800464a:	00db      	lsls	r3, r3, #3
 800464c:	185b      	adds	r3, r3, r1
 800464e:	029b      	lsls	r3, r3, #10
 8004650:	6879      	ldr	r1, [r7, #4]
 8004652:	0018      	movs	r0, r3
 8004654:	f7fb fd62 	bl	800011c <__udivsi3>
 8004658:	0003      	movs	r3, r0
 800465a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	613b      	str	r3, [r7, #16]
      break;
 8004660:	e00d      	b.n	800467e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004662:	4b09      	ldr	r3, [pc, #36]	@ (8004688 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	0b5b      	lsrs	r3, r3, #13
 8004668:	2207      	movs	r2, #7
 800466a:	4013      	ands	r3, r2
 800466c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	3301      	adds	r3, #1
 8004672:	2280      	movs	r2, #128	@ 0x80
 8004674:	0212      	lsls	r2, r2, #8
 8004676:	409a      	lsls	r2, r3
 8004678:	0013      	movs	r3, r2
 800467a:	613b      	str	r3, [r7, #16]
      break;
 800467c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800467e:	693b      	ldr	r3, [r7, #16]
}
 8004680:	0018      	movs	r0, r3
 8004682:	46bd      	mov	sp, r7
 8004684:	b006      	add	sp, #24
 8004686:	bd80      	pop	{r7, pc}
 8004688:	40021000 	.word	0x40021000
 800468c:	003d0900 	.word	0x003d0900
 8004690:	00f42400 	.word	0x00f42400
 8004694:	007a1200 	.word	0x007a1200
 8004698:	08006160 	.word	0x08006160

0800469c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046a0:	4b02      	ldr	r3, [pc, #8]	@ (80046ac <HAL_RCC_GetHCLKFreq+0x10>)
 80046a2:	681b      	ldr	r3, [r3, #0]
}
 80046a4:	0018      	movs	r0, r3
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	46c0      	nop			@ (mov r8, r8)
 80046ac:	20000000 	.word	0x20000000

080046b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80046b4:	f7ff fff2 	bl	800469c <HAL_RCC_GetHCLKFreq>
 80046b8:	0001      	movs	r1, r0
 80046ba:	4b06      	ldr	r3, [pc, #24]	@ (80046d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	0a1b      	lsrs	r3, r3, #8
 80046c0:	2207      	movs	r2, #7
 80046c2:	4013      	ands	r3, r2
 80046c4:	4a04      	ldr	r2, [pc, #16]	@ (80046d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80046c6:	5cd3      	ldrb	r3, [r2, r3]
 80046c8:	40d9      	lsrs	r1, r3
 80046ca:	000b      	movs	r3, r1
}
 80046cc:	0018      	movs	r0, r3
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	46c0      	nop			@ (mov r8, r8)
 80046d4:	40021000 	.word	0x40021000
 80046d8:	08006158 	.word	0x08006158

080046dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046e0:	f7ff ffdc 	bl	800469c <HAL_RCC_GetHCLKFreq>
 80046e4:	0001      	movs	r1, r0
 80046e6:	4b06      	ldr	r3, [pc, #24]	@ (8004700 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	0adb      	lsrs	r3, r3, #11
 80046ec:	2207      	movs	r2, #7
 80046ee:	4013      	ands	r3, r2
 80046f0:	4a04      	ldr	r2, [pc, #16]	@ (8004704 <HAL_RCC_GetPCLK2Freq+0x28>)
 80046f2:	5cd3      	ldrb	r3, [r2, r3]
 80046f4:	40d9      	lsrs	r1, r3
 80046f6:	000b      	movs	r3, r1
}
 80046f8:	0018      	movs	r0, r3
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	46c0      	nop			@ (mov r8, r8)
 8004700:	40021000 	.word	0x40021000
 8004704:	08006158 	.word	0x08006158

08004708 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b086      	sub	sp, #24
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004710:	2317      	movs	r3, #23
 8004712:	18fb      	adds	r3, r7, r3
 8004714:	2200      	movs	r2, #0
 8004716:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2220      	movs	r2, #32
 800471e:	4013      	ands	r3, r2
 8004720:	d106      	bne.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	2380      	movs	r3, #128	@ 0x80
 8004728:	011b      	lsls	r3, r3, #4
 800472a:	4013      	ands	r3, r2
 800472c:	d100      	bne.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x28>
 800472e:	e104      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004730:	4bb9      	ldr	r3, [pc, #740]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004732:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004734:	2380      	movs	r3, #128	@ 0x80
 8004736:	055b      	lsls	r3, r3, #21
 8004738:	4013      	ands	r3, r2
 800473a:	d10a      	bne.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800473c:	4bb6      	ldr	r3, [pc, #728]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800473e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004740:	4bb5      	ldr	r3, [pc, #724]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004742:	2180      	movs	r1, #128	@ 0x80
 8004744:	0549      	lsls	r1, r1, #21
 8004746:	430a      	orrs	r2, r1
 8004748:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800474a:	2317      	movs	r3, #23
 800474c:	18fb      	adds	r3, r7, r3
 800474e:	2201      	movs	r2, #1
 8004750:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004752:	4bb2      	ldr	r3, [pc, #712]	@ (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	2380      	movs	r3, #128	@ 0x80
 8004758:	005b      	lsls	r3, r3, #1
 800475a:	4013      	ands	r3, r2
 800475c:	d11a      	bne.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800475e:	4baf      	ldr	r3, [pc, #700]	@ (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	4bae      	ldr	r3, [pc, #696]	@ (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004764:	2180      	movs	r1, #128	@ 0x80
 8004766:	0049      	lsls	r1, r1, #1
 8004768:	430a      	orrs	r2, r1
 800476a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800476c:	f7fd ffce 	bl	800270c <HAL_GetTick>
 8004770:	0003      	movs	r3, r0
 8004772:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004774:	e008      	b.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004776:	f7fd ffc9 	bl	800270c <HAL_GetTick>
 800477a:	0002      	movs	r2, r0
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	2b64      	cmp	r3, #100	@ 0x64
 8004782:	d901      	bls.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e143      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004788:	4ba4      	ldr	r3, [pc, #656]	@ (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	2380      	movs	r3, #128	@ 0x80
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	4013      	ands	r3, r2
 8004792:	d0f0      	beq.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004794:	4ba0      	ldr	r3, [pc, #640]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	23c0      	movs	r3, #192	@ 0xc0
 800479a:	039b      	lsls	r3, r3, #14
 800479c:	4013      	ands	r3, r2
 800479e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685a      	ldr	r2, [r3, #4]
 80047a4:	23c0      	movs	r3, #192	@ 0xc0
 80047a6:	039b      	lsls	r3, r3, #14
 80047a8:	4013      	ands	r3, r2
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d107      	bne.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	689a      	ldr	r2, [r3, #8]
 80047b4:	23c0      	movs	r3, #192	@ 0xc0
 80047b6:	039b      	lsls	r3, r3, #14
 80047b8:	4013      	ands	r3, r2
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	429a      	cmp	r2, r3
 80047be:	d013      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685a      	ldr	r2, [r3, #4]
 80047c4:	23c0      	movs	r3, #192	@ 0xc0
 80047c6:	029b      	lsls	r3, r3, #10
 80047c8:	401a      	ands	r2, r3
 80047ca:	23c0      	movs	r3, #192	@ 0xc0
 80047cc:	029b      	lsls	r3, r3, #10
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d10a      	bne.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80047d2:	4b91      	ldr	r3, [pc, #580]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	2380      	movs	r3, #128	@ 0x80
 80047d8:	029b      	lsls	r3, r3, #10
 80047da:	401a      	ands	r2, r3
 80047dc:	2380      	movs	r3, #128	@ 0x80
 80047de:	029b      	lsls	r3, r3, #10
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d101      	bne.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e113      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80047e8:	4b8b      	ldr	r3, [pc, #556]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80047ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80047ec:	23c0      	movs	r3, #192	@ 0xc0
 80047ee:	029b      	lsls	r3, r3, #10
 80047f0:	4013      	ands	r3, r2
 80047f2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d049      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x186>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685a      	ldr	r2, [r3, #4]
 80047fe:	23c0      	movs	r3, #192	@ 0xc0
 8004800:	029b      	lsls	r3, r3, #10
 8004802:	4013      	ands	r3, r2
 8004804:	68fa      	ldr	r2, [r7, #12]
 8004806:	429a      	cmp	r2, r3
 8004808:	d004      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	2220      	movs	r2, #32
 8004810:	4013      	ands	r3, r2
 8004812:	d10d      	bne.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689a      	ldr	r2, [r3, #8]
 8004818:	23c0      	movs	r3, #192	@ 0xc0
 800481a:	029b      	lsls	r3, r3, #10
 800481c:	4013      	ands	r3, r2
 800481e:	68fa      	ldr	r2, [r7, #12]
 8004820:	429a      	cmp	r2, r3
 8004822:	d034      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	2380      	movs	r3, #128	@ 0x80
 800482a:	011b      	lsls	r3, r3, #4
 800482c:	4013      	ands	r3, r2
 800482e:	d02e      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004830:	4b79      	ldr	r3, [pc, #484]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004834:	4a7a      	ldr	r2, [pc, #488]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8004836:	4013      	ands	r3, r2
 8004838:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800483a:	4b77      	ldr	r3, [pc, #476]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800483c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800483e:	4b76      	ldr	r3, [pc, #472]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004840:	2180      	movs	r1, #128	@ 0x80
 8004842:	0309      	lsls	r1, r1, #12
 8004844:	430a      	orrs	r2, r1
 8004846:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004848:	4b73      	ldr	r3, [pc, #460]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800484a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800484c:	4b72      	ldr	r3, [pc, #456]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800484e:	4975      	ldr	r1, [pc, #468]	@ (8004a24 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004850:	400a      	ands	r2, r1
 8004852:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004854:	4b70      	ldr	r3, [pc, #448]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004856:	68fa      	ldr	r2, [r7, #12]
 8004858:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	2380      	movs	r3, #128	@ 0x80
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	4013      	ands	r3, r2
 8004862:	d014      	beq.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004864:	f7fd ff52 	bl	800270c <HAL_GetTick>
 8004868:	0003      	movs	r3, r0
 800486a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800486c:	e009      	b.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800486e:	f7fd ff4d 	bl	800270c <HAL_GetTick>
 8004872:	0002      	movs	r2, r0
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	4a6b      	ldr	r2, [pc, #428]	@ (8004a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d901      	bls.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e0c6      	b.n	8004a10 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004882:	4b65      	ldr	r3, [pc, #404]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004884:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004886:	2380      	movs	r3, #128	@ 0x80
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	4013      	ands	r3, r2
 800488c:	d0ef      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	2380      	movs	r3, #128	@ 0x80
 8004894:	011b      	lsls	r3, r3, #4
 8004896:	4013      	ands	r3, r2
 8004898:	d01f      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	689a      	ldr	r2, [r3, #8]
 800489e:	23c0      	movs	r3, #192	@ 0xc0
 80048a0:	029b      	lsls	r3, r3, #10
 80048a2:	401a      	ands	r2, r3
 80048a4:	23c0      	movs	r3, #192	@ 0xc0
 80048a6:	029b      	lsls	r3, r3, #10
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d10c      	bne.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80048ac:	4b5a      	ldr	r3, [pc, #360]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a5e      	ldr	r2, [pc, #376]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80048b2:	4013      	ands	r3, r2
 80048b4:	0019      	movs	r1, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689a      	ldr	r2, [r3, #8]
 80048ba:	23c0      	movs	r3, #192	@ 0xc0
 80048bc:	039b      	lsls	r3, r3, #14
 80048be:	401a      	ands	r2, r3
 80048c0:	4b55      	ldr	r3, [pc, #340]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80048c2:	430a      	orrs	r2, r1
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	4b54      	ldr	r3, [pc, #336]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80048c8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	689a      	ldr	r2, [r3, #8]
 80048ce:	23c0      	movs	r3, #192	@ 0xc0
 80048d0:	029b      	lsls	r3, r3, #10
 80048d2:	401a      	ands	r2, r3
 80048d4:	4b50      	ldr	r3, [pc, #320]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80048d6:	430a      	orrs	r2, r1
 80048d8:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2220      	movs	r2, #32
 80048e0:	4013      	ands	r3, r2
 80048e2:	d01f      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685a      	ldr	r2, [r3, #4]
 80048e8:	23c0      	movs	r3, #192	@ 0xc0
 80048ea:	029b      	lsls	r3, r3, #10
 80048ec:	401a      	ands	r2, r3
 80048ee:	23c0      	movs	r3, #192	@ 0xc0
 80048f0:	029b      	lsls	r3, r3, #10
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d10c      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x208>
 80048f6:	4b48      	ldr	r3, [pc, #288]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a4c      	ldr	r2, [pc, #304]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80048fc:	4013      	ands	r3, r2
 80048fe:	0019      	movs	r1, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685a      	ldr	r2, [r3, #4]
 8004904:	23c0      	movs	r3, #192	@ 0xc0
 8004906:	039b      	lsls	r3, r3, #14
 8004908:	401a      	ands	r2, r3
 800490a:	4b43      	ldr	r3, [pc, #268]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800490c:	430a      	orrs	r2, r1
 800490e:	601a      	str	r2, [r3, #0]
 8004910:	4b41      	ldr	r3, [pc, #260]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004912:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685a      	ldr	r2, [r3, #4]
 8004918:	23c0      	movs	r3, #192	@ 0xc0
 800491a:	029b      	lsls	r3, r3, #10
 800491c:	401a      	ands	r2, r3
 800491e:	4b3e      	ldr	r3, [pc, #248]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004920:	430a      	orrs	r2, r1
 8004922:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004924:	2317      	movs	r3, #23
 8004926:	18fb      	adds	r3, r7, r3
 8004928:	781b      	ldrb	r3, [r3, #0]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d105      	bne.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800492e:	4b3a      	ldr	r3, [pc, #232]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004930:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004932:	4b39      	ldr	r3, [pc, #228]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004934:	493e      	ldr	r1, [pc, #248]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8004936:	400a      	ands	r2, r1
 8004938:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2201      	movs	r2, #1
 8004940:	4013      	ands	r3, r2
 8004942:	d009      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004944:	4b34      	ldr	r3, [pc, #208]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004948:	2203      	movs	r2, #3
 800494a:	4393      	bics	r3, r2
 800494c:	0019      	movs	r1, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68da      	ldr	r2, [r3, #12]
 8004952:	4b31      	ldr	r3, [pc, #196]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004954:	430a      	orrs	r2, r1
 8004956:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2202      	movs	r2, #2
 800495e:	4013      	ands	r3, r2
 8004960:	d009      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004962:	4b2d      	ldr	r3, [pc, #180]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004966:	220c      	movs	r2, #12
 8004968:	4393      	bics	r3, r2
 800496a:	0019      	movs	r1, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	691a      	ldr	r2, [r3, #16]
 8004970:	4b29      	ldr	r3, [pc, #164]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004972:	430a      	orrs	r2, r1
 8004974:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	2204      	movs	r2, #4
 800497c:	4013      	ands	r3, r2
 800497e:	d009      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004980:	4b25      	ldr	r3, [pc, #148]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004984:	4a2b      	ldr	r2, [pc, #172]	@ (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8004986:	4013      	ands	r3, r2
 8004988:	0019      	movs	r1, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	695a      	ldr	r2, [r3, #20]
 800498e:	4b22      	ldr	r3, [pc, #136]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004990:	430a      	orrs	r2, r1
 8004992:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2208      	movs	r2, #8
 800499a:	4013      	ands	r3, r2
 800499c:	d009      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800499e:	4b1e      	ldr	r3, [pc, #120]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049a2:	4a25      	ldr	r2, [pc, #148]	@ (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80049a4:	4013      	ands	r3, r2
 80049a6:	0019      	movs	r1, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	699a      	ldr	r2, [r3, #24]
 80049ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049ae:	430a      	orrs	r2, r1
 80049b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	2380      	movs	r3, #128	@ 0x80
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	4013      	ands	r3, r2
 80049bc:	d009      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049be:	4b16      	ldr	r3, [pc, #88]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049c2:	4a17      	ldr	r2, [pc, #92]	@ (8004a20 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80049c4:	4013      	ands	r3, r2
 80049c6:	0019      	movs	r1, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	69da      	ldr	r2, [r3, #28]
 80049cc:	4b12      	ldr	r3, [pc, #72]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049ce:	430a      	orrs	r2, r1
 80049d0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2240      	movs	r2, #64	@ 0x40
 80049d8:	4013      	ands	r3, r2
 80049da:	d009      	beq.n	80049f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049e0:	4a16      	ldr	r2, [pc, #88]	@ (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80049e2:	4013      	ands	r3, r2
 80049e4:	0019      	movs	r1, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049ec:	430a      	orrs	r2, r1
 80049ee:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2280      	movs	r2, #128	@ 0x80
 80049f6:	4013      	ands	r3, r2
 80049f8:	d009      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80049fa:	4b07      	ldr	r3, [pc, #28]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80049fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049fe:	4a10      	ldr	r2, [pc, #64]	@ (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a00:	4013      	ands	r3, r2
 8004a02:	0019      	movs	r1, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6a1a      	ldr	r2, [r3, #32]
 8004a08:	4b03      	ldr	r3, [pc, #12]	@ (8004a18 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004a0a:	430a      	orrs	r2, r1
 8004a0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	0018      	movs	r0, r3
 8004a12:	46bd      	mov	sp, r7
 8004a14:	b006      	add	sp, #24
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	40021000 	.word	0x40021000
 8004a1c:	40007000 	.word	0x40007000
 8004a20:	fffcffff 	.word	0xfffcffff
 8004a24:	fff7ffff 	.word	0xfff7ffff
 8004a28:	00001388 	.word	0x00001388
 8004a2c:	ffcfffff 	.word	0xffcfffff
 8004a30:	efffffff 	.word	0xefffffff
 8004a34:	fffff3ff 	.word	0xfffff3ff
 8004a38:	ffffcfff 	.word	0xffffcfff
 8004a3c:	fbffffff 	.word	0xfbffffff
 8004a40:	fff3ffff 	.word	0xfff3ffff

08004a44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d101      	bne.n	8004a56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e044      	b.n	8004ae0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d107      	bne.n	8004a6e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2278      	movs	r2, #120	@ 0x78
 8004a62:	2100      	movs	r1, #0
 8004a64:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	0018      	movs	r0, r3
 8004a6a:	f7fc ffe1 	bl	8001a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2224      	movs	r2, #36	@ 0x24
 8004a72:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2101      	movs	r1, #1
 8004a80:	438a      	bics	r2, r1
 8004a82:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d003      	beq.n	8004a94 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	0018      	movs	r0, r3
 8004a90:	f000 faca 	bl	8005028 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	0018      	movs	r0, r3
 8004a98:	f000 f828 	bl	8004aec <UART_SetConfig>
 8004a9c:	0003      	movs	r3, r0
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d101      	bne.n	8004aa6 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e01c      	b.n	8004ae0 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	685a      	ldr	r2, [r3, #4]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	490d      	ldr	r1, [pc, #52]	@ (8004ae8 <HAL_UART_Init+0xa4>)
 8004ab2:	400a      	ands	r2, r1
 8004ab4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	689a      	ldr	r2, [r3, #8]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	212a      	movs	r1, #42	@ 0x2a
 8004ac2:	438a      	bics	r2, r1
 8004ac4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	2101      	movs	r1, #1
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	0018      	movs	r0, r3
 8004ada:	f000 fb59 	bl	8005190 <UART_CheckIdleState>
 8004ade:	0003      	movs	r3, r0
}
 8004ae0:	0018      	movs	r0, r3
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	b002      	add	sp, #8
 8004ae6:	bd80      	pop	{r7, pc}
 8004ae8:	ffffb7ff 	.word	0xffffb7ff

08004aec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004aec:	b5b0      	push	{r4, r5, r7, lr}
 8004aee:	b08e      	sub	sp, #56	@ 0x38
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004af4:	231a      	movs	r3, #26
 8004af6:	2218      	movs	r2, #24
 8004af8:	189b      	adds	r3, r3, r2
 8004afa:	19db      	adds	r3, r3, r7
 8004afc:	2200      	movs	r2, #0
 8004afe:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	689a      	ldr	r2, [r3, #8]
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	431a      	orrs	r2, r3
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	69db      	ldr	r3, [r3, #28]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b18:	69fb      	ldr	r3, [r7, #28]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4ac3      	ldr	r2, [pc, #780]	@ (8004e2c <UART_SetConfig+0x340>)
 8004b20:	4013      	ands	r3, r2
 8004b22:	0019      	movs	r1, r3
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	4abe      	ldr	r2, [pc, #760]	@ (8004e30 <UART_SetConfig+0x344>)
 8004b36:	4013      	ands	r3, r2
 8004b38:	0019      	movs	r1, r3
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	68da      	ldr	r2, [r3, #12]
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	430a      	orrs	r2, r1
 8004b44:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4ab8      	ldr	r2, [pc, #736]	@ (8004e34 <UART_SetConfig+0x348>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d004      	beq.n	8004b60 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	6a1b      	ldr	r3, [r3, #32]
 8004b5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	4ab4      	ldr	r2, [pc, #720]	@ (8004e38 <UART_SetConfig+0x34c>)
 8004b68:	4013      	ands	r3, r2
 8004b6a:	0019      	movs	r1, r3
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b72:	430a      	orrs	r2, r1
 8004b74:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4ab0      	ldr	r2, [pc, #704]	@ (8004e3c <UART_SetConfig+0x350>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d131      	bne.n	8004be4 <UART_SetConfig+0xf8>
 8004b80:	4baf      	ldr	r3, [pc, #700]	@ (8004e40 <UART_SetConfig+0x354>)
 8004b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b84:	2203      	movs	r2, #3
 8004b86:	4013      	ands	r3, r2
 8004b88:	2b03      	cmp	r3, #3
 8004b8a:	d01d      	beq.n	8004bc8 <UART_SetConfig+0xdc>
 8004b8c:	d823      	bhi.n	8004bd6 <UART_SetConfig+0xea>
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d00c      	beq.n	8004bac <UART_SetConfig+0xc0>
 8004b92:	d820      	bhi.n	8004bd6 <UART_SetConfig+0xea>
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d002      	beq.n	8004b9e <UART_SetConfig+0xb2>
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d00e      	beq.n	8004bba <UART_SetConfig+0xce>
 8004b9c:	e01b      	b.n	8004bd6 <UART_SetConfig+0xea>
 8004b9e:	231b      	movs	r3, #27
 8004ba0:	2218      	movs	r2, #24
 8004ba2:	189b      	adds	r3, r3, r2
 8004ba4:	19db      	adds	r3, r3, r7
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	701a      	strb	r2, [r3, #0]
 8004baa:	e0b4      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004bac:	231b      	movs	r3, #27
 8004bae:	2218      	movs	r2, #24
 8004bb0:	189b      	adds	r3, r3, r2
 8004bb2:	19db      	adds	r3, r3, r7
 8004bb4:	2202      	movs	r2, #2
 8004bb6:	701a      	strb	r2, [r3, #0]
 8004bb8:	e0ad      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004bba:	231b      	movs	r3, #27
 8004bbc:	2218      	movs	r2, #24
 8004bbe:	189b      	adds	r3, r3, r2
 8004bc0:	19db      	adds	r3, r3, r7
 8004bc2:	2204      	movs	r2, #4
 8004bc4:	701a      	strb	r2, [r3, #0]
 8004bc6:	e0a6      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004bc8:	231b      	movs	r3, #27
 8004bca:	2218      	movs	r2, #24
 8004bcc:	189b      	adds	r3, r3, r2
 8004bce:	19db      	adds	r3, r3, r7
 8004bd0:	2208      	movs	r2, #8
 8004bd2:	701a      	strb	r2, [r3, #0]
 8004bd4:	e09f      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004bd6:	231b      	movs	r3, #27
 8004bd8:	2218      	movs	r2, #24
 8004bda:	189b      	adds	r3, r3, r2
 8004bdc:	19db      	adds	r3, r3, r7
 8004bde:	2210      	movs	r2, #16
 8004be0:	701a      	strb	r2, [r3, #0]
 8004be2:	e098      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a96      	ldr	r2, [pc, #600]	@ (8004e44 <UART_SetConfig+0x358>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d131      	bne.n	8004c52 <UART_SetConfig+0x166>
 8004bee:	4b94      	ldr	r3, [pc, #592]	@ (8004e40 <UART_SetConfig+0x354>)
 8004bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bf2:	220c      	movs	r2, #12
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	2b0c      	cmp	r3, #12
 8004bf8:	d01d      	beq.n	8004c36 <UART_SetConfig+0x14a>
 8004bfa:	d823      	bhi.n	8004c44 <UART_SetConfig+0x158>
 8004bfc:	2b08      	cmp	r3, #8
 8004bfe:	d00c      	beq.n	8004c1a <UART_SetConfig+0x12e>
 8004c00:	d820      	bhi.n	8004c44 <UART_SetConfig+0x158>
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d002      	beq.n	8004c0c <UART_SetConfig+0x120>
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d00e      	beq.n	8004c28 <UART_SetConfig+0x13c>
 8004c0a:	e01b      	b.n	8004c44 <UART_SetConfig+0x158>
 8004c0c:	231b      	movs	r3, #27
 8004c0e:	2218      	movs	r2, #24
 8004c10:	189b      	adds	r3, r3, r2
 8004c12:	19db      	adds	r3, r3, r7
 8004c14:	2200      	movs	r2, #0
 8004c16:	701a      	strb	r2, [r3, #0]
 8004c18:	e07d      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004c1a:	231b      	movs	r3, #27
 8004c1c:	2218      	movs	r2, #24
 8004c1e:	189b      	adds	r3, r3, r2
 8004c20:	19db      	adds	r3, r3, r7
 8004c22:	2202      	movs	r2, #2
 8004c24:	701a      	strb	r2, [r3, #0]
 8004c26:	e076      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004c28:	231b      	movs	r3, #27
 8004c2a:	2218      	movs	r2, #24
 8004c2c:	189b      	adds	r3, r3, r2
 8004c2e:	19db      	adds	r3, r3, r7
 8004c30:	2204      	movs	r2, #4
 8004c32:	701a      	strb	r2, [r3, #0]
 8004c34:	e06f      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004c36:	231b      	movs	r3, #27
 8004c38:	2218      	movs	r2, #24
 8004c3a:	189b      	adds	r3, r3, r2
 8004c3c:	19db      	adds	r3, r3, r7
 8004c3e:	2208      	movs	r2, #8
 8004c40:	701a      	strb	r2, [r3, #0]
 8004c42:	e068      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004c44:	231b      	movs	r3, #27
 8004c46:	2218      	movs	r2, #24
 8004c48:	189b      	adds	r3, r3, r2
 8004c4a:	19db      	adds	r3, r3, r7
 8004c4c:	2210      	movs	r2, #16
 8004c4e:	701a      	strb	r2, [r3, #0]
 8004c50:	e061      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a7c      	ldr	r2, [pc, #496]	@ (8004e48 <UART_SetConfig+0x35c>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d106      	bne.n	8004c6a <UART_SetConfig+0x17e>
 8004c5c:	231b      	movs	r3, #27
 8004c5e:	2218      	movs	r2, #24
 8004c60:	189b      	adds	r3, r3, r2
 8004c62:	19db      	adds	r3, r3, r7
 8004c64:	2200      	movs	r2, #0
 8004c66:	701a      	strb	r2, [r3, #0]
 8004c68:	e055      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a77      	ldr	r2, [pc, #476]	@ (8004e4c <UART_SetConfig+0x360>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d106      	bne.n	8004c82 <UART_SetConfig+0x196>
 8004c74:	231b      	movs	r3, #27
 8004c76:	2218      	movs	r2, #24
 8004c78:	189b      	adds	r3, r3, r2
 8004c7a:	19db      	adds	r3, r3, r7
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	701a      	strb	r2, [r3, #0]
 8004c80:	e049      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a6b      	ldr	r2, [pc, #428]	@ (8004e34 <UART_SetConfig+0x348>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d13e      	bne.n	8004d0a <UART_SetConfig+0x21e>
 8004c8c:	4b6c      	ldr	r3, [pc, #432]	@ (8004e40 <UART_SetConfig+0x354>)
 8004c8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c90:	23c0      	movs	r3, #192	@ 0xc0
 8004c92:	011b      	lsls	r3, r3, #4
 8004c94:	4013      	ands	r3, r2
 8004c96:	22c0      	movs	r2, #192	@ 0xc0
 8004c98:	0112      	lsls	r2, r2, #4
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d027      	beq.n	8004cee <UART_SetConfig+0x202>
 8004c9e:	22c0      	movs	r2, #192	@ 0xc0
 8004ca0:	0112      	lsls	r2, r2, #4
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d82a      	bhi.n	8004cfc <UART_SetConfig+0x210>
 8004ca6:	2280      	movs	r2, #128	@ 0x80
 8004ca8:	0112      	lsls	r2, r2, #4
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d011      	beq.n	8004cd2 <UART_SetConfig+0x1e6>
 8004cae:	2280      	movs	r2, #128	@ 0x80
 8004cb0:	0112      	lsls	r2, r2, #4
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d822      	bhi.n	8004cfc <UART_SetConfig+0x210>
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d004      	beq.n	8004cc4 <UART_SetConfig+0x1d8>
 8004cba:	2280      	movs	r2, #128	@ 0x80
 8004cbc:	00d2      	lsls	r2, r2, #3
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d00e      	beq.n	8004ce0 <UART_SetConfig+0x1f4>
 8004cc2:	e01b      	b.n	8004cfc <UART_SetConfig+0x210>
 8004cc4:	231b      	movs	r3, #27
 8004cc6:	2218      	movs	r2, #24
 8004cc8:	189b      	adds	r3, r3, r2
 8004cca:	19db      	adds	r3, r3, r7
 8004ccc:	2200      	movs	r2, #0
 8004cce:	701a      	strb	r2, [r3, #0]
 8004cd0:	e021      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004cd2:	231b      	movs	r3, #27
 8004cd4:	2218      	movs	r2, #24
 8004cd6:	189b      	adds	r3, r3, r2
 8004cd8:	19db      	adds	r3, r3, r7
 8004cda:	2202      	movs	r2, #2
 8004cdc:	701a      	strb	r2, [r3, #0]
 8004cde:	e01a      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004ce0:	231b      	movs	r3, #27
 8004ce2:	2218      	movs	r2, #24
 8004ce4:	189b      	adds	r3, r3, r2
 8004ce6:	19db      	adds	r3, r3, r7
 8004ce8:	2204      	movs	r2, #4
 8004cea:	701a      	strb	r2, [r3, #0]
 8004cec:	e013      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004cee:	231b      	movs	r3, #27
 8004cf0:	2218      	movs	r2, #24
 8004cf2:	189b      	adds	r3, r3, r2
 8004cf4:	19db      	adds	r3, r3, r7
 8004cf6:	2208      	movs	r2, #8
 8004cf8:	701a      	strb	r2, [r3, #0]
 8004cfa:	e00c      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004cfc:	231b      	movs	r3, #27
 8004cfe:	2218      	movs	r2, #24
 8004d00:	189b      	adds	r3, r3, r2
 8004d02:	19db      	adds	r3, r3, r7
 8004d04:	2210      	movs	r2, #16
 8004d06:	701a      	strb	r2, [r3, #0]
 8004d08:	e005      	b.n	8004d16 <UART_SetConfig+0x22a>
 8004d0a:	231b      	movs	r3, #27
 8004d0c:	2218      	movs	r2, #24
 8004d0e:	189b      	adds	r3, r3, r2
 8004d10:	19db      	adds	r3, r3, r7
 8004d12:	2210      	movs	r2, #16
 8004d14:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a46      	ldr	r2, [pc, #280]	@ (8004e34 <UART_SetConfig+0x348>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d000      	beq.n	8004d22 <UART_SetConfig+0x236>
 8004d20:	e09a      	b.n	8004e58 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004d22:	231b      	movs	r3, #27
 8004d24:	2218      	movs	r2, #24
 8004d26:	189b      	adds	r3, r3, r2
 8004d28:	19db      	adds	r3, r3, r7
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	2b08      	cmp	r3, #8
 8004d2e:	d01d      	beq.n	8004d6c <UART_SetConfig+0x280>
 8004d30:	dc20      	bgt.n	8004d74 <UART_SetConfig+0x288>
 8004d32:	2b04      	cmp	r3, #4
 8004d34:	d015      	beq.n	8004d62 <UART_SetConfig+0x276>
 8004d36:	dc1d      	bgt.n	8004d74 <UART_SetConfig+0x288>
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d002      	beq.n	8004d42 <UART_SetConfig+0x256>
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d005      	beq.n	8004d4c <UART_SetConfig+0x260>
 8004d40:	e018      	b.n	8004d74 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d42:	f7ff fcb5 	bl	80046b0 <HAL_RCC_GetPCLK1Freq>
 8004d46:	0003      	movs	r3, r0
 8004d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d4a:	e01c      	b.n	8004d86 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d4c:	4b3c      	ldr	r3, [pc, #240]	@ (8004e40 <UART_SetConfig+0x354>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2210      	movs	r2, #16
 8004d52:	4013      	ands	r3, r2
 8004d54:	d002      	beq.n	8004d5c <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004d56:	4b3e      	ldr	r3, [pc, #248]	@ (8004e50 <UART_SetConfig+0x364>)
 8004d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004d5a:	e014      	b.n	8004d86 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8004d5c:	4b3d      	ldr	r3, [pc, #244]	@ (8004e54 <UART_SetConfig+0x368>)
 8004d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d60:	e011      	b.n	8004d86 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d62:	f7ff fc15 	bl	8004590 <HAL_RCC_GetSysClockFreq>
 8004d66:	0003      	movs	r3, r0
 8004d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d6a:	e00c      	b.n	8004d86 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d6c:	2380      	movs	r3, #128	@ 0x80
 8004d6e:	021b      	lsls	r3, r3, #8
 8004d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004d72:	e008      	b.n	8004d86 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8004d74:	2300      	movs	r3, #0
 8004d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004d78:	231a      	movs	r3, #26
 8004d7a:	2218      	movs	r2, #24
 8004d7c:	189b      	adds	r3, r3, r2
 8004d7e:	19db      	adds	r3, r3, r7
 8004d80:	2201      	movs	r2, #1
 8004d82:	701a      	strb	r2, [r3, #0]
        break;
 8004d84:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d100      	bne.n	8004d8e <UART_SetConfig+0x2a2>
 8004d8c:	e133      	b.n	8004ff6 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	685a      	ldr	r2, [r3, #4]
 8004d92:	0013      	movs	r3, r2
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	189b      	adds	r3, r3, r2
 8004d98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d305      	bcc.n	8004daa <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004da4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d906      	bls.n	8004db8 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8004daa:	231a      	movs	r3, #26
 8004dac:	2218      	movs	r2, #24
 8004dae:	189b      	adds	r3, r3, r2
 8004db0:	19db      	adds	r3, r3, r7
 8004db2:	2201      	movs	r2, #1
 8004db4:	701a      	strb	r2, [r3, #0]
 8004db6:	e11e      	b.n	8004ff6 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dba:	613b      	str	r3, [r7, #16]
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	617b      	str	r3, [r7, #20]
 8004dc0:	6939      	ldr	r1, [r7, #16]
 8004dc2:	697a      	ldr	r2, [r7, #20]
 8004dc4:	000b      	movs	r3, r1
 8004dc6:	0e1b      	lsrs	r3, r3, #24
 8004dc8:	0010      	movs	r0, r2
 8004dca:	0205      	lsls	r5, r0, #8
 8004dcc:	431d      	orrs	r5, r3
 8004dce:	000b      	movs	r3, r1
 8004dd0:	021c      	lsls	r4, r3, #8
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	085b      	lsrs	r3, r3, #1
 8004dd8:	60bb      	str	r3, [r7, #8]
 8004dda:	2300      	movs	r3, #0
 8004ddc:	60fb      	str	r3, [r7, #12]
 8004dde:	68b8      	ldr	r0, [r7, #8]
 8004de0:	68f9      	ldr	r1, [r7, #12]
 8004de2:	1900      	adds	r0, r0, r4
 8004de4:	4169      	adcs	r1, r5
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	603b      	str	r3, [r7, #0]
 8004dec:	2300      	movs	r3, #0
 8004dee:	607b      	str	r3, [r7, #4]
 8004df0:	683a      	ldr	r2, [r7, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f7fb fb08 	bl	8000408 <__aeabi_uldivmod>
 8004df8:	0002      	movs	r2, r0
 8004dfa:	000b      	movs	r3, r1
 8004dfc:	0013      	movs	r3, r2
 8004dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e02:	23c0      	movs	r3, #192	@ 0xc0
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d309      	bcc.n	8004e1e <UART_SetConfig+0x332>
 8004e0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e0c:	2380      	movs	r3, #128	@ 0x80
 8004e0e:	035b      	lsls	r3, r3, #13
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d204      	bcs.n	8004e1e <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e1a:	60da      	str	r2, [r3, #12]
 8004e1c:	e0eb      	b.n	8004ff6 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8004e1e:	231a      	movs	r3, #26
 8004e20:	2218      	movs	r2, #24
 8004e22:	189b      	adds	r3, r3, r2
 8004e24:	19db      	adds	r3, r3, r7
 8004e26:	2201      	movs	r2, #1
 8004e28:	701a      	strb	r2, [r3, #0]
 8004e2a:	e0e4      	b.n	8004ff6 <UART_SetConfig+0x50a>
 8004e2c:	efff69f3 	.word	0xefff69f3
 8004e30:	ffffcfff 	.word	0xffffcfff
 8004e34:	40004800 	.word	0x40004800
 8004e38:	fffff4ff 	.word	0xfffff4ff
 8004e3c:	40013800 	.word	0x40013800
 8004e40:	40021000 	.word	0x40021000
 8004e44:	40004400 	.word	0x40004400
 8004e48:	40004c00 	.word	0x40004c00
 8004e4c:	40005000 	.word	0x40005000
 8004e50:	003d0900 	.word	0x003d0900
 8004e54:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	69da      	ldr	r2, [r3, #28]
 8004e5c:	2380      	movs	r3, #128	@ 0x80
 8004e5e:	021b      	lsls	r3, r3, #8
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d000      	beq.n	8004e66 <UART_SetConfig+0x37a>
 8004e64:	e070      	b.n	8004f48 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8004e66:	231b      	movs	r3, #27
 8004e68:	2218      	movs	r2, #24
 8004e6a:	189b      	adds	r3, r3, r2
 8004e6c:	19db      	adds	r3, r3, r7
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	2b08      	cmp	r3, #8
 8004e72:	d822      	bhi.n	8004eba <UART_SetConfig+0x3ce>
 8004e74:	009a      	lsls	r2, r3, #2
 8004e76:	4b67      	ldr	r3, [pc, #412]	@ (8005014 <UART_SetConfig+0x528>)
 8004e78:	18d3      	adds	r3, r2, r3
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e7e:	f7ff fc17 	bl	80046b0 <HAL_RCC_GetPCLK1Freq>
 8004e82:	0003      	movs	r3, r0
 8004e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e86:	e021      	b.n	8004ecc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e88:	f7ff fc28 	bl	80046dc <HAL_RCC_GetPCLK2Freq>
 8004e8c:	0003      	movs	r3, r0
 8004e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004e90:	e01c      	b.n	8004ecc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e92:	4b61      	ldr	r3, [pc, #388]	@ (8005018 <UART_SetConfig+0x52c>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2210      	movs	r2, #16
 8004e98:	4013      	ands	r3, r2
 8004e9a:	d002      	beq.n	8004ea2 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004e9c:	4b5f      	ldr	r3, [pc, #380]	@ (800501c <UART_SetConfig+0x530>)
 8004e9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004ea0:	e014      	b.n	8004ecc <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8004ea2:	4b5f      	ldr	r3, [pc, #380]	@ (8005020 <UART_SetConfig+0x534>)
 8004ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ea6:	e011      	b.n	8004ecc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ea8:	f7ff fb72 	bl	8004590 <HAL_RCC_GetSysClockFreq>
 8004eac:	0003      	movs	r3, r0
 8004eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004eb0:	e00c      	b.n	8004ecc <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004eb2:	2380      	movs	r3, #128	@ 0x80
 8004eb4:	021b      	lsls	r3, r3, #8
 8004eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004eb8:	e008      	b.n	8004ecc <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004ebe:	231a      	movs	r3, #26
 8004ec0:	2218      	movs	r2, #24
 8004ec2:	189b      	adds	r3, r3, r2
 8004ec4:	19db      	adds	r3, r3, r7
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	701a      	strb	r2, [r3, #0]
        break;
 8004eca:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d100      	bne.n	8004ed4 <UART_SetConfig+0x3e8>
 8004ed2:	e090      	b.n	8004ff6 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ed6:	005a      	lsls	r2, r3, #1
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	085b      	lsrs	r3, r3, #1
 8004ede:	18d2      	adds	r2, r2, r3
 8004ee0:	69fb      	ldr	r3, [r7, #28]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	0019      	movs	r1, r3
 8004ee6:	0010      	movs	r0, r2
 8004ee8:	f7fb f918 	bl	800011c <__udivsi3>
 8004eec:	0003      	movs	r3, r0
 8004eee:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef2:	2b0f      	cmp	r3, #15
 8004ef4:	d921      	bls.n	8004f3a <UART_SetConfig+0x44e>
 8004ef6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004ef8:	2380      	movs	r3, #128	@ 0x80
 8004efa:	025b      	lsls	r3, r3, #9
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d21c      	bcs.n	8004f3a <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f02:	b29a      	uxth	r2, r3
 8004f04:	200e      	movs	r0, #14
 8004f06:	2418      	movs	r4, #24
 8004f08:	1903      	adds	r3, r0, r4
 8004f0a:	19db      	adds	r3, r3, r7
 8004f0c:	210f      	movs	r1, #15
 8004f0e:	438a      	bics	r2, r1
 8004f10:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f14:	085b      	lsrs	r3, r3, #1
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	2207      	movs	r2, #7
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	b299      	uxth	r1, r3
 8004f1e:	1903      	adds	r3, r0, r4
 8004f20:	19db      	adds	r3, r3, r7
 8004f22:	1902      	adds	r2, r0, r4
 8004f24:	19d2      	adds	r2, r2, r7
 8004f26:	8812      	ldrh	r2, [r2, #0]
 8004f28:	430a      	orrs	r2, r1
 8004f2a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	1902      	adds	r2, r0, r4
 8004f32:	19d2      	adds	r2, r2, r7
 8004f34:	8812      	ldrh	r2, [r2, #0]
 8004f36:	60da      	str	r2, [r3, #12]
 8004f38:	e05d      	b.n	8004ff6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8004f3a:	231a      	movs	r3, #26
 8004f3c:	2218      	movs	r2, #24
 8004f3e:	189b      	adds	r3, r3, r2
 8004f40:	19db      	adds	r3, r3, r7
 8004f42:	2201      	movs	r2, #1
 8004f44:	701a      	strb	r2, [r3, #0]
 8004f46:	e056      	b.n	8004ff6 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f48:	231b      	movs	r3, #27
 8004f4a:	2218      	movs	r2, #24
 8004f4c:	189b      	adds	r3, r3, r2
 8004f4e:	19db      	adds	r3, r3, r7
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	2b08      	cmp	r3, #8
 8004f54:	d822      	bhi.n	8004f9c <UART_SetConfig+0x4b0>
 8004f56:	009a      	lsls	r2, r3, #2
 8004f58:	4b32      	ldr	r3, [pc, #200]	@ (8005024 <UART_SetConfig+0x538>)
 8004f5a:	18d3      	adds	r3, r2, r3
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f60:	f7ff fba6 	bl	80046b0 <HAL_RCC_GetPCLK1Freq>
 8004f64:	0003      	movs	r3, r0
 8004f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f68:	e021      	b.n	8004fae <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f6a:	f7ff fbb7 	bl	80046dc <HAL_RCC_GetPCLK2Freq>
 8004f6e:	0003      	movs	r3, r0
 8004f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f72:	e01c      	b.n	8004fae <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f74:	4b28      	ldr	r3, [pc, #160]	@ (8005018 <UART_SetConfig+0x52c>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2210      	movs	r2, #16
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	d002      	beq.n	8004f84 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004f7e:	4b27      	ldr	r3, [pc, #156]	@ (800501c <UART_SetConfig+0x530>)
 8004f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004f82:	e014      	b.n	8004fae <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8004f84:	4b26      	ldr	r3, [pc, #152]	@ (8005020 <UART_SetConfig+0x534>)
 8004f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f88:	e011      	b.n	8004fae <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f8a:	f7ff fb01 	bl	8004590 <HAL_RCC_GetSysClockFreq>
 8004f8e:	0003      	movs	r3, r0
 8004f90:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f92:	e00c      	b.n	8004fae <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f94:	2380      	movs	r3, #128	@ 0x80
 8004f96:	021b      	lsls	r3, r3, #8
 8004f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004f9a:	e008      	b.n	8004fae <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8004fa0:	231a      	movs	r3, #26
 8004fa2:	2218      	movs	r2, #24
 8004fa4:	189b      	adds	r3, r3, r2
 8004fa6:	19db      	adds	r3, r3, r7
 8004fa8:	2201      	movs	r2, #1
 8004faa:	701a      	strb	r2, [r3, #0]
        break;
 8004fac:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d020      	beq.n	8004ff6 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	085a      	lsrs	r2, r3, #1
 8004fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fbc:	18d2      	adds	r2, r2, r3
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	0019      	movs	r1, r3
 8004fc4:	0010      	movs	r0, r2
 8004fc6:	f7fb f8a9 	bl	800011c <__udivsi3>
 8004fca:	0003      	movs	r3, r0
 8004fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd0:	2b0f      	cmp	r3, #15
 8004fd2:	d90a      	bls.n	8004fea <UART_SetConfig+0x4fe>
 8004fd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fd6:	2380      	movs	r3, #128	@ 0x80
 8004fd8:	025b      	lsls	r3, r3, #9
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d205      	bcs.n	8004fea <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	60da      	str	r2, [r3, #12]
 8004fe8:	e005      	b.n	8004ff6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8004fea:	231a      	movs	r3, #26
 8004fec:	2218      	movs	r2, #24
 8004fee:	189b      	adds	r3, r3, r2
 8004ff0:	19db      	adds	r3, r3, r7
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ff6:	69fb      	ldr	r3, [r7, #28]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	2200      	movs	r2, #0
 8005000:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005002:	231a      	movs	r3, #26
 8005004:	2218      	movs	r2, #24
 8005006:	189b      	adds	r3, r3, r2
 8005008:	19db      	adds	r3, r3, r7
 800500a:	781b      	ldrb	r3, [r3, #0]
}
 800500c:	0018      	movs	r0, r3
 800500e:	46bd      	mov	sp, r7
 8005010:	b00e      	add	sp, #56	@ 0x38
 8005012:	bdb0      	pop	{r4, r5, r7, pc}
 8005014:	08006194 	.word	0x08006194
 8005018:	40021000 	.word	0x40021000
 800501c:	003d0900 	.word	0x003d0900
 8005020:	00f42400 	.word	0x00f42400
 8005024:	080061b8 	.word	0x080061b8

08005028 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005034:	2208      	movs	r2, #8
 8005036:	4013      	ands	r3, r2
 8005038:	d00b      	beq.n	8005052 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	4a4a      	ldr	r2, [pc, #296]	@ (800516c <UART_AdvFeatureConfig+0x144>)
 8005042:	4013      	ands	r3, r2
 8005044:	0019      	movs	r1, r3
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	430a      	orrs	r2, r1
 8005050:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005056:	2201      	movs	r2, #1
 8005058:	4013      	ands	r3, r2
 800505a:	d00b      	beq.n	8005074 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	4a43      	ldr	r2, [pc, #268]	@ (8005170 <UART_AdvFeatureConfig+0x148>)
 8005064:	4013      	ands	r3, r2
 8005066:	0019      	movs	r1, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	430a      	orrs	r2, r1
 8005072:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005078:	2202      	movs	r2, #2
 800507a:	4013      	ands	r3, r2
 800507c:	d00b      	beq.n	8005096 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	4a3b      	ldr	r2, [pc, #236]	@ (8005174 <UART_AdvFeatureConfig+0x14c>)
 8005086:	4013      	ands	r3, r2
 8005088:	0019      	movs	r1, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	430a      	orrs	r2, r1
 8005094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509a:	2204      	movs	r2, #4
 800509c:	4013      	ands	r3, r2
 800509e:	d00b      	beq.n	80050b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	4a34      	ldr	r2, [pc, #208]	@ (8005178 <UART_AdvFeatureConfig+0x150>)
 80050a8:	4013      	ands	r3, r2
 80050aa:	0019      	movs	r1, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	430a      	orrs	r2, r1
 80050b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050bc:	2210      	movs	r2, #16
 80050be:	4013      	ands	r3, r2
 80050c0:	d00b      	beq.n	80050da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	4a2c      	ldr	r2, [pc, #176]	@ (800517c <UART_AdvFeatureConfig+0x154>)
 80050ca:	4013      	ands	r3, r2
 80050cc:	0019      	movs	r1, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	430a      	orrs	r2, r1
 80050d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050de:	2220      	movs	r2, #32
 80050e0:	4013      	ands	r3, r2
 80050e2:	d00b      	beq.n	80050fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	4a25      	ldr	r2, [pc, #148]	@ (8005180 <UART_AdvFeatureConfig+0x158>)
 80050ec:	4013      	ands	r3, r2
 80050ee:	0019      	movs	r1, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	430a      	orrs	r2, r1
 80050fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	2240      	movs	r2, #64	@ 0x40
 8005102:	4013      	ands	r3, r2
 8005104:	d01d      	beq.n	8005142 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	4a1d      	ldr	r2, [pc, #116]	@ (8005184 <UART_AdvFeatureConfig+0x15c>)
 800510e:	4013      	ands	r3, r2
 8005110:	0019      	movs	r1, r3
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005122:	2380      	movs	r3, #128	@ 0x80
 8005124:	035b      	lsls	r3, r3, #13
 8005126:	429a      	cmp	r2, r3
 8005128:	d10b      	bne.n	8005142 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	4a15      	ldr	r2, [pc, #84]	@ (8005188 <UART_AdvFeatureConfig+0x160>)
 8005132:	4013      	ands	r3, r2
 8005134:	0019      	movs	r1, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	430a      	orrs	r2, r1
 8005140:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005146:	2280      	movs	r2, #128	@ 0x80
 8005148:	4013      	ands	r3, r2
 800514a:	d00b      	beq.n	8005164 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	4a0e      	ldr	r2, [pc, #56]	@ (800518c <UART_AdvFeatureConfig+0x164>)
 8005154:	4013      	ands	r3, r2
 8005156:	0019      	movs	r1, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	430a      	orrs	r2, r1
 8005162:	605a      	str	r2, [r3, #4]
  }
}
 8005164:	46c0      	nop			@ (mov r8, r8)
 8005166:	46bd      	mov	sp, r7
 8005168:	b002      	add	sp, #8
 800516a:	bd80      	pop	{r7, pc}
 800516c:	ffff7fff 	.word	0xffff7fff
 8005170:	fffdffff 	.word	0xfffdffff
 8005174:	fffeffff 	.word	0xfffeffff
 8005178:	fffbffff 	.word	0xfffbffff
 800517c:	ffffefff 	.word	0xffffefff
 8005180:	ffffdfff 	.word	0xffffdfff
 8005184:	ffefffff 	.word	0xffefffff
 8005188:	ff9fffff 	.word	0xff9fffff
 800518c:	fff7ffff 	.word	0xfff7ffff

08005190 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b092      	sub	sp, #72	@ 0x48
 8005194:	af02      	add	r7, sp, #8
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2284      	movs	r2, #132	@ 0x84
 800519c:	2100      	movs	r1, #0
 800519e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80051a0:	f7fd fab4 	bl	800270c <HAL_GetTick>
 80051a4:	0003      	movs	r3, r0
 80051a6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2208      	movs	r2, #8
 80051b0:	4013      	ands	r3, r2
 80051b2:	2b08      	cmp	r3, #8
 80051b4:	d12c      	bne.n	8005210 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051b8:	2280      	movs	r2, #128	@ 0x80
 80051ba:	0391      	lsls	r1, r2, #14
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	4a46      	ldr	r2, [pc, #280]	@ (80052d8 <UART_CheckIdleState+0x148>)
 80051c0:	9200      	str	r2, [sp, #0]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f000 f88c 	bl	80052e0 <UART_WaitOnFlagUntilTimeout>
 80051c8:	1e03      	subs	r3, r0, #0
 80051ca:	d021      	beq.n	8005210 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051cc:	f3ef 8310 	mrs	r3, PRIMASK
 80051d0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80051d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80051d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80051d6:	2301      	movs	r3, #1
 80051d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051dc:	f383 8810 	msr	PRIMASK, r3
}
 80051e0:	46c0      	nop			@ (mov r8, r8)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2180      	movs	r1, #128	@ 0x80
 80051ee:	438a      	bics	r2, r1
 80051f0:	601a      	str	r2, [r3, #0]
 80051f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051f8:	f383 8810 	msr	PRIMASK, r3
}
 80051fc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2220      	movs	r2, #32
 8005202:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2278      	movs	r2, #120	@ 0x78
 8005208:	2100      	movs	r1, #0
 800520a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e05f      	b.n	80052d0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2204      	movs	r2, #4
 8005218:	4013      	ands	r3, r2
 800521a:	2b04      	cmp	r3, #4
 800521c:	d146      	bne.n	80052ac <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800521e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005220:	2280      	movs	r2, #128	@ 0x80
 8005222:	03d1      	lsls	r1, r2, #15
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	4a2c      	ldr	r2, [pc, #176]	@ (80052d8 <UART_CheckIdleState+0x148>)
 8005228:	9200      	str	r2, [sp, #0]
 800522a:	2200      	movs	r2, #0
 800522c:	f000 f858 	bl	80052e0 <UART_WaitOnFlagUntilTimeout>
 8005230:	1e03      	subs	r3, r0, #0
 8005232:	d03b      	beq.n	80052ac <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005234:	f3ef 8310 	mrs	r3, PRIMASK
 8005238:	60fb      	str	r3, [r7, #12]
  return(result);
 800523a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800523c:	637b      	str	r3, [r7, #52]	@ 0x34
 800523e:	2301      	movs	r3, #1
 8005240:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	f383 8810 	msr	PRIMASK, r3
}
 8005248:	46c0      	nop			@ (mov r8, r8)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4921      	ldr	r1, [pc, #132]	@ (80052dc <UART_CheckIdleState+0x14c>)
 8005256:	400a      	ands	r2, r1
 8005258:	601a      	str	r2, [r3, #0]
 800525a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800525c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	f383 8810 	msr	PRIMASK, r3
}
 8005264:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005266:	f3ef 8310 	mrs	r3, PRIMASK
 800526a:	61bb      	str	r3, [r7, #24]
  return(result);
 800526c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800526e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005270:	2301      	movs	r3, #1
 8005272:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	f383 8810 	msr	PRIMASK, r3
}
 800527a:	46c0      	nop			@ (mov r8, r8)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689a      	ldr	r2, [r3, #8]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2101      	movs	r1, #1
 8005288:	438a      	bics	r2, r1
 800528a:	609a      	str	r2, [r3, #8]
 800528c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005290:	6a3b      	ldr	r3, [r7, #32]
 8005292:	f383 8810 	msr	PRIMASK, r3
}
 8005296:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2280      	movs	r2, #128	@ 0x80
 800529c:	2120      	movs	r1, #32
 800529e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2278      	movs	r2, #120	@ 0x78
 80052a4:	2100      	movs	r1, #0
 80052a6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052a8:	2303      	movs	r3, #3
 80052aa:	e011      	b.n	80052d0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2220      	movs	r2, #32
 80052b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2280      	movs	r2, #128	@ 0x80
 80052b6:	2120      	movs	r1, #32
 80052b8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2278      	movs	r2, #120	@ 0x78
 80052ca:	2100      	movs	r1, #0
 80052cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052ce:	2300      	movs	r3, #0
}
 80052d0:	0018      	movs	r0, r3
 80052d2:	46bd      	mov	sp, r7
 80052d4:	b010      	add	sp, #64	@ 0x40
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	01ffffff 	.word	0x01ffffff
 80052dc:	fffffedf 	.word	0xfffffedf

080052e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	603b      	str	r3, [r7, #0]
 80052ec:	1dfb      	adds	r3, r7, #7
 80052ee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052f0:	e051      	b.n	8005396 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	3301      	adds	r3, #1
 80052f6:	d04e      	beq.n	8005396 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052f8:	f7fd fa08 	bl	800270c <HAL_GetTick>
 80052fc:	0002      	movs	r2, r0
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	69ba      	ldr	r2, [r7, #24]
 8005304:	429a      	cmp	r2, r3
 8005306:	d302      	bcc.n	800530e <UART_WaitOnFlagUntilTimeout+0x2e>
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e051      	b.n	80053b6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2204      	movs	r2, #4
 800531a:	4013      	ands	r3, r2
 800531c:	d03b      	beq.n	8005396 <UART_WaitOnFlagUntilTimeout+0xb6>
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	2b80      	cmp	r3, #128	@ 0x80
 8005322:	d038      	beq.n	8005396 <UART_WaitOnFlagUntilTimeout+0xb6>
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	2b40      	cmp	r3, #64	@ 0x40
 8005328:	d035      	beq.n	8005396 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	69db      	ldr	r3, [r3, #28]
 8005330:	2208      	movs	r2, #8
 8005332:	4013      	ands	r3, r2
 8005334:	2b08      	cmp	r3, #8
 8005336:	d111      	bne.n	800535c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2208      	movs	r2, #8
 800533e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	0018      	movs	r0, r3
 8005344:	f000 f83c 	bl	80053c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2284      	movs	r2, #132	@ 0x84
 800534c:	2108      	movs	r1, #8
 800534e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2278      	movs	r2, #120	@ 0x78
 8005354:	2100      	movs	r1, #0
 8005356:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e02c      	b.n	80053b6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	69da      	ldr	r2, [r3, #28]
 8005362:	2380      	movs	r3, #128	@ 0x80
 8005364:	011b      	lsls	r3, r3, #4
 8005366:	401a      	ands	r2, r3
 8005368:	2380      	movs	r3, #128	@ 0x80
 800536a:	011b      	lsls	r3, r3, #4
 800536c:	429a      	cmp	r2, r3
 800536e:	d112      	bne.n	8005396 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2280      	movs	r2, #128	@ 0x80
 8005376:	0112      	lsls	r2, r2, #4
 8005378:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	0018      	movs	r0, r3
 800537e:	f000 f81f 	bl	80053c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2284      	movs	r2, #132	@ 0x84
 8005386:	2120      	movs	r1, #32
 8005388:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2278      	movs	r2, #120	@ 0x78
 800538e:	2100      	movs	r1, #0
 8005390:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e00f      	b.n	80053b6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	69db      	ldr	r3, [r3, #28]
 800539c:	68ba      	ldr	r2, [r7, #8]
 800539e:	4013      	ands	r3, r2
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	425a      	negs	r2, r3
 80053a6:	4153      	adcs	r3, r2
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	001a      	movs	r2, r3
 80053ac:	1dfb      	adds	r3, r7, #7
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d09e      	beq.n	80052f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	0018      	movs	r0, r3
 80053b8:	46bd      	mov	sp, r7
 80053ba:	b004      	add	sp, #16
 80053bc:	bd80      	pop	{r7, pc}
	...

080053c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b08e      	sub	sp, #56	@ 0x38
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053c8:	f3ef 8310 	mrs	r3, PRIMASK
 80053cc:	617b      	str	r3, [r7, #20]
  return(result);
 80053ce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80053d2:	2301      	movs	r3, #1
 80053d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	f383 8810 	msr	PRIMASK, r3
}
 80053dc:	46c0      	nop			@ (mov r8, r8)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4926      	ldr	r1, [pc, #152]	@ (8005484 <UART_EndRxTransfer+0xc4>)
 80053ea:	400a      	ands	r2, r1
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	f383 8810 	msr	PRIMASK, r3
}
 80053f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053fa:	f3ef 8310 	mrs	r3, PRIMASK
 80053fe:	623b      	str	r3, [r7, #32]
  return(result);
 8005400:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005402:	633b      	str	r3, [r7, #48]	@ 0x30
 8005404:	2301      	movs	r3, #1
 8005406:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540a:	f383 8810 	msr	PRIMASK, r3
}
 800540e:	46c0      	nop			@ (mov r8, r8)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	689a      	ldr	r2, [r3, #8]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2101      	movs	r1, #1
 800541c:	438a      	bics	r2, r1
 800541e:	609a      	str	r2, [r3, #8]
 8005420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005422:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005426:	f383 8810 	msr	PRIMASK, r3
}
 800542a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005430:	2b01      	cmp	r3, #1
 8005432:	d118      	bne.n	8005466 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005434:	f3ef 8310 	mrs	r3, PRIMASK
 8005438:	60bb      	str	r3, [r7, #8]
  return(result);
 800543a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800543c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800543e:	2301      	movs	r3, #1
 8005440:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f383 8810 	msr	PRIMASK, r3
}
 8005448:	46c0      	nop			@ (mov r8, r8)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2110      	movs	r1, #16
 8005456:	438a      	bics	r2, r1
 8005458:	601a      	str	r2, [r3, #0]
 800545a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800545c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	f383 8810 	msr	PRIMASK, r3
}
 8005464:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2280      	movs	r2, #128	@ 0x80
 800546a:	2120      	movs	r1, #32
 800546c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800547a:	46c0      	nop			@ (mov r8, r8)
 800547c:	46bd      	mov	sp, r7
 800547e:	b00e      	add	sp, #56	@ 0x38
 8005480:	bd80      	pop	{r7, pc}
 8005482:	46c0      	nop			@ (mov r8, r8)
 8005484:	fffffedf 	.word	0xfffffedf

08005488 <sniprintf>:
 8005488:	b40c      	push	{r2, r3}
 800548a:	b530      	push	{r4, r5, lr}
 800548c:	4b18      	ldr	r3, [pc, #96]	@ (80054f0 <sniprintf+0x68>)
 800548e:	000c      	movs	r4, r1
 8005490:	681d      	ldr	r5, [r3, #0]
 8005492:	b09d      	sub	sp, #116	@ 0x74
 8005494:	2900      	cmp	r1, #0
 8005496:	da08      	bge.n	80054aa <sniprintf+0x22>
 8005498:	238b      	movs	r3, #139	@ 0x8b
 800549a:	2001      	movs	r0, #1
 800549c:	602b      	str	r3, [r5, #0]
 800549e:	4240      	negs	r0, r0
 80054a0:	b01d      	add	sp, #116	@ 0x74
 80054a2:	bc30      	pop	{r4, r5}
 80054a4:	bc08      	pop	{r3}
 80054a6:	b002      	add	sp, #8
 80054a8:	4718      	bx	r3
 80054aa:	2382      	movs	r3, #130	@ 0x82
 80054ac:	466a      	mov	r2, sp
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	8293      	strh	r3, [r2, #20]
 80054b2:	2300      	movs	r3, #0
 80054b4:	9002      	str	r0, [sp, #8]
 80054b6:	931b      	str	r3, [sp, #108]	@ 0x6c
 80054b8:	9006      	str	r0, [sp, #24]
 80054ba:	4299      	cmp	r1, r3
 80054bc:	d000      	beq.n	80054c0 <sniprintf+0x38>
 80054be:	1e4b      	subs	r3, r1, #1
 80054c0:	9304      	str	r3, [sp, #16]
 80054c2:	9307      	str	r3, [sp, #28]
 80054c4:	2301      	movs	r3, #1
 80054c6:	466a      	mov	r2, sp
 80054c8:	425b      	negs	r3, r3
 80054ca:	82d3      	strh	r3, [r2, #22]
 80054cc:	0028      	movs	r0, r5
 80054ce:	ab21      	add	r3, sp, #132	@ 0x84
 80054d0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80054d2:	a902      	add	r1, sp, #8
 80054d4:	9301      	str	r3, [sp, #4]
 80054d6:	f000 f9b9 	bl	800584c <_svfiprintf_r>
 80054da:	1c43      	adds	r3, r0, #1
 80054dc:	da01      	bge.n	80054e2 <sniprintf+0x5a>
 80054de:	238b      	movs	r3, #139	@ 0x8b
 80054e0:	602b      	str	r3, [r5, #0]
 80054e2:	2c00      	cmp	r4, #0
 80054e4:	d0dc      	beq.n	80054a0 <sniprintf+0x18>
 80054e6:	2200      	movs	r2, #0
 80054e8:	9b02      	ldr	r3, [sp, #8]
 80054ea:	701a      	strb	r2, [r3, #0]
 80054ec:	e7d8      	b.n	80054a0 <sniprintf+0x18>
 80054ee:	46c0      	nop			@ (mov r8, r8)
 80054f0:	2000000c 	.word	0x2000000c

080054f4 <memset>:
 80054f4:	0003      	movs	r3, r0
 80054f6:	1882      	adds	r2, r0, r2
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d100      	bne.n	80054fe <memset+0xa>
 80054fc:	4770      	bx	lr
 80054fe:	7019      	strb	r1, [r3, #0]
 8005500:	3301      	adds	r3, #1
 8005502:	e7f9      	b.n	80054f8 <memset+0x4>

08005504 <strncmp>:
 8005504:	b530      	push	{r4, r5, lr}
 8005506:	0005      	movs	r5, r0
 8005508:	1e10      	subs	r0, r2, #0
 800550a:	d00b      	beq.n	8005524 <strncmp+0x20>
 800550c:	2400      	movs	r4, #0
 800550e:	3a01      	subs	r2, #1
 8005510:	5d2b      	ldrb	r3, [r5, r4]
 8005512:	5d08      	ldrb	r0, [r1, r4]
 8005514:	4283      	cmp	r3, r0
 8005516:	d104      	bne.n	8005522 <strncmp+0x1e>
 8005518:	4294      	cmp	r4, r2
 800551a:	d002      	beq.n	8005522 <strncmp+0x1e>
 800551c:	3401      	adds	r4, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1f6      	bne.n	8005510 <strncmp+0xc>
 8005522:	1a18      	subs	r0, r3, r0
 8005524:	bd30      	pop	{r4, r5, pc}
	...

08005528 <__errno>:
 8005528:	4b01      	ldr	r3, [pc, #4]	@ (8005530 <__errno+0x8>)
 800552a:	6818      	ldr	r0, [r3, #0]
 800552c:	4770      	bx	lr
 800552e:	46c0      	nop			@ (mov r8, r8)
 8005530:	2000000c 	.word	0x2000000c

08005534 <__libc_init_array>:
 8005534:	b570      	push	{r4, r5, r6, lr}
 8005536:	2600      	movs	r6, #0
 8005538:	4c0c      	ldr	r4, [pc, #48]	@ (800556c <__libc_init_array+0x38>)
 800553a:	4d0d      	ldr	r5, [pc, #52]	@ (8005570 <__libc_init_array+0x3c>)
 800553c:	1b64      	subs	r4, r4, r5
 800553e:	10a4      	asrs	r4, r4, #2
 8005540:	42a6      	cmp	r6, r4
 8005542:	d109      	bne.n	8005558 <__libc_init_array+0x24>
 8005544:	2600      	movs	r6, #0
 8005546:	f000 fc63 	bl	8005e10 <_init>
 800554a:	4c0a      	ldr	r4, [pc, #40]	@ (8005574 <__libc_init_array+0x40>)
 800554c:	4d0a      	ldr	r5, [pc, #40]	@ (8005578 <__libc_init_array+0x44>)
 800554e:	1b64      	subs	r4, r4, r5
 8005550:	10a4      	asrs	r4, r4, #2
 8005552:	42a6      	cmp	r6, r4
 8005554:	d105      	bne.n	8005562 <__libc_init_array+0x2e>
 8005556:	bd70      	pop	{r4, r5, r6, pc}
 8005558:	00b3      	lsls	r3, r6, #2
 800555a:	58eb      	ldr	r3, [r5, r3]
 800555c:	4798      	blx	r3
 800555e:	3601      	adds	r6, #1
 8005560:	e7ee      	b.n	8005540 <__libc_init_array+0xc>
 8005562:	00b3      	lsls	r3, r6, #2
 8005564:	58eb      	ldr	r3, [r5, r3]
 8005566:	4798      	blx	r3
 8005568:	3601      	adds	r6, #1
 800556a:	e7f2      	b.n	8005552 <__libc_init_array+0x1e>
 800556c:	08006218 	.word	0x08006218
 8005570:	08006218 	.word	0x08006218
 8005574:	0800621c 	.word	0x0800621c
 8005578:	08006218 	.word	0x08006218

0800557c <__retarget_lock_acquire_recursive>:
 800557c:	4770      	bx	lr

0800557e <__retarget_lock_release_recursive>:
 800557e:	4770      	bx	lr

08005580 <memcpy>:
 8005580:	2300      	movs	r3, #0
 8005582:	b510      	push	{r4, lr}
 8005584:	429a      	cmp	r2, r3
 8005586:	d100      	bne.n	800558a <memcpy+0xa>
 8005588:	bd10      	pop	{r4, pc}
 800558a:	5ccc      	ldrb	r4, [r1, r3]
 800558c:	54c4      	strb	r4, [r0, r3]
 800558e:	3301      	adds	r3, #1
 8005590:	e7f8      	b.n	8005584 <memcpy+0x4>
	...

08005594 <_free_r>:
 8005594:	b570      	push	{r4, r5, r6, lr}
 8005596:	0005      	movs	r5, r0
 8005598:	1e0c      	subs	r4, r1, #0
 800559a:	d010      	beq.n	80055be <_free_r+0x2a>
 800559c:	3c04      	subs	r4, #4
 800559e:	6823      	ldr	r3, [r4, #0]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	da00      	bge.n	80055a6 <_free_r+0x12>
 80055a4:	18e4      	adds	r4, r4, r3
 80055a6:	0028      	movs	r0, r5
 80055a8:	f000 f8e0 	bl	800576c <__malloc_lock>
 80055ac:	4a1d      	ldr	r2, [pc, #116]	@ (8005624 <_free_r+0x90>)
 80055ae:	6813      	ldr	r3, [r2, #0]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d105      	bne.n	80055c0 <_free_r+0x2c>
 80055b4:	6063      	str	r3, [r4, #4]
 80055b6:	6014      	str	r4, [r2, #0]
 80055b8:	0028      	movs	r0, r5
 80055ba:	f000 f8df 	bl	800577c <__malloc_unlock>
 80055be:	bd70      	pop	{r4, r5, r6, pc}
 80055c0:	42a3      	cmp	r3, r4
 80055c2:	d908      	bls.n	80055d6 <_free_r+0x42>
 80055c4:	6820      	ldr	r0, [r4, #0]
 80055c6:	1821      	adds	r1, r4, r0
 80055c8:	428b      	cmp	r3, r1
 80055ca:	d1f3      	bne.n	80055b4 <_free_r+0x20>
 80055cc:	6819      	ldr	r1, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	1809      	adds	r1, r1, r0
 80055d2:	6021      	str	r1, [r4, #0]
 80055d4:	e7ee      	b.n	80055b4 <_free_r+0x20>
 80055d6:	001a      	movs	r2, r3
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <_free_r+0x4e>
 80055de:	42a3      	cmp	r3, r4
 80055e0:	d9f9      	bls.n	80055d6 <_free_r+0x42>
 80055e2:	6811      	ldr	r1, [r2, #0]
 80055e4:	1850      	adds	r0, r2, r1
 80055e6:	42a0      	cmp	r0, r4
 80055e8:	d10b      	bne.n	8005602 <_free_r+0x6e>
 80055ea:	6820      	ldr	r0, [r4, #0]
 80055ec:	1809      	adds	r1, r1, r0
 80055ee:	1850      	adds	r0, r2, r1
 80055f0:	6011      	str	r1, [r2, #0]
 80055f2:	4283      	cmp	r3, r0
 80055f4:	d1e0      	bne.n	80055b8 <_free_r+0x24>
 80055f6:	6818      	ldr	r0, [r3, #0]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	1841      	adds	r1, r0, r1
 80055fc:	6011      	str	r1, [r2, #0]
 80055fe:	6053      	str	r3, [r2, #4]
 8005600:	e7da      	b.n	80055b8 <_free_r+0x24>
 8005602:	42a0      	cmp	r0, r4
 8005604:	d902      	bls.n	800560c <_free_r+0x78>
 8005606:	230c      	movs	r3, #12
 8005608:	602b      	str	r3, [r5, #0]
 800560a:	e7d5      	b.n	80055b8 <_free_r+0x24>
 800560c:	6820      	ldr	r0, [r4, #0]
 800560e:	1821      	adds	r1, r4, r0
 8005610:	428b      	cmp	r3, r1
 8005612:	d103      	bne.n	800561c <_free_r+0x88>
 8005614:	6819      	ldr	r1, [r3, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	1809      	adds	r1, r1, r0
 800561a:	6021      	str	r1, [r4, #0]
 800561c:	6063      	str	r3, [r4, #4]
 800561e:	6054      	str	r4, [r2, #4]
 8005620:	e7ca      	b.n	80055b8 <_free_r+0x24>
 8005622:	46c0      	nop			@ (mov r8, r8)
 8005624:	200006cc 	.word	0x200006cc

08005628 <sbrk_aligned>:
 8005628:	b570      	push	{r4, r5, r6, lr}
 800562a:	4e0f      	ldr	r6, [pc, #60]	@ (8005668 <sbrk_aligned+0x40>)
 800562c:	000d      	movs	r5, r1
 800562e:	6831      	ldr	r1, [r6, #0]
 8005630:	0004      	movs	r4, r0
 8005632:	2900      	cmp	r1, #0
 8005634:	d102      	bne.n	800563c <sbrk_aligned+0x14>
 8005636:	f000 fb95 	bl	8005d64 <_sbrk_r>
 800563a:	6030      	str	r0, [r6, #0]
 800563c:	0029      	movs	r1, r5
 800563e:	0020      	movs	r0, r4
 8005640:	f000 fb90 	bl	8005d64 <_sbrk_r>
 8005644:	1c43      	adds	r3, r0, #1
 8005646:	d103      	bne.n	8005650 <sbrk_aligned+0x28>
 8005648:	2501      	movs	r5, #1
 800564a:	426d      	negs	r5, r5
 800564c:	0028      	movs	r0, r5
 800564e:	bd70      	pop	{r4, r5, r6, pc}
 8005650:	2303      	movs	r3, #3
 8005652:	1cc5      	adds	r5, r0, #3
 8005654:	439d      	bics	r5, r3
 8005656:	42a8      	cmp	r0, r5
 8005658:	d0f8      	beq.n	800564c <sbrk_aligned+0x24>
 800565a:	1a29      	subs	r1, r5, r0
 800565c:	0020      	movs	r0, r4
 800565e:	f000 fb81 	bl	8005d64 <_sbrk_r>
 8005662:	3001      	adds	r0, #1
 8005664:	d1f2      	bne.n	800564c <sbrk_aligned+0x24>
 8005666:	e7ef      	b.n	8005648 <sbrk_aligned+0x20>
 8005668:	200006c8 	.word	0x200006c8

0800566c <_malloc_r>:
 800566c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800566e:	2203      	movs	r2, #3
 8005670:	1ccb      	adds	r3, r1, #3
 8005672:	4393      	bics	r3, r2
 8005674:	3308      	adds	r3, #8
 8005676:	0005      	movs	r5, r0
 8005678:	001f      	movs	r7, r3
 800567a:	2b0c      	cmp	r3, #12
 800567c:	d234      	bcs.n	80056e8 <_malloc_r+0x7c>
 800567e:	270c      	movs	r7, #12
 8005680:	42b9      	cmp	r1, r7
 8005682:	d833      	bhi.n	80056ec <_malloc_r+0x80>
 8005684:	0028      	movs	r0, r5
 8005686:	f000 f871 	bl	800576c <__malloc_lock>
 800568a:	4e37      	ldr	r6, [pc, #220]	@ (8005768 <_malloc_r+0xfc>)
 800568c:	6833      	ldr	r3, [r6, #0]
 800568e:	001c      	movs	r4, r3
 8005690:	2c00      	cmp	r4, #0
 8005692:	d12f      	bne.n	80056f4 <_malloc_r+0x88>
 8005694:	0039      	movs	r1, r7
 8005696:	0028      	movs	r0, r5
 8005698:	f7ff ffc6 	bl	8005628 <sbrk_aligned>
 800569c:	0004      	movs	r4, r0
 800569e:	1c43      	adds	r3, r0, #1
 80056a0:	d15f      	bne.n	8005762 <_malloc_r+0xf6>
 80056a2:	6834      	ldr	r4, [r6, #0]
 80056a4:	9400      	str	r4, [sp, #0]
 80056a6:	9b00      	ldr	r3, [sp, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d14a      	bne.n	8005742 <_malloc_r+0xd6>
 80056ac:	2c00      	cmp	r4, #0
 80056ae:	d052      	beq.n	8005756 <_malloc_r+0xea>
 80056b0:	6823      	ldr	r3, [r4, #0]
 80056b2:	0028      	movs	r0, r5
 80056b4:	18e3      	adds	r3, r4, r3
 80056b6:	9900      	ldr	r1, [sp, #0]
 80056b8:	9301      	str	r3, [sp, #4]
 80056ba:	f000 fb53 	bl	8005d64 <_sbrk_r>
 80056be:	9b01      	ldr	r3, [sp, #4]
 80056c0:	4283      	cmp	r3, r0
 80056c2:	d148      	bne.n	8005756 <_malloc_r+0xea>
 80056c4:	6823      	ldr	r3, [r4, #0]
 80056c6:	0028      	movs	r0, r5
 80056c8:	1aff      	subs	r7, r7, r3
 80056ca:	0039      	movs	r1, r7
 80056cc:	f7ff ffac 	bl	8005628 <sbrk_aligned>
 80056d0:	3001      	adds	r0, #1
 80056d2:	d040      	beq.n	8005756 <_malloc_r+0xea>
 80056d4:	6823      	ldr	r3, [r4, #0]
 80056d6:	19db      	adds	r3, r3, r7
 80056d8:	6023      	str	r3, [r4, #0]
 80056da:	6833      	ldr	r3, [r6, #0]
 80056dc:	685a      	ldr	r2, [r3, #4]
 80056de:	2a00      	cmp	r2, #0
 80056e0:	d133      	bne.n	800574a <_malloc_r+0xde>
 80056e2:	9b00      	ldr	r3, [sp, #0]
 80056e4:	6033      	str	r3, [r6, #0]
 80056e6:	e019      	b.n	800571c <_malloc_r+0xb0>
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	dac9      	bge.n	8005680 <_malloc_r+0x14>
 80056ec:	230c      	movs	r3, #12
 80056ee:	602b      	str	r3, [r5, #0]
 80056f0:	2000      	movs	r0, #0
 80056f2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80056f4:	6821      	ldr	r1, [r4, #0]
 80056f6:	1bc9      	subs	r1, r1, r7
 80056f8:	d420      	bmi.n	800573c <_malloc_r+0xd0>
 80056fa:	290b      	cmp	r1, #11
 80056fc:	d90a      	bls.n	8005714 <_malloc_r+0xa8>
 80056fe:	19e2      	adds	r2, r4, r7
 8005700:	6027      	str	r7, [r4, #0]
 8005702:	42a3      	cmp	r3, r4
 8005704:	d104      	bne.n	8005710 <_malloc_r+0xa4>
 8005706:	6032      	str	r2, [r6, #0]
 8005708:	6863      	ldr	r3, [r4, #4]
 800570a:	6011      	str	r1, [r2, #0]
 800570c:	6053      	str	r3, [r2, #4]
 800570e:	e005      	b.n	800571c <_malloc_r+0xb0>
 8005710:	605a      	str	r2, [r3, #4]
 8005712:	e7f9      	b.n	8005708 <_malloc_r+0x9c>
 8005714:	6862      	ldr	r2, [r4, #4]
 8005716:	42a3      	cmp	r3, r4
 8005718:	d10e      	bne.n	8005738 <_malloc_r+0xcc>
 800571a:	6032      	str	r2, [r6, #0]
 800571c:	0028      	movs	r0, r5
 800571e:	f000 f82d 	bl	800577c <__malloc_unlock>
 8005722:	0020      	movs	r0, r4
 8005724:	2207      	movs	r2, #7
 8005726:	300b      	adds	r0, #11
 8005728:	1d23      	adds	r3, r4, #4
 800572a:	4390      	bics	r0, r2
 800572c:	1ac2      	subs	r2, r0, r3
 800572e:	4298      	cmp	r0, r3
 8005730:	d0df      	beq.n	80056f2 <_malloc_r+0x86>
 8005732:	1a1b      	subs	r3, r3, r0
 8005734:	50a3      	str	r3, [r4, r2]
 8005736:	e7dc      	b.n	80056f2 <_malloc_r+0x86>
 8005738:	605a      	str	r2, [r3, #4]
 800573a:	e7ef      	b.n	800571c <_malloc_r+0xb0>
 800573c:	0023      	movs	r3, r4
 800573e:	6864      	ldr	r4, [r4, #4]
 8005740:	e7a6      	b.n	8005690 <_malloc_r+0x24>
 8005742:	9c00      	ldr	r4, [sp, #0]
 8005744:	6863      	ldr	r3, [r4, #4]
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	e7ad      	b.n	80056a6 <_malloc_r+0x3a>
 800574a:	001a      	movs	r2, r3
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	42a3      	cmp	r3, r4
 8005750:	d1fb      	bne.n	800574a <_malloc_r+0xde>
 8005752:	2300      	movs	r3, #0
 8005754:	e7da      	b.n	800570c <_malloc_r+0xa0>
 8005756:	230c      	movs	r3, #12
 8005758:	0028      	movs	r0, r5
 800575a:	602b      	str	r3, [r5, #0]
 800575c:	f000 f80e 	bl	800577c <__malloc_unlock>
 8005760:	e7c6      	b.n	80056f0 <_malloc_r+0x84>
 8005762:	6007      	str	r7, [r0, #0]
 8005764:	e7da      	b.n	800571c <_malloc_r+0xb0>
 8005766:	46c0      	nop			@ (mov r8, r8)
 8005768:	200006cc 	.word	0x200006cc

0800576c <__malloc_lock>:
 800576c:	b510      	push	{r4, lr}
 800576e:	4802      	ldr	r0, [pc, #8]	@ (8005778 <__malloc_lock+0xc>)
 8005770:	f7ff ff04 	bl	800557c <__retarget_lock_acquire_recursive>
 8005774:	bd10      	pop	{r4, pc}
 8005776:	46c0      	nop			@ (mov r8, r8)
 8005778:	200006c4 	.word	0x200006c4

0800577c <__malloc_unlock>:
 800577c:	b510      	push	{r4, lr}
 800577e:	4802      	ldr	r0, [pc, #8]	@ (8005788 <__malloc_unlock+0xc>)
 8005780:	f7ff fefd 	bl	800557e <__retarget_lock_release_recursive>
 8005784:	bd10      	pop	{r4, pc}
 8005786:	46c0      	nop			@ (mov r8, r8)
 8005788:	200006c4 	.word	0x200006c4

0800578c <__ssputs_r>:
 800578c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800578e:	688e      	ldr	r6, [r1, #8]
 8005790:	b085      	sub	sp, #20
 8005792:	001f      	movs	r7, r3
 8005794:	000c      	movs	r4, r1
 8005796:	680b      	ldr	r3, [r1, #0]
 8005798:	9002      	str	r0, [sp, #8]
 800579a:	9203      	str	r2, [sp, #12]
 800579c:	42be      	cmp	r6, r7
 800579e:	d830      	bhi.n	8005802 <__ssputs_r+0x76>
 80057a0:	210c      	movs	r1, #12
 80057a2:	5e62      	ldrsh	r2, [r4, r1]
 80057a4:	2190      	movs	r1, #144	@ 0x90
 80057a6:	00c9      	lsls	r1, r1, #3
 80057a8:	420a      	tst	r2, r1
 80057aa:	d028      	beq.n	80057fe <__ssputs_r+0x72>
 80057ac:	2003      	movs	r0, #3
 80057ae:	6921      	ldr	r1, [r4, #16]
 80057b0:	1a5b      	subs	r3, r3, r1
 80057b2:	9301      	str	r3, [sp, #4]
 80057b4:	6963      	ldr	r3, [r4, #20]
 80057b6:	4343      	muls	r3, r0
 80057b8:	9801      	ldr	r0, [sp, #4]
 80057ba:	0fdd      	lsrs	r5, r3, #31
 80057bc:	18ed      	adds	r5, r5, r3
 80057be:	1c7b      	adds	r3, r7, #1
 80057c0:	181b      	adds	r3, r3, r0
 80057c2:	106d      	asrs	r5, r5, #1
 80057c4:	42ab      	cmp	r3, r5
 80057c6:	d900      	bls.n	80057ca <__ssputs_r+0x3e>
 80057c8:	001d      	movs	r5, r3
 80057ca:	0552      	lsls	r2, r2, #21
 80057cc:	d528      	bpl.n	8005820 <__ssputs_r+0x94>
 80057ce:	0029      	movs	r1, r5
 80057d0:	9802      	ldr	r0, [sp, #8]
 80057d2:	f7ff ff4b 	bl	800566c <_malloc_r>
 80057d6:	1e06      	subs	r6, r0, #0
 80057d8:	d02c      	beq.n	8005834 <__ssputs_r+0xa8>
 80057da:	9a01      	ldr	r2, [sp, #4]
 80057dc:	6921      	ldr	r1, [r4, #16]
 80057de:	f7ff fecf 	bl	8005580 <memcpy>
 80057e2:	89a2      	ldrh	r2, [r4, #12]
 80057e4:	4b18      	ldr	r3, [pc, #96]	@ (8005848 <__ssputs_r+0xbc>)
 80057e6:	401a      	ands	r2, r3
 80057e8:	2380      	movs	r3, #128	@ 0x80
 80057ea:	4313      	orrs	r3, r2
 80057ec:	81a3      	strh	r3, [r4, #12]
 80057ee:	9b01      	ldr	r3, [sp, #4]
 80057f0:	6126      	str	r6, [r4, #16]
 80057f2:	18f6      	adds	r6, r6, r3
 80057f4:	6026      	str	r6, [r4, #0]
 80057f6:	003e      	movs	r6, r7
 80057f8:	6165      	str	r5, [r4, #20]
 80057fa:	1aed      	subs	r5, r5, r3
 80057fc:	60a5      	str	r5, [r4, #8]
 80057fe:	42be      	cmp	r6, r7
 8005800:	d900      	bls.n	8005804 <__ssputs_r+0x78>
 8005802:	003e      	movs	r6, r7
 8005804:	0032      	movs	r2, r6
 8005806:	9903      	ldr	r1, [sp, #12]
 8005808:	6820      	ldr	r0, [r4, #0]
 800580a:	f000 fa99 	bl	8005d40 <memmove>
 800580e:	2000      	movs	r0, #0
 8005810:	68a3      	ldr	r3, [r4, #8]
 8005812:	1b9b      	subs	r3, r3, r6
 8005814:	60a3      	str	r3, [r4, #8]
 8005816:	6823      	ldr	r3, [r4, #0]
 8005818:	199b      	adds	r3, r3, r6
 800581a:	6023      	str	r3, [r4, #0]
 800581c:	b005      	add	sp, #20
 800581e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005820:	002a      	movs	r2, r5
 8005822:	9802      	ldr	r0, [sp, #8]
 8005824:	f000 fabb 	bl	8005d9e <_realloc_r>
 8005828:	1e06      	subs	r6, r0, #0
 800582a:	d1e0      	bne.n	80057ee <__ssputs_r+0x62>
 800582c:	6921      	ldr	r1, [r4, #16]
 800582e:	9802      	ldr	r0, [sp, #8]
 8005830:	f7ff feb0 	bl	8005594 <_free_r>
 8005834:	230c      	movs	r3, #12
 8005836:	2001      	movs	r0, #1
 8005838:	9a02      	ldr	r2, [sp, #8]
 800583a:	4240      	negs	r0, r0
 800583c:	6013      	str	r3, [r2, #0]
 800583e:	89a2      	ldrh	r2, [r4, #12]
 8005840:	3334      	adds	r3, #52	@ 0x34
 8005842:	4313      	orrs	r3, r2
 8005844:	81a3      	strh	r3, [r4, #12]
 8005846:	e7e9      	b.n	800581c <__ssputs_r+0x90>
 8005848:	fffffb7f 	.word	0xfffffb7f

0800584c <_svfiprintf_r>:
 800584c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800584e:	b0a1      	sub	sp, #132	@ 0x84
 8005850:	9003      	str	r0, [sp, #12]
 8005852:	001d      	movs	r5, r3
 8005854:	898b      	ldrh	r3, [r1, #12]
 8005856:	000f      	movs	r7, r1
 8005858:	0016      	movs	r6, r2
 800585a:	061b      	lsls	r3, r3, #24
 800585c:	d511      	bpl.n	8005882 <_svfiprintf_r+0x36>
 800585e:	690b      	ldr	r3, [r1, #16]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10e      	bne.n	8005882 <_svfiprintf_r+0x36>
 8005864:	2140      	movs	r1, #64	@ 0x40
 8005866:	f7ff ff01 	bl	800566c <_malloc_r>
 800586a:	6038      	str	r0, [r7, #0]
 800586c:	6138      	str	r0, [r7, #16]
 800586e:	2800      	cmp	r0, #0
 8005870:	d105      	bne.n	800587e <_svfiprintf_r+0x32>
 8005872:	230c      	movs	r3, #12
 8005874:	9a03      	ldr	r2, [sp, #12]
 8005876:	6013      	str	r3, [r2, #0]
 8005878:	2001      	movs	r0, #1
 800587a:	4240      	negs	r0, r0
 800587c:	e0cf      	b.n	8005a1e <_svfiprintf_r+0x1d2>
 800587e:	2340      	movs	r3, #64	@ 0x40
 8005880:	617b      	str	r3, [r7, #20]
 8005882:	2300      	movs	r3, #0
 8005884:	ac08      	add	r4, sp, #32
 8005886:	6163      	str	r3, [r4, #20]
 8005888:	3320      	adds	r3, #32
 800588a:	7663      	strb	r3, [r4, #25]
 800588c:	3310      	adds	r3, #16
 800588e:	76a3      	strb	r3, [r4, #26]
 8005890:	9507      	str	r5, [sp, #28]
 8005892:	0035      	movs	r5, r6
 8005894:	782b      	ldrb	r3, [r5, #0]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <_svfiprintf_r+0x52>
 800589a:	2b25      	cmp	r3, #37	@ 0x25
 800589c:	d148      	bne.n	8005930 <_svfiprintf_r+0xe4>
 800589e:	1bab      	subs	r3, r5, r6
 80058a0:	9305      	str	r3, [sp, #20]
 80058a2:	42b5      	cmp	r5, r6
 80058a4:	d00b      	beq.n	80058be <_svfiprintf_r+0x72>
 80058a6:	0032      	movs	r2, r6
 80058a8:	0039      	movs	r1, r7
 80058aa:	9803      	ldr	r0, [sp, #12]
 80058ac:	f7ff ff6e 	bl	800578c <__ssputs_r>
 80058b0:	3001      	adds	r0, #1
 80058b2:	d100      	bne.n	80058b6 <_svfiprintf_r+0x6a>
 80058b4:	e0ae      	b.n	8005a14 <_svfiprintf_r+0x1c8>
 80058b6:	6963      	ldr	r3, [r4, #20]
 80058b8:	9a05      	ldr	r2, [sp, #20]
 80058ba:	189b      	adds	r3, r3, r2
 80058bc:	6163      	str	r3, [r4, #20]
 80058be:	782b      	ldrb	r3, [r5, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d100      	bne.n	80058c6 <_svfiprintf_r+0x7a>
 80058c4:	e0a6      	b.n	8005a14 <_svfiprintf_r+0x1c8>
 80058c6:	2201      	movs	r2, #1
 80058c8:	2300      	movs	r3, #0
 80058ca:	4252      	negs	r2, r2
 80058cc:	6062      	str	r2, [r4, #4]
 80058ce:	a904      	add	r1, sp, #16
 80058d0:	3254      	adds	r2, #84	@ 0x54
 80058d2:	1852      	adds	r2, r2, r1
 80058d4:	1c6e      	adds	r6, r5, #1
 80058d6:	6023      	str	r3, [r4, #0]
 80058d8:	60e3      	str	r3, [r4, #12]
 80058da:	60a3      	str	r3, [r4, #8]
 80058dc:	7013      	strb	r3, [r2, #0]
 80058de:	65a3      	str	r3, [r4, #88]	@ 0x58
 80058e0:	4b54      	ldr	r3, [pc, #336]	@ (8005a34 <_svfiprintf_r+0x1e8>)
 80058e2:	2205      	movs	r2, #5
 80058e4:	0018      	movs	r0, r3
 80058e6:	7831      	ldrb	r1, [r6, #0]
 80058e8:	9305      	str	r3, [sp, #20]
 80058ea:	f000 fa4d 	bl	8005d88 <memchr>
 80058ee:	1c75      	adds	r5, r6, #1
 80058f0:	2800      	cmp	r0, #0
 80058f2:	d11f      	bne.n	8005934 <_svfiprintf_r+0xe8>
 80058f4:	6822      	ldr	r2, [r4, #0]
 80058f6:	06d3      	lsls	r3, r2, #27
 80058f8:	d504      	bpl.n	8005904 <_svfiprintf_r+0xb8>
 80058fa:	2353      	movs	r3, #83	@ 0x53
 80058fc:	a904      	add	r1, sp, #16
 80058fe:	185b      	adds	r3, r3, r1
 8005900:	2120      	movs	r1, #32
 8005902:	7019      	strb	r1, [r3, #0]
 8005904:	0713      	lsls	r3, r2, #28
 8005906:	d504      	bpl.n	8005912 <_svfiprintf_r+0xc6>
 8005908:	2353      	movs	r3, #83	@ 0x53
 800590a:	a904      	add	r1, sp, #16
 800590c:	185b      	adds	r3, r3, r1
 800590e:	212b      	movs	r1, #43	@ 0x2b
 8005910:	7019      	strb	r1, [r3, #0]
 8005912:	7833      	ldrb	r3, [r6, #0]
 8005914:	2b2a      	cmp	r3, #42	@ 0x2a
 8005916:	d016      	beq.n	8005946 <_svfiprintf_r+0xfa>
 8005918:	0035      	movs	r5, r6
 800591a:	2100      	movs	r1, #0
 800591c:	200a      	movs	r0, #10
 800591e:	68e3      	ldr	r3, [r4, #12]
 8005920:	782a      	ldrb	r2, [r5, #0]
 8005922:	1c6e      	adds	r6, r5, #1
 8005924:	3a30      	subs	r2, #48	@ 0x30
 8005926:	2a09      	cmp	r2, #9
 8005928:	d950      	bls.n	80059cc <_svfiprintf_r+0x180>
 800592a:	2900      	cmp	r1, #0
 800592c:	d111      	bne.n	8005952 <_svfiprintf_r+0x106>
 800592e:	e017      	b.n	8005960 <_svfiprintf_r+0x114>
 8005930:	3501      	adds	r5, #1
 8005932:	e7af      	b.n	8005894 <_svfiprintf_r+0x48>
 8005934:	9b05      	ldr	r3, [sp, #20]
 8005936:	6822      	ldr	r2, [r4, #0]
 8005938:	1ac0      	subs	r0, r0, r3
 800593a:	2301      	movs	r3, #1
 800593c:	4083      	lsls	r3, r0
 800593e:	4313      	orrs	r3, r2
 8005940:	002e      	movs	r6, r5
 8005942:	6023      	str	r3, [r4, #0]
 8005944:	e7cc      	b.n	80058e0 <_svfiprintf_r+0x94>
 8005946:	9b07      	ldr	r3, [sp, #28]
 8005948:	1d19      	adds	r1, r3, #4
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	9107      	str	r1, [sp, #28]
 800594e:	2b00      	cmp	r3, #0
 8005950:	db01      	blt.n	8005956 <_svfiprintf_r+0x10a>
 8005952:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005954:	e004      	b.n	8005960 <_svfiprintf_r+0x114>
 8005956:	425b      	negs	r3, r3
 8005958:	60e3      	str	r3, [r4, #12]
 800595a:	2302      	movs	r3, #2
 800595c:	4313      	orrs	r3, r2
 800595e:	6023      	str	r3, [r4, #0]
 8005960:	782b      	ldrb	r3, [r5, #0]
 8005962:	2b2e      	cmp	r3, #46	@ 0x2e
 8005964:	d10c      	bne.n	8005980 <_svfiprintf_r+0x134>
 8005966:	786b      	ldrb	r3, [r5, #1]
 8005968:	2b2a      	cmp	r3, #42	@ 0x2a
 800596a:	d134      	bne.n	80059d6 <_svfiprintf_r+0x18a>
 800596c:	9b07      	ldr	r3, [sp, #28]
 800596e:	3502      	adds	r5, #2
 8005970:	1d1a      	adds	r2, r3, #4
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	9207      	str	r2, [sp, #28]
 8005976:	2b00      	cmp	r3, #0
 8005978:	da01      	bge.n	800597e <_svfiprintf_r+0x132>
 800597a:	2301      	movs	r3, #1
 800597c:	425b      	negs	r3, r3
 800597e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005980:	4e2d      	ldr	r6, [pc, #180]	@ (8005a38 <_svfiprintf_r+0x1ec>)
 8005982:	2203      	movs	r2, #3
 8005984:	0030      	movs	r0, r6
 8005986:	7829      	ldrb	r1, [r5, #0]
 8005988:	f000 f9fe 	bl	8005d88 <memchr>
 800598c:	2800      	cmp	r0, #0
 800598e:	d006      	beq.n	800599e <_svfiprintf_r+0x152>
 8005990:	2340      	movs	r3, #64	@ 0x40
 8005992:	1b80      	subs	r0, r0, r6
 8005994:	4083      	lsls	r3, r0
 8005996:	6822      	ldr	r2, [r4, #0]
 8005998:	3501      	adds	r5, #1
 800599a:	4313      	orrs	r3, r2
 800599c:	6023      	str	r3, [r4, #0]
 800599e:	7829      	ldrb	r1, [r5, #0]
 80059a0:	2206      	movs	r2, #6
 80059a2:	4826      	ldr	r0, [pc, #152]	@ (8005a3c <_svfiprintf_r+0x1f0>)
 80059a4:	1c6e      	adds	r6, r5, #1
 80059a6:	7621      	strb	r1, [r4, #24]
 80059a8:	f000 f9ee 	bl	8005d88 <memchr>
 80059ac:	2800      	cmp	r0, #0
 80059ae:	d038      	beq.n	8005a22 <_svfiprintf_r+0x1d6>
 80059b0:	4b23      	ldr	r3, [pc, #140]	@ (8005a40 <_svfiprintf_r+0x1f4>)
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d122      	bne.n	80059fc <_svfiprintf_r+0x1b0>
 80059b6:	2207      	movs	r2, #7
 80059b8:	9b07      	ldr	r3, [sp, #28]
 80059ba:	3307      	adds	r3, #7
 80059bc:	4393      	bics	r3, r2
 80059be:	3308      	adds	r3, #8
 80059c0:	9307      	str	r3, [sp, #28]
 80059c2:	6963      	ldr	r3, [r4, #20]
 80059c4:	9a04      	ldr	r2, [sp, #16]
 80059c6:	189b      	adds	r3, r3, r2
 80059c8:	6163      	str	r3, [r4, #20]
 80059ca:	e762      	b.n	8005892 <_svfiprintf_r+0x46>
 80059cc:	4343      	muls	r3, r0
 80059ce:	0035      	movs	r5, r6
 80059d0:	2101      	movs	r1, #1
 80059d2:	189b      	adds	r3, r3, r2
 80059d4:	e7a4      	b.n	8005920 <_svfiprintf_r+0xd4>
 80059d6:	2300      	movs	r3, #0
 80059d8:	200a      	movs	r0, #10
 80059da:	0019      	movs	r1, r3
 80059dc:	3501      	adds	r5, #1
 80059de:	6063      	str	r3, [r4, #4]
 80059e0:	782a      	ldrb	r2, [r5, #0]
 80059e2:	1c6e      	adds	r6, r5, #1
 80059e4:	3a30      	subs	r2, #48	@ 0x30
 80059e6:	2a09      	cmp	r2, #9
 80059e8:	d903      	bls.n	80059f2 <_svfiprintf_r+0x1a6>
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d0c8      	beq.n	8005980 <_svfiprintf_r+0x134>
 80059ee:	9109      	str	r1, [sp, #36]	@ 0x24
 80059f0:	e7c6      	b.n	8005980 <_svfiprintf_r+0x134>
 80059f2:	4341      	muls	r1, r0
 80059f4:	0035      	movs	r5, r6
 80059f6:	2301      	movs	r3, #1
 80059f8:	1889      	adds	r1, r1, r2
 80059fa:	e7f1      	b.n	80059e0 <_svfiprintf_r+0x194>
 80059fc:	aa07      	add	r2, sp, #28
 80059fe:	9200      	str	r2, [sp, #0]
 8005a00:	0021      	movs	r1, r4
 8005a02:	003a      	movs	r2, r7
 8005a04:	4b0f      	ldr	r3, [pc, #60]	@ (8005a44 <_svfiprintf_r+0x1f8>)
 8005a06:	9803      	ldr	r0, [sp, #12]
 8005a08:	e000      	b.n	8005a0c <_svfiprintf_r+0x1c0>
 8005a0a:	bf00      	nop
 8005a0c:	9004      	str	r0, [sp, #16]
 8005a0e:	9b04      	ldr	r3, [sp, #16]
 8005a10:	3301      	adds	r3, #1
 8005a12:	d1d6      	bne.n	80059c2 <_svfiprintf_r+0x176>
 8005a14:	89bb      	ldrh	r3, [r7, #12]
 8005a16:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005a18:	065b      	lsls	r3, r3, #25
 8005a1a:	d500      	bpl.n	8005a1e <_svfiprintf_r+0x1d2>
 8005a1c:	e72c      	b.n	8005878 <_svfiprintf_r+0x2c>
 8005a1e:	b021      	add	sp, #132	@ 0x84
 8005a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a22:	aa07      	add	r2, sp, #28
 8005a24:	9200      	str	r2, [sp, #0]
 8005a26:	0021      	movs	r1, r4
 8005a28:	003a      	movs	r2, r7
 8005a2a:	4b06      	ldr	r3, [pc, #24]	@ (8005a44 <_svfiprintf_r+0x1f8>)
 8005a2c:	9803      	ldr	r0, [sp, #12]
 8005a2e:	f000 f87b 	bl	8005b28 <_printf_i>
 8005a32:	e7eb      	b.n	8005a0c <_svfiprintf_r+0x1c0>
 8005a34:	080061dc 	.word	0x080061dc
 8005a38:	080061e2 	.word	0x080061e2
 8005a3c:	080061e6 	.word	0x080061e6
 8005a40:	00000000 	.word	0x00000000
 8005a44:	0800578d 	.word	0x0800578d

08005a48 <_printf_common>:
 8005a48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a4a:	0016      	movs	r6, r2
 8005a4c:	9301      	str	r3, [sp, #4]
 8005a4e:	688a      	ldr	r2, [r1, #8]
 8005a50:	690b      	ldr	r3, [r1, #16]
 8005a52:	000c      	movs	r4, r1
 8005a54:	9000      	str	r0, [sp, #0]
 8005a56:	4293      	cmp	r3, r2
 8005a58:	da00      	bge.n	8005a5c <_printf_common+0x14>
 8005a5a:	0013      	movs	r3, r2
 8005a5c:	0022      	movs	r2, r4
 8005a5e:	6033      	str	r3, [r6, #0]
 8005a60:	3243      	adds	r2, #67	@ 0x43
 8005a62:	7812      	ldrb	r2, [r2, #0]
 8005a64:	2a00      	cmp	r2, #0
 8005a66:	d001      	beq.n	8005a6c <_printf_common+0x24>
 8005a68:	3301      	adds	r3, #1
 8005a6a:	6033      	str	r3, [r6, #0]
 8005a6c:	6823      	ldr	r3, [r4, #0]
 8005a6e:	069b      	lsls	r3, r3, #26
 8005a70:	d502      	bpl.n	8005a78 <_printf_common+0x30>
 8005a72:	6833      	ldr	r3, [r6, #0]
 8005a74:	3302      	adds	r3, #2
 8005a76:	6033      	str	r3, [r6, #0]
 8005a78:	6822      	ldr	r2, [r4, #0]
 8005a7a:	2306      	movs	r3, #6
 8005a7c:	0015      	movs	r5, r2
 8005a7e:	401d      	ands	r5, r3
 8005a80:	421a      	tst	r2, r3
 8005a82:	d027      	beq.n	8005ad4 <_printf_common+0x8c>
 8005a84:	0023      	movs	r3, r4
 8005a86:	3343      	adds	r3, #67	@ 0x43
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	1e5a      	subs	r2, r3, #1
 8005a8c:	4193      	sbcs	r3, r2
 8005a8e:	6822      	ldr	r2, [r4, #0]
 8005a90:	0692      	lsls	r2, r2, #26
 8005a92:	d430      	bmi.n	8005af6 <_printf_common+0xae>
 8005a94:	0022      	movs	r2, r4
 8005a96:	9901      	ldr	r1, [sp, #4]
 8005a98:	9800      	ldr	r0, [sp, #0]
 8005a9a:	9d08      	ldr	r5, [sp, #32]
 8005a9c:	3243      	adds	r2, #67	@ 0x43
 8005a9e:	47a8      	blx	r5
 8005aa0:	3001      	adds	r0, #1
 8005aa2:	d025      	beq.n	8005af0 <_printf_common+0xa8>
 8005aa4:	2206      	movs	r2, #6
 8005aa6:	6823      	ldr	r3, [r4, #0]
 8005aa8:	2500      	movs	r5, #0
 8005aaa:	4013      	ands	r3, r2
 8005aac:	2b04      	cmp	r3, #4
 8005aae:	d105      	bne.n	8005abc <_printf_common+0x74>
 8005ab0:	6833      	ldr	r3, [r6, #0]
 8005ab2:	68e5      	ldr	r5, [r4, #12]
 8005ab4:	1aed      	subs	r5, r5, r3
 8005ab6:	43eb      	mvns	r3, r5
 8005ab8:	17db      	asrs	r3, r3, #31
 8005aba:	401d      	ands	r5, r3
 8005abc:	68a3      	ldr	r3, [r4, #8]
 8005abe:	6922      	ldr	r2, [r4, #16]
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	dd01      	ble.n	8005ac8 <_printf_common+0x80>
 8005ac4:	1a9b      	subs	r3, r3, r2
 8005ac6:	18ed      	adds	r5, r5, r3
 8005ac8:	2600      	movs	r6, #0
 8005aca:	42b5      	cmp	r5, r6
 8005acc:	d120      	bne.n	8005b10 <_printf_common+0xc8>
 8005ace:	2000      	movs	r0, #0
 8005ad0:	e010      	b.n	8005af4 <_printf_common+0xac>
 8005ad2:	3501      	adds	r5, #1
 8005ad4:	68e3      	ldr	r3, [r4, #12]
 8005ad6:	6832      	ldr	r2, [r6, #0]
 8005ad8:	1a9b      	subs	r3, r3, r2
 8005ada:	42ab      	cmp	r3, r5
 8005adc:	ddd2      	ble.n	8005a84 <_printf_common+0x3c>
 8005ade:	0022      	movs	r2, r4
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	9901      	ldr	r1, [sp, #4]
 8005ae4:	9800      	ldr	r0, [sp, #0]
 8005ae6:	9f08      	ldr	r7, [sp, #32]
 8005ae8:	3219      	adds	r2, #25
 8005aea:	47b8      	blx	r7
 8005aec:	3001      	adds	r0, #1
 8005aee:	d1f0      	bne.n	8005ad2 <_printf_common+0x8a>
 8005af0:	2001      	movs	r0, #1
 8005af2:	4240      	negs	r0, r0
 8005af4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005af6:	2030      	movs	r0, #48	@ 0x30
 8005af8:	18e1      	adds	r1, r4, r3
 8005afa:	3143      	adds	r1, #67	@ 0x43
 8005afc:	7008      	strb	r0, [r1, #0]
 8005afe:	0021      	movs	r1, r4
 8005b00:	1c5a      	adds	r2, r3, #1
 8005b02:	3145      	adds	r1, #69	@ 0x45
 8005b04:	7809      	ldrb	r1, [r1, #0]
 8005b06:	18a2      	adds	r2, r4, r2
 8005b08:	3243      	adds	r2, #67	@ 0x43
 8005b0a:	3302      	adds	r3, #2
 8005b0c:	7011      	strb	r1, [r2, #0]
 8005b0e:	e7c1      	b.n	8005a94 <_printf_common+0x4c>
 8005b10:	0022      	movs	r2, r4
 8005b12:	2301      	movs	r3, #1
 8005b14:	9901      	ldr	r1, [sp, #4]
 8005b16:	9800      	ldr	r0, [sp, #0]
 8005b18:	9f08      	ldr	r7, [sp, #32]
 8005b1a:	321a      	adds	r2, #26
 8005b1c:	47b8      	blx	r7
 8005b1e:	3001      	adds	r0, #1
 8005b20:	d0e6      	beq.n	8005af0 <_printf_common+0xa8>
 8005b22:	3601      	adds	r6, #1
 8005b24:	e7d1      	b.n	8005aca <_printf_common+0x82>
	...

08005b28 <_printf_i>:
 8005b28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b2a:	b08b      	sub	sp, #44	@ 0x2c
 8005b2c:	9206      	str	r2, [sp, #24]
 8005b2e:	000a      	movs	r2, r1
 8005b30:	3243      	adds	r2, #67	@ 0x43
 8005b32:	9307      	str	r3, [sp, #28]
 8005b34:	9005      	str	r0, [sp, #20]
 8005b36:	9203      	str	r2, [sp, #12]
 8005b38:	7e0a      	ldrb	r2, [r1, #24]
 8005b3a:	000c      	movs	r4, r1
 8005b3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005b3e:	2a78      	cmp	r2, #120	@ 0x78
 8005b40:	d809      	bhi.n	8005b56 <_printf_i+0x2e>
 8005b42:	2a62      	cmp	r2, #98	@ 0x62
 8005b44:	d80b      	bhi.n	8005b5e <_printf_i+0x36>
 8005b46:	2a00      	cmp	r2, #0
 8005b48:	d100      	bne.n	8005b4c <_printf_i+0x24>
 8005b4a:	e0ba      	b.n	8005cc2 <_printf_i+0x19a>
 8005b4c:	497a      	ldr	r1, [pc, #488]	@ (8005d38 <_printf_i+0x210>)
 8005b4e:	9104      	str	r1, [sp, #16]
 8005b50:	2a58      	cmp	r2, #88	@ 0x58
 8005b52:	d100      	bne.n	8005b56 <_printf_i+0x2e>
 8005b54:	e08e      	b.n	8005c74 <_printf_i+0x14c>
 8005b56:	0025      	movs	r5, r4
 8005b58:	3542      	adds	r5, #66	@ 0x42
 8005b5a:	702a      	strb	r2, [r5, #0]
 8005b5c:	e022      	b.n	8005ba4 <_printf_i+0x7c>
 8005b5e:	0010      	movs	r0, r2
 8005b60:	3863      	subs	r0, #99	@ 0x63
 8005b62:	2815      	cmp	r0, #21
 8005b64:	d8f7      	bhi.n	8005b56 <_printf_i+0x2e>
 8005b66:	f7fa facf 	bl	8000108 <__gnu_thumb1_case_shi>
 8005b6a:	0016      	.short	0x0016
 8005b6c:	fff6001f 	.word	0xfff6001f
 8005b70:	fff6fff6 	.word	0xfff6fff6
 8005b74:	001ffff6 	.word	0x001ffff6
 8005b78:	fff6fff6 	.word	0xfff6fff6
 8005b7c:	fff6fff6 	.word	0xfff6fff6
 8005b80:	0036009f 	.word	0x0036009f
 8005b84:	fff6007e 	.word	0xfff6007e
 8005b88:	00b0fff6 	.word	0x00b0fff6
 8005b8c:	0036fff6 	.word	0x0036fff6
 8005b90:	fff6fff6 	.word	0xfff6fff6
 8005b94:	0082      	.short	0x0082
 8005b96:	0025      	movs	r5, r4
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	3542      	adds	r5, #66	@ 0x42
 8005b9c:	1d11      	adds	r1, r2, #4
 8005b9e:	6019      	str	r1, [r3, #0]
 8005ba0:	6813      	ldr	r3, [r2, #0]
 8005ba2:	702b      	strb	r3, [r5, #0]
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e09e      	b.n	8005ce6 <_printf_i+0x1be>
 8005ba8:	6818      	ldr	r0, [r3, #0]
 8005baa:	6809      	ldr	r1, [r1, #0]
 8005bac:	1d02      	adds	r2, r0, #4
 8005bae:	060d      	lsls	r5, r1, #24
 8005bb0:	d50b      	bpl.n	8005bca <_printf_i+0xa2>
 8005bb2:	6806      	ldr	r6, [r0, #0]
 8005bb4:	601a      	str	r2, [r3, #0]
 8005bb6:	2e00      	cmp	r6, #0
 8005bb8:	da03      	bge.n	8005bc2 <_printf_i+0x9a>
 8005bba:	232d      	movs	r3, #45	@ 0x2d
 8005bbc:	9a03      	ldr	r2, [sp, #12]
 8005bbe:	4276      	negs	r6, r6
 8005bc0:	7013      	strb	r3, [r2, #0]
 8005bc2:	4b5d      	ldr	r3, [pc, #372]	@ (8005d38 <_printf_i+0x210>)
 8005bc4:	270a      	movs	r7, #10
 8005bc6:	9304      	str	r3, [sp, #16]
 8005bc8:	e018      	b.n	8005bfc <_printf_i+0xd4>
 8005bca:	6806      	ldr	r6, [r0, #0]
 8005bcc:	601a      	str	r2, [r3, #0]
 8005bce:	0649      	lsls	r1, r1, #25
 8005bd0:	d5f1      	bpl.n	8005bb6 <_printf_i+0x8e>
 8005bd2:	b236      	sxth	r6, r6
 8005bd4:	e7ef      	b.n	8005bb6 <_printf_i+0x8e>
 8005bd6:	6808      	ldr	r0, [r1, #0]
 8005bd8:	6819      	ldr	r1, [r3, #0]
 8005bda:	c940      	ldmia	r1!, {r6}
 8005bdc:	0605      	lsls	r5, r0, #24
 8005bde:	d402      	bmi.n	8005be6 <_printf_i+0xbe>
 8005be0:	0640      	lsls	r0, r0, #25
 8005be2:	d500      	bpl.n	8005be6 <_printf_i+0xbe>
 8005be4:	b2b6      	uxth	r6, r6
 8005be6:	6019      	str	r1, [r3, #0]
 8005be8:	4b53      	ldr	r3, [pc, #332]	@ (8005d38 <_printf_i+0x210>)
 8005bea:	270a      	movs	r7, #10
 8005bec:	9304      	str	r3, [sp, #16]
 8005bee:	2a6f      	cmp	r2, #111	@ 0x6f
 8005bf0:	d100      	bne.n	8005bf4 <_printf_i+0xcc>
 8005bf2:	3f02      	subs	r7, #2
 8005bf4:	0023      	movs	r3, r4
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	3343      	adds	r3, #67	@ 0x43
 8005bfa:	701a      	strb	r2, [r3, #0]
 8005bfc:	6863      	ldr	r3, [r4, #4]
 8005bfe:	60a3      	str	r3, [r4, #8]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	db06      	blt.n	8005c12 <_printf_i+0xea>
 8005c04:	2104      	movs	r1, #4
 8005c06:	6822      	ldr	r2, [r4, #0]
 8005c08:	9d03      	ldr	r5, [sp, #12]
 8005c0a:	438a      	bics	r2, r1
 8005c0c:	6022      	str	r2, [r4, #0]
 8005c0e:	4333      	orrs	r3, r6
 8005c10:	d00c      	beq.n	8005c2c <_printf_i+0x104>
 8005c12:	9d03      	ldr	r5, [sp, #12]
 8005c14:	0030      	movs	r0, r6
 8005c16:	0039      	movs	r1, r7
 8005c18:	f7fa fb06 	bl	8000228 <__aeabi_uidivmod>
 8005c1c:	9b04      	ldr	r3, [sp, #16]
 8005c1e:	3d01      	subs	r5, #1
 8005c20:	5c5b      	ldrb	r3, [r3, r1]
 8005c22:	702b      	strb	r3, [r5, #0]
 8005c24:	0033      	movs	r3, r6
 8005c26:	0006      	movs	r6, r0
 8005c28:	429f      	cmp	r7, r3
 8005c2a:	d9f3      	bls.n	8005c14 <_printf_i+0xec>
 8005c2c:	2f08      	cmp	r7, #8
 8005c2e:	d109      	bne.n	8005c44 <_printf_i+0x11c>
 8005c30:	6823      	ldr	r3, [r4, #0]
 8005c32:	07db      	lsls	r3, r3, #31
 8005c34:	d506      	bpl.n	8005c44 <_printf_i+0x11c>
 8005c36:	6862      	ldr	r2, [r4, #4]
 8005c38:	6923      	ldr	r3, [r4, #16]
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	dc02      	bgt.n	8005c44 <_printf_i+0x11c>
 8005c3e:	2330      	movs	r3, #48	@ 0x30
 8005c40:	3d01      	subs	r5, #1
 8005c42:	702b      	strb	r3, [r5, #0]
 8005c44:	9b03      	ldr	r3, [sp, #12]
 8005c46:	1b5b      	subs	r3, r3, r5
 8005c48:	6123      	str	r3, [r4, #16]
 8005c4a:	9b07      	ldr	r3, [sp, #28]
 8005c4c:	0021      	movs	r1, r4
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	9805      	ldr	r0, [sp, #20]
 8005c52:	9b06      	ldr	r3, [sp, #24]
 8005c54:	aa09      	add	r2, sp, #36	@ 0x24
 8005c56:	f7ff fef7 	bl	8005a48 <_printf_common>
 8005c5a:	3001      	adds	r0, #1
 8005c5c:	d148      	bne.n	8005cf0 <_printf_i+0x1c8>
 8005c5e:	2001      	movs	r0, #1
 8005c60:	4240      	negs	r0, r0
 8005c62:	b00b      	add	sp, #44	@ 0x2c
 8005c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c66:	2220      	movs	r2, #32
 8005c68:	6809      	ldr	r1, [r1, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	6022      	str	r2, [r4, #0]
 8005c6e:	2278      	movs	r2, #120	@ 0x78
 8005c70:	4932      	ldr	r1, [pc, #200]	@ (8005d3c <_printf_i+0x214>)
 8005c72:	9104      	str	r1, [sp, #16]
 8005c74:	0021      	movs	r1, r4
 8005c76:	3145      	adds	r1, #69	@ 0x45
 8005c78:	700a      	strb	r2, [r1, #0]
 8005c7a:	6819      	ldr	r1, [r3, #0]
 8005c7c:	6822      	ldr	r2, [r4, #0]
 8005c7e:	c940      	ldmia	r1!, {r6}
 8005c80:	0610      	lsls	r0, r2, #24
 8005c82:	d402      	bmi.n	8005c8a <_printf_i+0x162>
 8005c84:	0650      	lsls	r0, r2, #25
 8005c86:	d500      	bpl.n	8005c8a <_printf_i+0x162>
 8005c88:	b2b6      	uxth	r6, r6
 8005c8a:	6019      	str	r1, [r3, #0]
 8005c8c:	07d3      	lsls	r3, r2, #31
 8005c8e:	d502      	bpl.n	8005c96 <_printf_i+0x16e>
 8005c90:	2320      	movs	r3, #32
 8005c92:	4313      	orrs	r3, r2
 8005c94:	6023      	str	r3, [r4, #0]
 8005c96:	2e00      	cmp	r6, #0
 8005c98:	d001      	beq.n	8005c9e <_printf_i+0x176>
 8005c9a:	2710      	movs	r7, #16
 8005c9c:	e7aa      	b.n	8005bf4 <_printf_i+0xcc>
 8005c9e:	2220      	movs	r2, #32
 8005ca0:	6823      	ldr	r3, [r4, #0]
 8005ca2:	4393      	bics	r3, r2
 8005ca4:	6023      	str	r3, [r4, #0]
 8005ca6:	e7f8      	b.n	8005c9a <_printf_i+0x172>
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	680d      	ldr	r5, [r1, #0]
 8005cac:	1d10      	adds	r0, r2, #4
 8005cae:	6949      	ldr	r1, [r1, #20]
 8005cb0:	6018      	str	r0, [r3, #0]
 8005cb2:	6813      	ldr	r3, [r2, #0]
 8005cb4:	062e      	lsls	r6, r5, #24
 8005cb6:	d501      	bpl.n	8005cbc <_printf_i+0x194>
 8005cb8:	6019      	str	r1, [r3, #0]
 8005cba:	e002      	b.n	8005cc2 <_printf_i+0x19a>
 8005cbc:	066d      	lsls	r5, r5, #25
 8005cbe:	d5fb      	bpl.n	8005cb8 <_printf_i+0x190>
 8005cc0:	8019      	strh	r1, [r3, #0]
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	9d03      	ldr	r5, [sp, #12]
 8005cc6:	6123      	str	r3, [r4, #16]
 8005cc8:	e7bf      	b.n	8005c4a <_printf_i+0x122>
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	1d11      	adds	r1, r2, #4
 8005cce:	6019      	str	r1, [r3, #0]
 8005cd0:	6815      	ldr	r5, [r2, #0]
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	0028      	movs	r0, r5
 8005cd6:	6862      	ldr	r2, [r4, #4]
 8005cd8:	f000 f856 	bl	8005d88 <memchr>
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	d001      	beq.n	8005ce4 <_printf_i+0x1bc>
 8005ce0:	1b40      	subs	r0, r0, r5
 8005ce2:	6060      	str	r0, [r4, #4]
 8005ce4:	6863      	ldr	r3, [r4, #4]
 8005ce6:	6123      	str	r3, [r4, #16]
 8005ce8:	2300      	movs	r3, #0
 8005cea:	9a03      	ldr	r2, [sp, #12]
 8005cec:	7013      	strb	r3, [r2, #0]
 8005cee:	e7ac      	b.n	8005c4a <_printf_i+0x122>
 8005cf0:	002a      	movs	r2, r5
 8005cf2:	6923      	ldr	r3, [r4, #16]
 8005cf4:	9906      	ldr	r1, [sp, #24]
 8005cf6:	9805      	ldr	r0, [sp, #20]
 8005cf8:	9d07      	ldr	r5, [sp, #28]
 8005cfa:	47a8      	blx	r5
 8005cfc:	3001      	adds	r0, #1
 8005cfe:	d0ae      	beq.n	8005c5e <_printf_i+0x136>
 8005d00:	6823      	ldr	r3, [r4, #0]
 8005d02:	079b      	lsls	r3, r3, #30
 8005d04:	d415      	bmi.n	8005d32 <_printf_i+0x20a>
 8005d06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d08:	68e0      	ldr	r0, [r4, #12]
 8005d0a:	4298      	cmp	r0, r3
 8005d0c:	daa9      	bge.n	8005c62 <_printf_i+0x13a>
 8005d0e:	0018      	movs	r0, r3
 8005d10:	e7a7      	b.n	8005c62 <_printf_i+0x13a>
 8005d12:	0022      	movs	r2, r4
 8005d14:	2301      	movs	r3, #1
 8005d16:	9906      	ldr	r1, [sp, #24]
 8005d18:	9805      	ldr	r0, [sp, #20]
 8005d1a:	9e07      	ldr	r6, [sp, #28]
 8005d1c:	3219      	adds	r2, #25
 8005d1e:	47b0      	blx	r6
 8005d20:	3001      	adds	r0, #1
 8005d22:	d09c      	beq.n	8005c5e <_printf_i+0x136>
 8005d24:	3501      	adds	r5, #1
 8005d26:	68e3      	ldr	r3, [r4, #12]
 8005d28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d2a:	1a9b      	subs	r3, r3, r2
 8005d2c:	42ab      	cmp	r3, r5
 8005d2e:	dcf0      	bgt.n	8005d12 <_printf_i+0x1ea>
 8005d30:	e7e9      	b.n	8005d06 <_printf_i+0x1de>
 8005d32:	2500      	movs	r5, #0
 8005d34:	e7f7      	b.n	8005d26 <_printf_i+0x1fe>
 8005d36:	46c0      	nop			@ (mov r8, r8)
 8005d38:	080061ed 	.word	0x080061ed
 8005d3c:	080061fe 	.word	0x080061fe

08005d40 <memmove>:
 8005d40:	b510      	push	{r4, lr}
 8005d42:	4288      	cmp	r0, r1
 8005d44:	d902      	bls.n	8005d4c <memmove+0xc>
 8005d46:	188b      	adds	r3, r1, r2
 8005d48:	4298      	cmp	r0, r3
 8005d4a:	d308      	bcc.n	8005d5e <memmove+0x1e>
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d007      	beq.n	8005d62 <memmove+0x22>
 8005d52:	5ccc      	ldrb	r4, [r1, r3]
 8005d54:	54c4      	strb	r4, [r0, r3]
 8005d56:	3301      	adds	r3, #1
 8005d58:	e7f9      	b.n	8005d4e <memmove+0xe>
 8005d5a:	5c8b      	ldrb	r3, [r1, r2]
 8005d5c:	5483      	strb	r3, [r0, r2]
 8005d5e:	3a01      	subs	r2, #1
 8005d60:	d2fb      	bcs.n	8005d5a <memmove+0x1a>
 8005d62:	bd10      	pop	{r4, pc}

08005d64 <_sbrk_r>:
 8005d64:	2300      	movs	r3, #0
 8005d66:	b570      	push	{r4, r5, r6, lr}
 8005d68:	4d06      	ldr	r5, [pc, #24]	@ (8005d84 <_sbrk_r+0x20>)
 8005d6a:	0004      	movs	r4, r0
 8005d6c:	0008      	movs	r0, r1
 8005d6e:	602b      	str	r3, [r5, #0]
 8005d70:	f7fb feca 	bl	8001b08 <_sbrk>
 8005d74:	1c43      	adds	r3, r0, #1
 8005d76:	d103      	bne.n	8005d80 <_sbrk_r+0x1c>
 8005d78:	682b      	ldr	r3, [r5, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d000      	beq.n	8005d80 <_sbrk_r+0x1c>
 8005d7e:	6023      	str	r3, [r4, #0]
 8005d80:	bd70      	pop	{r4, r5, r6, pc}
 8005d82:	46c0      	nop			@ (mov r8, r8)
 8005d84:	200006c0 	.word	0x200006c0

08005d88 <memchr>:
 8005d88:	b2c9      	uxtb	r1, r1
 8005d8a:	1882      	adds	r2, r0, r2
 8005d8c:	4290      	cmp	r0, r2
 8005d8e:	d101      	bne.n	8005d94 <memchr+0xc>
 8005d90:	2000      	movs	r0, #0
 8005d92:	4770      	bx	lr
 8005d94:	7803      	ldrb	r3, [r0, #0]
 8005d96:	428b      	cmp	r3, r1
 8005d98:	d0fb      	beq.n	8005d92 <memchr+0xa>
 8005d9a:	3001      	adds	r0, #1
 8005d9c:	e7f6      	b.n	8005d8c <memchr+0x4>

08005d9e <_realloc_r>:
 8005d9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005da0:	0006      	movs	r6, r0
 8005da2:	000c      	movs	r4, r1
 8005da4:	0015      	movs	r5, r2
 8005da6:	2900      	cmp	r1, #0
 8005da8:	d105      	bne.n	8005db6 <_realloc_r+0x18>
 8005daa:	0011      	movs	r1, r2
 8005dac:	f7ff fc5e 	bl	800566c <_malloc_r>
 8005db0:	0004      	movs	r4, r0
 8005db2:	0020      	movs	r0, r4
 8005db4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005db6:	2a00      	cmp	r2, #0
 8005db8:	d103      	bne.n	8005dc2 <_realloc_r+0x24>
 8005dba:	f7ff fbeb 	bl	8005594 <_free_r>
 8005dbe:	002c      	movs	r4, r5
 8005dc0:	e7f7      	b.n	8005db2 <_realloc_r+0x14>
 8005dc2:	f000 f81c 	bl	8005dfe <_malloc_usable_size_r>
 8005dc6:	0007      	movs	r7, r0
 8005dc8:	4285      	cmp	r5, r0
 8005dca:	d802      	bhi.n	8005dd2 <_realloc_r+0x34>
 8005dcc:	0843      	lsrs	r3, r0, #1
 8005dce:	42ab      	cmp	r3, r5
 8005dd0:	d3ef      	bcc.n	8005db2 <_realloc_r+0x14>
 8005dd2:	0029      	movs	r1, r5
 8005dd4:	0030      	movs	r0, r6
 8005dd6:	f7ff fc49 	bl	800566c <_malloc_r>
 8005dda:	9001      	str	r0, [sp, #4]
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	d101      	bne.n	8005de4 <_realloc_r+0x46>
 8005de0:	9c01      	ldr	r4, [sp, #4]
 8005de2:	e7e6      	b.n	8005db2 <_realloc_r+0x14>
 8005de4:	002a      	movs	r2, r5
 8005de6:	42bd      	cmp	r5, r7
 8005de8:	d900      	bls.n	8005dec <_realloc_r+0x4e>
 8005dea:	003a      	movs	r2, r7
 8005dec:	0021      	movs	r1, r4
 8005dee:	9801      	ldr	r0, [sp, #4]
 8005df0:	f7ff fbc6 	bl	8005580 <memcpy>
 8005df4:	0021      	movs	r1, r4
 8005df6:	0030      	movs	r0, r6
 8005df8:	f7ff fbcc 	bl	8005594 <_free_r>
 8005dfc:	e7f0      	b.n	8005de0 <_realloc_r+0x42>

08005dfe <_malloc_usable_size_r>:
 8005dfe:	1f0b      	subs	r3, r1, #4
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	1f18      	subs	r0, r3, #4
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	da01      	bge.n	8005e0c <_malloc_usable_size_r+0xe>
 8005e08:	580b      	ldr	r3, [r1, r0]
 8005e0a:	18c0      	adds	r0, r0, r3
 8005e0c:	4770      	bx	lr
	...

08005e10 <_init>:
 8005e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e12:	46c0      	nop			@ (mov r8, r8)
 8005e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e16:	bc08      	pop	{r3}
 8005e18:	469e      	mov	lr, r3
 8005e1a:	4770      	bx	lr

08005e1c <_fini>:
 8005e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e1e:	46c0      	nop			@ (mov r8, r8)
 8005e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e22:	bc08      	pop	{r3}
 8005e24:	469e      	mov	lr, r3
 8005e26:	4770      	bx	lr
