# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../5_1_CHRONOMETER.srcs/sources_1/new/chronometer.vhd" \
"../../../../5_1_CHRONOMETER.srcs/sources_1/new/clock_divider.vhd" \
"../../../../5_1_CHRONOMETER.srcs/sources_1/new/counter.vhd" \
"../../../../5_1_CHRONOMETER.srcs/sim_1/new/chronometer_tb.vhd" \

# Do not sort compile order
nosort
