<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>imageProcessing_IP</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>axi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_CLK.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>o_intr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_intr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.O_INTR.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_data_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_data_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_data_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>o_data_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>imageProcessTop</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>657edc35</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>imageProcessTop</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>657edc35</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6ae48e95</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>axi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_reset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_data_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_data_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_intr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/bd/design_trial/ip/design_trial_blk_mem_gen_0_0/design_trial_blk_mem_gen_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/ip/divide_ip/divide_ip.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/ip/outputBuffer/outputBuffer.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_OB/outputBuffer</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/double_threshold/double_threshold.srcs/sources_1/new/double_threshold.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/gaussian_blur/gaussian_blur.srcs/sources_1/new/gaussian_blur.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/ip_vipin/ip/imageProcessing.srcs/sources_1/new/imageControl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/ip_vipin/ip/imageProcessing.srcs/sources_1/new/lineBuffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/non_max_suppression/non_max_suppression.srcs/sources_1/new/non_max_suppr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/sobel_operation/sobel_operation.srcs/sources_1/new/sobel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/imageData.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/ip_vipin/ip/imageProcessing.srcs/sources_1/new/imageProcessTop.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0561e813</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="div_gen" xilinx:version="5.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/bd/design_trial/ip/design_trial_blk_mem_gen_0_0/design_trial_blk_mem_gen_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/ip/divide_ip/divide_ip.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/ip/outputBuffer/outputBuffer.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_OB/outputBuffer</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/double_threshold/double_threshold.srcs/sources_1/new/double_threshold.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/gaussian_blur/gaussian_blur.srcs/sources_1/new/gaussian_blur.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/ip_vipin/ip/imageProcessing.srcs/sources_1/new/imageControl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/ip_vipin/ip/imageProcessing.srcs/sources_1/new/lineBuffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/non_max_suppression/non_max_suppression.srcs/sources_1/new/non_max_suppr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/sobel_operation/sobel_operation.srcs/sources_1/new/sobel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/imageData.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sources_1/imports/Vivado_Hardware/ip_vipin/ip/imageProcessing.srcs/sources_1/new/imageProcessTop.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_div_gen_5_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="div_gen" xilinx:version="5.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ImageProcess_IP/ImageProcess_IP.srcs/sim_1/imports/new/tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/imageProcessing_IP_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>IP for performing Canny edge detection in an image</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">imageProcessTop_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>imageProcessing_IP_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-01T06:27:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b29e90_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75347106_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546571a3_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206813_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0a6d5f_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf2628_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d3c174_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb58596_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439e074b_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a440b1c_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ba01fc_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f5bdf0_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697c28cd_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4e9f48_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d10a91_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138409ef_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d846d23_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224b51a5_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3159acff_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bec8d8_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69352d49_ARCHIVE_LOCATION">e:/ece materials/mini project/vivado_vitis files/vivado_hardware</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77498915_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c008ac_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eef80a8_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1628edcb_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17103f8b_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332f7d6e_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d18abce_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe1b53f_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b5039e_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4120dbd1_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62aac53a_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db63c7a_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528aea25_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56324672_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53219f2d_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76569b41_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cc70ad_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46240793_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fef20b_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8cc88e_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732a1f09_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbf38a7_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15109a09_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da83a3_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b4199d_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb3274f_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76526536_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548a345e_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263aeeba_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a514860_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24056651_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3703a90c_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dfb30b_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd70535_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17977ce_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea45354_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cebe2ca_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421d3e1b_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7494a3de_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d166b7_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc7c978_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138af89c_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395a7723_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a95a_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5868b74d_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2311f03d_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a12569a_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79974d0e_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ae7f69_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b7a33f_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abb9754_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59230615_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f49a19d_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a16c470_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c98918c_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0ad959_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ec30ab_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2d9a36_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b92b57d_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa56cc5_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90de6a9_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3fdc82_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aaef045_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326937a2_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42510ed2_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13e5b5f4_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d867cc_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f233dd_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee53293_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad881d_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a2126e_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3642e462_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d91a7f_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14400f1_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5901a630_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6feeb748_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2eee13_ARCHIVE_LOCATION">e:/V</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3338f6bf_ARCHIVE_LOCATION">e:/V</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9e56230e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4ac5bca5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="558ff51a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="033b1b5c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
