0.7
2020.2
Oct 13 2023
20:47:58
E:/Experiements/Experiement_5.2/Experiement_5.2.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/Experiements/Experiement_5.2/Experiement_5.2.srcs/sim_1/new/addsub_4bit_tb.v,1712643583,verilog,,,,addsub_4bit_t,,,,,,,,
E:/Experiements/Experiement_5.2/Experiement_5.2.srcs/sources_1/new/adder_1bit.v,1712585887,verilog,,E:/Experiements/Experiement_5.2/Experiement_5.2.srcs/sources_1/new/addsub_1bit.v,,adder_1bit,,,,,,,,
E:/Experiements/Experiement_5.2/Experiement_5.2.srcs/sources_1/new/addsub_1bit.v,1712586235,verilog,,E:/Experiements/Experiement_5.2/Experiement_5.2.srcs/sources_1/new/addsub_4bit.v,,addsub_1bit,,,,,,,,
E:/Experiements/Experiement_5.2/Experiement_5.2.srcs/sources_1/new/addsub_4bit.v,1712588139,verilog,,E:/Experiements/Experiement_5.2/Experiement_5.2.srcs/sim_1/new/addsub_4bit_tb.v,,addsub_4bit,,,,,,,,
