

================================================================
== Vitis HLS Report for 'write_Pipeline_VITIS_LOOP_35_1'
================================================================
* Date:           Fri Nov  8 21:38:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      67|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      550|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      550|     121|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_94_p2                 |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_88_p2                |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  67|          68|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   32|         64|
    |i_fu_46                  |   9|          2|   32|         64|
    |outStream3_blk_n         |   9|          2|    1|          2|
    |p1_blk_n_W               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_46                           |   32|   0|   32|          0|
    |icmp_ln35_reg_122                 |    1|   0|    1|          0|
    |tmp_reg_131                       |  512|   0|  512|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  550|   0|  550|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  write_Pipeline_VITIS_LOOP_35_1|  return value|
|outStream3_dout            |   in|  512|     ap_fifo|                      outStream3|       pointer|
|outStream3_num_data_valid  |   in|    2|     ap_fifo|                      outStream3|       pointer|
|outStream3_fifo_cap        |   in|    2|     ap_fifo|                      outStream3|       pointer|
|outStream3_empty_n         |   in|    1|     ap_fifo|                      outStream3|       pointer|
|outStream3_read            |  out|    1|     ap_fifo|                      outStream3|       pointer|
|m_axi_p1_AWVALID           |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_AWREADY           |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_AWADDR            |  out|   64|       m_axi|                              p1|       pointer|
|m_axi_p1_AWID              |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_AWLEN             |  out|   32|       m_axi|                              p1|       pointer|
|m_axi_p1_AWSIZE            |  out|    3|       m_axi|                              p1|       pointer|
|m_axi_p1_AWBURST           |  out|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_AWLOCK            |  out|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_AWCACHE           |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_AWPROT            |  out|    3|       m_axi|                              p1|       pointer|
|m_axi_p1_AWQOS             |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_AWREGION          |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_AWUSER            |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_WVALID            |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_WREADY            |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_WDATA             |  out|  512|       m_axi|                              p1|       pointer|
|m_axi_p1_WSTRB             |  out|   64|       m_axi|                              p1|       pointer|
|m_axi_p1_WLAST             |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_WID               |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_WUSER             |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_ARVALID           |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_ARREADY           |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_ARADDR            |  out|   64|       m_axi|                              p1|       pointer|
|m_axi_p1_ARID              |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_ARLEN             |  out|   32|       m_axi|                              p1|       pointer|
|m_axi_p1_ARSIZE            |  out|    3|       m_axi|                              p1|       pointer|
|m_axi_p1_ARBURST           |  out|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_ARLOCK            |  out|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_ARCACHE           |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_ARPROT            |  out|    3|       m_axi|                              p1|       pointer|
|m_axi_p1_ARQOS             |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_ARREGION          |  out|    4|       m_axi|                              p1|       pointer|
|m_axi_p1_ARUSER            |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RVALID            |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RREADY            |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RDATA             |   in|  512|       m_axi|                              p1|       pointer|
|m_axi_p1_RLAST             |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RID               |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RFIFONUM          |   in|    9|       m_axi|                              p1|       pointer|
|m_axi_p1_RUSER             |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_RRESP             |   in|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_BVALID            |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_BREADY            |  out|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_BRESP             |   in|    2|       m_axi|                              p1|       pointer|
|m_axi_p1_BID               |   in|    1|       m_axi|                              p1|       pointer|
|m_axi_p1_BUSER             |   in|    1|       m_axi|                              p1|       pointer|
|sext_ln35                  |   in|   58|     ap_none|                       sext_ln35|        scalar|
|numInputs_load             |   in|   32|     ap_none|                  numInputs_load|        scalar|
+---------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%numInputs_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numInputs_load"   --->   Operation 7 'read' 'numInputs_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln35_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln35"   --->   Operation 8 'read' 'sext_ln35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln35_cast = sext i58 %sext_ln35_read"   --->   Operation 9 'sext' 'sext_ln35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %p1, void @empty_3, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_11, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream3, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln35 = icmp_eq  i32 %i_1, i32 %numInputs_load_read" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35]   --->   Operation 15 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln35 = add i32 %i_1, i32 1" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35]   --->   Operation 16 'add' 'add_ln35' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc.split, void %for.end.loopexit.exitStub" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35]   --->   Operation 17 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln35 = store i32 %add_ln35, i32 %i" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35]   --->   Operation 18 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p1_addr = getelementptr i512 %p1, i64 %sext_ln35_cast" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35]   --->   Operation 19 'getelementptr' 'p1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %outStream3" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:36]   --->   Operation 21 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35]   --->   Operation 22 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.43ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %p1_addr, i512 %tmp, i64 18446744073709551615" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:37]   --->   Operation 23 'write' 'write_ln37' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:35]   --->   Operation 24 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numInputs_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStream3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca       ) [ 0100]
numInputs_load_read (read         ) [ 0000]
sext_ln35_read      (read         ) [ 0000]
sext_ln35_cast      (sext         ) [ 0110]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
store_ln0           (store        ) [ 0000]
br_ln0              (br           ) [ 0000]
i_1                 (load         ) [ 0000]
icmp_ln35           (icmp         ) [ 0110]
add_ln35            (add          ) [ 0000]
br_ln35             (br           ) [ 0000]
store_ln35          (store        ) [ 0000]
p1_addr             (getelementptr) [ 0101]
tmp                 (read         ) [ 0101]
specpipeline_ln36   (specpipeline ) [ 0000]
specloopname_ln35   (specloopname ) [ 0000]
write_ln37          (write        ) [ 0000]
br_ln35             (br           ) [ 0000]
ret_ln0             (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln35">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numInputs_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numInputs_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outStream3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="numInputs_load_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numInputs_load_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sext_ln35_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="58" slack="0"/>
<pin id="58" dir="0" index="1" bw="58" slack="0"/>
<pin id="59" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln35_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="512" slack="0"/>
<pin id="64" dir="0" index="1" bw="512" slack="0"/>
<pin id="65" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln37_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="512" slack="1"/>
<pin id="71" dir="0" index="2" bw="512" slack="1"/>
<pin id="72" dir="0" index="3" bw="1" slack="0"/>
<pin id="73" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln35_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="58" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_1_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln35_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln35_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln35_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="p1_addr_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="1"/>
<pin id="108" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p1_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="117" class="1005" name="sext_ln35_cast_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln35_cast "/>
</bind>
</comp>

<comp id="122" class="1005" name="icmp_ln35_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="126" class="1005" name="p1_addr_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="512" slack="1"/>
<pin id="128" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p1_addr "/>
</bind>
</comp>

<comp id="131" class="1005" name="tmp_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="512" slack="1"/>
<pin id="133" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="79"><net_src comp="56" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="50" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="46" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="120"><net_src comp="76" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="125"><net_src comp="88" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="105" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="134"><net_src comp="62" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p1 | {3 }
	Port: outStream3 | {}
 - Input state : 
	Port: write_Pipeline_VITIS_LOOP_35_1 : p1 | {}
	Port: write_Pipeline_VITIS_LOOP_35_1 : sext_ln35 | {1 }
	Port: write_Pipeline_VITIS_LOOP_35_1 : numInputs_load | {1 }
	Port: write_Pipeline_VITIS_LOOP_35_1 : outStream3 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln35 : 2
		add_ln35 : 2
		br_ln35 : 3
		store_ln35 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln35_fu_94         |    0    |    39   |
|----------|--------------------------------|---------|---------|
|   icmp   |         icmp_ln35_fu_88        |    0    |    20   |
|----------|--------------------------------|---------|---------|
|          | numInputs_load_read_read_fu_50 |    0    |    0    |
|   read   |    sext_ln35_read_read_fu_56   |    0    |    0    |
|          |         tmp_read_fu_62         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln37_write_fu_68     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |      sext_ln35_cast_fu_76      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    59   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_110      |   32   |
|   icmp_ln35_reg_122  |    1   |
|    p1_addr_reg_126   |   512  |
|sext_ln35_cast_reg_117|   64   |
|      tmp_reg_131     |   512  |
+----------------------+--------+
|         Total        |  1121  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1121  |    -   |
+-----------+--------+--------+
|   Total   |  1121  |   59   |
+-----------+--------+--------+
