

================================================================
== Vitis HLS Report for 'sha3_256_hw'
================================================================
* Date:           Wed Aug  6 15:28:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      205|    37274|  2.050 us|  0.373 ms|  206|  37275|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_790_1_VITIS_LOOP_44_1  |       34|       34|         4|          1|          1|    32|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 6 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten4 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i5 = alloca i32 1"   --->   Operation 16 'alloca' 'i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_17 = alloca i32 1"   --->   Operation 17 'alloca' 'i_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln7909 = alloca i32 1"   --->   Operation 18 'alloca' 'add_ln7909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%u_assign16 = alloca i32 1"   --->   Operation 19 'alloca' 'u_assign16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%inlen_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inlen"   --->   Operation 20 'read' 'inlen_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r"   --->   Operation 21 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 22 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%s = alloca i64 1" [fips202.c:785->sha3_256.c:10]   --->   Operation 23 'alloca' 's' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %out_r_read" [fips202.c:790->sha3_256.c:10]   --->   Operation 24 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 1, i3 %add_ln7909"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_17"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i5"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten4"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [2/2] (7.30ns)   --->   "%call_ln788 = call void @keccak_absorb_once.1, i64 %s, i8 %gmem, i64 %in_r_read, i32 %inlen_read, i64 %KeccakF_RoundConstants" [fips202.c:788->sha3_256.c:10]   --->   Operation 29 'call' 'call_ln788' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln788 = call void @keccak_absorb_once.1, i64 %s, i8 %gmem, i64 %in_r_read, i32 %inlen_read, i64 %KeccakF_RoundConstants" [fips202.c:788->sha3_256.c:10]   --->   Operation 30 'call' 'call_ln788' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln789 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips202.c:789->sha3_256.c:10]   --->   Operation 31 'call' 'call_ln789' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 32 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr, i64 32" [fips202.c:790->sha3_256.c:10]   --->   Operation 32 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [sha3_256.c:4]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_10, i32 0, i32 0, void @empty_14, i32 0, i32 32, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_5, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inlen"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inlen, void @empty_1, i32 4294967295, i32 4294967295, void @empty_17, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inlen, void @empty_5, i32 4294967295, i32 4294967295, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln789 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [fips202.c:789->sha3_256.c:10]   --->   Operation 44 'call' 'call_ln789' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln0 = br void %store64.exit.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.49>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%icmp_ln448 = phi i1 0, void %entry, i1 %icmp_ln44, void %for.inc.i.i.split" [fips202.c:44->fips202.c:792->sha3_256.c:10]   --->   Operation 46 'phi' 'icmp_ln448' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten4_load = load i5 %indvar_flatten4" [fips202.c:790->sha3_256.c:10]   --->   Operation 47 'load' 'indvar_flatten4_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%i5_load = load i3 %i5" [fips202.c:790->sha3_256.c:10]   --->   Operation 48 'load' 'i5_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%i_17_load = load i4 %i_17" [fips202.c:791->sha3_256.c:10]   --->   Operation 49 'load' 'i_17_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%add_ln7909_load = load i3 %add_ln7909" [fips202.c:790->sha3_256.c:10]   --->   Operation 50 'load' 'add_ln7909_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln791 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_14" [fips202.c:791->sha3_256.c:10]   --->   Operation 51 'specpipeline' 'specpipeline_ln791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln791 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_14" [fips202.c:791->sha3_256.c:10]   --->   Operation 52 'specpipeline' 'specpipeline_ln791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_790_1_VITIS_LOOP_44_1_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.02ns)   --->   "%select_ln791 = select i1 %icmp_ln448, i4 0, i4 %i_17_load" [fips202.c:791->sha3_256.c:10]   --->   Operation 55 'select' 'select_ln791' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln791 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_14" [fips202.c:791->sha3_256.c:10]   --->   Operation 56 'specpipeline' 'specpipeline_ln791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.98ns)   --->   "%i = select i1 %icmp_ln448, i3 %add_ln7909_load, i3 %i5_load" [fips202.c:790->sha3_256.c:10]   --->   Operation 57 'select' 'i' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (1.73ns)   --->   "%first_iter_0 = icmp_eq  i4 %select_ln791, i4 0" [fips202.c:791->sha3_256.c:10]   --->   Operation 58 'icmp' 'first_iter_0' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln790 = zext i3 %i" [fips202.c:790->sha3_256.c:10]   --->   Operation 59 'zext' 'zext_ln790' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln790" [fips202.c:792->sha3_256.c:10]   --->   Operation 60 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln790_1 = add i5 %indvar_flatten4_load, i5 1" [fips202.c:790->sha3_256.c:10]   --->   Operation 61 'add' 'add_ln790_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %first_iter_0, void %for.inc.i.i.split, void %for.first.iter.for.inc.i.i" [fips202.c:44->fips202.c:792->sha3_256.c:10]   --->   Operation 62 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr" [fips202.c:792->sha3_256.c:10]   --->   Operation 63 'load' 's_load' <Predicate = (first_iter_0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i4 %select_ln791" [fips202.c:46->fips202.c:792->sha3_256.c:10]   --->   Operation 64 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.73ns)   --->   "%i_1 = add i4 %select_ln791, i4 1" [fips202.c:44->fips202.c:792->sha3_256.c:10]   --->   Operation 65 'add' 'i_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.73ns)   --->   "%icmp_ln44 = icmp_eq  i4 %i_1, i4 8" [fips202.c:44->fips202.c:792->sha3_256.c:10]   --->   Operation 66 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.65ns)   --->   "%add_ln790 = add i3 %i, i3 1" [fips202.c:790->sha3_256.c:10]   --->   Operation 67 'add' 'add_ln790' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.78ns)   --->   "%icmp_ln790 = icmp_eq  i5 %indvar_flatten4_load, i5 31" [fips202.c:790->sha3_256.c:10]   --->   Operation 68 'icmp' 'icmp_ln790' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln790 = store i3 %add_ln790, i3 %add_ln7909" [fips202.c:790->sha3_256.c:10]   --->   Operation 69 'store' 'store_ln790' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 %i_1, i4 %i_17" [fips202.c:44->fips202.c:792->sha3_256.c:10]   --->   Operation 70 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln790 = store i3 %i, i3 %i5" [fips202.c:790->sha3_256.c:10]   --->   Operation 71 'store' 'store_ln790' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln790 = store i5 %add_ln790_1, i5 %indvar_flatten4" [fips202.c:790->sha3_256.c:10]   --->   Operation 72 'store' 'store_ln790' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln790 = br i1 %icmp_ln790, void %store64.exit.i, void %pqcrystals_kyber_fips202_ref_sha3_256.exit" [fips202.c:790->sha3_256.c:10]   --->   Operation 73 'br' 'br_ln790' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 74 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr" [fips202.c:792->sha3_256.c:10]   --->   Operation 74 'load' 's_load' <Predicate = (first_iter_0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln792 = store i64 %s_load, i64 %u_assign16" [fips202.c:792->sha3_256.c:10]   --->   Operation 75 'store' 'store_ln792' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc.i.i.split" [fips202.c:44->fips202.c:792->sha3_256.c:10]   --->   Operation 76 'br' 'br_ln44' <Predicate = (first_iter_0)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.59>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%u_assign16_load = load i64 %u_assign16"   --->   Operation 77 'load' 'u_assign16_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln46, i3 0" [fips202.c:46->fips202.c:792->sha3_256.c:10]   --->   Operation 78 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i6 %shl_ln" [fips202.c:46->fips202.c:792->sha3_256.c:10]   --->   Operation 79 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (4.59ns)   --->   "%lshr_ln46 = lshr i64 %u_assign16_load, i64 %zext_ln46" [fips202.c:46->fips202.c:792->sha3_256.c:10]   --->   Operation 80 'lshr' 'lshr_ln46' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i64 %lshr_ln46" [fips202.c:46->fips202.c:792->sha3_256.c:10]   --->   Operation 81 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14" [fips202.c:45->fips202.c:792->sha3_256.c:10]   --->   Operation 82 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (7.30ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr, i8 %trunc_ln46_1, i1 1" [fips202.c:46->fips202.c:792->sha3_256.c:10]   --->   Operation 83 'write' 'write_ln46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 84 [5/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [fips202.c:793->sha3_256.c:10]   --->   Operation 84 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 85 [4/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [fips202.c:793->sha3_256.c:10]   --->   Operation 85 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 86 [3/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [fips202.c:793->sha3_256.c:10]   --->   Operation 86 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 87 [2/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [fips202.c:793->sha3_256.c:10]   --->   Operation 87 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 88 [1/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr" [fips202.c:793->sha3_256.c:10]   --->   Operation 88 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [sha3_256.c:12]   --->   Operation 89 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 3 bit ('add_ln7909') [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 1 on local variable 'add_ln7909' [30]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln788', fips202.c:788->sha3_256.c:10) to 'keccak_absorb_once.1' [26]  (7.300 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', fips202.c:790->sha3_256.c:10) on port 'gmem' (fips202.c:790->sha3_256.c:10) [29]  (7.300 ns)

 <State 5>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('icmp_ln448', fips202.c:44->fips202.c:792->sha3_256.c:10) with incoming values : ('icmp_ln44', fips202.c:44->fips202.c:792->sha3_256.c:10) [36]  (1.588 ns)

 <State 6>: 4.494ns
The critical path consists of the following:
	'phi' operation 1 bit ('icmp_ln448', fips202.c:44->fips202.c:792->sha3_256.c:10) with incoming values : ('icmp_ln44', fips202.c:44->fips202.c:792->sha3_256.c:10) [36]  (0.000 ns)
	'select' operation 4 bit ('select_ln791', fips202.c:791->sha3_256.c:10) [45]  (1.024 ns)
	'add' operation 4 bit ('i_1', fips202.c:44->fips202.c:792->sha3_256.c:10) [66]  (1.735 ns)
	'icmp' operation 1 bit ('icmp_ln44', fips202.c:44->fips202.c:792->sha3_256.c:10) [67]  (1.735 ns)

 <State 7>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('u', fips202.c:792->sha3_256.c:10) on array 's', fips202.c:785->sha3_256.c:10 [54]  (3.254 ns)

 <State 8>: 4.595ns
The critical path consists of the following:
	'load' operation 64 bit ('u_assign16_load') on local variable 'u_assign16' [58]  (0.000 ns)
	'lshr' operation 64 bit ('lshr_ln46', fips202.c:46->fips202.c:792->sha3_256.c:10) [63]  (4.595 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln46', fips202.c:46->fips202.c:792->sha3_256.c:10) on port 'gmem' (fips202.c:46->fips202.c:792->sha3_256.c:10) [65]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', fips202.c:793->sha3_256.c:10) on port 'gmem' (fips202.c:793->sha3_256.c:10) [76]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', fips202.c:793->sha3_256.c:10) on port 'gmem' (fips202.c:793->sha3_256.c:10) [76]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', fips202.c:793->sha3_256.c:10) on port 'gmem' (fips202.c:793->sha3_256.c:10) [76]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', fips202.c:793->sha3_256.c:10) on port 'gmem' (fips202.c:793->sha3_256.c:10) [76]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', fips202.c:793->sha3_256.c:10) on port 'gmem' (fips202.c:793->sha3_256.c:10) [76]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
