// Seed: 4108045082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [(  1  ) : -1 'h0] id_13 = 1'b0 + id_6 == id_9;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wor id_5
    , id_18,
    input tri1 id_6,
    input tri1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    output tri1 id_10,
    input wor id_11,
    input supply0 id_12,
    input tri0 id_13,
    output supply0 id_14,
    input tri0 id_15,
    input wire id_16
);
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18,
      id_18,
      id_19,
      id_19,
      id_19,
      id_19,
      id_18
  );
  logic id_20;
  ;
  assign id_20 = id_11;
  assign id_0  = 1;
  assign id_0  = -1 << "";
  localparam id_21 = 1;
  wire [-1 : "" -  -1] id_22;
  wand id_23;
  assign id_23 = -1'b0;
  wire [1 'b0 : -1] id_24;
  assign id_2  = id_4;
  assign id_20 = 1;
  assign id_10 = id_22;
endmodule
