* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jan 11 2025 14:15:46

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : ORA_pad_4AndNet
T_16_20_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g1_1
T_16_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : ORA_pad_2AndNet
T_18_20_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g0_2
T_18_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : CXXXOUT_padLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g0_1
T_9_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : ORA_pad_6AndNet
T_12_20_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g0_0
T_13_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : KBD_N_padLegalizeSB_DFFNet
T_12_20_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g1_2
T_13_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : ORA_pad_3AndNet
T_16_20_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g1_0
T_17_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : ORA_pad_0AndNet
T_18_20_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g0_0
T_19_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : CASEN_N_padLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_0/out
T_8_21_lc_trk_g1_0
T_8_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : EN80_N_padLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g0_2
T_9_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : ORA_pad_5AndNet
T_16_20_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g1_2
T_16_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : ORA_pad_1AndNet
T_18_20_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g0_1
T_18_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : ORA_pad_7AndNet
T_12_20_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g1_1
T_12_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : ROMEN2_N_padLegalizeSB_DFFNet
T_8_20_wire_logic_cluster/lc_3/out
T_8_21_lc_trk_g1_3
T_8_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : U_MD7AndNet
T_5_20_wire_logic_cluster/lc_0/out
T_5_21_lc_trk_g1_0
T_5_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : U_ROMEN1_NLegalizeSB_DFFNet
T_5_20_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g1_2
T_6_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : U_R_W_N_245LegalizeSB_DFFNet
T_3_20_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g1_0
T_4_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : PHI_0_c
T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_9_glb2local_0
T_10_9_lc_trk_g0_4
T_10_9_wire_logic_cluster/lc_3/in_3

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_4_glb2local_0
T_17_4_lc_trk_g0_4
T_17_4_input_2_6
T_17_4_wire_logic_cluster/lc_6/in_2

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_5_glb2local_2
T_15_5_lc_trk_g0_6
T_15_5_input_2_4
T_15_5_wire_logic_cluster/lc_4/in_2

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_5_glb2local_0
T_14_5_lc_trk_g0_4
T_14_5_wire_logic_cluster/lc_4/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_8_wire_logic_cluster/lc_3/clk

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_8_wire_logic_cluster/lc_3/clk

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_8_wire_logic_cluster/lc_3/clk

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_8_glb2local_2
T_16_8_lc_trk_g0_6
T_16_8_input_2_2
T_16_8_wire_logic_cluster/lc_2/in_2

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_8_glb2local_0
T_14_8_lc_trk_g0_4
T_14_8_wire_logic_cluster/lc_0/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_9_glb2local_0
T_13_9_lc_trk_g0_4
T_13_9_wire_logic_cluster/lc_6/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_13_glb2local_2
T_16_13_lc_trk_g0_6
T_16_13_wire_logic_cluster/lc_5/in_3

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_8_glb2local_0
T_10_8_lc_trk_g0_4
T_10_8_wire_logic_cluster/lc_4/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_15_glb2local_1
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_2/in_1

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_9_glb2local_0
T_5_9_lc_trk_g0_4
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : U_MMU_HOLD_TIME.SHIFT_REGISTER_1
T_10_9_wire_logic_cluster/lc_1/out
T_10_8_lc_trk_g1_1
T_10_8_input_2_2
T_10_8_wire_logic_cluster/lc_2/in_2

End 

Net : U_MMU_HOLD_TIME.SHIFT_REGISTER_0
T_10_9_wire_logic_cluster/lc_3/out
T_10_9_lc_trk_g1_3
T_10_9_wire_logic_cluster/lc_1/in_3

End 

Net : U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER_0
T_12_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_6/in_3

End 

Net : U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER_1
T_13_13_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_6/in_3

End 

Net : U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER_2
T_13_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g1_6
T_14_12_wire_logic_cluster/lc_4/in_3

End 

Net : U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER_0
T_11_9_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_3/in_3

End 

Net : U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER_1
T_11_9_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g0_3
T_11_8_wire_logic_cluster/lc_4/in_3

End 

Net : U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC
T_10_5_wire_logic_cluster/lc_0/out
T_10_5_lc_trk_g3_0
T_10_5_wire_logic_cluster/lc_1/in_0

T_10_5_wire_logic_cluster/lc_0/out
T_10_5_lc_trk_g0_0
T_10_5_input_2_2
T_10_5_wire_logic_cluster/lc_2/in_2

End 

Net : U_MMU_SOFT_SWITCHES_C08X.OUT_WREN
T_10_5_wire_logic_cluster/lc_2/out
T_10_5_lc_trk_g3_2
T_10_5_input_2_1
T_10_5_wire_logic_cluster/lc_1/in_2

T_10_5_wire_logic_cluster/lc_2/out
T_10_5_lc_trk_g3_2
T_10_5_wire_logic_cluster/lc_2/in_3

End 

Net : RA_ENABLE_N
T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_2/in_3

T_16_15_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_3/in_3

End 

Net : U_MMU_MPON.M5_2
T_16_8_wire_logic_cluster/lc_4/out
T_16_8_lc_trk_g1_4
T_16_8_wire_logic_cluster/lc_0/in_3

T_16_8_wire_logic_cluster/lc_4/out
T_16_8_lc_trk_g1_4
T_16_8_wire_logic_cluster/lc_3/in_0

End 

Net : U_MMU_MPON.M5_7
T_16_8_wire_logic_cluster/lc_0/out
T_16_8_lc_trk_g2_0
T_16_8_wire_logic_cluster/lc_5/in_3

T_16_8_wire_logic_cluster/lc_0/out
T_16_7_lc_trk_g1_0
T_16_7_wire_logic_cluster/lc_3/in_0

End 

Net : A_c_0
T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_17_4_lc_trk_g1_6
T_17_4_wire_logic_cluster/lc_6/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_17_4_sp4_v_t_43
T_17_6_lc_trk_g2_6
T_17_6_wire_logic_cluster/lc_7/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_17_4_sp4_v_t_43
T_16_8_lc_trk_g1_6
T_16_8_wire_logic_cluster/lc_6/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_17_4_sp4_v_t_43
T_17_8_sp4_v_t_44
T_17_9_lc_trk_g3_4
T_17_9_wire_logic_cluster/lc_6/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_14_4_sp4_h_l_6
T_10_4_sp4_h_l_2
T_12_4_lc_trk_g3_7
T_12_4_wire_logic_cluster/lc_4/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_14_4_sp4_h_l_6
T_13_4_sp4_v_t_43
T_13_6_lc_trk_g2_6
T_13_6_wire_logic_cluster/lc_5/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_14_4_sp4_h_l_6
T_13_4_sp4_v_t_43
T_12_5_lc_trk_g3_3
T_12_5_wire_logic_cluster/lc_6/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_14_4_sp4_h_l_6
T_13_4_sp4_v_t_43
T_13_6_lc_trk_g2_6
T_13_6_input_2_4
T_13_6_wire_logic_cluster/lc_4/in_2

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_4
T_10_3_sp12_h_l_0
T_13_3_sp4_h_l_5
T_12_3_sp4_v_t_40
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_3/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_14_4_sp4_h_l_6
T_13_4_sp4_v_t_43
T_12_6_lc_trk_g0_6
T_12_6_wire_logic_cluster/lc_6/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_4
T_10_3_sp12_h_l_0
T_13_3_sp4_h_l_5
T_12_3_sp4_v_t_40
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_5/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_14_4_sp4_h_l_6
T_13_4_sp4_v_t_43
T_12_6_lc_trk_g0_6
T_12_6_wire_logic_cluster/lc_5/in_1

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_14_4_sp4_h_l_6
T_13_4_sp4_v_t_43
T_13_7_lc_trk_g1_3
T_13_7_wire_logic_cluster/lc_2/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_14_4_sp4_h_l_6
T_10_4_sp4_h_l_2
T_10_4_lc_trk_g1_7
T_10_4_input_2_4
T_10_4_wire_logic_cluster/lc_4/in_2

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_6
T_14_4_sp4_h_l_6
T_13_4_sp4_v_t_43
T_13_8_lc_trk_g0_6
T_13_8_wire_logic_cluster/lc_5/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_4
T_10_3_sp12_h_l_0
T_11_3_sp4_h_l_3
T_10_3_sp4_v_t_44
T_10_5_lc_trk_g2_1
T_10_5_wire_logic_cluster/lc_0/in_1

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_4
T_10_3_sp12_h_l_0
T_11_3_sp4_h_l_3
T_10_3_sp4_v_t_44
T_10_5_lc_trk_g3_1
T_10_5_wire_logic_cluster/lc_2/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_4
T_10_3_sp12_h_l_0
T_11_3_sp4_h_l_3
T_10_3_sp4_v_t_44
T_10_5_lc_trk_g2_1
T_10_5_wire_logic_cluster/lc_7/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_4
T_10_3_sp12_h_l_0
T_11_3_sp4_h_l_3
T_10_3_sp4_v_t_44
T_10_5_lc_trk_g3_1
T_10_5_wire_logic_cluster/lc_1/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_12
T_10_7_sp12_h_l_0
T_11_7_lc_trk_g1_4
T_11_7_wire_logic_cluster/lc_0/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_4
T_10_3_sp12_h_l_0
T_11_3_sp4_h_l_3
T_10_3_sp4_v_t_44
T_10_6_lc_trk_g0_4
T_10_6_input_2_2
T_10_6_wire_logic_cluster/lc_2/in_2

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_4
T_10_3_sp12_h_l_0
T_13_3_sp4_h_l_5
T_12_3_sp4_v_t_40
T_12_7_sp4_v_t_40
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_0/in_3

End 

Net : A_c_1
T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_4
T_11_3_sp12_h_l_0
T_17_3_lc_trk_g0_7
T_17_3_wire_logic_cluster/lc_6/in_1

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span4_vert_4
T_19_1_sp4_h_l_4
T_18_1_sp4_v_t_47
T_17_5_lc_trk_g2_2
T_17_5_wire_logic_cluster/lc_1/in_3

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span4_vert_4
T_19_1_sp4_h_l_4
T_18_1_sp4_v_t_47
T_18_5_sp4_v_t_36
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_1/in_3

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_4
T_11_3_sp12_h_l_0
T_16_3_sp4_h_l_7
T_15_3_sp4_v_t_42
T_15_6_lc_trk_g0_2
T_15_6_wire_logic_cluster/lc_3/in_3

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span4_vert_44
T_22_4_sp4_v_t_40
T_19_8_sp4_h_l_10
T_15_8_sp4_h_l_1
T_16_8_lc_trk_g3_1
T_16_8_wire_logic_cluster/lc_6/in_0

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span4_vert_44
T_19_4_sp4_h_l_2
T_15_4_sp4_h_l_2
T_11_4_sp4_h_l_5
T_12_4_lc_trk_g2_5
T_12_4_wire_logic_cluster/lc_4/in_3

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span4_vert_44
T_19_4_sp4_h_l_2
T_15_4_sp4_h_l_2
T_11_4_sp4_h_l_5
T_11_4_lc_trk_g1_0
T_11_4_input_2_3
T_11_4_wire_logic_cluster/lc_3/in_2

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_4
T_11_3_sp12_h_l_0
T_16_3_sp4_h_l_7
T_15_3_sp4_v_t_42
T_14_7_lc_trk_g1_7
T_14_7_wire_logic_cluster/lc_0/in_0

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span4_vert_4
T_19_1_sp4_h_l_4
T_18_1_sp4_v_t_47
T_15_5_sp4_h_l_3
T_11_5_sp4_h_l_3
T_12_5_lc_trk_g2_3
T_12_5_wire_logic_cluster/lc_0/in_3

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span4_vert_44
T_19_4_sp4_h_l_2
T_15_4_sp4_h_l_2
T_11_4_sp4_h_l_5
T_11_4_lc_trk_g0_0
T_11_4_wire_logic_cluster/lc_0/in_0

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_4
T_11_3_sp12_h_l_0
T_14_3_sp4_h_l_5
T_13_3_sp4_v_t_46
T_12_6_lc_trk_g3_6
T_12_6_input_2_1
T_12_6_wire_logic_cluster/lc_1/in_2

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_4
T_11_3_sp12_h_l_0
T_14_3_sp4_h_l_5
T_13_3_sp4_v_t_46
T_13_7_lc_trk_g0_3
T_13_7_input_2_1
T_13_7_wire_logic_cluster/lc_1/in_2

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_4
T_11_3_sp12_h_l_0
T_16_3_sp4_h_l_7
T_12_3_sp4_h_l_3
T_11_3_sp4_v_t_44
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_4/in_3

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_4
T_11_3_sp12_h_l_0
T_16_3_sp4_h_l_7
T_12_3_sp4_h_l_3
T_11_3_sp4_v_t_44
T_10_5_lc_trk_g0_2
T_10_5_wire_logic_cluster/lc_7/in_3

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_4
T_11_3_sp12_h_l_0
T_14_3_sp4_h_l_5
T_13_3_sp4_v_t_46
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_6/in_3

T_22_0_wire_io_cluster/io_1/D_IN_0
T_22_0_span12_vert_4
T_11_3_sp12_h_l_0
T_16_3_sp4_h_l_7
T_12_3_sp4_h_l_3
T_11_3_sp4_v_t_44
T_11_7_lc_trk_g0_1
T_11_7_wire_logic_cluster/lc_0/in_1

End 

Net : A_c_10
T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span4_vert_36
T_14_4_sp4_h_l_1
T_14_4_lc_trk_g1_4
T_14_4_wire_logic_cluster/lc_6/in_3

T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span4_vert_28
T_10_3_sp4_h_l_9
T_10_3_lc_trk_g1_4
T_10_3_wire_logic_cluster/lc_0/in_3

T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span4_vert_4
T_13_1_sp4_v_t_41
T_14_5_sp4_h_l_10
T_15_5_lc_trk_g3_2
T_15_5_wire_logic_cluster/lc_2/in_3

T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span4_vert_12
T_13_2_sp4_v_t_41
T_14_6_sp4_h_l_10
T_14_6_lc_trk_g1_7
T_14_6_wire_logic_cluster/lc_1/in_3

T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span4_vert_36
T_13_4_sp4_v_t_36
T_14_8_sp4_h_l_7
T_14_8_lc_trk_g1_2
T_14_8_wire_logic_cluster/lc_0/in_3

T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span4_vert_36
T_13_4_sp4_v_t_36
T_10_8_sp4_h_l_1
T_11_8_lc_trk_g2_1
T_11_8_wire_logic_cluster/lc_1/in_0

T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span4_vert_4
T_13_1_sp4_v_t_41
T_14_5_sp4_h_l_10
T_17_5_sp4_v_t_38
T_18_9_sp4_h_l_9
T_18_9_lc_trk_g1_4
T_18_9_wire_logic_cluster/lc_4/in_3

End 

Net : A_c_11
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_24
T_10_3_sp4_h_l_0
T_10_3_lc_trk_g1_5
T_10_3_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_9_2_sp4_v_t_40
T_10_6_sp4_h_l_11
T_10_6_lc_trk_g1_6
T_10_6_wire_logic_cluster/lc_4/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_1/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_10_5_sp12_h_l_0
T_15_5_lc_trk_g1_4
T_15_5_wire_logic_cluster/lc_2/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_24
T_10_3_sp4_h_l_0
T_14_3_sp4_h_l_3
T_17_3_sp4_v_t_45
T_17_4_lc_trk_g2_5
T_17_4_wire_logic_cluster/lc_6/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_16
T_10_9_sp12_h_l_0
T_17_9_lc_trk_g1_0
T_17_9_input_2_3
T_17_9_wire_logic_cluster/lc_3/in_2

End 

Net : A_c_12
T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_28
T_10_3_sp4_h_l_4
T_10_3_lc_trk_g0_1
T_10_3_wire_logic_cluster/lc_0/in_1

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_6/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_9_2_sp4_v_t_36
T_10_6_sp4_h_l_7
T_10_6_lc_trk_g0_2
T_10_6_wire_logic_cluster/lc_4/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_4/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_0/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_10_4_sp4_h_l_9
T_14_4_sp4_h_l_9
T_14_4_lc_trk_g0_4
T_14_4_wire_logic_cluster/lc_3/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_10_4_sp4_h_l_9
T_14_4_sp4_h_l_9
T_14_4_lc_trk_g0_4
T_14_4_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_10_4_sp4_h_l_9
T_13_4_sp4_v_t_44
T_12_8_lc_trk_g2_1
T_12_8_wire_logic_cluster/lc_7/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_5_sp4_v_t_39
T_10_9_sp4_h_l_8
T_14_9_sp4_h_l_8
T_14_9_lc_trk_g1_5
T_14_9_wire_logic_cluster/lc_7/in_3

End 

Net : A_c_13
T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_vert_40
T_9_4_sp4_h_l_5
T_10_4_lc_trk_g3_5
T_10_4_wire_logic_cluster/lc_5/in_3

T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_vert_16
T_8_2_sp4_v_t_45
T_9_6_sp4_h_l_8
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_5/in_3

T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_vert_16
T_8_2_sp4_v_t_45
T_9_6_sp4_h_l_8
T_9_6_lc_trk_g1_5
T_9_6_input_2_6
T_9_6_wire_logic_cluster/lc_6/in_2

T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_vert_40
T_9_4_sp4_h_l_5
T_13_4_sp4_h_l_5
T_14_4_lc_trk_g2_5
T_14_4_wire_logic_cluster/lc_3/in_0

T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_vert_40
T_9_4_sp4_h_l_5
T_13_4_sp4_h_l_5
T_14_4_lc_trk_g2_5
T_14_4_wire_logic_cluster/lc_1/in_0

T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_vert_40
T_9_4_sp4_h_l_5
T_13_4_sp4_h_l_5
T_16_4_sp4_v_t_40
T_15_8_lc_trk_g1_5
T_15_8_wire_logic_cluster/lc_6/in_0

End 

Net : A_c_14
T_7_0_wire_io_cluster/io_0/D_IN_0
T_7_0_span4_vert_40
T_8_4_sp4_h_l_11
T_10_4_lc_trk_g2_6
T_10_4_wire_logic_cluster/lc_1/in_3

T_7_0_wire_io_cluster/io_0/D_IN_0
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_8_6_sp4_h_l_5
T_9_6_lc_trk_g2_5
T_9_6_wire_logic_cluster/lc_5/in_0

T_7_0_wire_io_cluster/io_0/D_IN_0
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_8_6_sp4_h_l_5
T_9_6_lc_trk_g2_5
T_9_6_wire_logic_cluster/lc_6/in_3

T_7_0_wire_io_cluster/io_0/D_IN_0
T_7_0_span4_vert_40
T_8_4_sp4_h_l_11
T_12_4_sp4_h_l_7
T_14_4_lc_trk_g3_2
T_14_4_input_2_3
T_14_4_wire_logic_cluster/lc_3/in_2

T_7_0_wire_io_cluster/io_0/D_IN_0
T_7_0_span4_vert_40
T_8_4_sp4_h_l_11
T_12_4_sp4_h_l_7
T_14_4_lc_trk_g2_2
T_14_4_wire_logic_cluster/lc_1/in_3

T_7_0_wire_io_cluster/io_0/D_IN_0
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_8_9_sp4_h_l_6
T_12_9_sp4_h_l_2
T_13_9_lc_trk_g3_2
T_13_9_wire_logic_cluster/lc_2/in_3

End 

Net : A_c_15
T_6_0_wire_io_cluster/io_0/D_IN_0
T_6_0_span4_vert_8
T_7_1_sp4_h_l_2
T_10_1_sp4_v_t_42
T_10_4_lc_trk_g0_2
T_10_4_wire_logic_cluster/lc_1/in_1

T_6_0_wire_io_cluster/io_0/D_IN_0
T_6_0_span4_vert_8
T_7_1_sp4_h_l_2
T_10_1_sp4_v_t_42
T_10_5_sp4_v_t_47
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_5/in_1

T_6_0_wire_io_cluster/io_0/D_IN_0
T_6_0_span4_vert_8
T_7_1_sp4_h_l_2
T_10_1_sp4_v_t_42
T_10_5_sp4_v_t_47
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_6/in_0

T_6_0_wire_io_cluster/io_0/D_IN_0
T_6_0_span4_vert_8
T_7_1_sp4_h_l_2
T_11_1_sp4_h_l_10
T_14_1_sp4_v_t_38
T_14_4_lc_trk_g0_6
T_14_4_wire_logic_cluster/lc_3/in_1

T_6_0_wire_io_cluster/io_0/D_IN_0
T_6_0_span4_vert_8
T_7_1_sp4_h_l_2
T_11_1_sp4_h_l_10
T_14_1_sp4_v_t_38
T_14_4_lc_trk_g0_6
T_14_4_wire_logic_cluster/lc_5/in_3

T_6_0_wire_io_cluster/io_0/D_IN_0
T_6_0_span4_vert_8
T_7_1_sp4_h_l_2
T_11_1_sp4_h_l_10
T_14_1_sp4_v_t_38
T_14_5_sp4_v_t_46
T_14_9_sp4_v_t_42
T_13_11_lc_trk_g1_7
T_13_11_wire_logic_cluster/lc_7/in_3

End 

Net : A_c_2
T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_17_3_lc_trk_g1_4
T_17_3_wire_logic_cluster/lc_6/in_3

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_19_3_sp4_h_l_9
T_18_3_sp4_v_t_38
T_17_5_lc_trk_g1_3
T_17_5_wire_logic_cluster/lc_1/in_1

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_17_3_sp4_h_l_7
T_16_3_sp4_v_t_36
T_15_6_lc_trk_g2_4
T_15_6_wire_logic_cluster/lc_3/in_1

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_19_3_sp4_h_l_9
T_18_3_sp4_v_t_38
T_18_7_sp4_v_t_43
T_18_9_lc_trk_g2_6
T_18_9_wire_logic_cluster/lc_4/in_0

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_17_3_sp4_h_l_7
T_16_3_sp4_v_t_36
T_16_7_sp4_v_t_36
T_16_8_lc_trk_g3_4
T_16_8_wire_logic_cluster/lc_6/in_1

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_17_3_sp4_h_l_7
T_13_3_sp4_h_l_7
T_12_3_sp4_v_t_42
T_12_4_lc_trk_g3_2
T_12_4_wire_logic_cluster/lc_4/in_1

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_17_3_sp4_h_l_7
T_13_3_sp4_h_l_7
T_12_3_sp4_v_t_36
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_3/in_3

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_19_3_sp4_h_l_9
T_18_3_sp4_v_t_38
T_15_7_sp4_h_l_3
T_14_7_lc_trk_g0_3
T_14_7_wire_logic_cluster/lc_0/in_3

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_17_3_sp4_h_l_7
T_13_3_sp4_h_l_7
T_12_3_sp4_v_t_42
T_12_5_lc_trk_g3_7
T_12_5_input_2_0
T_12_5_wire_logic_cluster/lc_0/in_2

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_17_3_sp4_h_l_7
T_13_3_sp4_h_l_7
T_12_3_sp4_v_t_42
T_11_4_lc_trk_g3_2
T_11_4_wire_logic_cluster/lc_0/in_3

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_17_3_sp4_h_l_7
T_13_3_sp4_h_l_7
T_12_3_sp4_v_t_42
T_11_5_lc_trk_g1_7
T_11_5_wire_logic_cluster/lc_6/in_0

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_17_3_sp4_h_l_7
T_13_3_sp4_h_l_7
T_12_3_sp4_v_t_42
T_12_6_lc_trk_g0_2
T_12_6_wire_logic_cluster/lc_1/in_3

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_12
T_12_7_sp12_h_l_0
T_13_7_lc_trk_g0_4
T_13_7_wire_logic_cluster/lc_1/in_3

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_17_3_sp4_h_l_7
T_13_3_sp4_h_l_7
T_12_3_sp4_v_t_36
T_11_6_lc_trk_g2_4
T_11_6_input_2_4
T_11_6_wire_logic_cluster/lc_4/in_2

T_23_0_wire_io_cluster/io_1/D_IN_0
T_23_0_span12_vert_4
T_12_3_sp12_h_l_0
T_17_3_sp4_h_l_7
T_13_3_sp4_h_l_7
T_12_3_sp4_v_t_36
T_12_7_lc_trk_g1_1
T_12_7_input_2_6
T_12_7_wire_logic_cluster/lc_6/in_2

End 

Net : A_c_3
T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_17_5_lc_trk_g0_3
T_17_5_input_2_1
T_17_5_wire_logic_cluster/lc_1/in_2

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_16_5_sp4_h_l_5
T_15_1_sp4_v_t_40
T_14_4_lc_trk_g3_0
T_14_4_input_2_1
T_14_4_wire_logic_cluster/lc_1/in_2

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_16_5_sp4_h_l_5
T_15_1_sp4_v_t_40
T_15_5_sp4_v_t_45
T_15_6_lc_trk_g2_5
T_15_6_wire_logic_cluster/lc_3/in_0

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_18_5_sp4_h_l_7
T_17_5_sp4_v_t_36
T_16_8_lc_trk_g2_4
T_16_8_wire_logic_cluster/lc_7/in_3

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_18_5_sp4_h_l_7
T_17_5_sp4_v_t_42
T_16_8_lc_trk_g3_2
T_16_8_wire_logic_cluster/lc_2/in_3

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_18_5_sp4_h_l_7
T_17_5_sp4_v_t_42
T_17_9_lc_trk_g1_7
T_17_9_wire_logic_cluster/lc_3/in_3

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_16_5_sp4_h_l_5
T_15_1_sp4_v_t_40
T_12_1_sp4_h_l_11
T_11_1_sp4_v_t_46
T_11_4_lc_trk_g0_6
T_11_4_wire_logic_cluster/lc_3/in_1

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_12_5_lc_trk_g1_0
T_12_5_wire_logic_cluster/lc_0/in_1

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_16_5_sp4_h_l_5
T_15_1_sp4_v_t_40
T_12_1_sp4_h_l_11
T_11_1_sp4_v_t_46
T_11_4_lc_trk_g0_6
T_11_4_input_2_0
T_11_4_wire_logic_cluster/lc_0/in_2

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_16_5_sp4_h_l_5
T_15_1_sp4_v_t_40
T_15_5_sp4_v_t_45
T_14_8_lc_trk_g3_5
T_14_8_wire_logic_cluster/lc_3/in_3

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_12_5_sp12_v_t_23
T_12_6_lc_trk_g3_7
T_12_6_wire_logic_cluster/lc_1/in_1

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_18_5_sp4_h_l_7
T_14_5_sp4_h_l_3
T_13_5_sp4_v_t_38
T_13_7_lc_trk_g3_3
T_13_7_wire_logic_cluster/lc_1/in_1

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_16_5_sp4_h_l_5
T_15_1_sp4_v_t_40
T_12_1_sp4_h_l_11
T_11_1_sp4_v_t_46
T_11_5_sp4_v_t_42
T_11_6_lc_trk_g3_2
T_11_6_wire_logic_cluster/lc_0/in_3

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_16_5_sp4_h_l_5
T_15_1_sp4_v_t_40
T_12_1_sp4_h_l_11
T_11_1_sp4_v_t_46
T_11_5_sp4_v_t_42
T_11_6_lc_trk_g3_2
T_11_6_wire_logic_cluster/lc_6/in_3

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_18_5_sp4_h_l_7
T_14_5_sp4_h_l_3
T_13_5_sp4_v_t_38
T_12_7_lc_trk_g1_3
T_12_7_wire_logic_cluster/lc_6/in_0

T_24_0_wire_io_cluster/io_0/D_IN_0
T_24_0_span12_vert_8
T_13_5_sp12_h_l_0
T_16_5_sp4_h_l_5
T_15_1_sp4_v_t_40
T_12_1_sp4_h_l_11
T_11_1_sp4_v_t_46
T_11_5_sp4_v_t_42
T_11_7_lc_trk_g3_7
T_11_7_wire_logic_cluster/lc_3/in_3

End 

Net : A_c_4
T_23_0_wire_io_cluster/io_0/D_IN_0
T_23_0_span12_vert_8
T_12_5_sp12_h_l_0
T_13_5_sp4_h_l_3
T_15_5_lc_trk_g3_6
T_15_5_wire_logic_cluster/lc_4/in_3

T_23_0_wire_io_cluster/io_0/D_IN_0
T_23_0_span12_vert_8
T_12_5_sp12_h_l_0
T_13_5_sp4_h_l_3
T_16_5_sp4_v_t_38
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_3/in_3

T_23_0_wire_io_cluster/io_0/D_IN_0
T_23_0_span12_vert_8
T_12_5_sp12_h_l_0
T_13_5_sp4_h_l_3
T_14_5_lc_trk_g2_3
T_14_5_wire_logic_cluster/lc_4/in_3

T_23_0_wire_io_cluster/io_0/D_IN_0
T_23_0_span12_vert_8
T_12_5_sp12_h_l_0
T_13_5_sp4_h_l_3
T_16_5_sp4_v_t_38
T_15_8_lc_trk_g2_6
T_15_8_wire_logic_cluster/lc_1/in_3

T_23_0_wire_io_cluster/io_0/D_IN_0
T_23_0_span12_vert_8
T_12_5_sp12_h_l_0
T_15_5_sp4_h_l_5
T_14_5_sp4_v_t_40
T_13_8_lc_trk_g3_0
T_13_8_wire_logic_cluster/lc_4/in_3

T_23_0_wire_io_cluster/io_0/D_IN_0
T_23_0_span12_vert_8
T_12_5_sp12_h_l_0
T_15_5_sp4_h_l_5
T_14_5_sp4_v_t_40
T_14_9_lc_trk_g0_5
T_14_9_wire_logic_cluster/lc_7/in_0

End 

Net : A_c_5
T_19_0_wire_io_cluster/io_0/D_IN_0
T_19_0_span12_vert_8
T_8_5_sp12_h_l_0
T_15_5_lc_trk_g1_0
T_15_5_wire_logic_cluster/lc_4/in_1

T_19_0_wire_io_cluster/io_0/D_IN_0
T_19_0_span4_vert_8
T_16_1_sp4_h_l_8
T_15_1_sp4_v_t_39
T_14_4_lc_trk_g2_7
T_14_4_wire_logic_cluster/lc_5/in_0

T_19_0_wire_io_cluster/io_0/D_IN_0
T_19_0_span4_vert_8
T_16_1_sp4_h_l_8
T_15_1_sp4_v_t_39
T_15_5_sp4_v_t_40
T_15_7_lc_trk_g3_5
T_15_7_wire_logic_cluster/lc_7/in_3

T_19_0_wire_io_cluster/io_0/D_IN_0
T_19_0_span4_vert_8
T_16_1_sp4_h_l_8
T_15_1_sp4_v_t_39
T_15_5_sp4_v_t_40
T_14_6_lc_trk_g3_0
T_14_6_wire_logic_cluster/lc_3/in_0

T_19_0_wire_io_cluster/io_0/D_IN_0
T_19_0_span4_vert_8
T_16_1_sp4_h_l_8
T_15_1_sp4_v_t_39
T_15_5_sp4_v_t_40
T_15_8_lc_trk_g1_0
T_15_8_wire_logic_cluster/lc_6/in_3

T_19_0_wire_io_cluster/io_0/D_IN_0
T_19_0_span12_vert_8
T_8_5_sp12_h_l_0
T_15_5_sp4_h_l_9
T_14_5_sp4_v_t_38
T_13_8_lc_trk_g2_6
T_13_8_wire_logic_cluster/lc_4/in_0

End 

Net : A_c_6
T_18_0_wire_io_cluster/io_0/D_IN_0
T_18_0_span12_vert_16
T_18_8_lc_trk_g2_3
T_18_8_input_2_1
T_18_8_wire_logic_cluster/lc_1/in_2

T_18_0_wire_io_cluster/io_0/D_IN_0
T_18_0_span12_vert_16
T_18_1_sp4_v_t_41
T_15_5_sp4_h_l_4
T_15_5_lc_trk_g1_1
T_15_5_wire_logic_cluster/lc_4/in_0

T_18_0_wire_io_cluster/io_0/D_IN_0
T_18_0_span12_vert_16
T_18_1_sp4_v_t_41
T_15_5_sp4_h_l_4
T_14_1_sp4_v_t_41
T_14_4_lc_trk_g1_1
T_14_4_wire_logic_cluster/lc_1/in_1

T_18_0_wire_io_cluster/io_0/D_IN_0
T_18_0_span12_vert_16
T_18_3_sp4_v_t_39
T_15_7_sp4_h_l_7
T_15_7_lc_trk_g0_2
T_15_7_wire_logic_cluster/lc_7/in_1

T_18_0_wire_io_cluster/io_0/D_IN_0
T_18_0_span12_vert_16
T_18_1_sp4_v_t_41
T_15_5_sp4_h_l_4
T_14_1_sp4_v_t_41
T_14_5_sp4_v_t_41
T_14_6_lc_trk_g3_1
T_14_6_wire_logic_cluster/lc_3/in_3

T_18_0_wire_io_cluster/io_0/D_IN_0
T_18_0_span12_vert_16
T_18_1_sp4_v_t_41
T_15_5_sp4_h_l_4
T_14_1_sp4_v_t_41
T_14_5_sp4_v_t_41
T_14_8_lc_trk_g0_1
T_14_8_wire_logic_cluster/lc_3/in_0

End 

Net : A_c_7
T_17_0_wire_io_cluster/io_0/D_IN_0
T_17_0_span12_vert_8
T_6_5_sp12_h_l_0
T_15_5_lc_trk_g0_4
T_15_5_wire_logic_cluster/lc_5/in_3

T_17_0_wire_io_cluster/io_0/D_IN_0
T_17_0_span4_vert_40
T_14_4_sp4_h_l_10
T_14_4_lc_trk_g0_7
T_14_4_input_2_5
T_14_4_wire_logic_cluster/lc_5/in_2

T_17_0_wire_io_cluster/io_0/D_IN_0
T_17_0_span4_vert_16
T_17_2_sp4_v_t_45
T_14_6_sp4_h_l_8
T_15_6_lc_trk_g3_0
T_15_6_wire_logic_cluster/lc_2/in_3

T_17_0_wire_io_cluster/io_0/D_IN_0
T_17_0_span12_vert_8
T_17_0_span4_vert_26
T_17_3_sp4_v_t_40
T_14_7_sp4_h_l_5
T_15_7_lc_trk_g2_5
T_15_7_input_2_7
T_15_7_wire_logic_cluster/lc_7/in_2

T_17_0_wire_io_cluster/io_0/D_IN_0
T_17_0_span4_vert_16
T_17_2_sp4_v_t_45
T_14_6_sp4_h_l_8
T_14_6_lc_trk_g1_5
T_14_6_wire_logic_cluster/lc_2/in_0

T_17_0_wire_io_cluster/io_0/D_IN_0
T_17_0_span4_vert_40
T_17_4_sp4_v_t_36
T_14_8_sp4_h_l_6
T_14_8_lc_trk_g1_3
T_14_8_input_2_0
T_14_8_wire_logic_cluster/lc_0/in_2

T_17_0_wire_io_cluster/io_0/D_IN_0
T_17_0_span4_vert_16
T_17_2_sp4_v_t_45
T_14_6_sp4_h_l_8
T_13_6_sp4_v_t_45
T_13_9_lc_trk_g1_5
T_13_9_input_2_2
T_13_9_wire_logic_cluster/lc_2/in_2

End 

Net : A_c_8
T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_7_lc_trk_g3_4
T_16_7_input_2_3
T_16_7_wire_logic_cluster/lc_3/in_2

T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_4/in_0

T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span4_vert_16
T_16_2_sp4_v_t_40
T_13_6_sp4_h_l_5
T_14_6_lc_trk_g2_5
T_14_6_input_2_1
T_14_6_wire_logic_cluster/lc_1/in_2

T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span4_vert_40
T_16_4_sp4_v_t_45
T_13_8_sp4_h_l_1
T_13_8_lc_trk_g0_4
T_13_8_wire_logic_cluster/lc_3/in_3

T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_0_span12_vert_16
T_16_3_sp4_v_t_39
T_16_7_sp4_v_t_39
T_13_11_sp4_h_l_7
T_13_11_lc_trk_g1_2
T_13_11_input_2_7
T_13_11_wire_logic_cluster/lc_7/in_2

End 

Net : A_c_9
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_8
T_15_5_lc_trk_g2_0
T_15_5_input_2_2
T_15_5_wire_logic_cluster/lc_2/in_2

T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span4_vert_40
T_14_4_lc_trk_g1_5
T_14_4_wire_logic_cluster/lc_5/in_1

T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span4_vert_40
T_15_4_sp4_v_t_36
T_14_6_lc_trk_g1_1
T_14_6_wire_logic_cluster/lc_1/in_1

T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span4_vert_40
T_15_4_sp4_v_t_36
T_12_8_sp4_h_l_1
T_13_8_lc_trk_g3_1
T_13_8_wire_logic_cluster/lc_3/in_1

T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_16
T_16_9_sp12_h_l_0
T_17_9_lc_trk_g0_4
T_17_9_input_2_6
T_17_9_wire_logic_cluster/lc_6/in_2

End 

Net : BANK1
T_11_7_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g3_3
T_12_8_wire_logic_cluster/lc_7/in_3

End 

Net : BANK2
T_11_6_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g0_6
T_11_5_wire_logic_cluster/lc_5/in_1

End 

Net : C8_FXX
T_9_8_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g1_1
T_9_8_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_5_8_sp12_h_l_1
T_13_8_lc_trk_g1_2
T_13_8_wire_logic_cluster/lc_4/in_1

End 

Net : C8_FXX_cascade_
T_9_8_wire_logic_cluster/lc_1/ltout
T_9_8_wire_logic_cluster/lc_2/in_2

End 

Net : CASEN_N_c
T_9_11_wire_logic_cluster/lc_1/out
T_9_8_sp12_v_t_22
T_9_17_sp4_v_t_36
T_5_21_span4_horz_r_0
T_8_21_lc_trk_g0_4
T_8_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : CENROM1
T_13_6_wire_logic_cluster/lc_2/out
T_11_6_sp4_h_l_1
T_10_6_sp4_v_t_36
T_9_8_lc_trk_g0_1
T_9_8_wire_logic_cluster/lc_5/in_0

T_13_6_wire_logic_cluster/lc_2/out
T_11_6_sp4_h_l_1
T_10_6_sp4_v_t_36
T_9_8_lc_trk_g0_1
T_9_8_wire_logic_cluster/lc_0/in_1

End 

Net : CONSTANT_ONE_NET
T_1_20_wire_logic_cluster/lc_1/out
T_0_19_lc_trk_g3_1
T_0_21_wire_hf_osc/CLKHFEN

T_1_20_wire_logic_cluster/lc_1/out
T_0_19_lc_trk_g2_1
T_0_21_wire_hf_osc/CLKHFPU

End 

Net : CXXX
T_9_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_7/in_3

End 

Net : CXXXOUT_c
T_9_8_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_1_sp12_v_t_22
T_9_13_sp12_v_t_22
T_9_21_lc_trk_g1_1
T_9_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : CXXX_cascade_
T_9_8_wire_logic_cluster/lc_4/ltout
T_9_8_wire_logic_cluster/lc_5/in_2

End 

Net : D2_6_N_148
T_8_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g0_1
T_9_7_wire_logic_cluster/lc_7/in_0

T_8_7_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g0_1
T_8_8_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g3_1
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

End 

Net : DELAY_CLK
T_0_21_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_12_13_wire_logic_cluster/lc_3/clk

T_0_21_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_13_13_wire_logic_cluster/lc_3/clk

T_0_21_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_10_9_wire_logic_cluster/lc_3/clk

T_0_21_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_10_9_wire_logic_cluster/lc_3/clk

T_0_21_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_13_12_wire_logic_cluster/lc_3/clk

T_0_21_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_10_8_wire_logic_cluster/lc_3/clk

T_0_21_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_0_21_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_0_21_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_3/clk

T_0_21_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_11_8_wire_logic_cluster/lc_3/clk

End 

Net : DEV0_N
T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_10_5_lc_trk_g1_1
T_10_5_wire_logic_cluster/lc_3/clk

T_15_5_wire_logic_cluster/lc_5/out
T_15_4_sp4_v_t_42
T_12_4_sp4_h_l_1
T_11_4_sp4_v_t_36
T_11_6_lc_trk_g3_1
T_11_6_wire_logic_cluster/lc_3/clk

T_15_5_wire_logic_cluster/lc_5/out
T_13_5_sp4_h_l_7
T_12_5_sp4_v_t_36
T_11_7_lc_trk_g1_1
T_11_7_wire_logic_cluster/lc_3/clk

End 

Net : DMA_N_c
T_5_0_wire_io_cluster/io_0/D_IN_0
T_5_0_span12_vert_16
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_2/in_3

End 

Net : DXXX_N_N_13
T_9_6_wire_logic_cluster/lc_5/out
T_10_6_lc_trk_g0_5
T_10_6_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_6/in_0

T_9_6_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_42
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_1/in_1

T_9_6_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_42
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_42
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_0/in_0

T_9_6_wire_logic_cluster/lc_5/out
T_10_6_sp4_h_l_10
T_13_6_sp4_v_t_38
T_12_8_lc_trk_g1_3
T_12_8_wire_logic_cluster/lc_7/in_1

End 

Net : D_FXXX
T_9_7_wire_logic_cluster/lc_6/out
T_8_7_sp4_h_l_4
T_12_7_sp4_h_l_0
T_12_7_lc_trk_g0_5
T_12_7_wire_logic_cluster/lc_2/in_3

End 

Net : D_FXXX_cascade_
T_9_7_wire_logic_cluster/lc_6/ltout
T_9_7_wire_logic_cluster/lc_7/in_2

End 

Net : D_PHI_0
T_10_8_wire_logic_cluster/lc_2/out
T_5_8_sp12_h_l_0
T_8_8_lc_trk_g0_0
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

T_10_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_0/in_0

T_10_8_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_36
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_2/in_0

End 

Net : EN80VID
T_13_7_wire_logic_cluster/lc_2/out
T_13_7_lc_trk_g3_2
T_13_7_wire_logic_cluster/lc_2/in_3

T_13_7_wire_logic_cluster/lc_2/out
T_11_7_sp4_h_l_1
T_10_7_lc_trk_g0_1
T_10_7_wire_logic_cluster/lc_0/in_1

T_13_7_wire_logic_cluster/lc_2/out
T_14_6_sp4_v_t_37
T_11_6_sp4_h_l_0
T_11_6_lc_trk_g1_5
T_11_6_input_2_0
T_11_6_wire_logic_cluster/lc_0/in_2

End 

Net : EN80_N_c
T_9_10_wire_logic_cluster/lc_2/out
T_9_8_sp12_v_t_23
T_9_20_sp12_v_t_23
T_9_21_lc_trk_g0_7
T_9_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : ENABLE_N
T_15_6_wire_logic_cluster/lc_2/out
T_13_6_sp4_h_l_1
T_12_6_lc_trk_g0_1
T_12_6_wire_logic_cluster/lc_1/in_0

T_15_6_wire_logic_cluster/lc_2/out
T_15_6_sp4_h_l_9
T_18_2_sp4_v_t_44
T_17_5_lc_trk_g3_4
T_17_5_wire_logic_cluster/lc_1/in_0

T_15_6_wire_logic_cluster/lc_2/out
T_15_6_sp4_h_l_9
T_14_6_sp4_v_t_44
T_13_7_lc_trk_g3_4
T_13_7_wire_logic_cluster/lc_1/in_0

T_15_6_wire_logic_cluster/lc_2/out
T_13_6_sp4_h_l_1
T_12_2_sp4_v_t_43
T_12_5_lc_trk_g1_3
T_12_5_wire_logic_cluster/lc_0/in_0

T_15_6_wire_logic_cluster/lc_2/out
T_13_6_sp4_h_l_1
T_12_6_sp4_v_t_42
T_12_7_lc_trk_g3_2
T_12_7_wire_logic_cluster/lc_6/in_1

End 

Net : ENABLE_N_cascade_
T_15_6_wire_logic_cluster/lc_2/ltout
T_15_6_wire_logic_cluster/lc_3/in_2

End 

Net : FLG1
T_12_5_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g3_6
T_12_5_wire_logic_cluster/lc_6/in_3

T_12_5_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g2_6
T_11_5_wire_logic_cluster/lc_3/in_1

T_12_5_wire_logic_cluster/lc_6/out
T_12_4_sp4_v_t_44
T_12_7_lc_trk_g0_4
T_12_7_wire_logic_cluster/lc_1/in_3

End 

Net : FLG2
T_17_6_wire_logic_cluster/lc_7/out
T_17_6_lc_trk_g2_7
T_17_6_input_2_7
T_17_6_wire_logic_cluster/lc_7/in_2

T_17_6_wire_logic_cluster/lc_7/out
T_7_6_sp12_h_l_1
T_13_6_lc_trk_g0_6
T_13_6_wire_logic_cluster/lc_5/in_1

T_17_6_wire_logic_cluster/lc_7/out
T_7_6_sp12_h_l_1
T_13_6_sp4_h_l_6
T_12_6_sp4_v_t_37
T_12_7_lc_trk_g3_5
T_12_7_wire_logic_cluster/lc_1/in_1

End 

Net : FXXX_N_N_8
T_9_6_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g1_6
T_9_7_wire_logic_cluster/lc_6/in_1

T_9_6_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_44
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_0/in_3

End 

Net : HIRES
T_10_4_wire_logic_cluster/lc_4/out
T_10_4_lc_trk_g1_4
T_10_4_wire_logic_cluster/lc_4/in_3

End 

Net : HIRES_cascade_
T_10_4_wire_logic_cluster/lc_4/ltout
T_10_4_wire_logic_cluster/lc_5/in_2

End 

Net : INH_N_c
T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span4_vert_44
T_7_4_sp4_v_t_44
T_8_8_sp4_h_l_9
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_0/in_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span4_vert_44
T_7_4_sp4_v_t_44
T_8_8_sp4_h_l_3
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_7/in_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_7_5_sp4_v_t_39
T_8_9_sp4_h_l_2
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_7/in_0

T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_7_5_sp4_v_t_39
T_8_9_sp4_h_l_2
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_0/in_3

End 

Net : INTC300_N
T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g2_0
T_11_8_wire_logic_cluster/lc_0/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_12_5_sp4_v_t_41
T_12_6_lc_trk_g2_1
T_12_6_wire_logic_cluster/lc_6/in_3

End 

Net : INTC300_N_cascade_
T_11_8_wire_logic_cluster/lc_0/ltout
T_11_8_wire_logic_cluster/lc_1/in_2

End 

Net : INTC3ACC_N_N_175
T_11_8_wire_logic_cluster/lc_1/out
T_10_8_lc_trk_g2_1
T_10_8_wire_logic_cluster/lc_4/in_3

T_11_8_wire_logic_cluster/lc_1/out
T_7_8_sp12_h_l_1
T_9_8_lc_trk_g0_6
T_9_8_wire_logic_cluster/lc_5/in_3

T_11_8_wire_logic_cluster/lc_1/out
T_7_8_sp12_h_l_1
T_9_8_lc_trk_g0_6
T_9_8_wire_logic_cluster/lc_3/in_3

End 

Net : INTC8ACC
T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_5/in_1

End 

Net : INTC8EN
T_10_8_wire_logic_cluster/lc_5/out
T_10_8_lc_trk_g1_5
T_10_8_wire_logic_cluster/lc_5/in_3

T_10_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_2/in_3

T_10_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_3/in_0

End 

Net : KBD_N_c
T_13_9_wire_logic_cluster/lc_6/out
T_13_3_sp12_v_t_23
T_13_15_sp12_v_t_23
T_13_21_lc_trk_g0_4
T_13_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : LATCHED_MC05X_N
T_14_6_wire_logic_cluster/lc_3/out
T_12_6_sp4_h_l_3
T_11_2_sp4_v_t_38
T_11_4_lc_trk_g2_3
T_11_4_wire_logic_cluster/lc_3/in_0

T_14_6_wire_logic_cluster/lc_3/out
T_12_6_sp4_h_l_3
T_11_2_sp4_v_t_38
T_11_4_lc_trk_g2_3
T_11_4_wire_logic_cluster/lc_0/in_1

End 

Net : MA12_N_209
T_12_8_wire_logic_cluster/lc_7/out
T_12_8_sp4_h_l_3
T_15_8_sp4_v_t_45
T_14_9_lc_trk_g3_5
T_14_9_wire_logic_cluster/lc_7/in_1

End 

Net : MC0XX_N
T_14_6_wire_logic_cluster/lc_1/out
T_13_6_lc_trk_g2_1
T_13_6_wire_logic_cluster/lc_2/in_3

T_14_6_wire_logic_cluster/lc_1/out
T_15_6_lc_trk_g1_1
T_15_6_input_2_2
T_15_6_wire_logic_cluster/lc_2/in_2

T_14_6_wire_logic_cluster/lc_1/out
T_15_7_lc_trk_g2_1
T_15_7_wire_logic_cluster/lc_7/in_0

T_14_6_wire_logic_cluster/lc_1/out
T_15_5_lc_trk_g2_1
T_15_5_wire_logic_cluster/lc_5/in_0

End 

Net : MC0XX_N_cascade_
T_14_6_wire_logic_cluster/lc_1/ltout
T_14_6_wire_logic_cluster/lc_2/in_2

End 

Net : MD7_ENABLE_N_N_6
T_15_8_wire_logic_cluster/lc_1/out
T_11_8_sp12_h_l_1
T_10_8_sp12_v_t_22
T_0_20_sp12_h_l_2
T_5_20_lc_trk_g0_6
T_5_20_wire_logic_cluster/lc_0/in_0

End 

Net : MPON_N
T_17_4_wire_logic_cluster/lc_7/out
T_17_3_sp4_v_t_46
T_17_6_lc_trk_g0_6
T_17_6_wire_logic_cluster/lc_7/in_1

T_17_4_wire_logic_cluster/lc_7/out
T_17_3_sp4_v_t_46
T_14_3_sp4_h_l_11
T_13_3_sp4_v_t_40
T_12_5_lc_trk_g1_5
T_12_5_input_2_6
T_12_5_wire_logic_cluster/lc_6/in_2

T_17_4_wire_logic_cluster/lc_7/out
T_17_3_sp4_v_t_46
T_14_3_sp4_h_l_11
T_13_3_sp4_v_t_40
T_13_6_lc_trk_g1_0
T_13_6_wire_logic_cluster/lc_4/in_3

T_17_4_wire_logic_cluster/lc_7/out
T_7_4_sp12_h_l_1
T_10_4_lc_trk_g0_1
T_10_4_wire_logic_cluster/lc_4/in_1

T_17_4_wire_logic_cluster/lc_7/out
T_17_3_sp4_v_t_46
T_14_3_sp4_h_l_11
T_13_3_sp4_v_t_40
T_12_6_lc_trk_g3_0
T_12_6_wire_logic_cluster/lc_5/in_0

T_17_4_wire_logic_cluster/lc_7/out
T_17_3_sp4_v_t_46
T_14_3_sp4_h_l_11
T_13_3_sp4_v_t_40
T_13_7_lc_trk_g0_5
T_13_7_wire_logic_cluster/lc_2/in_1

T_17_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_6
T_12_4_sp4_h_l_2
T_11_4_sp4_v_t_45
T_10_5_lc_trk_g3_5
T_10_5_wire_logic_cluster/lc_5/s_r

T_17_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_6
T_12_4_sp4_h_l_2
T_11_4_sp4_v_t_45
T_10_5_lc_trk_g3_5
T_10_5_wire_logic_cluster/lc_5/s_r

T_17_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_6
T_12_4_sp4_h_l_2
T_11_4_sp4_v_t_45
T_10_5_lc_trk_g3_5
T_10_5_wire_logic_cluster/lc_5/s_r

T_17_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_6
T_12_4_sp4_h_l_2
T_11_4_sp4_v_t_45
T_10_5_lc_trk_g3_5
T_10_5_wire_logic_cluster/lc_5/s_r

T_17_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_6
T_12_4_sp4_h_l_2
T_8_4_sp4_h_l_5
T_11_4_sp4_v_t_40
T_11_6_lc_trk_g3_5
T_11_6_wire_logic_cluster/lc_5/s_r

T_17_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_6
T_12_4_sp4_h_l_2
T_11_4_sp4_v_t_45
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_5/s_r

T_17_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_6
T_12_4_sp4_h_l_2
T_11_4_sp4_v_t_45
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_5/s_r

T_17_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_6
T_12_4_sp4_h_l_2
T_11_4_sp4_v_t_45
T_10_6_lc_trk_g0_3
T_10_6_wire_logic_cluster/lc_2/in_3

T_17_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_6
T_12_4_sp4_h_l_2
T_11_4_sp4_v_t_45
T_11_8_lc_trk_g0_0
T_11_8_input_2_0
T_11_8_wire_logic_cluster/lc_0/in_2

T_17_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_6
T_12_4_sp4_h_l_2
T_11_4_sp4_v_t_45
T_10_8_lc_trk_g2_0
T_10_8_wire_logic_cluster/lc_5/in_1

T_17_4_wire_logic_cluster/lc_7/out
T_16_4_sp4_h_l_6
T_12_4_sp4_h_l_2
T_11_4_sp4_v_t_45
T_8_8_sp4_h_l_8
T_9_8_lc_trk_g3_0
T_9_8_input_2_7
T_9_8_wire_logic_cluster/lc_7/in_2

End 

Net : ORA_pad_0LegalizeSB_DFFNet
T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_0/in_0

End 

Net : ORA_pad_1LegalizeSB_DFFNet
T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_1/in_3

End 

Net : ORA_pad_2LegalizeSB_DFFNet
T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_2/in_0

End 

Net : ORA_pad_3LegalizeSB_DFFNet
T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_0/in_0

End 

Net : ORA_pad_4LegalizeSB_DFFNet
T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_1/in_3

End 

Net : ORA_pad_5LegalizeSB_DFFNet
T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_2/in_0

End 

Net : ORA_pad_6LegalizeSB_DFFNet
T_12_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_0/in_0

End 

Net : ALTSTKZP
T_12_6_wire_logic_cluster/lc_5/out
T_12_6_lc_trk_g1_5
T_12_6_wire_logic_cluster/lc_5/in_3

T_12_6_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g1_5
T_12_7_wire_logic_cluster/lc_2/in_0

End 

Net : ORA_pad_7LegalizeSB_DFFNet
T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_1/in_3

End 

Net : PENIO_N
T_13_6_wire_logic_cluster/lc_4/out
T_13_6_lc_trk_g0_4
T_13_6_wire_logic_cluster/lc_2/in_0

T_13_6_wire_logic_cluster/lc_4/out
T_13_6_lc_trk_g0_4
T_13_6_wire_logic_cluster/lc_4/in_0

End 

Net : PENIO_N_cascade_
T_13_6_wire_logic_cluster/lc_4/ltout
T_13_6_wire_logic_cluster/lc_5/in_2

End 

Net : PG2
T_10_6_wire_logic_cluster/lc_2/out
T_10_6_lc_trk_g3_2
T_10_6_wire_logic_cluster/lc_2/in_1

T_10_6_wire_logic_cluster/lc_2/out
T_10_7_lc_trk_g0_2
T_10_7_input_2_0
T_10_7_wire_logic_cluster/lc_0/in_2

End 

Net : ALTSTKZP_cascade_
T_12_6_wire_logic_cluster/lc_5/ltout
T_12_6_wire_logic_cluster/lc_6/in_2

End 

Net : PRAS_N_c
T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_13_sp12_v_t_23
T_8_13_sp12_h_l_0
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_5/in_1

T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_13_sp12_v_t_23
T_19_11_sp4_v_t_47
T_19_7_sp4_v_t_47
T_18_9_lc_trk_g2_2
T_18_9_input_2_4
T_18_9_wire_logic_cluster/lc_4/in_2

T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_13_sp12_v_t_23
T_19_13_sp4_v_t_45
T_19_9_sp4_v_t_41
T_16_9_sp4_h_l_10
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_6/in_1

T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_13_sp12_v_t_23
T_19_11_sp4_v_t_47
T_19_7_sp4_v_t_47
T_18_8_lc_trk_g3_7
T_18_8_wire_logic_cluster/lc_1/in_1

T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_13_sp12_v_t_23
T_19_13_sp4_v_t_45
T_19_9_sp4_v_t_41
T_16_9_sp4_h_l_10
T_17_9_lc_trk_g3_2
T_17_9_wire_logic_cluster/lc_3/in_0

T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_13_sp12_v_t_23
T_19_13_sp4_v_t_45
T_19_9_sp4_v_t_41
T_16_9_sp4_h_l_10
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_7/in_3

T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_13_sp12_v_t_23
T_8_13_sp12_h_l_0
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_7/in_3

T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_13_sp12_v_t_23
T_19_11_sp4_v_t_47
T_16_11_sp4_h_l_10
T_12_11_sp4_h_l_10
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_7/in_1

T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_13_sp12_v_t_23
T_19_11_sp4_v_t_47
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_47
T_15_8_lc_trk_g3_7
T_15_8_input_2_6
T_15_8_wire_logic_cluster/lc_6/in_2

T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_13_sp12_v_t_23
T_19_11_sp4_v_t_47
T_16_11_sp4_h_l_10
T_15_7_sp4_v_t_47
T_14_9_lc_trk_g2_2
T_14_9_wire_logic_cluster/lc_6/in_0

T_19_21_wire_io_cluster/io_0/D_IN_0
T_19_13_sp12_v_t_23
T_19_13_sp4_v_t_45
T_19_9_sp4_v_t_41
T_16_9_sp4_h_l_4
T_12_9_sp4_h_l_4
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_2/in_1

End 

Net : Q3_c
T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span4_vert_36
T_17_4_lc_trk_g1_1
T_17_4_wire_logic_cluster/lc_6/in_0

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_20
T_18_5_sp4_v_t_39
T_15_9_sp4_h_l_2
T_16_9_lc_trk_g3_2
T_16_9_wire_logic_cluster/lc_7/in_0

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_20
T_18_5_sp4_v_t_39
T_18_9_sp4_v_t_40
T_15_13_sp4_h_l_5
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_5/in_0

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_20
T_18_5_sp4_v_t_39
T_15_9_sp4_h_l_2
T_11_9_sp4_h_l_5
T_11_9_lc_trk_g1_0
T_11_9_wire_logic_cluster/lc_0/in_3

End 

Net : RA_ENABLE_N_N_2
T_16_16_wire_logic_cluster/lc_3/out
T_16_15_sp12_v_t_22
T_16_20_lc_trk_g3_6
T_16_20_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_15_sp12_v_t_22
T_16_20_lc_trk_g3_6
T_16_20_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_16_15_sp12_v_t_22
T_16_20_lc_trk_g3_6
T_16_20_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_14_16_sp4_h_l_3
T_13_16_sp4_v_t_44
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_14_16_sp4_h_l_3
T_13_16_sp4_v_t_44
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_1/in_0

End 

Net : RDRAM
T_10_5_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g0_7
T_11_5_wire_logic_cluster/lc_3/in_0

End 

Net : RDROM
T_11_7_wire_logic_cluster/lc_0/out
T_8_7_sp12_h_l_0
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_1/in_3

End 

Net : ROMEN1_N_INT
T_9_9_wire_logic_cluster/lc_0/out
T_9_5_sp12_v_t_23
T_0_17_sp12_h_l_4
T_7_17_sp4_h_l_11
T_6_17_sp4_v_t_40
T_6_21_lc_trk_g1_5
T_6_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : ROMEN2_N_c
T_8_8_wire_logic_cluster/lc_0/out
T_8_4_sp12_v_t_23
T_8_16_sp12_v_t_23
T_8_21_lc_trk_g0_7
T_8_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : R_W_N_245_INT
T_5_9_wire_logic_cluster/lc_2/out
T_5_9_sp4_h_l_9
T_4_9_sp4_v_t_44
T_4_13_sp4_v_t_40
T_4_17_sp4_v_t_45
T_4_21_lc_trk_g0_0
T_4_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : R_W_N_c
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_7_7_sp12_h_l_0
T_8_7_lc_trk_g1_4
T_8_7_wire_logic_cluster/lc_1/in_0

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_7_7_sp12_h_l_0
T_8_7_sp4_h_l_3
T_11_3_sp4_v_t_38
T_10_5_lc_trk_g0_3
T_10_5_wire_logic_cluster/lc_0/in_3

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_7_7_sp12_h_l_0
T_8_7_sp4_h_l_3
T_11_3_sp4_v_t_38
T_10_5_lc_trk_g0_3
T_10_5_wire_logic_cluster/lc_2/in_1

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_7_7_sp12_h_l_0
T_8_7_sp4_h_l_3
T_11_3_sp4_v_t_38
T_10_5_lc_trk_g1_3
T_10_5_wire_logic_cluster/lc_1/in_1

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_7_7_sp12_h_l_0
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_7/in_3

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_6_1_sp4_v_t_39
T_6_5_sp4_v_t_39
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_2/in_1

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_7_7_sp12_h_l_0
T_12_7_lc_trk_g1_4
T_12_7_wire_logic_cluster/lc_1/in_0

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_7_7_sp12_h_l_0
T_8_7_sp4_h_l_3
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_15_3_sp4_v_t_36
T_15_6_lc_trk_g0_4
T_15_6_wire_logic_cluster/lc_2/in_0

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_6_1_sp4_v_t_39
T_6_5_sp4_v_t_39
T_7_9_sp4_h_l_8
T_11_9_sp4_h_l_4
T_13_9_lc_trk_g2_1
T_13_9_wire_logic_cluster/lc_6/in_3

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_7_7_sp12_h_l_0
T_14_7_sp4_h_l_9
T_17_7_sp4_v_t_39
T_16_8_lc_trk_g2_7
T_16_8_wire_logic_cluster/lc_7/in_0

End 

Net : SELMB_N
T_10_7_wire_logic_cluster/lc_0/out
T_10_7_sp4_h_l_5
T_9_7_sp4_v_t_40
T_9_10_lc_trk_g1_0
T_9_10_wire_logic_cluster/lc_2/in_3

T_10_7_wire_logic_cluster/lc_0/out
T_10_7_sp4_h_l_5
T_9_7_sp4_v_t_40
T_9_11_lc_trk_g1_5
T_9_11_wire_logic_cluster/lc_1/in_3

End 

Net : SELMB_N_N_137_cascade_
T_12_7_wire_logic_cluster/lc_1/ltout
T_12_7_wire_logic_cluster/lc_2/in_2

End 

Net : UMMU_INTERNALS.n1605_cascade_
T_10_8_wire_logic_cluster/lc_4/ltout
T_10_8_wire_logic_cluster/lc_5/in_2

End 

Net : UMMU_INTERNALS.n2580
T_14_8_wire_logic_cluster/lc_0/out
T_13_8_lc_trk_g2_0
T_13_8_wire_logic_cluster/lc_5/in_1

End 

Net : UMMU_INTERNALS.n2616_cascade_
T_13_8_wire_logic_cluster/lc_4/ltout
T_13_8_wire_logic_cluster/lc_5/in_2

End 

Net : UMMU_INTERNALS.n2622
T_13_8_wire_logic_cluster/lc_5/out
T_11_8_sp4_h_l_7
T_10_8_lc_trk_g0_7
T_10_8_wire_logic_cluster/lc_5/in_0

End 

Net : UNGATED_MD7
T_11_6_wire_logic_cluster/lc_0/out
T_8_6_sp12_h_l_0
T_7_6_sp12_v_t_23
T_7_14_sp4_v_t_37
T_7_18_sp4_v_t_37
T_3_21_span4_horz_r_2
T_5_21_lc_trk_g0_2
T_5_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : UNGATED_RA_0
T_17_9_wire_logic_cluster/lc_6/out
T_8_9_sp12_h_l_0
T_19_9_sp12_v_t_23
T_19_21_lc_trk_g1_0
T_19_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : UNGATED_RA_1
T_18_8_wire_logic_cluster/lc_1/out
T_18_5_sp12_v_t_22
T_18_17_sp12_v_t_22
T_18_21_lc_trk_g1_1
T_18_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : UNGATED_RA_2
T_18_9_wire_logic_cluster/lc_4/out
T_19_9_sp12_h_l_0
T_18_9_sp12_v_t_23
T_18_21_lc_trk_g1_0
T_18_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : UNGATED_RA_3
T_17_9_wire_logic_cluster/lc_3/out
T_17_8_sp12_v_t_22
T_17_17_sp4_v_t_36
T_17_21_lc_trk_g1_1
T_17_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : UNGATED_RA_4
T_14_9_wire_logic_cluster/lc_7/out
T_13_9_sp4_h_l_6
T_16_9_sp4_v_t_46
T_16_13_sp4_v_t_39
T_16_17_sp4_v_t_40
T_16_21_lc_trk_g0_5
T_16_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : UNGATED_RA_5
T_15_8_wire_logic_cluster/lc_6/out
T_16_7_sp4_v_t_45
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_16_19_sp4_v_t_42
T_16_21_lc_trk_g1_7
T_16_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : UNGATED_RA_6
T_13_9_wire_logic_cluster/lc_2/out
T_13_7_sp12_v_t_23
T_13_19_sp12_v_t_23
T_13_21_lc_trk_g1_4
T_13_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : UNGATED_RA_7
T_13_11_wire_logic_cluster/lc_7/out
T_13_11_sp4_h_l_3
T_12_11_sp4_v_t_44
T_12_15_sp4_v_t_40
T_12_19_sp4_v_t_40
T_12_21_lc_trk_g0_5
T_12_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : U_ADDR_DECODER.MC0XX_N_N_20
T_10_6_wire_logic_cluster/lc_4/out
T_11_5_sp4_v_t_41
T_11_8_lc_trk_g1_1
T_11_8_wire_logic_cluster/lc_1/in_3

T_10_6_wire_logic_cluster/lc_4/out
T_11_6_sp12_h_l_0
T_14_6_lc_trk_g1_0
T_14_6_wire_logic_cluster/lc_1/in_0

End 

Net : U_ADDR_DECODER.S_0XXX_N
T_14_4_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g3_3
T_15_5_wire_logic_cluster/lc_2/in_0

End 

Net : U_ADDR_DECODER.n2654
T_9_9_wire_logic_cluster/lc_7/out
T_0_9_sp12_h_l_2
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_2/in_0

End 

Net : U_ADDR_DECODER.n44
T_15_7_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g0_7
T_15_8_input_2_1
T_15_8_wire_logic_cluster/lc_1/in_2

T_15_7_wire_logic_cluster/lc_7/out
T_14_7_sp4_h_l_6
T_13_7_sp4_v_t_37
T_13_9_lc_trk_g3_0
T_13_9_wire_logic_cluster/lc_6/in_1

T_15_7_wire_logic_cluster/lc_7/out
T_14_7_sp4_h_l_6
T_10_7_sp4_h_l_6
T_9_7_sp4_v_t_43
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_7/in_1

End 

Net : U_ADDR_DECODER.n7
T_16_8_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g2_7
T_15_8_wire_logic_cluster/lc_1/in_0

End 

Net : U_ADDR_DECODER.n9
T_16_8_wire_logic_cluster/lc_2/out
T_15_8_lc_trk_g2_2
T_15_8_wire_logic_cluster/lc_1/in_1

End 

Net : U_MD7LegalizeSB_DFFNet
T_5_20_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g0_1
T_5_20_wire_logic_cluster/lc_0/in_1

End 

Net : U_MMU_MD7.n2
T_11_5_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g0_3
T_11_5_wire_logic_cluster/lc_6/in_3

End 

Net : U_MMU_MD7.n2658_cascade_
T_11_5_wire_logic_cluster/lc_5/ltout
T_11_5_wire_logic_cluster/lc_6/in_2

End 

Net : U_MMU_MD7.n2707
T_11_6_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g1_4
T_11_5_wire_logic_cluster/lc_6/in_1

End 

Net : U_MMU_MD7.n2710
T_11_5_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g0_6
T_11_6_wire_logic_cluster/lc_0/in_0

End 

Net : U_MMU_MD7.n4
T_13_6_wire_logic_cluster/lc_5/out
T_12_6_sp4_h_l_2
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_4/in_0

End 

Net : U_MMU_MD7.n5
T_12_6_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g3_6
T_11_6_wire_logic_cluster/lc_4/in_1

End 

Net : U_MMU_MPON.DELTA_01XX_N
T_16_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g1_5
T_16_8_wire_logic_cluster/lc_3/in_3

End 

Net : U_MMU_MPON.n13
T_16_8_wire_logic_cluster/lc_3/out
T_16_7_lc_trk_g1_3
T_16_7_wire_logic_cluster/lc_3/in_1

End 

Net : U_MMU_MPON.n2521
T_14_4_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g0_1
T_14_4_wire_logic_cluster/lc_6/in_1

End 

Net : U_MMU_MPON.n2602_cascade_
T_14_4_wire_logic_cluster/lc_5/ltout
T_14_4_wire_logic_cluster/lc_6/in_2

End 

Net : U_MMU_RA.MMU_RA_MUX.COMBINED_RAS_N_cascade_
T_14_9_wire_logic_cluster/lc_6/ltout
T_14_9_wire_logic_cluster/lc_7/in_2

End 

Net : U_MMU_RA.MMU_RA_MUX.D_Q3
T_11_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_41
T_13_11_sp4_h_l_4
T_16_11_sp4_v_t_44
T_16_15_lc_trk_g1_1
T_16_15_wire_logic_cluster/lc_3/clk

End 

Net : U_MMU_RA.MMU_RA_MUX.D_RAS_N
T_14_12_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_7/in_0

T_14_12_wire_logic_cluster/lc_4/out
T_14_8_sp4_v_t_45
T_14_9_lc_trk_g2_5
T_14_9_wire_logic_cluster/lc_6/in_3

T_14_12_wire_logic_cluster/lc_4/out
T_14_8_sp4_v_t_45
T_13_9_lc_trk_g3_5
T_13_9_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_4/out
T_14_8_sp4_v_t_45
T_15_8_sp4_h_l_8
T_15_8_lc_trk_g0_5
T_15_8_wire_logic_cluster/lc_6/in_1

T_14_12_wire_logic_cluster/lc_4/out
T_14_8_sp4_v_t_45
T_15_8_sp4_h_l_8
T_18_8_sp4_v_t_45
T_17_9_lc_trk_g3_5
T_17_9_wire_logic_cluster/lc_6/in_0

T_14_12_wire_logic_cluster/lc_4/out
T_14_8_sp4_v_t_45
T_15_8_sp4_h_l_8
T_18_8_sp4_v_t_45
T_17_9_lc_trk_g3_5
T_17_9_wire_logic_cluster/lc_3/in_1

T_14_12_wire_logic_cluster/lc_4/out
T_14_8_sp4_v_t_45
T_15_8_sp4_h_l_8
T_18_8_sp4_v_t_45
T_18_9_lc_trk_g2_5
T_18_9_wire_logic_cluster/lc_4/in_1

T_14_12_wire_logic_cluster/lc_4/out
T_14_8_sp4_v_t_45
T_15_8_sp4_h_l_8
T_19_8_sp4_h_l_8
T_18_8_lc_trk_g1_0
T_18_8_wire_logic_cluster/lc_1/in_0

End 

Net : U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N_N_215
T_16_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_10
T_16_13_sp4_v_t_41
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_5/s_r

End 

Net : U_MMU_ROMEN.n4
T_9_8_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g1_3
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

End 

Net : U_MMU_ROMEN.n7
T_9_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_0/in_1

End 

Net : U_MMU_SELMB.SELMB_N_N_136
T_12_7_wire_logic_cluster/lc_2/out
T_10_7_sp4_h_l_1
T_10_7_lc_trk_g1_4
T_10_7_wire_logic_cluster/lc_0/in_3

End 

Net : U_MMU_SELMB.n2516
T_10_4_wire_logic_cluster/lc_5/out
T_10_3_sp4_v_t_42
T_10_7_lc_trk_g1_7
T_10_7_wire_logic_cluster/lc_0/in_0

End 

Net : U_MMU_SELMB.n2572
T_10_4_wire_logic_cluster/lc_1/out
T_10_4_lc_trk_g2_1
T_10_4_wire_logic_cluster/lc_5/in_0

End 

Net : U_MMU_SELMB.n2610
T_10_3_wire_logic_cluster/lc_0/out
T_10_4_lc_trk_g0_0
T_10_4_wire_logic_cluster/lc_5/in_1

End 

Net : U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.n2532
T_12_5_wire_logic_cluster/lc_0/out
T_12_6_lc_trk_g1_0
T_12_6_input_2_5
T_12_6_wire_logic_cluster/lc_5/in_2

End 

Net : U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.n2566
T_17_5_wire_logic_cluster/lc_1/out
T_17_6_lc_trk_g0_1
T_17_6_wire_logic_cluster/lc_7/in_0

End 

Net : U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.n2570_cascade_
T_13_7_wire_logic_cluster/lc_1/ltout
T_13_7_wire_logic_cluster/lc_2/in_2

End 

Net : U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.n937
T_12_6_wire_logic_cluster/lc_1/out
T_12_5_lc_trk_g0_1
T_12_5_wire_logic_cluster/lc_6/in_1

End 

Net : U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.n938
T_12_7_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_0/in_1

End 

Net : WRPROT
T_10_5_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_47
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_7/in_1

End 

Net : internalOscilatorOutputNet
T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_10_20_sp4_h_l_4
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_10_20_sp4_h_l_4
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_10_20_sp4_h_l_4
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_10_20_sp4_h_l_4
T_6_20_sp4_h_l_4
T_8_20_lc_trk_g3_1
T_8_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_10_20_sp4_h_l_4
T_6_20_sp4_h_l_4
T_8_20_lc_trk_g3_1
T_8_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_10_20_sp4_h_l_4
T_6_20_sp4_h_l_4
T_8_20_lc_trk_g3_1
T_8_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_10_20_sp4_h_l_4
T_6_20_sp4_h_l_4
T_8_20_lc_trk_g3_1
T_8_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_14_8_sp12_h_l_1
T_13_8_sp12_v_t_22
T_2_20_sp12_h_l_1
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_14_8_sp12_h_l_1
T_13_8_sp12_v_t_22
T_2_20_sp12_h_l_1
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_10_20_sp4_h_l_4
T_6_20_sp4_h_l_4
T_2_20_sp4_h_l_0
T_3_20_lc_trk_g2_0
T_3_20_wire_logic_cluster/lc_3/clk

End 

Net : n1226_cascade_
T_14_6_wire_logic_cluster/lc_2/ltout
T_14_6_wire_logic_cluster/lc_3/in_2

End 

Net : n15_cascade_
T_17_4_wire_logic_cluster/lc_6/ltout
T_17_4_wire_logic_cluster/lc_7/in_2

End 

Net : n16
T_16_7_wire_logic_cluster/lc_3/out
T_17_3_sp4_v_t_42
T_17_4_lc_trk_g2_2
T_17_4_wire_logic_cluster/lc_7/in_3

End 

Net : n2520
T_14_8_wire_logic_cluster/lc_3/out
T_13_8_lc_trk_g2_3
T_13_8_wire_logic_cluster/lc_5/in_0

End 

Net : n2523
T_16_8_wire_logic_cluster/lc_6/out
T_16_8_lc_trk_g3_6
T_16_8_wire_logic_cluster/lc_2/in_1

End 

Net : n2523_cascade_
T_16_8_wire_logic_cluster/lc_6/ltout
T_16_8_wire_logic_cluster/lc_7/in_2

End 

Net : n2576
T_14_5_wire_logic_cluster/lc_4/out
T_14_6_lc_trk_g0_4
T_14_6_wire_logic_cluster/lc_3/in_1

End 

Net : n2584
T_12_4_wire_logic_cluster/lc_4/out
T_12_2_sp4_v_t_37
T_11_6_lc_trk_g1_0
T_11_6_wire_logic_cluster/lc_0/in_1

End 

Net : n2596
T_11_4_wire_logic_cluster/lc_0/out
T_11_2_sp4_v_t_45
T_10_6_lc_trk_g2_0
T_10_6_wire_logic_cluster/lc_2/in_0

End 

Net : n2620
T_14_4_wire_logic_cluster/lc_6/out
T_13_4_sp12_h_l_0
T_17_4_lc_trk_g0_3
T_17_4_wire_logic_cluster/lc_7/in_0

End 

Net : n626
T_15_5_wire_logic_cluster/lc_2/out
T_16_4_sp4_v_t_37
T_16_8_lc_trk_g1_0
T_16_8_wire_logic_cluster/lc_4/in_3

T_15_5_wire_logic_cluster/lc_2/out
T_13_5_sp4_h_l_1
T_12_5_sp4_v_t_42
T_12_7_lc_trk_g2_7
T_12_7_wire_logic_cluster/lc_2/in_1

End 

Net : n906
T_16_9_wire_logic_cluster/lc_7/out
T_16_8_lc_trk_g1_7
T_16_8_wire_logic_cluster/lc_2/in_0

End 

Net : n907
T_9_8_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_46
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_46
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_1/in_1

End 

Net : n911
T_11_4_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g3_3
T_10_4_wire_logic_cluster/lc_4/in_0

End 

Net : n912
T_15_6_wire_logic_cluster/lc_3/out
T_13_6_sp4_h_l_3
T_13_6_lc_trk_g1_6
T_13_6_wire_logic_cluster/lc_4/in_1

End 

Net : n927
T_13_8_wire_logic_cluster/lc_3/out
T_11_8_sp4_h_l_3
T_11_8_lc_trk_g0_6
T_11_8_wire_logic_cluster/lc_1/in_1

End 

Net : n927_cascade_
T_13_8_wire_logic_cluster/lc_3/ltout
T_13_8_wire_logic_cluster/lc_4/in_2

End 

Net : n933
T_14_7_wire_logic_cluster/lc_0/out
T_14_8_lc_trk_g1_0
T_14_8_wire_logic_cluster/lc_0/in_1

End 

Net : n949
T_17_3_wire_logic_cluster/lc_6/out
T_17_4_lc_trk_g0_6
T_17_4_wire_logic_cluster/lc_7/in_1

End 

Net : n953
T_15_5_wire_logic_cluster/lc_4/out
T_15_6_lc_trk_g1_4
T_15_6_wire_logic_cluster/lc_2/in_1

End 

Net : n953_cascade_
T_15_5_wire_logic_cluster/lc_4/ltout
T_15_5_wire_logic_cluster/lc_5/in_2

End 

Net : n966
T_9_7_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_7/in_1

End 

