

================================================================
== Vitis HLS Report for 'padv4_Pipeline_VITIS_LOOP_223_4'
================================================================
* Date:           Mon May  2 01:13:05 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.438 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_223_4  |       64|       64|         2|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     59|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       5|      6|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      22|    101|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                               Module                               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |messageLengthInBinary2_U  |padv4_Pipeline_VITIS_LOOP_223_4_messageLengthInBinary2_ROM_AUTO_1R  |        0|  5|   6|    0|    65|    5|     1|          325|
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                                    |        0|  5|   6|    0|    65|    5|     1|          325|
    +--------------------------+--------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln223_fu_85_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln224_1_fu_114_p2  |         +|   0|  0|  24|          17|          17|
    |icmp_ln223_fu_79_p2    |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln224_fu_101_p2    |       xor|   0|  0|   8|           7|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  59|          39|          36|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_kt_1    |   9|          2|    7|         14|
    |kt_fu_34                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |kt_1_reg_136             |  7|   0|    7|          0|
    |kt_fu_34                 |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   17|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  padv4_Pipeline_VITIS_LOOP_223_4|  return value|
|add_ln224               |   in|   17|     ap_none|                        add_ln224|        scalar|
|messageBlocks_address0  |  out|   17|   ap_memory|                    messageBlocks|         array|
|messageBlocks_ce0       |  out|    1|   ap_memory|                    messageBlocks|         array|
|messageBlocks_we0       |  out|    1|   ap_memory|                    messageBlocks|         array|
|messageBlocks_d0        |  out|    5|   ap_memory|                    messageBlocks|         array|
+------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kt = alloca i32 1"   --->   Operation 5 'alloca' 'kt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add_ln224_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add_ln224"   --->   Operation 6 'read' 'add_ln224_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 0, i7 %kt"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kt_1 = load i7 %kt" [ECE418FinalProject/fullCode.c:223]   --->   Operation 9 'load' 'kt_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.46ns)   --->   "%icmp_ln223 = icmp_eq  i7 %kt_1, i7 64" [ECE418FinalProject/fullCode.c:223]   --->   Operation 11 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.03ns)   --->   "%add_ln223 = add i7 %kt_1, i7 1" [ECE418FinalProject/fullCode.c:223]   --->   Operation 13 'add' 'add_ln223' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %.split, void %._crit_edge.exitStub" [ECE418FinalProject/fullCode.c:223]   --->   Operation 14 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kt_cast4 = zext i7 %kt_1" [ECE418FinalProject/fullCode.c:223]   --->   Operation 15 'zext' 'kt_cast4' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%messageLengthInBinary2_addr = getelementptr i5 %messageLengthInBinary2, i64 0, i64 %kt_cast4" [ECE418FinalProject/fullCode.c:224]   --->   Operation 16 'getelementptr' 'messageLengthInBinary2_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.15ns)   --->   "%messageLengthInBinary2_load = load i7 %messageLengthInBinary2_addr" [ECE418FinalProject/fullCode.c:224]   --->   Operation 17 'load' 'messageLengthInBinary2_load' <Predicate = (!icmp_ln223)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 65> <ROM>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln223 = store i7 %add_ln223, i7 %kt" [ECE418FinalProject/fullCode.c:223]   --->   Operation 18 'store' 'store_ln223' <Predicate = (!icmp_ln223)> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln223)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln223 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [ECE418FinalProject/fullCode.c:223]   --->   Operation 19 'specloopname' 'specloopname_ln223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (2.15ns)   --->   "%messageLengthInBinary2_load = load i7 %messageLengthInBinary2_addr" [ECE418FinalProject/fullCode.c:224]   --->   Operation 20 'load' 'messageLengthInBinary2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 65> <ROM>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln224_1)   --->   "%xor_ln224 = xor i7 %kt_1, i7 64" [ECE418FinalProject/fullCode.c:224]   --->   Operation 21 'xor' 'xor_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln224_1)   --->   "%sext_ln224 = sext i7 %xor_ln224" [ECE418FinalProject/fullCode.c:224]   --->   Operation 22 'sext' 'sext_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln224_1)   --->   "%zext_ln224 = zext i9 %sext_ln224" [ECE418FinalProject/fullCode.c:224]   --->   Operation 23 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.18ns) (out node of the LUT)   --->   "%add_ln224_1 = add i17 %add_ln224_read, i17 %zext_ln224" [ECE418FinalProject/fullCode.c:224]   --->   Operation 24 'add' 'add_ln224_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln224_1 = zext i17 %add_ln224_1" [ECE418FinalProject/fullCode.c:224]   --->   Operation 25 'zext' 'zext_ln224_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%messageBlocks_addr = getelementptr i5 %messageBlocks, i64 0, i64 %zext_ln224_1" [ECE418FinalProject/fullCode.c:224]   --->   Operation 26 'getelementptr' 'messageBlocks_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.25ns)   --->   "%store_ln224 = store i5 %messageLengthInBinary2_load, i17 %messageBlocks_addr" [ECE418FinalProject/fullCode.c:224]   --->   Operation 27 'store' 'store_ln224' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 65664> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln224]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ messageBlocks]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ messageLengthInBinary2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kt                          (alloca           ) [ 010]
add_ln224_read              (read             ) [ 011]
store_ln0                   (store            ) [ 000]
br_ln0                      (br               ) [ 000]
kt_1                        (load             ) [ 011]
specpipeline_ln0            (specpipeline     ) [ 000]
icmp_ln223                  (icmp             ) [ 010]
empty                       (speclooptripcount) [ 000]
add_ln223                   (add              ) [ 000]
br_ln223                    (br               ) [ 000]
kt_cast4                    (zext             ) [ 000]
messageLengthInBinary2_addr (getelementptr    ) [ 011]
store_ln223                 (store            ) [ 000]
specloopname_ln223          (specloopname     ) [ 000]
messageLengthInBinary2_load (load             ) [ 000]
xor_ln224                   (xor              ) [ 000]
sext_ln224                  (sext             ) [ 000]
zext_ln224                  (zext             ) [ 000]
add_ln224_1                 (add              ) [ 000]
zext_ln224_1                (zext             ) [ 000]
messageBlocks_addr          (getelementptr    ) [ 000]
store_ln224                 (store            ) [ 000]
br_ln0                      (br               ) [ 000]
ret_ln0                     (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln224">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln224"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="messageBlocks">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="messageBlocks"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="messageLengthInBinary2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="messageLengthInBinary2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="kt_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kt/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="add_ln224_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="17" slack="0"/>
<pin id="40" dir="0" index="1" bw="17" slack="0"/>
<pin id="41" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln224_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="messageLengthInBinary2_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="5" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="7" slack="0"/>
<pin id="48" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageLengthInBinary2_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="7" slack="0"/>
<pin id="53" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="messageLengthInBinary2_load/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="messageBlocks_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="5" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="17" slack="0"/>
<pin id="61" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageBlocks_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln224_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="17" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln224/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln0_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="7" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="kt_1_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kt_1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln223_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="7" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln223/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="add_ln223_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="kt_cast4_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kt_cast4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln223_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln223/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="xor_ln224_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="1"/>
<pin id="103" dir="0" index="1" bw="7" slack="0"/>
<pin id="104" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln224/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln224_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln224/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln224_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln224_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="17" slack="1"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln224_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln224_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="17" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224_1/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="kt_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="kt "/>
</bind>
</comp>

<comp id="131" class="1005" name="add_ln224_read_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="17" slack="1"/>
<pin id="133" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln224_read "/>
</bind>
</comp>

<comp id="136" class="1005" name="kt_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="1"/>
<pin id="138" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kt_1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="messageLengthInBinary2_addr_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="1"/>
<pin id="146" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="messageLengthInBinary2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="51" pin="3"/><net_sink comp="64" pin=1"/></net>

<net id="70"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="76" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="76" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="100"><net_src comp="85" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="101" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="114" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="127"><net_src comp="34" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="134"><net_src comp="38" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="139"><net_src comp="76" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="147"><net_src comp="44" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="51" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: messageBlocks | {2 }
	Port: messageLengthInBinary2 | {}
 - Input state : 
	Port: padv4_Pipeline_VITIS_LOOP_223_4 : add_ln224 | {1 }
	Port: padv4_Pipeline_VITIS_LOOP_223_4 : messageBlocks | {}
	Port: padv4_Pipeline_VITIS_LOOP_223_4 : messageLengthInBinary2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		kt_1 : 1
		icmp_ln223 : 2
		add_ln223 : 2
		br_ln223 : 3
		kt_cast4 : 2
		messageLengthInBinary2_addr : 3
		messageLengthInBinary2_load : 4
		store_ln223 : 3
	State 2
		zext_ln224 : 1
		add_ln224_1 : 2
		zext_ln224_1 : 3
		messageBlocks_addr : 4
		store_ln224 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln223_fu_85      |    0    |    14   |
|          |     add_ln224_1_fu_114    |    0    |    24   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln223_fu_79     |    0    |    10   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln224_fu_101     |    0    |    7    |
|----------|---------------------------|---------|---------|
|   read   | add_ln224_read_read_fu_38 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       kt_cast4_fu_91      |    0    |    0    |
|   zext   |     zext_ln224_fu_110     |    0    |    0    |
|          |    zext_ln224_1_fu_119    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     sext_ln224_fu_106     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    55   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|       add_ln224_read_reg_131      |   17   |
|            kt_1_reg_136           |    7   |
|             kt_reg_124            |    7   |
|messageLengthInBinary2_addr_reg_144|    7   |
+-----------------------------------+--------+
|               Total               |   38   |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   38   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   38   |   64   |
+-----------+--------+--------+--------+
