[{"DBLP title": "Automatic abstraction and fault tolerance in cortical microachitectures.", "DBLP authors": ["Atif Hashmi", "Hugues Berry", "Olivier Temam", "Mikko H. Lipasti"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000066", "OA papers": [{"PaperId": "https://openalex.org/W2109492604", "PaperTitle": "Automatic abstraction and fault tolerance in cortical microachitectures", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "French Institute for Research in Computer Science and Automation": 1.5, "Inria Saclay - \u00cele-de-France Research Centre": 0.5}, "Authors": ["Atif Hashmi", "Hugues Berry", "Olivier Temam", "Mikko H. Lipasti"]}]}, {"DBLP title": "FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template.", "DBLP authors": ["Niket Kumar Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000067", "OA papers": [{"PaperId": "https://openalex.org/W2103670614", "PaperTitle": "FabScalar", "Year": 2011, "CitationCount": 112, "EstimatedCitation": 112, "Affiliations": {"North Carolina State University": 5.0, "Intel (United States)": 2.0, "University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Niket K. Choudhary", "Salil V. Wadhavkar", "Tanmay A. Shah", "Hiran Mayukh", "Jayneel Gandhi", "Brandon H. Dwiel", "Sandeep Navada", "Hashem Hashemi Najaf-abadi", "Eric Rotenberg"]}]}, {"DBLP title": "CRIB: consolidated rename, issue, and bypass.", "DBLP authors": ["Erika Gunadi", "Mikko H. Lipasti"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000068", "OA papers": [{"PaperId": "https://openalex.org/W2149815585", "PaperTitle": "CRIB", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Intel (United States)": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Erika Gunadi", "Mikko H. Lipasti"]}]}, {"DBLP title": "FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes.", "DBLP authors": ["Rishi Agarwal", "Josep Torrellas"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000070", "OA papers": [{"PaperId": "https://openalex.org/W1970358999", "PaperTitle": "FlexBulk", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Rishi Agarwal", "Josep Torrellas"]}]}, {"DBLP title": "Virtualizing performance asymmetric multi-core systems.", "DBLP authors": ["Youngjin Kwon", "Changdae Kim", "Seungryoul Maeng", "Jaehyuk Huh"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000071", "OA papers": [{"PaperId": "https://openalex.org/W2104733617", "PaperTitle": "Virtualizing performance asymmetric multi-core systems", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0}, "Authors": ["Young-Jin Kwon", "Chang-Dae Kim", "Seungryoul Maeng", "Jaehyuk Huh"]}]}, {"DBLP title": "Vantage: scalable and efficient fine-grain cache partitioning.", "DBLP authors": ["Daniel S\u00e1nchez", "Christos Kozyrakis"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000073", "OA papers": [{"PaperId": "https://openalex.org/W2143835304", "PaperTitle": "Vantage", "Year": 2011, "CitationCount": 159, "EstimatedCitation": 159, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Daniel S. Sanchez", "Christos Kozyrakis"]}]}, {"DBLP title": "Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs.", "DBLP authors": ["Asit K. Mishra", "Xiangyu Dong", "Guangyu Sun", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000074", "OA papers": [{"PaperId": "https://openalex.org/W2011443263", "PaperTitle": "Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs", "Year": 2011, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Pennsylvania State University": 6.0}, "Authors": ["Asit K. Mishra", "Xiangyu Dong", "Guangyu Sun", "Yuan Xie", "N. Vijaykrishnan", "Chita R. Das"]}]}, {"DBLP title": "Bypass and insertion algorithms for exclusive last-level caches.", "DBLP authors": ["Jayesh Gaur", "Mainak Chaudhuri", "Sreenivas Subramoney"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000075", "OA papers": [{"PaperId": "https://openalex.org/W2097336080", "PaperTitle": "Bypass and insertion algorithms for exclusive last-level caches", "Year": 2011, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Intel (India)": 2.0, "Indian Institute of Technology Kanpur": 1.0}, "Authors": ["Jayesh Gaur", "Mainak Chaudhuri", "Sreenivas Subramoney"]}]}, {"DBLP title": "Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks.", "DBLP authors": ["Blas Cuesta", "Alberto Ros", "Mar\u00eda Engracia G\u00f3mez", "Antonio Robles", "Jos\u00e9 Duato"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000076", "OA papers": [{"PaperId": "https://openalex.org/W2016521571", "PaperTitle": "Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks", "Year": 2011, "CitationCount": 118, "EstimatedCitation": 118, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 5.0}, "Authors": ["Blas Cuesta", "Alberto Ros", "Mar\u00eda Luc\u00eda Navarro G\u00f3mez", "Antonio Viedma Robles", "Jos\u00e9 Duato"]}]}, {"DBLP title": "TLSync: support for multiple fast barriers using on-chip transmission lines.", "DBLP authors": ["Jungju Oh", "Milos Prvulovic", "Alenka G. Zajic"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000078", "OA papers": [{"PaperId": "https://openalex.org/W2138088426", "PaperTitle": "TLSync", "Year": 2011, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Jungju Oh", "Milos Prvulovic", "Alenka Zajic"]}]}, {"DBLP title": "OUTRIDER: efficient memory latency tolerance with decoupled strands.", "DBLP authors": ["Neal Clayton Crago", "Sanjay J. Patel"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000079", "OA papers": [{"PaperId": "https://openalex.org/W2029076579", "PaperTitle": "OUTRIDER", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Neal Crago", "Sanjay R. Patel"]}]}, {"DBLP title": "Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators.", "DBLP authors": ["Yunsup Lee", "Rimas Avizienis", "Alex Bishara", "Richard Xia", "Derek Lockhart", "Christopher Batten", "Krste Asanovic"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000080", "OA papers": [{"PaperId": "https://openalex.org/W2167399819", "PaperTitle": "Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators", "Year": 2011, "CitationCount": 86, "EstimatedCitation": 86, "Affiliations": {"University of California, Berkeley": 5.0, "Cornell University": 2.0}, "Authors": ["Yunsup Lee", "Rimas Avizienis", "Alex Bishara", "Richard Xia", "Derek Lockhart", "Christopher Batten", "Krste Asanovic"]}]}, {"DBLP title": "Prefetch-aware shared resource management for multi-core systems.", "DBLP authors": ["Eiman Ebrahimi", "Chang Joo Lee", "Onur Mutlu", "Yale N. Patt"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000081", "OA papers": [{"PaperId": "https://openalex.org/W2135675903", "PaperTitle": "Prefetch-aware shared resource management for multi-core systems", "Year": 2011, "CitationCount": 110, "EstimatedCitation": 110, "Affiliations": {"The University of Texas at Austin": 2.0, "Intel (United States)": 1.0, "Carnegie Mellon University": 1.0}, "Authors": ["Eiman Ebrahimi", "Changhoon Lee", "Onur Mutlu", "Yale N. Patt"]}]}, {"DBLP title": "Rebound: scalable checkpointing for coherent shared memory.", "DBLP authors": ["Rishi Agarwal", "Pranav Garg", "Josep Torrellas"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000083", "OA papers": [{"PaperId": "https://openalex.org/W2163286713", "PaperTitle": "Rebound", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Rishi Agarwal", "Pranav Garg", "Josep Torrellas"]}]}, {"DBLP title": "Demand-driven software race detection using hardware performance counters.", "DBLP authors": ["Joseph L. Greathouse", "Zhiqiang Ma", "Matthew I. Frank", "Ramesh Peri", "Todd M. Austin"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000084", "OA papers": [{"PaperId": "https://openalex.org/W2128717053", "PaperTitle": "Demand-driven software race detection using hardware performance counters", "Year": 2011, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Intel (United States)": 3.0}, "Authors": ["Joseph L. Greathouse", "Zhiqiang Ma", "Matthew Gavin Frank", "Ramesh Peri", "Todd Austin"]}]}, {"DBLP title": "i-NVMM: a secure non-volatile main memory system with incremental encryption.", "DBLP authors": ["Siddhartha Chhabra", "Yan Solihin"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000086", "OA papers": [{"PaperId": "https://openalex.org/W1997933199", "PaperTitle": "i-NVMM", "Year": 2011, "CitationCount": 121, "EstimatedCitation": 121, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Siddhartha Chhabra", "Yan Solihin"]}]}, {"DBLP title": "Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security.", "DBLP authors": ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000087", "OA papers": [{"PaperId": "https://openalex.org/W2151071112", "PaperTitle": "Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security", "Year": 2011, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"University of California, Santa Barbara": 6.0, "University of California, San Diego": 2.0, "Naval Postgraduate School": 1.0}, "Authors": ["Mohit Tiwari", "Jason Oberg", "Xun Li", "Jonathan Valamehr", "Timothy E. Levin", "Ben Hardekopf", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"]}]}, {"DBLP title": "Sampling + DMR: practical and low-overhead permanent fault detection.", "DBLP authors": ["Shuou Nomura", "Matthew D. Sinclair", "Chen-Han Ho", "Venkatraman Govindaraju", "Marc de Kruijf", "Karthikeyan Sankaralingam"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000089", "OA papers": [{"PaperId": "https://openalex.org/W2158382658", "PaperTitle": "Sampling + DMR", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Wisconsin\u2013Madison": 6.0}, "Authors": ["Shuou Nomura", "Matthew Sinclair", "Chen-Han Ho", "Venkatraman Govindaraju", "Marc de Kruijf", "Karthikeyan Sankaralingam"]}]}, {"DBLP title": "Releasing efficient beta cores to market early.", "DBLP authors": ["Sangeetha Sudhakrishnan", "Rigo Dicochea", "Jose Renau"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000090", "OA papers": [{"PaperId": "https://openalex.org/W2157962887", "PaperTitle": "Releasing efficient beta cores to market early", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Santa Cruz": 3.0}, "Authors": ["Sangeetha Sudhakrishnan", "Rigo Dicochea", "Jose Renau"]}]}, {"DBLP title": "CPPC: correctable parity protected cache.", "DBLP authors": ["Mehrtash Manoochehri", "Murali Annavaram", "Michel Dubois"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000091", "OA papers": [{"PaperId": "https://openalex.org/W2157991862", "PaperTitle": "CPPC", "Year": 2011, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Mehrtash Manoochehri", "Murali Annavaram", "Michel Dubois"]}]}, {"DBLP title": "Energy-efficient mechanisms for managing thread context in throughput processors.", "DBLP authors": ["Mark Gebhart", "Daniel R. Johnson", "David Tarjan", "Stephen W. Keckler", "William J. Dally", "Erik Lindholm", "Kevin Skadron"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000093", "OA papers": [{"PaperId": "https://openalex.org/W2096661534", "PaperTitle": "Energy-efficient mechanisms for managing thread context in throughput processors", "Year": 2011, "CitationCount": 219, "EstimatedCitation": 219, "Affiliations": {"The University of Texas at Austin": 1.5, "University of Illinois Urbana-Champaign": 1.0, "Nvidia (United States)": 3.0, "Stanford University": 0.5, "University of Virginia": 1.0}, "Authors": ["Mark Gebhart", "Daniel Johnson", "David Tarjan", "Stephen W. Keckler", "William J. Dally", "Erik Lindholm", "Kevin Skadron"]}]}, {"DBLP title": "SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading.", "DBLP authors": ["Wing-Kei S. Yu", "Ruirui C. Huang", "Sarah Q. Xu", "Sung-En Wang", "Edwin Kan", "G. Edward Suh"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000094", "OA papers": [{"PaperId": "https://openalex.org/W1980364632", "PaperTitle": "SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading", "Year": 2011, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"Cornell University": 6.0}, "Authors": ["Wing-kei Yu", "Ruirui Huang", "Sarah Chao Ying Xu", "Sung-En Wang", "Edwin C. Kan", "G. Edward Suh"]}]}, {"DBLP title": "An abacus turn model for time/space-efficient reconfigurable routing.", "DBLP authors": ["Binzhang Fu", "Yinhe Han", "Jun Ma", "Huawei Li", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000096", "OA papers": [{"PaperId": "https://openalex.org/W1992997793", "PaperTitle": "An abacus turn model for time/space-efficient reconfigurable routing", "Year": 2011, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"Chinese Academy of Sciences": 5.0}, "Authors": ["Binzhang Fu", "Yinhe Han", "Jun Ma", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "A case for globally shared-medium on-chip interconnect.", "DBLP authors": ["Aaron Carpenter", "Jianyun Hu", "Jie Xu", "Michael C. Huang", "Hui Wu"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000097", "OA papers": [{"PaperId": "https://openalex.org/W2044674552", "PaperTitle": "A case for globally shared-medium on-chip interconnect", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Rochester": 5.0}, "Authors": ["Aaron Carpenter", "Jianyun Hu", "Jie Xu", "Michael H. Huang", "Hui Wu"]}]}, {"DBLP title": "The impact of memory subsystem resource sharing on datacenter applications.", "DBLP authors": ["Lingjia Tang", "Jason Mars", "Neil Vachharajani", "Robert Hundt", "Mary Lou Soffa"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000099", "OA papers": [{"PaperId": "https://openalex.org/W2146434221", "PaperTitle": "The impact of memory subsystem resource sharing on datacenter applications", "Year": 2011, "CitationCount": 154, "EstimatedCitation": 154, "Affiliations": {"University of Virginia": 3.0, "Pure Storage (United States)": 1.0, "Google (United States)": 1.0}, "Authors": ["Lingjia Tang", "Jason Mars", "Neil Vachharajani", "Robert Hundt", "Mary Lou Soffa"]}]}, {"DBLP title": "Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput.", "DBLP authors": ["Doe Hyun Yoon", "Min Kyu Jeong", "Mattan Erez"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000100", "OA papers": [{"PaperId": "https://openalex.org/W2065132365", "PaperTitle": "Adaptive granularity memory systems", "Year": 2011, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Doe Hyun Yoon", "Min-Kyu Jeong", "Mattan Erez"]}]}, {"DBLP title": "SpecTLB: a mechanism for speculative address translation.", "DBLP authors": ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000101", "OA papers": [{"PaperId": "https://openalex.org/W2047240985", "PaperTitle": "SpecTLB", "Year": 2011, "CitationCount": 99, "EstimatedCitation": 99, "Affiliations": {"Rice University": 3.0}, "Authors": ["Thomas R. Barr", "Alan L. Cox", "Scott Rixner"]}]}, {"DBLP title": "Power management of online data-intensive services.", "DBLP authors": ["David Meisner", "Christopher M. Sadler", "Luiz Andr\u00e9 Barroso", "Wolf-Dietrich Weber", "Thomas F. Wenisch"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000103", "OA papers": [{"PaperId": "https://openalex.org/W2098395496", "PaperTitle": "Power management of online data-intensive services", "Year": 2011, "CitationCount": 263, "EstimatedCitation": 263, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Google (United States)": 3.0}, "Authors": ["David Meisner", "Christopher Sadler", "Luiz Barroso", "Wolf-Dietrich Weber", "Thomas F. Wenisch"]}]}, {"DBLP title": "Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management.", "DBLP authors": ["Susmit Biswas", "Mohit Tiwari", "Timothy Sherwood", "Luke Theogarajan", "Frederic T. Chong"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000104", "OA papers": [{"PaperId": "https://openalex.org/W2128709524", "PaperTitle": "Fighting fire with fire", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Lawrence Livermore National Laboratory": 1.0, "University of California, Santa Barbara": 4.0}, "Authors": ["Susmit Biswas", "Mohit Tiwari", "Timothy Sherwood", "Luke Theogarajan", "Frederic T. Chong"]}]}, {"DBLP title": "Benefits and limitations of tapping into stored energy for datacenters.", "DBLP authors": ["Sriram Govindan", "Anand Sivasubramaniam", "Bhuvan Urgaonkar"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000105", "OA papers": [{"PaperId": "https://openalex.org/W2164466478", "PaperTitle": "Benefits and limitations of tapping into stored energy for datacenters", "Year": 2011, "CitationCount": 162, "EstimatedCitation": 162, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Sriram Govindan", "Anand Sivasubramaniam", "Bhuvan Urgaonkar"]}]}, {"DBLP title": "Rapid identification of architectural bottlenecks via precise event counting.", "DBLP authors": ["John Demme", "Simha Sethumadhavan"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000107", "OA papers": [{"PaperId": "https://openalex.org/W2165169256", "PaperTitle": "Rapid identification of architectural bottlenecks via precise event counting", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Columbia University": 2.0}, "Authors": ["John Demme", "Simha Sethumadhavan"]}]}, {"DBLP title": "Dark silicon and the end of multicore scaling.", "DBLP authors": ["Hadi Esmaeilzadeh", "Emily R. Blem", "Ren\u00e9e St. Amant", "Karthikeyan Sankaralingam", "Doug Burger"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000108", "OA papers": [{"PaperId": "https://openalex.org/W2006312753", "PaperTitle": "Dark silicon and the end of multicore scaling", "Year": 2011, "CitationCount": 934, "EstimatedCitation": 934, "Affiliations": {"University of Washington": 1.0, "University of Wisconsin\u2013Madison": 2.0, "The University of Texas at Austin": 1.0, "Microsoft (United States)": 1.0}, "Authors": ["Hadi Esmaeilzadeh", "Emily Blem", "Renee St. Amant", "Karthikeyan Sankaralingam", "Doug Burger"]}]}, {"DBLP title": "Moguls: a model to explore the memory hierarchy for bandwidth improvements.", "DBLP authors": ["Guangyu Sun", "Christopher J. Hughes", "Changkyu Kim", "Jishen Zhao", "Cong Xu", "Yuan Xie", "Yen-Kuang Chen"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000109", "OA papers": [{"PaperId": "https://openalex.org/W2147002477", "PaperTitle": "Moguls", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Pennsylvania State University": 4.0, "Intel (United States)": 3.0}, "Authors": ["Guangyu Sun", "Christopher C.W. Hughes", "Changkyu Kim", "Jishen Zhao", "Cong Xu", "Yuan Xie", "Yen-Kuang Chen"]}]}, {"DBLP title": "A case for heterogeneous on-chip interconnects for CMPs.", "DBLP authors": ["Asit K. Mishra", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000111", "OA papers": [{"PaperId": "https://openalex.org/W2051260038", "PaperTitle": "A case for heterogeneous on-chip interconnects for CMPs", "Year": 2011, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Asit K. Mishra", "N. Vijaykrishnan", "Chita R. Das"]}]}, {"DBLP title": "Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees.", "DBLP authors": ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000112", "OA papers": [{"PaperId": "https://openalex.org/W2171068432", "PaperTitle": "Kilo-NOC", "Year": 2011, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"The University of Texas at Austin": 2.5, "Nvidia (United States)": 0.5, "Carnegie Mellon University": 1.0}, "Authors": ["Boris Grot", "Joel Hestness", "Stephen W. Keckler", "Onur Mutlu"]}]}, {"DBLP title": "DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip.", "DBLP authors": ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000113", "OA papers": [{"PaperId": "https://openalex.org/W2081883574", "PaperTitle": "DBAR", "Year": 2011, "CitationCount": 126, "EstimatedCitation": 126, "Affiliations": {"National University of Defense Technology": 2.0, "University of Toronto": 1.0}, "Authors": ["Sheng Ma", "Natalie Enright Jerger", "Zhiying Wang"]}]}, {"DBLP title": "Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems.", "DBLP authors": ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000115", "OA papers": [{"PaperId": "https://openalex.org/W2157554053", "PaperTitle": "Combining memory and a controller with photonics through 3D-stacking to enable scalable and energy-efficient systems", "Year": 2011, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of Utah": 3.0, "Hewlett-Packard (United States)": 2.0}, "Authors": ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"]}]}, {"DBLP title": "The role of optics in future high radix switch design.", "DBLP authors": ["Nathan L. Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert Schreiber", "Jung Ho Ahn"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000116", "OA papers": [{"PaperId": "https://openalex.org/W1975965566", "PaperTitle": "The role of optics in future high radix switch design", "Year": 2011, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Hewlett-Packard (United States)": 6.0, "SEOUL NATIONAL UNIVERSITY Seoul, South Korea": 1.0}, "Authors": ["Nathan Binkert", "Al Davis", "Norman P. Jouppi", "Moray McLaren", "Naveen Muralimanohar", "Robert D. Schreiber", "Jung Yong Ahn"]}]}, {"DBLP title": "Scalable power control for many-core architectures running multi-threaded applications.", "DBLP authors": ["Kai Ma", "Xue Li", "Ming Chen", "Xiaorui Wang"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000117", "OA papers": [{"PaperId": "https://openalex.org/W2134026160", "PaperTitle": "Scalable power control for many-core architectures running multi-threaded applications", "Year": 2011, "CitationCount": 124, "EstimatedCitation": 124, "Affiliations": {"The Ohio State University": 1.0, "University of Tennessee at Knoxville": 3.0}, "Authors": ["Kai Ma", "Xue Li", "Ming Chen", "Xiaorui Wang"]}]}, {"DBLP title": "Energy-efficient cache design using variable-strength error-correcting codes.", "DBLP authors": ["Alaa R. Alameldeen", "Ilya Wagner", "Zeshan Chishti", "Wei Wu", "Chris Wilkerson", "Shih-Lien Lu"], "year": 2011, "doi": "https://doi.org/10.1145/2000064.2000118", "OA papers": [{"PaperId": "https://openalex.org/W2161648335", "PaperTitle": "Energy-efficient cache design using variable-strength error-correcting codes", "Year": 2011, "CitationCount": 103, "EstimatedCitation": 103, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Alaa R. Alameldeen", "Ilya Wagner", "Zeshan A. Chishti", "Wei Wu", "Christopher B. Wilkerson", "Shih-Lien Lu"]}]}]