design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/serv,serv_top,RUN_2025.10.13_19.02.34,flow completed,0h3m18s0ms,0h2m2s0ms,15762.5,0.16,7881.25,-1,9.63688,672.48,856,0,0,0,0,0,0,0,20,20,0,0,67090,7870,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,8498117.0,0.0,14.34,13.32,1.31,1.73,0.0,751,1578,333,1156,0,0,0,616,28,4,21,29,82,17,4,92,232,189,13,9982,2115,82,2371,1261,15811,146959.69600000003,0.000121,0.000117,8.45e-06,0.000151,0.000149,1.4e-08,0.000173,0.000177,2.12e-08,1.6799999999999997,100.0,10.0,100,1,50,153.18,153.6,0.3,1,10,0.75,0,sky130_fd_sc_hd,AREA 0
