{"Source Block": ["hdl/projects/fmcadc2/zc706/system_top.v@214:224@HdlStmAssign", "\n  assign spi_adc_csn = spi0_csn[0];\n  assign spi_adc_clk = spi_clk;\n  assign spi_ext_csn_0 = spi0_csn[1];\n  assign spi_ext_csn_1 = spi0_csn[2];\n  assign spi_ext_clk = spi_clk;\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk (\n    .CEB (1'd0),\n"], "Clone Blocks": [["hdl/projects/fmcadc2/vc707/system_top.v@194:204", "  // spi\n\n  assign spi_adc_csn = spi_csn[0];\n  assign spi_adc_clk = spi_clk;\n  assign spi_ext_csn_0 = spi_csn[1];\n  assign spi_ext_csn_1 = spi_csn[2];\n  assign spi_ext_clk = spi_clk;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/fmcadc2/zc706/system_top.v@212:222", "\n  // spi\n\n  assign spi_adc_csn = spi0_csn[0];\n  assign spi_adc_clk = spi_clk;\n  assign spi_ext_csn_0 = spi0_csn[1];\n  assign spi_ext_csn_1 = spi0_csn[2];\n  assign spi_ext_clk = spi_clk;\n\n  // instantiations\n\n"], ["hdl/projects/fmcadc2/zc706/system_top.v@211:221", "  wire            rx_sync;\n\n  // spi\n\n  assign spi_adc_csn = spi0_csn[0];\n  assign spi_adc_clk = spi_clk;\n  assign spi_ext_csn_0 = spi0_csn[1];\n  assign spi_ext_csn_1 = spi0_csn[2];\n  assign spi_ext_clk = spi_clk;\n\n  // instantiations\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@195:205", "\n  assign spi_adc_csn = spi_csn[0];\n  assign spi_adc_clk = spi_clk;\n  assign spi_ext_csn_0 = spi_csn[1];\n  assign spi_ext_csn_1 = spi_csn[2];\n  assign spi_ext_clk = spi_clk;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@192:202", "  wire              rx_sync;\n\n  // spi\n\n  assign spi_adc_csn = spi_csn[0];\n  assign spi_adc_clk = spi_clk;\n  assign spi_ext_csn_0 = spi_csn[1];\n  assign spi_ext_csn_1 = spi_csn[2];\n  assign spi_ext_clk = spi_clk;\n\n  // default logic\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@193:203", "\n  // spi\n\n  assign spi_adc_csn = spi_csn[0];\n  assign spi_adc_clk = spi_clk;\n  assign spi_ext_csn_0 = spi_csn[1];\n  assign spi_ext_csn_1 = spi_csn[2];\n  assign spi_ext_clk = spi_clk;\n\n  // default logic\n\n"], ["hdl/projects/fmcadc2/zc706/system_top.v@210:220", "  wire            rx_sysref;\n  wire            rx_sync;\n\n  // spi\n\n  assign spi_adc_csn = spi0_csn[0];\n  assign spi_adc_clk = spi_clk;\n  assign spi_ext_csn_0 = spi0_csn[1];\n  assign spi_ext_csn_1 = spi0_csn[2];\n  assign spi_ext_clk = spi_clk;\n\n"], ["hdl/projects/fmcadc2/zc706/system_top.v@213:223", "  // spi\n\n  assign spi_adc_csn = spi0_csn[0];\n  assign spi_adc_clk = spi_clk;\n  assign spi_ext_csn_0 = spi0_csn[1];\n  assign spi_ext_csn_1 = spi0_csn[2];\n  assign spi_ext_clk = spi_clk;\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk (\n"], ["hdl/projects/fmcadc2/vc707/system_top.v@191:201", "  wire              rx_sysref;\n  wire              rx_sync;\n\n  // spi\n\n  assign spi_adc_csn = spi_csn[0];\n  assign spi_adc_clk = spi_clk;\n  assign spi_ext_csn_0 = spi_csn[1];\n  assign spi_ext_csn_1 = spi_csn[2];\n  assign spi_ext_clk = spi_clk;\n\n"]], "Diff Content": {"Delete": [[219, "  assign spi_ext_clk = spi_clk;\n"]], "Add": [[219, "  assign spi_ext_clk = spi0_clk;\n"]]}}