;redcode
;assert 1
	SPL 0, 660
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 72, 0
	SUB -200, -91
	SUB 72, 0
	SLT -137, 106
	JMP 0, 600
	ADD 0, -47
	JMZ -600, 20
	SUB @0, 304
	SUB @-127, 100
	SLT 12, @10
	SUB @137, 106
	DAT #760, #2
	MOV -7, -20
	MOV -7, -20
	SUB -207, <-120
	SLT 12, @10
	DAT #760, #2
	CMP 0, 0
	CMP 0, 0
	SUB 720, 0
	SPL <0, 304
	SLT 200, 2
	SLT #100, 2
	SPL @300, 90
	JMN <-610, 20
	SPL 0, 660
	CMP -207, <-120
	SUB 300, 40
	SUB @-127, 100
	SUB @127, 106
	JMP 0
	SPL 1, @-247
	MOV -7, <-20
	SUB 0, 0
	SUB 0, -17
	SUB <300, 890
	ADD 0, -17
	MOV -7, <-20
	ADD 0, -47
	SPL 0, 660
	SUB @-127, 100
	SPL 0, 660
	CMP -207, <-120
	DAT #3, #306
	CMP -207, <-120
