\hypertarget{class_p_w_m__submodule}{}\doxysection{PWM\+\_\+submodule Entity Reference}
\label{class_p_w_m__submodule}\index{PWM\_submodule@{PWM\_submodule}}


Inheritance diagram for PWM\+\_\+submodule\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{class_p_w_m__submodule__inherit__graph}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_p_w_m__submodule_1_1arch}{arch}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_p_w_m__submodule_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_p_w_m__submodule_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{class_p_w_m__submodule_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_p_w_m__submodule_a28ba21b58371583a39b5c7d8111e0e83}{pwm\+\_\+out}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Signal der er højt eller lavt alt efter hvor vi er i duty cyclen. \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_p_w_m__submodule_a72221e1cb955415466140bb274221940}{duty\+\_\+cycle}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em 7-\/bit repræsentation af dutycycle \textbackslash{}( (D) \textbackslash{}) hvor \textbackslash{}(\textbackslash{}frac\{D\+\_\+\{7bit\}\}\{2$^\wedge$7\} = D \textbackslash{}\% \textbackslash{}) \end{DoxyCompactList}\item 
\mbox{\hyperlink{class_p_w_m__submodule_a50da91b765765ac486df1b41692e962f}{clk}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Main clock uskaleret mht. PWM. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
PWM modul består at en 7 bit repræsentation af duty cycle og en 7 bit counter. counteren tæller op hver gang clocken har har rising edge. Så længe counteren er lavere end dutycycle repræsentationen, vil output signalet være høj, og så længe counteren er højere end dutycycle repræsentationen, vil output signalet være lavt. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{class_p_w_m__submodule_a50da91b765765ac486df1b41692e962f}\label{class_p_w_m__submodule_a50da91b765765ac486df1b41692e962f}} 
\index{PWM\_submodule@{PWM\_submodule}!clk@{clk}}
\index{clk@{clk}!PWM\_submodule@{PWM\_submodule}}
\doxysubsubsection{\texorpdfstring{clk}{clk}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_p_w_m__submodule_a50da91b765765ac486df1b41692e962f}{clk}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Main clock uskaleret mht. PWM. 

\mbox{\Hypertarget{class_p_w_m__submodule_a72221e1cb955415466140bb274221940}\label{class_p_w_m__submodule_a72221e1cb955415466140bb274221940}} 
\index{PWM\_submodule@{PWM\_submodule}!duty\_cycle@{duty\_cycle}}
\index{duty\_cycle@{duty\_cycle}!PWM\_submodule@{PWM\_submodule}}
\doxysubsubsection{\texorpdfstring{duty\_cycle}{duty\_cycle}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_p_w_m__submodule_a72221e1cb955415466140bb274221940}{duty\+\_\+cycle}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



7-\/bit repræsentation af dutycycle \textbackslash{}( (D) \textbackslash{}) hvor \textbackslash{}(\textbackslash{}frac\{D\+\_\+\{7bit\}\}\{2$^\wedge$7\} = D \textbackslash{}\% \textbackslash{}) 

\mbox{\Hypertarget{class_p_w_m__submodule_a0a6af6eef40212dbaf130d57ce711256}\label{class_p_w_m__submodule_a0a6af6eef40212dbaf130d57ce711256}} 
\index{PWM\_submodule@{PWM\_submodule}!ieee@{ieee}}
\index{ieee@{ieee}!PWM\_submodule@{PWM\_submodule}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_p_w_m__submodule_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\mbox{\Hypertarget{class_p_w_m__submodule_a2edc34402b573437d5f25fa90ba4013e}\label{class_p_w_m__submodule_a2edc34402b573437d5f25fa90ba4013e}} 
\index{PWM\_submodule@{PWM\_submodule}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!PWM\_submodule@{PWM\_submodule}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_p_w_m__submodule_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\mbox{\Hypertarget{class_p_w_m__submodule_a28ba21b58371583a39b5c7d8111e0e83}\label{class_p_w_m__submodule_a28ba21b58371583a39b5c7d8111e0e83}} 
\index{PWM\_submodule@{PWM\_submodule}!pwm\_out@{pwm\_out}}
\index{pwm\_out@{pwm\_out}!PWM\_submodule@{PWM\_submodule}}
\doxysubsubsection{\texorpdfstring{pwm\_out}{pwm\_out}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_p_w_m__submodule_a28ba21b58371583a39b5c7d8111e0e83}{pwm\+\_\+out}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Signal der er højt eller lavt alt efter hvor vi er i duty cyclen. 

\mbox{\Hypertarget{class_p_w_m__submodule_acd03516902501cd1c7296a98e22c6fcb}\label{class_p_w_m__submodule_acd03516902501cd1c7296a98e22c6fcb}} 
\index{PWM\_submodule@{PWM\_submodule}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!PWM\_submodule@{PWM\_submodule}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_p_w_m__submodule_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_p_w_m__submodule_8vhd}{PWM\+\_\+submodule.\+vhd}}\end{DoxyCompactItemize}
