/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  reg [4:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [35:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[31:29] % { 1'h1, in_data[1:0] };
  assign celloutsig_0_3z = celloutsig_0_1z[8:0] % { 1'h1, celloutsig_0_1z[12:5] };
  assign celloutsig_0_4z = celloutsig_0_3z[4:0] % { 1'h1, celloutsig_0_0z[1], celloutsig_0_0z };
  assign celloutsig_0_43z = celloutsig_0_21z[8:6] % { 1'h1, celloutsig_0_6z[3:2] };
  assign celloutsig_1_0z = in_data[153:151] % { 1'h1, in_data[151:150] };
  assign celloutsig_1_1z = celloutsig_1_0z % { 1'h1, in_data[139:138] };
  assign celloutsig_1_2z = { in_data[121:117], celloutsig_1_1z } % { 1'h1, in_data[100:97], celloutsig_1_1z[2:1], in_data[96] };
  assign celloutsig_1_3z = in_data[167:157] % { 1'h1, in_data[162:156], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[1], celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[6:4] };
  assign celloutsig_1_5z = celloutsig_1_3z[8:6] % { 1'h1, celloutsig_1_2z[4:3] };
  assign celloutsig_1_6z = { celloutsig_1_0z[2:1], celloutsig_1_0z } % { 1'h1, celloutsig_1_3z[9:6] };
  assign celloutsig_1_7z = { in_data[142], celloutsig_1_6z } % { 1'h1, celloutsig_1_3z[4:0] };
  assign celloutsig_1_8z = { celloutsig_1_1z[0], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_3z[6:2] % { 1'h1, celloutsig_0_4z[3:0] };
  assign celloutsig_1_9z = in_data[162:127] % { 1'h1, celloutsig_1_4z[2:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_3z[4:1] % { 1'h1, celloutsig_1_3z[7:5] };
  assign celloutsig_1_12z = { celloutsig_1_9z[4], celloutsig_1_0z } % { 1'h1, celloutsig_1_4z[2:0] };
  assign celloutsig_1_13z = celloutsig_1_12z % { 1'h1, celloutsig_1_12z[2:1], in_data[96] };
  assign celloutsig_1_15z = in_data[156:147] % { 1'h1, celloutsig_1_9z[13:12], celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_17z = celloutsig_1_2z % { 1'h1, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_6z = celloutsig_0_1z[12:4] % { 1'h1, in_data[39:32] };
  assign celloutsig_1_18z = in_data[137:134] % { 1'h1, celloutsig_1_2z[2:0] };
  assign celloutsig_1_19z = { celloutsig_1_18z[2], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_15z } % { 1'h1, celloutsig_1_17z[2:1], celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_3z[4:0] % { 1'h1, in_data[78:75] };
  assign celloutsig_0_9z = { celloutsig_0_6z[7:1], celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[10:2] };
  assign celloutsig_0_11z = celloutsig_0_9z[5:2] % { 1'h1, celloutsig_0_7z[2:0] };
  assign celloutsig_0_1z = { in_data[36:26], celloutsig_0_0z } % { 1'h1, in_data[12:3], celloutsig_0_0z[2:1], in_data[0] };
  assign celloutsig_0_13z = in_data[58:56] % { 1'h1, celloutsig_0_11z[2:1] };
  assign celloutsig_0_15z = in_data[52:40] % { 1'h1, in_data[57:51], celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_3z[5:3], celloutsig_0_13z } % { 1'h1, celloutsig_0_1z[7:3] };
  assign celloutsig_0_21z = { celloutsig_0_2z[3:0], celloutsig_0_16z } % { 1'h1, celloutsig_0_15z[10:2] };
  assign celloutsig_0_2z = { celloutsig_0_1z[6:5], celloutsig_0_0z } % { 1'h1, in_data[52:49] };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_42z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_42z = { celloutsig_0_15z[6], celloutsig_0_11z };
  assign { out_data[131:128], out_data[114:96], out_data[36:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
