# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do 4_wide_mux_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# couldn't create error file for command: permission denied
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST133/Lab02 {C:/Users/carib/CST133/Lab02/mux2_1b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:38 on Dec 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST133/Lab02" C:/Users/carib/CST133/Lab02/mux2_1b.v 
# -- Compiling module mux2_1b
# 
# Top level modules:
# 	mux2_1b
# End time: 22:21:38 on Dec 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST133/Lab02 {C:/Users/carib/CST133/Lab02/lab2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:38 on Dec 06,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST133/Lab02" C:/Users/carib/CST133/Lab02/lab2.v 
# -- Compiling module lab2
# 
# Top level modules:
# 	lab2
# End time: 22:21:38 on Dec 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab2
# vsim work.lab2 
# Start time: 22:21:46 on Dec 06,2022
# Loading work.lab2
# Loading work.mux2_1b
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(9): [PCDPC] - Port size (1) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M1 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(9): [PCDPC] - Port size (1) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M1 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(10): [PCDPC] - Port size (1) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M2 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(10): [PCDPC] - Port size (1) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M2 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(11): [PCDPC] - Port size (1) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M3 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(11): [PCDPC] - Port size (1) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M3 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(12): [PCDPC] - Port size (1) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M4 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(12): [PCDPC] - Port size (1) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M4 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
add wave sim:/lab2/*
force -freeze sim:/lab2/a 0 0, 1 {50 ps} -r 100
force -freeze sim:/lab2/b 0 0, 1 {100 ps} -r 200
force -freeze sim:/lab2/sel 0 0, 1 {200 ps} -r 400
run
run
run
run
run
restart -f
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(9): [PCDPC] - Port size (1) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M1 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(9): [PCDPC] - Port size (1) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M1 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(10): [PCDPC] - Port size (1) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M2 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(10): [PCDPC] - Port size (1) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M2 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(11): [PCDPC] - Port size (1) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M3 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(11): [PCDPC] - Port size (1) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M3 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(12): [PCDPC] - Port size (1) does not match connection size (4) for port 'a'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M4 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
# ** Warning: (vsim-3015) C:/Users/carib/CST133/Lab02/lab2.v(12): [PCDPC] - Port size (1) does not match connection size (4) for port 'b'. The port definition is at: C:/Users/carib/CST133/Lab02/mux2_1b.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /lab2/M4 File: C:/Users/carib/CST133/Lab02/mux2_1b.v
force -freeze {sim:/lab2/a[3]} 0 0, 1 {5 ps} -r 10
force -freeze {sim:/lab2/a[2]} 0 0, 1 {10 ps} -r 20
force -freeze {sim:/lab2/a[1]} 0 0, 1 {20 ps} -r 40
force -freeze {sim:/lab2/a[0]} 0 0, 1 {40 ps} -r 80
force -freeze {sim:/lab2/b[3]} 1 0, 0 {80 ps} -r 160
force -freeze {sim:/lab2/b[2]} 0 0, 1 {160 ps} -r 320
force -freeze {sim:/lab2/b[1]} 1 0, 0 {320 ps} -r 640
force -freeze {sim:/lab2/b[0]} 1 0, 0 {640 ps} -r 1280
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
force -freeze sim:/lab2/sel 0 0, 1 {2 ps} -r 5
run
run
run
run
# End time: 22:32:44 on Dec 06,2022, Elapsed time: 0:10:58
# Errors: 0, Warnings: 16
