// Seed: 3774610386
module module_0 ();
  logic id_1;
  ;
  assign module_1.id_3 = 0;
  assign id_1 = -1'b0;
  id_2 :
  assert property (@(posedge id_2, posedge id_1 or posedge 1'h0) 1 - -1) id_1 <= id_1 < id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input wire id_2,
    input tri id_3,
    input wand id_4,
    output tri0 id_5,
    output tri id_6,
    input supply0 id_7,
    input wire id_8
);
  module_0 modCall_1 ();
endmodule
