$version Generated by VerilatedVcd $end
$date Sun Dec 10 11:10:00 2023
 $end
$timescale   1ps $end

 $scope module top $end
  $var wire  1 # CLK $end
  $var wire  1 & EN_send $end
  $var wire  1 ) RDY_receive $end
  $var wire  1 ' RDY_send $end
  $var wire  1 $ RST_N $end
  $var wire  8 ( receive [7:0] $end
  $var wire 21 % send_data_input [20:0] $end
  $scope module cfloat8_mul $end
   $var wire  1 d CAN_FIRE_RL_stage1 $end
   $var wire  1 e CAN_FIRE_RL_stage2 $end
   $var wire  1 f CAN_FIRE_RL_stage3 $end
   $var wire  1 g CAN_FIRE_RL_stage4 $end
   $var wire  1 h CAN_FIRE_RL_stage5 $end
   $var wire  1 i CAN_FIRE_RL_trial $end
   $var wire  1 j CAN_FIRE_send $end
   $var wire  1 * CLK $end
   $var wire  1 - EN_send $end
   $var wire  6 w IF_0_CONCAT_IF_final_man_3_BIT_5_3_THEN_0_ELSE_ETC___d60 [5:0] $end
   $var wire  3 "! IF_final_man_3_BIT_5_3_THEN_0_ELSE_IF_final_ma_ETC___d55 [2:0] $end
   $var wire  1 u MUX_final_exp$write_1__SEL_1 $end
   $var wire  4 r MUX_final_exp$write_1__VAL_1 [3:0] $end
   $var wire  4 s MUX_final_exp$write_1__VAL_2 [3:0] $end
   $var wire  3 t MUX_stage$write_1__VAL_2 [2:0] $end
   $var wire  8 v NOT_exp_op1_5_EQ_0_2_3_CONCAT_man_op1_4_5_MUL__ETC___d30 [7:0] $end
   $var wire  1 0 RDY_receive $end
   $var wire  1 . RDY_send $end
   $var wire  1 + RST_N $end
   $var wire  1 k WILL_FIRE_RL_stage1 $end
   $var wire  1 l WILL_FIRE_RL_stage2 $end
   $var wire  1 m WILL_FIRE_RL_stage3 $end
   $var wire  1 n WILL_FIRE_RL_stage4 $end
   $var wire  1 o WILL_FIRE_RL_stage5 $end
   $var wire  1 p WILL_FIRE_RL_trial $end
   $var wire  1 q WILL_FIRE_send $end
   $var wire  4 { count_temp__h2059 [3:0] $end
   $var wire  4 1 exp_op1 [3:0] $end
   $var wire  4 2 exp_op1$D_IN [3:0] $end
   $var wire  1 3 exp_op1$EN $end
   $var wire  4 4 exp_op2 [3:0] $end
   $var wire  4 5 exp_op2$D_IN [3:0] $end
   $var wire  1 6 exp_op2$EN $end
   $var wire  4 7 final_bias [3:0] $end
   $var wire  4 8 final_bias$D_IN [3:0] $end
   $var wire  1 9 final_bias$EN $end
   $var wire  4 : final_exp [3:0] $end
   $var wire  4 ; final_exp$D_IN [3:0] $end
   $var wire  1 < final_exp$EN $end
   $var wire  8 = final_man [7:0] $end
   $var wire  8 > final_man$D_IN [7:0] $end
   $var wire  1 ? final_man$EN $end
   $var wire  8 @ final_output [7:0] $end
   $var wire  8 A final_output$D_IN [7:0] $end
   $var wire  1 B final_output$EN $end
   $var wire  1 C final_sign $end
   $var wire  1 D final_sign$D_IN $end
   $var wire  1 E final_sign$EN $end
   $var wire  1 $! hidden_bit_op1__h1358 $end
   $var wire  1 %! hidden_bit_op2__h1359 $end
   $var wire  4 | inter_mantissa1__h1426 [3:0] $end
   $var wire  4 } inter_mantissa2__h1427 [3:0] $end
   $var wire  3 F man_op1 [2:0] $end
   $var wire  3 G man_op1$D_IN [2:0] $end
   $var wire  1 H man_op1$EN $end
   $var wire  3 I man_op2 [2:0] $end
   $var wire  3 J man_op2$D_IN [2:0] $end
   $var wire  1 K man_op2$EN $end
   $var wire  4 L normalized_count [3:0] $end
   $var wire  4 M normalized_count$D_IN [3:0] $end
   $var wire  1 N normalized_count$EN $end
   $var wire  6 O normalized_man [5:0] $end
   $var wire  6 P normalized_man$D_IN [5:0] $end
   $var wire  1 Q normalized_man$EN $end
   $var wire  3 R output_man [2:0] $end
   $var wire  3 S output_man$D_IN [2:0] $end
   $var wire  1 T output_man$EN $end
   $var wire  8 / receive [7:0] $end
   $var wire 21 U rg_operands [20:0] $end
   $var wire 21 V rg_operands$D_IN [20:0] $end
   $var wire  1 W rg_operands$EN $end
   $var wire  3 X rounded_man [2:0] $end
   $var wire  3 Y rounded_man$D_IN [2:0] $end
   $var wire  1 Z rounded_man$EN $end
   $var wire  3 #! rounded_value__h3724 [2:0] $end
   $var wire 21 , send_data_input [20:0] $end
   $var wire  1 [ sign_op1 $end
   $var wire  1 \ sign_op1$D_IN $end
   $var wire  1 ] sign_op1$EN $end
   $var wire  1 ^ sign_op2 $end
   $var wire  1 _ sign_op2$D_IN $end
   $var wire  1 ` sign_op2$EN $end
   $var wire  3 a stage [2:0] $end
   $var wire  3 b stage$D_IN [2:0] $end
   $var wire  1 c stage$EN $end
   $var wire  6 x x__h1900 [5:0] $end
   $var wire  4 ~ x__h1971 [3:0] $end
   $var wire  6 y x__h3146 [5:0] $end
   $var wire  4 !! x__h3220 [3:0] $end
   $var wire  6 z x__h3260 [5:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b000000000000000000000 %
0&
1'
b00000000 (
1)
1*
0+
b000000000000000000000 ,
0-
1.
b00000000 /
10
b0000 1
b0000 2
03
b0000 4
b0000 5
06
b0000 7
b0000 8
09
b0000 :
b0000 ;
0<
b00000000 =
b00000000 >
0?
b00000000 @
b00000000 A
0B
0C
0D
0E
b000 F
b000 G
0H
b000 I
b000 J
0K
b0000 L
b0000 M
0N
b000000 O
b000000 P
0Q
b000 R
b000 S
0T
b000000000000000000000 U
b000000000000000000000 V
0W
b000 X
b000 Y
0Z
0[
0\
0]
0^
0_
0`
b000 a
b010 b
0c
0d
0e
0f
0g
0h
1i
1j
0k
0l
0m
0n
0o
1p
0q
b0000 r
b0000 s
b001 t
0u
b00000000 v
b000000 w
b000000 x
b000000 y
b000000 z
b0111 {
b0000 |
b0000 }
b0001 ~
b1001 !!
b111 "!
b001 #!
0$!
0%!
#500
0#
0*
#1000
1#
1$
1*
1+
#1500
0#
0*
#2000
1#
b100100111000100110100 %
1&
1*
b100100111000100110100 ,
1-
b100100111000100110100 V
1W
b001 b
1c
1q
#2500
0#
0*
#3000
1#
0&
1*
0-
b0010 2
b0001 5
b0100 8
1E
b011 G
b001 J
b100100111000100110100 U
0W
1\
1]
1_
1`
b001 a
b010 b
1d
1k
0q
b010 t
#3500
0#
0*
#4000
1#
1*
13
16
19
1<
0E
1[
0]
1^
0`
b010 a
b011 b
0d
1e
0k
1l
b011 t
#4500
0#
0*
#5000
1#
1*
b0010 1
03
b0001 4
06
b0100 7
09
b0011 ;
0<
1?
1H
1K
b011 a
b100 b
0e
1f
0l
1m
b0011 s
b100 t
b01000000 v
b1000 |
b1000 }
1$!
1%!
#5500
0#
0*
#6000
1#
1*
b0000 ;
1<
b00000011 >
0?
b011 F
0H
b001 I
0K
1Q
b100 a
b101 b
0f
1g
0m
1n
b101 t
1u
b01100011 v
b1011 |
b1001 }
#6500
0#
0*
#7000
1#
1*
b0011 ;
0<
1B
0Q
1Z
b101 a
b010 b
0c
0g
1h
0n
1o
b110 t
0u
#7500
0#
0*
#8000
1#
1*
#8500
0#
0*
#9000
1#
1*
#9500
0#
0*
#10000
1#
1*
#10500
0#
0*
#11000
1#
1*
#11500
0#
0*
#12000
1#
1*
#12500
0#
0*
#13000
1#
1*
#13500
0#
0*
#14000
1#
1*
#14500
0#
0*
#15000
1#
1*
#15500
0#
0*
#16000
1#
1*
#16500
0#
0*
#17000
1#
1*
#17500
0#
0*
#18000
1#
1*
#18500
0#
0*
#19000
1#
1*
#19500
0#
0*
#20000
1#
1*
#20500
0#
0*
#21000
1#
1*
#21500
0#
0*
#22000
1#
1*
#22500
0#
0*
#23000
1#
1*
#23001
