A 10GHz CMOS Frequency Divider

Key Features

-Divide-by-2 RF frequency divider using regenerative operation

-Accepts sinusoidal small-signal inputs

-Differential small-swing outputs

-Implemented in 90 nm CMOS

-Ultra-low power consumption (~0.11 mW @ 1.2 V)

-Verified through transient simulations and power vs frequency analysis


SCHEMATIC

<img width="700" height="350" alt="Ckt diagram" src="https://github.com/user-attachments/assets/c80e51b3-1bef-42de-92b3-3bc41ea95c12" />


TRANSIENT ANALYSIS

<img width="1918" height="672" alt="Transient analysis" src="https://github.com/user-attachments/assets/2052d481-b92f-4166-98a0-7fcab37f6c4b" />

POWER VS FREQUENCY

<img width="1920" height="926" alt="power vs freq" src="https://github.com/user-attachments/assets/d8b7192f-e19d-4734-a8a6-10a679ef474e" />

LAYOUT DESIGN


<img width="1150" height="612" alt="Layout 1" src="https://github.com/user-attachments/assets/43e67fa8-5622-4e82-a8a7-aca6e5c5cb1f" />


<img width="422" height="723" alt="Layout 2" src="https://github.com/user-attachments/assets/cba52def-d87e-4b60-89e8-c38b0fa928f2" />


References
B. Razavi, K. F. Lee and Ran-Hong Yan, "A 13.4-GHz CMOS frequency divider," Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94, San Francisco, CA, USA, 1994
