// pwm_out_slave.v

// This file was auto-generated as a prototype implementation of a module
// created in component editor.  It ties off all outputs to ground and
// ignores all inputs.  It needs to be edited to make it do something
// useful.
// 
// This file will not be automatically regenerated.  You should check it in
// to your version control system if you want to keep it.

`timescale 1 ps / 1 ps
module pwm_out_slave (
		input  wire [1:0]  avs_s0_address,     //      avs_s0.address
		input  wire        avs_s0_write,       //            .write
		input  wire [31:0] avs_s0_writedata,   //            .writedata
		output wire        avs_s0_waitrequest, //            .waitrequest
		input  wire        clock_clk,          //       clock.clk
		input  wire        reset_reset,        //       reset.reset
		output wire        pwm_out_1,          // conduit_end.pwm_out_1
		output wire        pwm_out_2,          //            .pwm_out_2
		output wire        pwm_out_3,          //            .pwm_out_3
		output wire        pwm_out_4           //            .pwm_out_4
	);

	// TODO: Auto-generated HDL template

	assign avs_s0_waitrequest = 1'b0;

	assign pwm_out_1 = 1'b0;

	assign pwm_out_4 = 1'b0;

	assign pwm_out_3 = 1'b0;

	assign pwm_out_2 = 1'b0;

endmodule
