library ieee;
use ieee.std_logic_1164.all;

entity altera_counter is
	port(
		clk : in std_logic;
		reset : in std_logic;
		count : out std_logic_vector(1 downto 0)
	);
end;

architecture arch of altera_counter is
	signal next_count : std_logic_vector(1 downto 0);
	signal count_internal : std_logic_vector(1 downto 0) := "00"; -- init to 0
begin

	count <= count_internal;
	
	-- next value logic
	with count_internal select
		next_count <= "01" when "00",
							"11" when "01",
							"10" when "11",
							"00" when "10",
						   "00" when others;
							
	-- synchronous assignment
	process(clk, reset) is
	begin
		if reset = '1' then
			count_internal <= "00";
		elsif rising_edge(clk) then
			count_internal <= next_count;
		end if;
	end process;

end;

