$date
	Sun Mar  5 18:32:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_design $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # clk $end
$var reg 5 $ c [4:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
bz "
bz !
$end
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#9
