<stg><name>fir</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:4  %shl_ln32 = shl i32 %x_read, 3

]]></Node>
<StgValue><ssdm name="shl_ln32"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:5  %shl_ln32_1 = shl i32 %x_read, 1

]]></Node>
<StgValue><ssdm name="shl_ln32_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:6  %add_ln32 = add i32 %shl_ln32, %shl_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader:7  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ %acc, %Shift_Accum_Loop_end ], [ 0, %.preheader ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i8 [ %i, %Shift_Accum_Loop_end ], [ 127, %.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_0, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_1, label %3, label %Shift_Accum_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Shift_Accum_Loop_begin:3  %icmp_ln31 = icmp eq i8 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Shift_Accum_Loop_begin:4  br i1 %icmp_ln31, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln36 = add i8 %i_0, -1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln36 = zext i8 %add_ln36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="7">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
:4  %zext_ln36_1 = zext i8 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %c_addr = getelementptr [128 x i5]* @c, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="7">
<![CDATA[
:8  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([128 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="7">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shift_reg_addr_1 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:6  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="7">
<![CDATA[
:8  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
Shift_Accum_Loop_end:3  %i = add i8 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="5">
<![CDATA[
:9  %sext_ln37 = sext i5 %c_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln37 = mul nsw i32 %sext_ln37, %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %Shift_Accum_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Shift_Accum_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Shift_Accum_Loop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Shift_Accum_Loop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %Shift_Accum_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
Shift_Accum_Loop_end:0  %p_pn = phi i32 [ %add_ln32, %1 ], [ %mul_ln37, %2 ]

]]></Node>
<StgValue><ssdm name="p_pn"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Shift_Accum_Loop_end:1  %acc = add nsw i32 %p_pn, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Shift_Accum_Loop_end:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
Shift_Accum_Loop_end:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="69" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="70" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="71" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="74" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="75" from="y" to="specbitsmap_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="77" from="x" to="specbitsmap_ln0" fromId="70" toId="8">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="81" from="fir_str" to="spectopmodule_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="82" toId="10">
</dataflow>
<dataflow id="84" from="x" to="x_read" fromId="70" toId="10">
</dataflow>
<dataflow id="85" from="x_read" to="shl_ln32" fromId="10" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_86" to="shl_ln32" fromId="86" toId="11">
</dataflow>
<dataflow id="88" from="x_read" to="shl_ln32_1" fromId="10" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_89" to="shl_ln32_1" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="shl_ln32" to="add_ln32" fromId="11" toId="13">
</dataflow>
<dataflow id="92" from="shl_ln32_1" to="add_ln32" fromId="12" toId="13">
</dataflow>
<dataflow id="93" from="acc" to="acc_0" fromId="43" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="br_ln30" to="acc_0" fromId="45" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="96" from="StgValue_95" to="acc_0" fromId="95" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="br_ln30" to="acc_0" fromId="14" toId="15">
</dataflow>
<dataflow id="98" from="i" to="i_0" fromId="34" toId="16">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="br_ln30" to="i_0" fromId="45" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="101" from="StgValue_100" to="i_0" fromId="100" toId="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="102" from="br_ln30" to="i_0" fromId="14" toId="16">
</dataflow>
<dataflow id="104" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_1" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="i_0" to="tmp_1" fromId="16" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_106" to="tmp_1" fromId="106" toId="17">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="108" toId="18">
</dataflow>
<dataflow id="111" from="StgValue_110" to="empty" fromId="110" toId="18">
</dataflow>
<dataflow id="112" from="StgValue_110" to="empty" fromId="110" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_110" to="empty" fromId="110" toId="18">
</dataflow>
<dataflow id="114" from="tmp_1" to="br_ln30" fromId="17" toId="19">
</dataflow>
<dataflow id="115" from="i_0" to="icmp_ln31" fromId="16" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln31" fromId="116" toId="20">
</dataflow>
<dataflow id="118" from="icmp_ln31" to="br_ln31" fromId="20" toId="21">
</dataflow>
<dataflow id="119" from="i_0" to="add_ln36" fromId="16" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_120" to="add_ln36" fromId="120" toId="22">
</dataflow>
<dataflow id="122" from="add_ln36" to="zext_ln36" fromId="22" toId="23">
</dataflow>
<dataflow id="123" from="shift_reg" to="shift_reg_addr" fromId="71" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_124" to="shift_reg_addr" fromId="124" toId="24">
</dataflow>
<dataflow id="126" from="zext_ln36" to="shift_reg_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="127" from="shift_reg_addr" to="shift_reg_load" fromId="24" toId="25">
</dataflow>
<dataflow id="128" from="i_0" to="zext_ln36_1" fromId="16" toId="26">
</dataflow>
<dataflow id="129" from="c" to="c_addr" fromId="72" toId="27">
</dataflow>
<dataflow id="130" from="StgValue_124" to="c_addr" fromId="124" toId="27">
</dataflow>
<dataflow id="131" from="zext_ln36_1" to="c_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="132" from="c_addr" to="c_load" fromId="27" toId="28">
</dataflow>
<dataflow id="133" from="x_read" to="store_ln33" fromId="10" toId="29">
</dataflow>
<dataflow id="135" from="StgValue_134" to="store_ln33" fromId="134" toId="29">
</dataflow>
<dataflow id="136" from="shift_reg_addr" to="shift_reg_load" fromId="24" toId="30">
</dataflow>
<dataflow id="137" from="shift_reg" to="shift_reg_addr_1" fromId="71" toId="31">
</dataflow>
<dataflow id="138" from="StgValue_124" to="shift_reg_addr_1" fromId="124" toId="31">
</dataflow>
<dataflow id="139" from="zext_ln36_1" to="shift_reg_addr_1" fromId="26" toId="31">
</dataflow>
<dataflow id="140" from="shift_reg_load" to="store_ln36" fromId="30" toId="32">
</dataflow>
<dataflow id="141" from="shift_reg_addr_1" to="store_ln36" fromId="31" toId="32">
</dataflow>
<dataflow id="142" from="c_addr" to="c_load" fromId="27" toId="33">
</dataflow>
<dataflow id="143" from="i_0" to="i" fromId="16" toId="34">
</dataflow>
<dataflow id="144" from="StgValue_120" to="i" fromId="120" toId="34">
</dataflow>
<dataflow id="145" from="c_load" to="sext_ln37" fromId="33" toId="35">
</dataflow>
<dataflow id="146" from="sext_ln37" to="mul_ln37" fromId="35" toId="36">
</dataflow>
<dataflow id="147" from="shift_reg_load" to="mul_ln37" fromId="30" toId="36">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="148" toId="38">
</dataflow>
<dataflow id="151" from="p_str" to="specloopname_ln30" fromId="150" toId="38">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="152" toId="39">
</dataflow>
<dataflow id="154" from="p_str" to="tmp" fromId="150" toId="39">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecPipeline" to="specpipeline_ln31" fromId="155" toId="40">
</dataflow>
<dataflow id="157" from="StgValue_89" to="specpipeline_ln31" fromId="89" toId="40">
</dataflow>
<dataflow id="158" from="StgValue_89" to="specpipeline_ln31" fromId="89" toId="40">
</dataflow>
<dataflow id="159" from="StgValue_89" to="specpipeline_ln31" fromId="89" toId="40">
</dataflow>
<dataflow id="160" from="StgValue_95" to="specpipeline_ln31" fromId="95" toId="40">
</dataflow>
<dataflow id="162" from="p_str1" to="specpipeline_ln31" fromId="161" toId="40">
</dataflow>
<dataflow id="163" from="add_ln32" to="p_pn" fromId="13" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="br_ln34" to="p_pn" fromId="37" toId="42">
</dataflow>
<dataflow id="165" from="mul_ln37" to="p_pn" fromId="36" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="br_ln0" to="p_pn" fromId="41" toId="42">
</dataflow>
<dataflow id="167" from="p_pn" to="acc" fromId="42" toId="43">
</dataflow>
<dataflow id="168" from="acc_0" to="acc" fromId="15" toId="43">
</dataflow>
<dataflow id="170" from="_ssdm_op_SpecRegionEnd" to="empty_2" fromId="169" toId="44">
</dataflow>
<dataflow id="171" from="p_str" to="empty_2" fromId="150" toId="44">
</dataflow>
<dataflow id="172" from="tmp" to="empty_2" fromId="39" toId="44">
</dataflow>
<dataflow id="174" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln41" fromId="173" toId="46">
</dataflow>
<dataflow id="175" from="y" to="write_ln41" fromId="69" toId="46">
</dataflow>
<dataflow id="176" from="acc_0" to="write_ln41" fromId="15" toId="46">
</dataflow>
<dataflow id="177" from="tmp_1" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="178" from="icmp_ln31" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="179" from="tmp_1" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="180" from="icmp_ln31" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="181" from="tmp_1" to="StgValue_4" fromId="17" toId="4">
</dataflow>
<dataflow id="182" from="icmp_ln31" to="StgValue_4" fromId="20" toId="4">
</dataflow>
<dataflow id="183" from="tmp_1" to="StgValue_5" fromId="17" toId="5">
</dataflow>
<dataflow id="184" from="icmp_ln31" to="StgValue_5" fromId="20" toId="5">
</dataflow>
</dataflows>


</stg>
