Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Sep 11 09:10:23 2018
| Host         : LAPTOP-G98IUQ5E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            5 |
| No           | No                    | Yes                    |              94 |           44 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               5 |            4 |
| Yes          | No                    | Yes                    |             121 |           48 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+--------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+--------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                               | U1/count_reg[0]_0  |                1 |              1 |
|  CLK_50M_BUFG  | U5/goumai_num[3]_i_1_n_0      | U5/shiwei_reg[6]_0 |                2 |              4 |
|  CLK_50M_BUFG  | U5/geiwei_zhaoling[4]_i_1_n_0 | U5/shiwei_reg[6]_0 |                2 |              5 |
|  CLK_50M_BUFG  | U1/key_scan[4]_i_1_n_0        |                    |                4 |              5 |
|  CLK_50M_BUFG  | RSTn_IBUF                     | U5/shiwei_reg[6]_0 |                2 |              5 |
|  CLK_50M_BUFG  | U5/shiwei_tou[6]_i_1_n_0      | U5/shiwei_reg[6]_0 |                5 |              7 |
|  CLK_50M_BUFG  | U5/shiwei_zhaoling[6]_i_1_n_0 | U5/shiwei_reg[6]_0 |                3 |              7 |
|  CLK_50M_BUFG  | U2/E[0]                       | U5/shiwei_reg[6]_0 |                3 |              7 |
|  CLK_50M_BUFG  | U5/geiwei_temp[7]_i_1_n_0     | U5/shiwei_reg[6]_0 |                7 |              8 |
|  CLK_50M_BUFG  | U5/geiwei_tou[7]_i_1_n_0      | U5/shiwei_reg[6]_0 |                5 |              8 |
|  CLK_50M_BUFG  | U3/Count_V[10]_i_1_n_0        | U5/shiwei_reg[6]_0 |                3 |             11 |
|  CLK_50M_BUFG  | U3/Ready_Sig                  | U5/shiwei_reg[6]_0 |                5 |             12 |
|  CLK_50M_BUFG  |                               |                    |                5 |             14 |
|  CLK_50M_BUFG  | U5/geiwei[7]_i_1_n_0          | U5/shiwei_reg[6]_0 |                4 |             15 |
|  CLK_50M_BUFG  | U2/sw_temp[15]_i_1_n_0        | U5/shiwei_reg[6]_0 |                4 |             16 |
|  CLK_50M_BUFG  | U2/next_state[1]              | U5/shiwei_reg[6]_0 |                3 |             16 |
|  CLK_50M_BUFG  |                               | U1/count_reg[0]_0  |               15 |             29 |
|  CLK_50M_BUFG  |                               | U5/shiwei_reg[6]_0 |               28 |             64 |
+----------------+-------------------------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 5      |                     3 |
| 7      |                     3 |
| 8      |                     2 |
| 11     |                     1 |
| 12     |                     1 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


