# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Improved4BitAdder.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Improved4BitAdder.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Improved4BitAdder.srcs/sources_1/new/Improved4BitAdder.vhd" \
"../../../../Improved4BitAdder.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../Improved4BitAdder.srcs/sim_1/new/Improved4BitAdderSim.vhd" \

# Do not sort compile order
nosort
