$date
	Tue Apr 25 20:09:38 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module LED $end
$var wire 1 ! LEDG $end
$upscope $end
$scope module LED $end
$var reg 1 " CLOCK_50 $end
$upscope $end
$scope module LED $end
$var reg 1 # state $end
$upscope $end
$scope module LED $end
$var reg 33 $ counter [32:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
x#
x"
x!
$end
#2
1"
#4
0"
#6
1"
#8
0"
#10
1"
