{"vcs1":{"timestamp_begin":1741873873.638364069, "rt":5.58, "ut":5.29, "st":0.22}}
{"vcselab":{"timestamp_begin":1741873879.301494073, "rt":0.29, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741873879.649181817, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741873873.322605870}
{"VCS_COMP_START_TIME": 1741873873.322605870}
{"VCS_COMP_END_TIME": 1741873880.010736612}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 375008}}
{"vcselab": {"peak_mem": 174724}}
