<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/rw_ram_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.idf</data>
            <data>IP</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/ram_fft/ram_fft.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>141</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 5 5600H with Radeon Graphics</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v(line number: 8)] Analyzing module hdmi_test_revised (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v(line number: 7)] Analyzing module hdmi_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 22)] Analyzing module ms72xx_ctl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v(line number: 24)] Analyzing module pattern_vg_revised (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v(line number: 54)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="5">Verilog-2006: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v(line number: 55)] Ansi_parameter force parameter in body to localparam</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/rw_ram_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/rw_ram_ctrl.v(line number: 3)] Analyzing module rw_ram_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v(line number: 5)] Analyzing module single_ram (library work)</data>
        </row>
        <row>
            <data message="5">Verilog-2010: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v(line number: 27)] Ignore initial statements except memory $readmemh/$readmemb initialization statements</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v(line number: 35)] Analyzing module sync_vg_revised (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;hdmi_top&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v(line number: 7)] Elaborating module hdmi_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v(line number: 40)] Elaborating instance pll_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 20)] Elaborating module pll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 232)] Elaborating instance u_pll_e3</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 119)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 122)] Net pfden in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 123)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 124)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 125)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 126)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 127)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 128)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 129)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 130)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 134)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 135)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 136)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 137)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 138)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 139)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 140)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="5">Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj/ipcore/pll/pll.v(line number: 141)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v(line number: 51)] Elaborating instance rw_ram_ctrl_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/rw_ram_ctrl.v(line number: 3)] Elaborating module rw_ram_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top.rw_ram_ctrl_inst} parameter value:
    TRANSFORM_LEN = 32'b00000000000000000000000100000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/rw_ram_ctrl.v(line number: 105)] Elaborating instance single_ram_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v(line number: 5)] Elaborating module single_ram</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top.rw_ram_ctrl_inst.single_ram_inst} parameter value:
    C_ADDR_WIDTH = 32'b00000000000000000000000000001010
    C_DATA_WIDTH = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top.v(line number: 69)] Elaborating instance hdmi_test_revised_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v(line number: 8)] Elaborating module hdmi_test_revised</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top.hdmi_test_revised_inst} parameter value:
    X_WIDTH = 4'b1100
    Y_WIDTH = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
    HV_OFFSET = 12'b000000000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v(line number: 66)] Elaborating instance ms72xx_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 22)] Elaborating module ms72xx_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 76)] Elaborating instance ms7200_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top.hdmi_test_revised_inst.ms72xx_ctl.ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 91)] Elaborating instance ms7210_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top.hdmi_test_revised_inst.ms72xx_ctl.ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 129)] Elaborating instance iic_dri_rx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v(line number: 23)] Elaborating module iic_dri</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top.hdmi_test_revised_inst.ms72xx_ctl.iic_dri_rx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 164)] Elaborating instance iic_dri_tx</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v(line number: 23)] Elaborating module iic_dri</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top.hdmi_test_revised_inst.ms72xx_ctl.iic_dri_tx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v(line number: 108)] Elaborating instance sync_vg</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v(line number: 35)] Elaborating module sync_vg_revised</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top.hdmi_test_revised_inst.sync_vg} parameter value:
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v(line number: 129)] Elaborating instance pattern_vg_revised_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_revised.v(line number: 24)] Elaborating module pattern_vg_revised</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top.hdmi_test_revised_inst.pattern_vg_revised_inst} parameter value:
    COCLOR_DEPP = 32'b00000000000000000000000000001000
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    H_ACT = 12'b011110000000
    V_ACT = 12'b010000111000
    fft_point = 9'b100000000
    RED = 24'b111111110000000000000000
    WHITE = 24'b111111111111111111111111</data>
        </row>
        <row>
            <data message="4">Sdm-0001: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/single_ram.v(line number: 33)] Found Ram mem, depth=1024, width=12.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[6:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[5:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N45 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N52 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N58 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N66 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N73 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N80 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N142 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N525 (bmsWIDEMUX).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL50H-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>hdmi_top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/prj	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>