#ifndef __UTIL_A10_SI5340_REGS_H__
#define __UTIL_A10_SI5340_REGS_H__

// { page, addr, mask, value }
alt_u8 si5340_regs[][4] = {
    // preamble ()
    { 0x0B, 0x24, 0xFF, 0xD8 },
    { 0x0B, 0x25, 0xFF, 0x00 },
    { 0x05, 0x02, 0xFF, 0x01 },
    { 0x05, 0x05, 0xFF, 0x03 },
    { 0x09, 0x57, 0xFF, 0x17 },
    { 0x0B, 0x4E, 0xFF, 0x1A },

    // wait 512 ms
    { 0xFF, 0x00, 0x02, 0x00 },

    { 0x00, 0x18, 0x0F, 0x0F }, // [3:0] LOSIN_INTR_MSK
    { 0x00, 0x21, 0x07, 0x07 }, // [2:1] IN_SEL, [0] IN_SEL_REGCTRL
    { 0x01, 0x02, 0x01, 0x01 }, // [0] OUTALL_DISABLE_LOW
    { 0x01, 0x12, 0x03, 0x06 }, // [2] OUT0_RDIV_FORCE2, [1] OUT0_OE, [0] OUT0_PDN
    { 0x01, 0x13, 0xFF, 0x09 }, // [7:6] OUT0_CMOS_DRV, [5:4] OUT0_DIS_STATE, [3] OUT0_SYNC_EN, [2:0] OUT0_FORMAT
    { 0x01, 0x14, 0x7F, 0x3E }, // [6:4] OUT0_AMPL, [3:0] OUT0_CM
    { 0x01, 0x15, 0xFF, 0x00 }, // [7:6] OUT0_INV, [5:4] OUT0_VDD_SEL, [3] OUT0_VDD_SEL_EN, [2:0] OUT0_MUX_SEL
    { 0x01, 0x17, 0x03, 0x06 }, // OUT1
    { 0x01, 0x18, 0xFF, 0x09 }, // OUT1
    { 0x01, 0x19, 0x7F, 0x3E }, // OUT1
    { 0x01, 0x1A, 0xFF, 0x01 }, // OUT1
    { 0x01, 0x26, 0x03, 0x06 }, // OUT2
    { 0x01, 0x27, 0xFF, 0x09 }, // OUT2
    { 0x01, 0x28, 0x7F, 0x3E }, // OUT2
    { 0x01, 0x29, 0xFF, 0x02 }, // OUT2
    { 0x01, 0x2B, 0x03, 0x06 }, // OUT3
    { 0x01, 0x2C, 0xFF, 0x09 }, // OUT3
    { 0x01, 0x2D, 0x7F, 0x3E }, // OUT3
    { 0x01, 0x2E, 0xFF, 0x03 }, // OUT3
    { 0x01, 0x41, 0xA0, 0x00 }, // [7] OUT_DIS_MSK_LOS_PFD, [5] OUT_DIS_LOL_MSK
    { 0x02, 0x35, 0xFF, 0x00 }, // M_NUM[7:0]
    { 0x02, 0x36, 0xFF, 0x00 }, // M_NUM[15:8]
    { 0x02, 0x37, 0xFF, 0x00 }, // M_NUM[23:16]
    { 0x02, 0x38, 0xFF, 0x00 }, // M_NUM[31:24]
    { 0x02, 0x39, 0xFF, 0x00 }, // M_NUM[39:32]
    { 0x02, 0x3A, 0x0F, 0x00 }, // M_NUM[43:40]
    { 0x02, 0x3B, 0xFF, 0x00 }, // M_DEN[7:0]
    { 0x02, 0x3C, 0xFF, 0x00 }, // M_DEN[15:8]
    { 0x02, 0x3D, 0xFF, 0x00 }, // M_DEN[23:16]
    { 0x02, 0x3E, 0xFF, 0x00 }, // M_DEN[31:24]
    { 0x02, 0x3F, 0x01, 0x01 }, // [0] M_UPDATE (write 1 to cause M divider changes to take effect)
    { 0x02, 0x53, 0xFF, 0x00 }, // R1_REG
    { 0x02, 0x54, 0xFF, 0x00 }, // R1_REG
    { 0x02, 0x55, 0xFF, 0x00 }, // R1_REG
    { 0x02, 0x5C, 0xFF, 0x00 }, // R2_REG
    { 0x02, 0x5D, 0xFF, 0x00 }, // R2_REG
    { 0x02, 0x5E, 0xFF, 0x00 }, // R2_REG
    { 0x02, 0x5F, 0xFF, 0x00 }, // R3_REG
    { 0x02, 0x60, 0xFF, 0x00 }, // R3_REG
    { 0x02, 0x61, 0xFF, 0x00 }, // R3_REG
    { 0x03, 0x02, 0xFF, 0x00 }, // N0_NUM[7:0]
    { 0x03, 0x03, 0xFF, 0x00 },
    { 0x03, 0x04, 0xFF, 0x00 },
    { 0x03, 0x05, 0xFF, 0x00 },
    { 0x03, 0x06, 0xFF, 0x00 },
    { 0x03, 0x07, 0x0F, 0x00 }, // N0_NUM[43:40]
    { 0x03, 0x08, 0xFF, 0x00 }, // N0_DEN[7:0]
    { 0x03, 0x09, 0xFF, 0x00 },
    { 0x03, 0x0A, 0xFF, 0x00 },
    { 0x03, 0x0B, 0xFF, 0x00 }, // N0_DEN[31:24]
    { 0x03, 0x0C, 0x01, 0x01 }, // [0] N0_UPDATE (write 1 to cause N0 divider changes to take effect)
    { 0x03, 0x0D, 0xFF, 0x00 }, // N1_NUM[7:0]
    { 0x03, 0x0E, 0xFF, 0x00 },
    { 0x03, 0x0F, 0xFF, 0x00 },
    { 0x03, 0x10, 0xFF, 0x00 },
    { 0x03, 0x11, 0xFF, 0x00 },
    { 0x03, 0x12, 0x0F, 0x00 },
    { 0x03, 0x13, 0xFF, 0x00 }, // N1_DEN[7:0]
    { 0x03, 0x14, 0xFF, 0x00 },
    { 0x03, 0x15, 0xFF, 0x00 },
    { 0x03, 0x16, 0xFF, 0x00 },
    { 0x03, 0x17, 0x01, 0x01 }, // [0] N1_UPDATE
    { 0x03, 0x18, 0xFF, 0x00 }, // N2_NUM[7:0]
    { 0x03, 0x19, 0xFF, 0x00 },
    { 0x03, 0x1A, 0xFF, 0x00 },
    { 0x03, 0x1B, 0xFF, 0x00 },
    { 0x03, 0x1C, 0xFF, 0x00 },
    { 0x03, 0x1D, 0x0F, 0x00 },
    { 0x03, 0x1E, 0xFF, 0x00 }, // N2_DEN[7:0]
    { 0x03, 0x1F, 0xFF, 0x00 },
    { 0x03, 0x20, 0xFF, 0x00 },
    { 0x03, 0x21, 0xFF, 0x00 },
    { 0x03, 0x22, 0x01, 0x01 }, // [0] N2_UPDATE
    { 0x03, 0x23, 0xFF, 0x00 }, // N3_NUM[7:0]
    { 0x03, 0x24, 0xFF, 0x00 },
    { 0x03, 0x25, 0xFF, 0x00 },
    { 0x03, 0x26, 0xFF, 0x00 },
    { 0x03, 0x27, 0xFF, 0x00 },
    { 0x03, 0x28, 0x0F, 0x00 },
    { 0x03, 0x29, 0xFF, 0x00 }, // N3_DEN[7:0]
    { 0x03, 0x2A, 0xFF, 0x00 },
    { 0x03, 0x2B, 0xFF, 0x00 },
    { 0x03, 0x2C, 0xFF, 0x00 },
    { 0x03, 0x2D, 0x01, 0x01 }, // [0] N3_UPDATE
    { 0x03, 0x38, 0x02, 0x02 }, // [1] N_UPDATE (update all N dividers to the latest value written to them)
    { 0x03, 0x39, 0x0F, 0x0F }, // [3:0] N_FSTEP_MSK
    { 0x09, 0x0E, 0x03, 0x02 }, // [1] XAXB_PDNB, [0] XAXB_EXTCLK_EN
    { 0x09, 0x1C, 0x07, 0x04 }, // [2:0] ZDM_EN
    { 0x09, 0x49, 0xFF, 0x08 }, // [7:4] IN_PULSED_CMOS_EN, [3:0] IN_EN
    { 0x09, 0x4A, 0x70, 0x00 }, // [6:4] INx_TO_PFD_EN
    { 0x0A, 0x03, 0x0F, 0x0F }, // [3:0] N_CLK_TO_OUTX_EN
    { 0x0A, 0x04, 0x0F, 0x00 }, // [3:0] N_PIBYP
    { 0x0A, 0x05, 0x0F, 0x0F }, // [3:0] N_PDNB
    { 0x0B, 0x44, 0x0F, 0x00 }, // [3:0] PDIV_ENB
    { 0x0B, 0x4A, 0x1F, 0x00 }, // [4:0] N_CLK_DIS

    { 0x00, 0x1C, 0x01, 0x01 }, // [0] SOFT_RST

    // post-amble
    { 0x0B, 0x24, 0xFF, 0xDB },
    { 0x0B, 0x25, 0xFF, 0x02 }
};

#endif // __UTIL_A10_SI5340_REGS_H__
