
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -13.09

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -13.09

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -13.09

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency counter[0]$_DFF_PN0_/CLK ^
  -0.24 target latency counter[8]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.18    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold118/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.22    0.82    1.34    1.54 ^ hold118/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net157 (net)
                  0.82    0.00    1.54 ^ hold26/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    17    0.32    0.22    0.32    1.85 ^ hold26/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net26 (net)
                  0.22    0.00    1.85 ^ counter[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.57    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.08    0.12    0.12 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.07    0.06    0.12    0.24 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_in (net)
                  0.06    0.00    0.24 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.25    0.49   library removal time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  1.36   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.06    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input24/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.50    0.19    0.20    0.40 v input24/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net47 (net)
                  0.19    0.00    0.40 v _4621_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.02    0.19    0.17    0.56 ^ _4621_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _1438_ (net)
                  0.19    0.00    0.56 ^ _4690_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.02    0.11    0.09    0.66 v _4690_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1507_ (net)
                  0.11    0.00    0.66 v _4691_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.15    0.12    0.78 ^ _4691_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1508_ (net)
                  0.15    0.00    0.78 ^ _4692_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.09    0.08    0.86 v _4692_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0000_ (net)
                  0.09    0.00    0.86 v clk_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.57    0.00    0.00    0.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.08    0.12    0.12 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.08    0.00    0.12 ^ clkbuf_1_0__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.07    0.06    0.12    0.24 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_in (net)
                  0.06    0.00    0.24 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.24   clock reconvergence pessimism
                          0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[9]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.18    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold118/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.22    0.82    1.34    1.54 ^ hold118/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net157 (net)
                  0.82    0.00    1.54 ^ hold26/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    17    0.32    0.22    0.32    1.85 ^ hold26/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net26 (net)
                  0.22    0.00    1.85 ^ counter[9]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.85   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.57    0.00    0.00   10.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.08    0.12   10.12 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.07    0.06    0.12   10.24 ^ clkbuf_1_1__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk_in (net)
                  0.06    0.00   10.24 ^ counter[9]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.24   clock reconvergence pessimism
                          0.09   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  8.48   slack (MET)


Startpoint: divide_value[9] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v divide_value[9] (in)
                                         divide_value[9] (net)
                  0.00    0.00    0.20 v input16/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.07    0.17    0.19    0.39 v input16/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net39 (net)
                  0.17    0.00    0.39 v _4719_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.04    0.06    0.15    0.54 v _4719_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _1525_ (net)
                  0.06    0.00    0.54 v _4966_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.16    0.70 v _4966_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _2189_ (net)
                  0.07    0.00    0.70 v _5016_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.51    1.21 ^ _5016_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _2192_ (net)
                  0.16    0.00    1.21 ^ _4927_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.08    1.30 v _4927_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2206_ (net)
                  0.10    0.00    1.30 v _5020_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    1.81 ^ _5020_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _2208_ (net)
                  0.15    0.00    1.81 ^ _4928_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.11    0.10    1.91 v _4928_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2222_ (net)
                  0.11    0.00    1.91 v _5024_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    2.42 ^ _5024_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _2225_ (net)
                  0.15    0.00    2.42 ^ _4930_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.11    0.09    2.51 v _4930_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2238_ (net)
                  0.11    0.00    2.51 v _5028_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.54    3.05 ^ _5028_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _2242_ (net)
                  0.11    0.00    3.05 ^ _4933_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.07    3.12 v _4933_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2516_ (net)
                  0.08    0.00    3.12 v _5104_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.07    0.28    0.44    3.57 ^ _5104_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2519_ (net)
                  0.28    0.00    3.57 ^ split11/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.21    3.78 ^ split11/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net11 (net)
                  0.14    0.00    3.78 ^ _2694_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.03    0.24    0.15    3.93 v _2694_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _1649_ (net)
                  0.24    0.00    3.93 v _2697_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     3    0.05    0.30    0.21    4.14 ^ _2697_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _1652_ (net)
                  0.30    0.00    4.14 ^ _2718_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.04    0.23    0.18    4.31 v _2718_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _1673_ (net)
                  0.23    0.00    4.31 v _2719_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     7    0.08    0.19    0.57    4.88 ^ _2719_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _1674_ (net)
                  0.19    0.00    4.88 ^ _2752_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     8    0.13    0.28    0.34    5.22 ^ _2752_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _1707_ (net)
                  0.28    0.00    5.22 ^ _2885_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     2    0.04    0.11    0.22    5.44 ^ _2885_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _1840_ (net)
                  0.11    0.00    5.44 ^ _2903_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     8    0.13    0.32    0.22    5.66 v _2903_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1858_ (net)
                  0.32    0.00    5.66 v _2908_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     4    0.09    0.18    0.37    6.03 v _2908_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _1863_ (net)
                  0.18    0.00    6.03 v rebuffer37/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.05    0.13    0.20    6.23 v rebuffer37/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net76 (net)
                  0.13    0.00    6.23 v _3007_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    6.43 v _3007_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _1962_ (net)
                  0.08    0.00    6.43 v _3008_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     8    0.16    0.20    0.26    6.69 v _3008_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _1963_ (net)
                  0.20    0.00    6.69 v _3025_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.05    0.37    0.27    6.96 ^ _3025_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _1980_ (net)
                  0.37    0.00    6.96 ^ _3045_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.07    0.30    0.20    7.16 v _3045_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _2000_ (net)
                  0.30    0.00    7.16 v rebuffer84/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     2    0.04    0.06    0.19    7.36 v rebuffer84/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net123 (net)
                  0.06    0.00    7.36 v rebuffer31/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.03    0.06    0.12    7.48 v rebuffer31/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net70 (net)
                  0.06    0.00    7.48 v _3095_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     3    0.04    0.30    0.20    7.68 ^ _3095_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _2050_ (net)
                  0.30    0.00    7.68 ^ _3096_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     2    0.05    0.18    0.13    7.81 v _3096_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _2051_ (net)
                  0.18    0.00    7.81 v _3140_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     5    0.11    0.28    0.22    8.03 ^ _3140_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _2094_ (net)
                  0.28    0.00    8.03 ^ _3141_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     7    0.13    0.17    0.14    8.17 v _3141_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _2095_ (net)
                  0.17    0.00    8.17 v _3219_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     4    0.05    0.35    0.21    8.38 ^ _3219_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _0049_ (net)
                  0.35    0.00    8.38 ^ _3220_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     4    0.08    0.18    0.31    8.69 ^ _3220_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0050_ (net)
                  0.18    0.00    8.69 ^ _3248_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     4    0.09    0.29    0.20    8.89 v _3248_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _0078_ (net)
                  0.29    0.00    8.89 v _3355_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.03    0.13    0.33    9.22 v _3355_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0184_ (net)
                  0.13    0.00    9.22 v _3357_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.02    0.35    0.24    9.46 ^ _3357_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0186_ (net)
                  0.35    0.00    9.46 ^ _3361_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     5    0.11    0.22    0.51    9.97 v _3361_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _0190_ (net)
                  0.22    0.00    9.97 v _3393_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.05    0.35    0.25   10.23 ^ _3393_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0222_ (net)
                  0.35    0.00   10.23 ^ _3427_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.08    0.10    0.20   10.42 ^ _3427_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0256_ (net)
                  0.10    0.00   10.42 ^ _3507_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.06    0.15    0.26   10.68 ^ _3507_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0336_ (net)
                  0.15    0.00   10.68 ^ _3601_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.15    0.27   10.95 ^ _3601_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0429_ (net)
                  0.15    0.00   10.95 ^ _3602_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.04    0.17    0.11   11.06 v _3602_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0430_ (net)
                  0.17    0.00   11.06 v rebuffer43/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     1    0.02    0.15    0.51   11.57 v rebuffer43/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net82 (net)
                  0.15    0.00   11.57 v _3673_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.13   11.70 ^ _3673_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0499_ (net)
                  0.19    0.00   11.70 ^ _3674_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.09    0.28   11.98 v _3674_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _0500_ (net)
                  0.09    0.00   11.98 v _3679_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.04    0.15    0.28   12.26 v _3679_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0505_ (net)
                  0.15    0.00   12.26 v _3680_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.02    0.10    0.22   12.48 v _3680_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0506_ (net)
                  0.10    0.00   12.48 v _3681_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.04    0.19    0.42   12.90 v _3681_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0507_ (net)
                  0.19    0.00   12.90 v _3689_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     2    0.04    0.34    0.25   13.15 ^ _3689_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0515_ (net)
                  0.34    0.00   13.15 ^ rebuffer1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     6    0.10    0.12    0.17   13.31 ^ rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net49 (net)
                  0.12    0.00   13.31 ^ _3741_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     4    0.09    0.27    0.14   13.46 v _3741_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0567_ (net)
                  0.27    0.00   13.46 v rebuffer78/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     3    0.05    0.06    0.19   13.64 v rebuffer78/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net117 (net)
                  0.06    0.00   13.64 v _3917_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.20    0.15   13.79 ^ _3917_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0741_ (net)
                  0.20    0.00   13.79 ^ _3918_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.17    0.13   13.92 v _3918_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0742_ (net)
                  0.17    0.00   13.92 v _3926_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.04    0.18    0.73   14.66 ^ _3926_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0750_ (net)
                  0.18    0.00   14.66 ^ _3947_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.05    0.18    0.10   14.76 v _3947_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0771_ (net)
                  0.18    0.00   14.76 v _3954_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.04    0.15    0.37   15.13 v _3954_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0778_ (net)
                  0.15    0.00   15.13 v _3959_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.05    0.09    0.18   15.31 v _3959_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0783_ (net)
                  0.09    0.00   15.31 v _3979_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.05    0.25    0.17   15.48 ^ _3979_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0803_ (net)
                  0.25    0.00   15.48 ^ _3989_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     7    0.11    0.23    0.15   15.63 v _3989_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0813_ (net)
                  0.23    0.00   15.63 v rebuffer10/I (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
     1    0.02    0.19    0.71   16.34 v rebuffer10/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
                                         net58 (net)
                  0.19    0.00   16.34 v _4068_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.24    0.17   16.50 ^ _4068_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0891_ (net)
                  0.24    0.00   16.50 ^ _4069_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.17    0.13   16.63 v _4069_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0892_ (net)
                  0.17    0.00   16.63 v _4070_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     7    0.10    0.20    0.37   17.00 v _4070_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0893_ (net)
                  0.20    0.00   17.00 v _4212_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     6    0.09    0.16    0.27   17.27 v _4212_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _1034_ (net)
                  0.16    0.00   17.27 v _4270_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.12    0.28   17.54 v _4270_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1092_ (net)
                  0.12    0.00   17.54 v _4273_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     5    0.07    0.48    0.32   17.86 ^ _4273_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _1095_ (net)
                  0.48    0.00   17.86 ^ _4288_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     4    0.04    0.20    0.13   18.00 v _4288_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _1110_ (net)
                  0.20    0.00   18.00 v rebuffer42/I (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
     1    0.01    0.18    0.70   18.69 v rebuffer42/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
                                         net81 (net)
                  0.18    0.00   18.69 v _4333_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.02    0.24    0.17   18.86 ^ _4333_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _1154_ (net)
                  0.24    0.00   18.86 ^ _4334_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.31    0.11   18.97 v _4334_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1155_ (net)
                  0.31    0.00   18.97 v _4337_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.06    0.29    0.23   19.21 ^ _4337_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1158_ (net)
                  0.29    0.00   19.21 ^ _4371_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_4)
     8    0.11    0.28    0.17   19.37 v _4371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_4)
                                         _1191_ (net)
                  0.28    0.00   19.37 v _4410_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     8    0.16    1.08    0.61   19.98 ^ _4410_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _1230_ (net)
                  1.08    0.00   19.98 ^ _4420_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.06    0.16    0.25   20.23 ^ _4420_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _1240_ (net)
                  0.16    0.00   20.23 ^ _4421_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.11    0.13    0.18   20.41 ^ _4421_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _2433_ (net)
                  0.13    0.00   20.41 ^ _4502_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.15    0.12   20.53 v _4502_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1320_ (net)
                  0.15    0.00   20.53 v _4534_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.08    0.17   20.71 v _4534_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _1352_ (net)
                  0.08    0.00   20.71 v _4549_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.16   20.86 v _4549_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _1367_ (net)
                  0.07    0.00   20.86 v _4550_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.30   21.17 ^ _4550_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1368_ (net)
                  0.06    0.00   21.17 ^ _4551_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.18    0.29   21.46 ^ _4551_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1369_ (net)
                  0.18    0.00   21.46 ^ _4552_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.20    0.30   21.76 ^ _4552_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1370_ (net)
                  0.20    0.00   21.76 ^ _4553_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     7    0.11    0.29    0.18   21.94 v _4553_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1371_ (net)
                  0.29    0.00   21.94 v _4554_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.11    0.10   22.04 ^ _4554_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2439_ (net)
                  0.11    0.00   22.04 ^ _5078_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.02    0.09    0.30   22.34 v _5078_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2441_ (net)
                  0.09    0.00   22.34 v _4684_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.18    0.12   22.46 ^ _4684_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _1501_ (net)
                  0.18    0.00   22.46 ^ _4685_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.09    0.07   22.53 v _4685_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1502_ (net)
                  0.09    0.00   22.53 v _4686_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.21    0.14   22.67 ^ _4686_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1503_ (net)
                  0.21    0.00   22.67 ^ _4688_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.02    0.16    0.11   22.79 v _4688_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _1505_ (net)
                  0.16    0.00   22.79 v _4689_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.19    0.15   22.93 ^ _4689_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _1506_ (net)
                  0.19    0.00   22.93 ^ _4691_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.15    0.07   23.01 v _4691_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1508_ (net)
                  0.15    0.00   23.01 v _4692_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.25    0.16   23.17 ^ _4692_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0000_ (net)
                  0.25    0.00   23.17 ^ clk_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                 23.17   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.57    0.00    0.00   10.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.08    0.12   10.12 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.08    0.00   10.12 ^ clkbuf_1_0__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.07    0.06    0.12   10.24 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_in (net)
                  0.06    0.00   10.24 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.24   clock reconvergence pessimism
                         -0.17   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                -23.17   data arrival time
-----------------------------------------------------------------------------
                                -13.09   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter[9]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.18    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold118/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.22    0.82    1.34    1.54 ^ hold118/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net157 (net)
                  0.82    0.00    1.54 ^ hold26/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    17    0.32    0.22    0.32    1.85 ^ hold26/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net26 (net)
                  0.22    0.00    1.85 ^ counter[9]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.85   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.57    0.00    0.00   10.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.08    0.12   10.12 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.08    0.00   10.12 ^ clkbuf_1_1__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.07    0.06    0.12   10.24 ^ clkbuf_1_1__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk_in (net)
                  0.06    0.00   10.24 ^ counter[9]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.24   clock reconvergence pessimism
                          0.09   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  8.48   slack (MET)


Startpoint: divide_value[9] (input port clocked by core_clock)
Endpoint: clk_out$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v divide_value[9] (in)
                                         divide_value[9] (net)
                  0.00    0.00    0.20 v input16/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.07    0.17    0.19    0.39 v input16/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net39 (net)
                  0.17    0.00    0.39 v _4719_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.04    0.06    0.15    0.54 v _4719_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _1525_ (net)
                  0.06    0.00    0.54 v _4966_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.07    0.16    0.70 v _4966_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _2189_ (net)
                  0.07    0.00    0.70 v _5016_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.51    1.21 ^ _5016_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _2192_ (net)
                  0.16    0.00    1.21 ^ _4927_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.08    1.30 v _4927_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2206_ (net)
                  0.10    0.00    1.30 v _5020_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    1.81 ^ _5020_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _2208_ (net)
                  0.15    0.00    1.81 ^ _4928_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.11    0.10    1.91 v _4928_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2222_ (net)
                  0.11    0.00    1.91 v _5024_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.15    0.51    2.42 ^ _5024_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _2225_ (net)
                  0.15    0.00    2.42 ^ _4930_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.11    0.09    2.51 v _4930_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2238_ (net)
                  0.11    0.00    2.51 v _5028_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.11    0.54    3.05 ^ _5028_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _2242_ (net)
                  0.11    0.00    3.05 ^ _4933_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.07    3.12 v _4933_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2516_ (net)
                  0.08    0.00    3.12 v _5104_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     6    0.07    0.28    0.44    3.57 ^ _5104_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2519_ (net)
                  0.28    0.00    3.57 ^ split11/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     4    0.06    0.14    0.21    3.78 ^ split11/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net11 (net)
                  0.14    0.00    3.78 ^ _2694_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.03    0.24    0.15    3.93 v _2694_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _1649_ (net)
                  0.24    0.00    3.93 v _2697_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     3    0.05    0.30    0.21    4.14 ^ _2697_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _1652_ (net)
                  0.30    0.00    4.14 ^ _2718_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.04    0.23    0.18    4.31 v _2718_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _1673_ (net)
                  0.23    0.00    4.31 v _2719_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     7    0.08    0.19    0.57    4.88 ^ _2719_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _1674_ (net)
                  0.19    0.00    4.88 ^ _2752_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     8    0.13    0.28    0.34    5.22 ^ _2752_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _1707_ (net)
                  0.28    0.00    5.22 ^ _2885_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     2    0.04    0.11    0.22    5.44 ^ _2885_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _1840_ (net)
                  0.11    0.00    5.44 ^ _2903_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     8    0.13    0.32    0.22    5.66 v _2903_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1858_ (net)
                  0.32    0.00    5.66 v _2908_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     4    0.09    0.18    0.37    6.03 v _2908_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _1863_ (net)
                  0.18    0.00    6.03 v rebuffer37/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.05    0.13    0.20    6.23 v rebuffer37/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net76 (net)
                  0.13    0.00    6.23 v _3007_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    6.43 v _3007_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _1962_ (net)
                  0.08    0.00    6.43 v _3008_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     8    0.16    0.20    0.26    6.69 v _3008_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _1963_ (net)
                  0.20    0.00    6.69 v _3025_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.05    0.37    0.27    6.96 ^ _3025_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _1980_ (net)
                  0.37    0.00    6.96 ^ _3045_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.07    0.30    0.20    7.16 v _3045_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _2000_ (net)
                  0.30    0.00    7.16 v rebuffer84/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     2    0.04    0.06    0.19    7.36 v rebuffer84/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net123 (net)
                  0.06    0.00    7.36 v rebuffer31/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.03    0.06    0.12    7.48 v rebuffer31/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net70 (net)
                  0.06    0.00    7.48 v _3095_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     3    0.04    0.30    0.20    7.68 ^ _3095_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _2050_ (net)
                  0.30    0.00    7.68 ^ _3096_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     2    0.05    0.18    0.13    7.81 v _3096_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _2051_ (net)
                  0.18    0.00    7.81 v _3140_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     5    0.11    0.28    0.22    8.03 ^ _3140_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _2094_ (net)
                  0.28    0.00    8.03 ^ _3141_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     7    0.13    0.17    0.14    8.17 v _3141_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _2095_ (net)
                  0.17    0.00    8.17 v _3219_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     4    0.05    0.35    0.21    8.38 ^ _3219_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _0049_ (net)
                  0.35    0.00    8.38 ^ _3220_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     4    0.08    0.18    0.31    8.69 ^ _3220_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0050_ (net)
                  0.18    0.00    8.69 ^ _3248_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     4    0.09    0.29    0.20    8.89 v _3248_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _0078_ (net)
                  0.29    0.00    8.89 v _3355_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.03    0.13    0.33    9.22 v _3355_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0184_ (net)
                  0.13    0.00    9.22 v _3357_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.02    0.35    0.24    9.46 ^ _3357_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _0186_ (net)
                  0.35    0.00    9.46 ^ _3361_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     5    0.11    0.22    0.51    9.97 v _3361_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _0190_ (net)
                  0.22    0.00    9.97 v _3393_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     3    0.05    0.35    0.25   10.23 ^ _3393_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0222_ (net)
                  0.35    0.00   10.23 ^ _3427_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.08    0.10    0.20   10.42 ^ _3427_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0256_ (net)
                  0.10    0.00   10.42 ^ _3507_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     5    0.06    0.15    0.26   10.68 ^ _3507_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0336_ (net)
                  0.15    0.00   10.68 ^ _3601_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.15    0.27   10.95 ^ _3601_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _0429_ (net)
                  0.15    0.00   10.95 ^ _3602_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.04    0.17    0.11   11.06 v _3602_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0430_ (net)
                  0.17    0.00   11.06 v rebuffer43/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     1    0.02    0.15    0.51   11.57 v rebuffer43/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net82 (net)
                  0.15    0.00   11.57 v _3673_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.13   11.70 ^ _3673_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0499_ (net)
                  0.19    0.00   11.70 ^ _3674_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.09    0.28   11.98 v _3674_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _0500_ (net)
                  0.09    0.00   11.98 v _3679_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     4    0.04    0.15    0.28   12.26 v _3679_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0505_ (net)
                  0.15    0.00   12.26 v _3680_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.02    0.10    0.22   12.48 v _3680_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0506_ (net)
                  0.10    0.00   12.48 v _3681_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.04    0.19    0.42   12.90 v _3681_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0507_ (net)
                  0.19    0.00   12.90 v _3689_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
     2    0.04    0.34    0.25   13.15 ^ _3689_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
                                         _0515_ (net)
                  0.34    0.00   13.15 ^ rebuffer1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     6    0.10    0.12    0.17   13.31 ^ rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net49 (net)
                  0.12    0.00   13.31 ^ _3741_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     4    0.09    0.27    0.14   13.46 v _3741_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _0567_ (net)
                  0.27    0.00   13.46 v rebuffer78/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     3    0.05    0.06    0.19   13.64 v rebuffer78/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net117 (net)
                  0.06    0.00   13.64 v _3917_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.20    0.15   13.79 ^ _3917_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0741_ (net)
                  0.20    0.00   13.79 ^ _3918_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.17    0.13   13.92 v _3918_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0742_ (net)
                  0.17    0.00   13.92 v _3926_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.04    0.18    0.73   14.66 ^ _3926_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0750_ (net)
                  0.18    0.00   14.66 ^ _3947_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     3    0.05    0.18    0.10   14.76 v _3947_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _0771_ (net)
                  0.18    0.00   14.76 v _3954_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     4    0.04    0.15    0.37   15.13 v _3954_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _0778_ (net)
                  0.15    0.00   15.13 v _3959_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     2    0.05    0.09    0.18   15.31 v _3959_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _0783_ (net)
                  0.09    0.00   15.31 v _3979_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     4    0.05    0.25    0.17   15.48 ^ _3979_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0803_ (net)
                  0.25    0.00   15.48 ^ _3989_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     7    0.11    0.23    0.15   15.63 v _3989_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0813_ (net)
                  0.23    0.00   15.63 v rebuffer10/I (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
     1    0.02    0.19    0.71   16.34 v rebuffer10/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
                                         net58 (net)
                  0.19    0.00   16.34 v _4068_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.24    0.17   16.50 ^ _4068_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0891_ (net)
                  0.24    0.00   16.50 ^ _4069_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.17    0.13   16.63 v _4069_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0892_ (net)
                  0.17    0.00   16.63 v _4070_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     7    0.10    0.20    0.37   17.00 v _4070_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _0893_ (net)
                  0.20    0.00   17.00 v _4212_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_4)
     6    0.09    0.16    0.27   17.27 v _4212_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_4)
                                         _1034_ (net)
                  0.16    0.00   17.27 v _4270_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.12    0.28   17.54 v _4270_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1092_ (net)
                  0.12    0.00   17.54 v _4273_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     5    0.07    0.48    0.32   17.86 ^ _4273_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _1095_ (net)
                  0.48    0.00   17.86 ^ _4288_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     4    0.04    0.20    0.13   18.00 v _4288_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _1110_ (net)
                  0.20    0.00   18.00 v rebuffer42/I (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
     1    0.01    0.18    0.70   18.69 v rebuffer42/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_4)
                                         net81 (net)
                  0.18    0.00   18.69 v _4333_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.02    0.24    0.17   18.86 ^ _4333_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _1154_ (net)
                  0.24    0.00   18.86 ^ _4334_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.31    0.11   18.97 v _4334_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1155_ (net)
                  0.31    0.00   18.97 v _4337_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     3    0.06    0.29    0.23   19.21 ^ _4337_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1158_ (net)
                  0.29    0.00   19.21 ^ _4371_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_4)
     8    0.11    0.28    0.17   19.37 v _4371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_4)
                                         _1191_ (net)
                  0.28    0.00   19.37 v _4410_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     8    0.16    1.08    0.61   19.98 ^ _4410_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _1230_ (net)
                  1.08    0.00   19.98 ^ _4420_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     3    0.06    0.16    0.25   20.23 ^ _4420_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _1240_ (net)
                  0.16    0.00   20.23 ^ _4421_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.11    0.13    0.18   20.41 ^ _4421_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _2433_ (net)
                  0.13    0.00   20.41 ^ _4502_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.15    0.12   20.53 v _4502_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1320_ (net)
                  0.15    0.00   20.53 v _4534_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.08    0.17   20.71 v _4534_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _1352_ (net)
                  0.08    0.00   20.71 v _4549_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.16   20.86 v _4549_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _1367_ (net)
                  0.07    0.00   20.86 v _4550_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.30   21.17 ^ _4550_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1368_ (net)
                  0.06    0.00   21.17 ^ _4551_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.18    0.29   21.46 ^ _4551_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1369_ (net)
                  0.18    0.00   21.46 ^ _4552_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.04    0.20    0.30   21.76 ^ _4552_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _1370_ (net)
                  0.20    0.00   21.76 ^ _4553_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     7    0.11    0.29    0.18   21.94 v _4553_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1371_ (net)
                  0.29    0.00   21.94 v _4554_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.11    0.10   22.04 ^ _4554_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _2439_ (net)
                  0.11    0.00   22.04 ^ _5078_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     1    0.02    0.09    0.30   22.34 v _5078_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _2441_ (net)
                  0.09    0.00   22.34 v _4684_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.18    0.12   22.46 ^ _4684_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _1501_ (net)
                  0.18    0.00   22.46 ^ _4685_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.09    0.07   22.53 v _4685_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1502_ (net)
                  0.09    0.00   22.53 v _4686_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.21    0.14   22.67 ^ _4686_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1503_ (net)
                  0.21    0.00   22.67 ^ _4688_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.02    0.16    0.11   22.79 v _4688_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _1505_ (net)
                  0.16    0.00   22.79 v _4689_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.19    0.15   22.93 ^ _4689_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _1506_ (net)
                  0.19    0.00   22.93 ^ _4691_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.15    0.07   23.01 v _4691_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1508_ (net)
                  0.15    0.00   23.01 v _4692_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.25    0.16   23.17 ^ _4692_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0000_ (net)
                  0.25    0.00   23.17 ^ clk_out$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                 23.17   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.57    0.00    0.00   10.00 ^ clk_in (in)
                                         clk_in (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.13    0.08    0.12   10.12 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_in (net)
                  0.08    0.00   10.12 ^ clkbuf_1_0__f_clk_in/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.07    0.06    0.12   10.24 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_in (net)
                  0.06    0.00   10.24 ^ clk_out$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.24   clock reconvergence pessimism
                         -0.17   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                -23.17   data arrival time
-----------------------------------------------------------------------------
                                -13.09   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.7213243246078491

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6148

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.17732083797454834

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7948

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[8]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.12    0.12 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12    0.24 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.24 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.59    0.83 ^ counter[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.08    0.91 v _4961_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    1.15 v _5079_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.07    1.23 ^ _4735_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    1.28 v _4736_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    1.44 v _4737_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.13    1.57 ^ _4738_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.05    1.62 v _4739_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    1.79 v _4740_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.13    1.92 ^ _4741_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.06    1.98 v _4742_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    2.14 v _4743_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.13    2.28 ^ _4744_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.05    2.33 v _4745_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    2.49 v _4746_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.13    2.62 ^ _4747_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.06    2.68 v _4748_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    2.84 v _4749_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.13    2.97 ^ _4750_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.05    3.02 v _4751_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    3.18 v _4752_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.13    3.31 ^ _4753_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.05    3.37 v _4754_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    3.53 v _4755_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.13    3.66 ^ _4756_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.06    3.71 v _4757_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.19    3.90 v _4758_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.22    4.12 ^ _4759_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
   0.17    4.30 v _4760_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.28    4.58 v _4763_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.11    4.69 ^ _4784_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.00    4.69 ^ counter[8]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           4.69   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk_in (in)
   0.12   10.12 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.24 ^ clkbuf_1_1__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.24 ^ counter[8]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.24   clock reconvergence pessimism
  -0.14   10.10   library setup time
          10.10   data required time
---------------------------------------------------------
          10.10   data required time
          -4.69   data arrival time
---------------------------------------------------------
           5.41   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.12    0.12 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12    0.24 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.24 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.59    0.83 ^ counter[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.87 v _4761_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.00    0.87 v counter[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.87   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_in (in)
   0.12    0.12 ^ clkbuf_0_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12    0.24 ^ clkbuf_1_0__f_clk_in/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.24 ^ counter[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.24   clock reconvergence pessimism
   0.04    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -0.87   data arrival time
---------------------------------------------------------
           0.59   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2417

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2428

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
23.1664

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-13.0935

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-56.519356

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.90e-03   7.84e-04   9.80e-09   3.69e-03   0.0%
Combinational          7.62e+00   6.37e+00   6.64e-07   1.40e+01 100.0%
Clock                  2.10e-03   8.34e-04   1.17e-06   2.93e-03   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.62e+00   6.37e+00   1.85e-06   1.40e+01 100.0%
                          54.5%      45.5%       0.0%
