I"ï<ol>
  <li>
    <p>Nicholas FRASER,Â <a href="/assets/images/2020/09/nfraser20.pdf">Algorithms and Architectures for High
Performance Kernel Adaptive Filtering</a>, PhD, 2020.</p>
  </li>
  <li>
    <p>Stephen TRIDGELL,Â <a href="/assets/images/2019/12/stridgell19.pdf">Low Latency Machine Learning on FPGAs</a>, PhD, 2020.</p>
  </li>
  <li>
    <p>Duncan MOSS,Â <a href="/assets/images/2018/01/moss18.pdf">FPGA Architectures for Low Precision Machine Learning</a>, PhD, 2018.</p>
  </li>
  <li>
    <p>Andri MAHENDRA, <a href="/assets/images/2017/10//mahendra17.pdf">Electronic Photonic Integrated Circuits and Control Systems</a>, PhD, 2017.</p>
  </li>
  <li>
    <p>Nguyen Cong DAO, <a href="/assets/images/2017/10//dao17.pdf">Characterisation and modelling of bulk CMOS transistors over the 5-300K Temperature Range</a>, PhD, 2017.</p>
  </li>
  <li>
    <p>Thuy T. PHAM, <a href="/assets/images/2017/10//pham17.pdf">Automated Classification for Biomedical Data: Machine Learning Approaches for Subject-Independent Settings</a>, PhD, 2017.</p>
  </li>
  <li>
    <p>Farzad NOORIAN, <a href="/assets/images/2017/10//noorian16.pdf">Risk Management using Model Predictive Control</a>, PhD, 2016.</p>
  </li>
  <li>
    <p>Michael FRECHTLING, <a href="/assets/images/2017/10//frechtling15.pdf">Automated Dynamic Error Analysis Methods for Optimization of Computer Arithmetic Systems</a>, PhD, 2015.</p>
  </li>
  <li>
    <p>Lei LI, <a href="/assets/images/2017/10//lli14.pdf">Rolling Window Time Series Prediction using MapReduce</a>, MPhil, 2014.</p>
  </li>
  <li>
    <p>Anthony Mihirana de SILVA, <a href="/assets/images/2017/10//adesilva13.pdf">Grammar-based Feature Generation for Time Series Prediction</a>, MPhil, (published by SpringerÂ <a href="http://link.springer.com/book/10.1007%2F978-981-287-411-5">here</a>), 2013.</p>
  </li>
  <li>
    <p>Chong Hau ANG, <a href="/assets/images/2017/10//chang12.pdf">Delay-Based Pattern Recognition using Field-Programmable Gate Arrays</a>, MPhil, 2013.</p>
  </li>
  <li>
    <p>Chi Wai YU, <a href="/assets/images/2017/10//cwyu10.pdf">Hybrid FPGA: Architecture and Interface</a>, PhD 2010.</p>
  </li>
  <li>
    <p>Chun Hok HO, <a href="/assets/images/2017/10//chho09.pdf">Customisable and Reconfigurable Platform for Optimising Floating Point Computations</a>, PhD 2009.</p>
  </li>
  <li>
    <p>Chi Chiu TSANG, <a href="/assets/images/2017/10//cctsang08.pdf">Error Reduction Techniques for a MEMS Accelerometer-based Digital Input Device</a>, MPhil, 2008.</p>
  </li>
  <li>
    <p>Kuen Hung TSOI, <a href="/assets/images/2017/10//khtsoi07.pdf">A Flexible Arithmetic System for Simulation</a>, PhD, 2007.</p>
  </li>
  <li>
    <p>C.T. Chow, <a href="/assets/images/2017/10//ctchow07.pdf">A Single Chip Carbon Nanotube Sensor</a>, MPhil, 2007.</p>
  </li>
  <li>
    <p>Y.M. LAM, <a href="/assets/images/2017/10//ymlam06.pdf">Speech Synthesis from Surface Electromyogram Signals</a>, PhD, 2006.</p>
  </li>
  <li>
    <p>C.K. WONG, <a href="/assets/images/2017/10//ckwong06.pdf">A Decimated Electronic Cochlea on a Reconfigurable Platform</a>, MPhil, 2006.</p>
  </li>
  <li>
    <p>Brian M.H. LI, <a href="/assets/images/2017/10//mhli06.pdf">Variable Block Size Motion Estimation Hardware for Video Encoders</a>, MPhil, 2006.</p>
  </li>
  <li>
    <p>C.L. YUEN, <a href="/assets/images/2017/10//clyuen04.pdf">Low Power Wireless Sensor Applications</a>, MPhil, 2004.</p>
  </li>
  <li>
    <p>Chun Hok HO, <a href="/assets/images/2017/10//chho03.pdf">Automatic Synthesis and Optimization of Floating Point Hardware</a>, MPhil, 2003.</p>
  </li>
  <li>
    <p>Yuet Ming LAM, <a href="/assets/images/2017/10//ymlam03.pdf">An Optimization Framework for Fixed-point Digital Signal Processing</a>, MPhil, 2003.</p>
  </li>
  <li>
    <p>Ocean Yu Hoi Cheung, <a href="/assets/images/2017/10//yhcheung02.pdf">Implementation of an FPGA based Accelerator for Virtual Private Networks</a>, MPhil, 2002.</p>
  </li>
  <li>
    <p>Kuen Hung TSOI, <a href="/assets/images/2017/10//khtsoi02.pdf">Cryptographic Primitives on Reconfigurable Platforms</a>, MPhil, 2002.</p>
  </li>
  <li>
    <p>Norris Monk Ping LEONG, <a href="/assets/images/2017/10//mpleong01.pdf">FPGA Design Methologies for High Performance Applications</a>, PhD, 2001.</p>
  </li>
  <li>
    <p>Hiu Yung WONG, <a href="/assets/images/2017/10//hywong01.pdf">Matching Properties and Applications of Compatible Lateral Bipolar Transistors</a>, MPhil, 2001.</p>
  </li>
  <li>
    <p>Ivan Ka Ho LEUNG, <a href="/assets/images/2017/10//khleung01.pdf">A Microcoded Elliptic Curve Cryptographic Processor</a>, MPhil, 2001.</p>
  </li>
  <li>
    <p>Daniel Tak Tsung SUEN, <a href="/assets/images/2017/10//ttdsuen00.pdf">Elliptic Curve Cryptography: Schoofâ€™s Algorithm on Fields of Characteristic Two</a>, MSc, 2000.</p>
  </li>
</ol>

:ET