INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/SR_projekty/reka/delay/delay.srcs/sources_1/new/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/SR_projekty/SR_projekty/reka/delay/delay.srcs/sources_1/new/delay.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/SR_projekty/reka/delay/delay.srcs/sources_1/new/multiDelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_deelay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/centroid_final/centroid_final.srcs/sources_1/ip/multi_deelay_0/sim/multi_deelay_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_deelay_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/centroid_final/centroid_final.srcs/sources_1/new/detect_weight_center.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detect_weight_center
INFO: [VRFC 10-2458] undeclared symbol eof, assumed default net type wire [D:/SR_projekty/reka/centroid_final/centroid_final.srcs/sources_1/new/detect_weight_center.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/centroid_final/centroid_final.srcs/sim_1/imports/new/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/centroid_final/centroid_final.srcs/sim_1/imports/new/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/centroid_final/centroid_final.srcs/sim_1/imports/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/SR_projekty/reka/centroid_final/centroid_final.srcs/sim_1/imports/new/tb_hdmi.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/centroid_final/centroid_final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
