
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/Blink2/work/planAhead/Blink2/Blink2.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/Blink2/work/planAhead/Blink2/Blink2.srcs/sources_1/imports/verilog/checker_1.v" into library work
Parsing module <checker_1>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/Blink2/work/planAhead/Blink2/Blink2.srcs/sources_1/imports/verilog/blinker_3.v" into library work
Parsing module <blinker_3>.
Analyzing Verilog file "C:/Users/PERSONAL/Documents/mojo/Blink2/work/planAhead/Blink2/Blink2.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <checker_1>.
WARNING:HDLCompiler:413 - "C:/Users/PERSONAL/Documents/mojo/Blink2/work/planAhead/Blink2/Blink2.srcs/sources_1/imports/verilog/checker_1.v" Line 20: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <reset_conditioner_2>.

Elaborating module <blinker_3>.
WARNING:HDLCompiler:413 - "C:/Users/PERSONAL/Documents/mojo/Blink2/work/planAhead/Blink2/Blink2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 94: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:/Users/PERSONAL/Documents/mojo/Blink2/work/planAhead/Blink2/Blink2.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 118: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/Blink2/work/planAhead/Blink2/Blink2.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip<20:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <M_state_q>.
    Found 2-bit adder for signal <n0059[1:0]> created at line 93.
    Found 3-bit adder for signal <_n0075> created at line 93.
    Found 2-bit adder for signal <n0065[1:0]> created at line 117.
    Found 3-bit adder for signal <_n0072> created at line 117.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 62
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 62
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 62
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 62
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 62
    Found 1-bit tristate buffer for signal <avr_rx> created at line 62
    Found 3-bit comparator not equal for signal <GND_1_o_GND_1_o_equal_6_o> created at line 122
    Found 3-bit comparator not equal for signal <GND_1_o_GND_1_o_equal_3_o> created at line 98
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <checker_1>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/Blink2/work/planAhead/Blink2/Blink2.srcs/sources_1/imports/verilog/checker_1.v".
    Summary:
	no macro.
Unit <checker_1> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/Blink2/work/planAhead/Blink2/Blink2.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <blinker_3>.
    Related source file is "C:/Users/PERSONAL/Documents/mojo/Blink2/work/planAhead/Blink2/Blink2.srcs/sources_1/imports/verilog/blinker_3.v".
    Found 29-bit register for signal <M_counter_q>.
    Found 29-bit adder for signal <M_counter_d> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <blinker_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 2
 29-bit adder                                          : 1
 3-bit adder                                           : 2
# Registers                                            : 3
 1-bit register                                        : 1
 29-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 2
 3-bit comparator not equal                            : 2
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 6
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <blinker_3>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <blinker_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit adder carry in                                  : 2
# Counters                                             : 1
 29-bit up counter                                     : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 2
 3-bit comparator not equal                            : 2
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.584ns (Maximum Frequency: 387.034MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 7.516ns
   Maximum combinational path delay: 8.110ns

=========================================================================
