===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 41.1649 seconds

  ----Wall Time----  ----Name----
    4.5695 ( 11.1%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.7734 (  9.2%)    Parse modules
    0.7685 (  1.9%)    Verify circuit
   21.5958 ( 52.5%)  'firrtl.circuit' Pipeline
    1.7430 (  4.2%)    'firrtl.module' Pipeline
    1.6051 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1378 (  0.3%)      LowerCHIRRTLPass
    0.1221 (  0.3%)    InferWidths
    0.9842 (  2.4%)    InferResets
    0.0596 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0882 (  0.2%)    WireDFT
    0.0977 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8508 (  2.1%)    LowerFIRRTLTypes
    8.9643 ( 21.8%)    'firrtl.module' Pipeline
    0.9890 (  2.4%)      ExpandWhens
    0.0272 (  0.1%)      RemoveInvalid
    7.3959 ( 18.0%)      Canonicalizer
    0.5521 (  1.3%)      InferReadWrite
    0.6793 (  1.7%)    Inliner
    1.3280 (  3.2%)    IMConstProp
    0.0766 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0771 (  0.2%)    BlackBoxReader
    0.0771 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.4264 ( 13.2%)    'firrtl.module' Pipeline
    5.4264 ( 13.2%)      Canonicalizer
    0.5541 (  1.3%)    RemoveUnusedPorts
    0.0812 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4970 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.3801 ( 10.6%)  LowerFIRRTLToHW
    0.0787 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.8829 ( 11.9%)  'hw.module' Pipeline
    1.0928 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    3.0233 (  7.3%)    Canonicalizer
    0.7669 (  1.9%)    HWCleanup
    0.9855 (  2.4%)  'hw.module' Pipeline
    0.0976 (  0.2%)    HWLegalizeModules
    0.8878 (  2.2%)    PrettifyVerilog
    4.5073 ( 10.9%)  ExportVerilog
    0.0023 (  0.0%)  Rest
   41.1649 (100.0%)  Total

{
  totalTime: 41.193,
  maxMemory: 741179392
}
