{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@271:289@HdlStmProcess", "  end else if (up_tlf_s_ready == 1'b1) begin\n    response_ready <= 1'b1;\n  end\nend\n\nalways @(posedge clk)\nbegin\n  if (response_valid == 1'b1 && response_ready == 1'b1) begin\n    up_tlf_s_valid <= up_bl_partial;\n    up_clear_tl <= up_eot;\n  end else if (up_tlf_s_ready == 1'b1) begin\n    up_tlf_s_valid <= 1'b0;\n  end\nend\n\n// Buffer the length and transfer ID of partial transfers\nutil_axis_fifo #(\n  .DATA_WIDTH(MEASURED_LENGTH_WIDTH + 2),\n  .ADDRESS_WIDTH(2),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[280, "    up_clear_tl <= up_eot;\n"]], "Add": [[280, "    up_clear_tl <= response_eot;\n"]]}}