Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  6 12:58:41 2021
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hydro_spartan_7_timing_summary_routed.rpt -pb hydro_spartan_7_timing_summary_routed.pb -rpx hydro_spartan_7_timing_summary_routed.rpx -warn_on_violation
| Design       : hydro_spartan_7
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.732        0.000                      0                23729        0.030        0.000                      0                23703        3.000        0.000                       0                 14999  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk                                                                      {0.000 5.000}        10.000          100.000         
  clk_10mhz_mb_system_clk_wiz_0_0                                        {0.000 50.000}       100.000         10.000          
  clk_26mhz_mb_system_clk_wiz_0_0                                        {0.000 19.545}       39.091          25.581          
  clk_50mhz_mb_system_clk_wiz_0_0                                        {0.000 10.000}       20.000          50.000          
  clkfbout_mb_system_clk_wiz_0_0                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.164        0.000                      0                  222        0.119        0.000                      0                  222       15.686        0.000                       0                   233  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.814        0.000                      0                   46        0.280        0.000                      0                   46       16.166        0.000                       0                    40  
clk                                                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_10mhz_mb_system_clk_wiz_0_0                                              2.732        0.000                      0                22931        0.030        0.000                      0                22931       48.750        0.000                       0                 14468  
  clk_26mhz_mb_system_clk_wiz_0_0                                             35.030        0.000                      0                   16        0.222        0.000                      0                   16       19.045        0.000                       0                    10  
  clk_50mhz_mb_system_clk_wiz_0_0                                             11.964        0.000                      0                  488        0.086        0.000                      0                  488        8.750        0.000                       0                   244  
  clkfbout_mb_system_clk_wiz_0_0                                                                                                                                                                                           7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50mhz_mb_system_clk_wiz_0_0  clk_10mhz_mb_system_clk_wiz_0_0       18.555        0.000                      0                   18                                                                        
clk_10mhz_mb_system_clk_wiz_0_0  clk_50mhz_mb_system_clk_wiz_0_0       98.680        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.164ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.704ns (21.847%)  route 2.518ns (78.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 19.686 - 16.667 ) 
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.738     1.738    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.834 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553     3.387    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X29Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.456     3.843 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.422     5.265    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X18Y98         LUT6 (Prop_lut6_I4_O)        0.124     5.389 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.689     6.078    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X18Y98         LUT5 (Prop_lut5_I0_O)        0.124     6.202 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.407     6.609    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X19Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    18.164    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.255 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.432    19.686    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.324    20.011    
                         clock uncertainty           -0.035    19.975    
    SLICE_X19Y98         FDRE (Setup_fdre_C_CE)      -0.202    19.773    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.773    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                 13.164    

Slack (MET) :             14.045ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.504ns  (logic 0.707ns (28.239%)  route 1.797ns (71.760%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.356 - 33.333 ) 
    Source Clock Delay      (SCD):    3.383ns = ( 20.050 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.738    18.405    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.501 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.050    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.459    20.509 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.093    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X21Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.217 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.689    21.906    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y99         LUT3 (Prop_lut3_I2_O)        0.124    22.030 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.523    22.553    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X29Y98         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.921 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y98         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.324    36.680    
                         clock uncertainty           -0.035    36.645    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)       -0.047    36.598    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.598    
                         arrival time                         -22.553    
  -------------------------------------------------------------------
                         slack                                 14.045    

Slack (MET) :             14.137ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.500ns  (logic 0.707ns (28.282%)  route 1.793ns (71.718%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 36.353 - 33.333 ) 
    Source Clock Delay      (SCD):    3.383ns = ( 20.050 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.738    18.405    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.501 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.050    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.459    20.509 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.681    21.189    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X20Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.313 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.112    22.425    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X19Y99         LUT6 (Prop_lut6_I1_O)        0.124    22.549 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.549    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X19Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.921 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.432    36.353    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X19Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.338    36.691    
                         clock uncertainty           -0.035    36.656    
    SLICE_X19Y99         FDRE (Setup_fdre_C_D)        0.031    36.687    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                         -22.549    
  -------------------------------------------------------------------
                         slack                                 14.137    

Slack (MET) :             14.274ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.353ns  (logic 0.707ns (30.053%)  route 1.646ns (69.947%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.356 - 33.333 ) 
    Source Clock Delay      (SCD):    3.383ns = ( 20.050 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.738    18.405    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.501 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.050    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.459    20.509 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.093    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X21Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.217 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.061    22.278    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y98         LUT6 (Prop_lut6_I4_O)        0.124    22.402 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X29Y98         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.921 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y98         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.324    36.680    
                         clock uncertainty           -0.035    36.645    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)        0.031    36.676    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.676    
                         arrival time                         -22.402    
  -------------------------------------------------------------------
                         slack                                 14.274    

Slack (MET) :             14.291ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.344ns  (logic 0.707ns (30.163%)  route 1.637ns (69.837%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 36.353 - 33.333 ) 
    Source Clock Delay      (SCD):    3.383ns = ( 20.050 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.738    18.405    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.501 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.050    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.459    20.509 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.681    21.189    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X20Y99         LUT6 (Prop_lut6_I4_O)        0.124    21.313 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.956    22.269    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X19Y99         LUT6 (Prop_lut6_I1_O)        0.124    22.393 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.393    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X19Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.921 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.432    36.353    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X19Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.338    36.691    
                         clock uncertainty           -0.035    36.656    
    SLICE_X19Y99         FDRE (Setup_fdre_C_D)        0.029    36.685    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.685    
                         arrival time                         -22.393    
  -------------------------------------------------------------------
                         slack                                 14.291    

Slack (MET) :             14.439ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.235ns  (logic 0.707ns (31.635%)  route 1.528ns (68.365%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.356 - 33.333 ) 
    Source Clock Delay      (SCD):    3.383ns = ( 20.050 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.738    18.405    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.501 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.050    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.459    20.509 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.093    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X21Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.217 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.943    22.160    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X28Y99         LUT4 (Prop_lut4_I2_O)        0.124    22.284 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.284    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X28Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.921 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.324    36.680    
                         clock uncertainty           -0.035    36.645    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.079    36.724    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                         -22.284    
  -------------------------------------------------------------------
                         slack                                 14.439    

Slack (MET) :             14.449ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.264ns  (logic 0.736ns (32.511%)  route 1.528ns (67.489%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.356 - 33.333 ) 
    Source Clock Delay      (SCD):    3.383ns = ( 20.050 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.738    18.405    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.501 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.050    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.459    20.509 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.093    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X21Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.217 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.943    22.160    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X28Y99         LUT5 (Prop_lut5_I3_O)        0.153    22.313 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.313    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X28Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.921 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.324    36.680    
                         clock uncertainty           -0.035    36.645    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.118    36.763    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.763    
                         arrival time                         -22.313    
  -------------------------------------------------------------------
                         slack                                 14.449    

Slack (MET) :             14.598ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.028ns  (logic 0.707ns (34.867%)  route 1.321ns (65.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.356 - 33.333 ) 
    Source Clock Delay      (SCD):    3.383ns = ( 20.050 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.738    18.405    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.501 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.050    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.459    20.509 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.093    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X21Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.217 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.736    21.953    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y99         LUT2 (Prop_lut2_I0_O)        0.124    22.077 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.077    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X31Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.921 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y99         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.324    36.680    
                         clock uncertainty           -0.035    36.645    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.031    36.676    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.676    
                         arrival time                         -22.077    
  -------------------------------------------------------------------
                         slack                                 14.598    

Slack (MET) :             14.631ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.995ns  (logic 0.707ns (35.438%)  route 1.288ns (64.562%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.356 - 33.333 ) 
    Source Clock Delay      (SCD):    3.383ns = ( 20.050 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.738    18.405    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.501 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.050    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.459    20.509 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.093    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X21Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.217 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.703    21.921    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y98         LUT3 (Prop_lut3_I1_O)        0.124    22.045 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.045    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X29Y98         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.921 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y98         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.324    36.680    
                         clock uncertainty           -0.035    36.645    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)        0.031    36.676    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.676    
                         arrival time                         -22.045    
  -------------------------------------------------------------------
                         slack                                 14.631    

Slack (MET) :             14.679ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.991ns  (logic 0.703ns (35.308%)  route 1.288ns (64.692%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 36.356 - 33.333 ) 
    Source Clock Delay      (SCD):    3.383ns = ( 20.050 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.738    18.405    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.501 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.549    20.050    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X19Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y98         FDRE (Prop_fdre_C_Q)         0.459    20.509 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.585    21.093    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X21Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.217 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.703    21.921    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y98         LUT4 (Prop_lut4_I2_O)        0.120    22.041 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.041    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X29Y98         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.497    34.830    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.921 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y98         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.324    36.680    
                         clock uncertainty           -0.035    36.645    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)        0.075    36.720    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -22.041    
  -------------------------------------------------------------------
                         slack                                 14.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.720 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.282    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y99         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDCE (Prop_fdce_C_Q)         0.141     1.423 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/Q
                         net (fo=1, routed)           0.056     1.479    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0_n_0
    SLICE_X29Y99         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.800     0.800    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.829 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.661    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y99         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                         clock pessimism             -0.379     1.282    
    SLICE_X29Y99         FDCE (Hold_fdce_C_D)         0.078     1.360    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.720 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.282    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y99         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDCE (Prop_fdce_C_Q)         0.141     1.423 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.479    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X29Y99         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.800     0.800    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.829 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.661    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y99         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.379     1.282    
    SLICE_X29Y99         FDPE (Hold_fdpe_C_D)         0.075     1.357    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.445%)  route 0.121ns (48.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.720 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.279    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X21Y99         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y99         FDPE (Prop_fdpe_C_Q)         0.128     1.407 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.121     1.528    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X18Y99         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.800     0.800    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.829 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.657    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X18Y99         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.343     1.314    
    SLICE_X18Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.376    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.530%)  route 0.118ns (45.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.720 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.282    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X27Y98         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDCE (Prop_fdce_C_Q)         0.141     1.423 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.118     1.540    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X24Y98         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.800     0.800    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.829 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.660    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X24Y98         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.343     1.317    
    SLICE_X24Y98         FDCE (Hold_fdce_C_D)         0.070     1.387    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.720 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.282    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X33Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.423 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.102     1.525    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[5]
    SLICE_X32Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.570 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[4]_i_1/O
                         net (fo=1, routed)           0.000     1.570    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[4]
    SLICE_X32Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.800     0.800    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.829 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.661    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X32Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                         clock pessimism             -0.366     1.295    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.121     1.416    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.720 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.282    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X29Y99         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.423 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.153     1.576    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X26Y99         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.800     0.800    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.829 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.661    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X26Y99         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.363     1.298    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.415    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.151%)  route 0.063ns (27.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.720 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.279    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.164     1.443 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.063     1.506    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X29Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.800     0.800    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.829 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.658    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.366     1.292    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.046     1.338    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.720 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.279    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.148     1.427 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.059     1.486    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X29Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.800     0.800    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.829 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.658    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.366     1.292    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.022     1.314    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.720 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.279    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X21Y99         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y99         FDCE (Prop_fdce_C_Q)         0.141     1.420 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/Q
                         net (fo=1, routed)           0.110     1.530    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4_n_0
    SLICE_X21Y99         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.800     0.800    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.829 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.659    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X21Y99         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                         clock pessimism             -0.380     1.279    
    SLICE_X21Y99         FDCE (Hold_fdce_C_D)         0.076     1.355    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.520%)  route 0.112ns (40.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.720 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.279    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.164     1.443 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.112     1.554    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X26Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.800     0.800    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.829 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.658    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.363     1.295    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.076     1.371    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X19Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X24Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X24Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X24Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X24Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X24Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X24Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X28Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X32Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X32Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y98   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y97   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y97   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X22Y82   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X22Y82   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X32Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X32Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X26Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X32Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X32Y97   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X18Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X18Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.814ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.300ns  (logic 0.825ns (19.188%)  route 3.475ns (80.812%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 36.106 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.457    18.124    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.220 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.549    19.769    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.459    20.228 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.216    21.443    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X21Y98         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X21Y98         LUT4 (Prop_lut4_I0_O)        0.124    22.326 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.154    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y97         LUT5 (Prop_lut5_I4_O)        0.118    23.272 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.796    24.068    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X20Y95         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.250    34.583    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.674 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.432    36.106    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X20Y95         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.219    36.325    
                         clock uncertainty           -0.035    36.289    
    SLICE_X20Y95         FDCE (Setup_fdce_C_CE)      -0.407    35.882    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.882    
                         arrival time                         -24.068    
  -------------------------------------------------------------------
                         slack                                 11.814    

Slack (MET) :             11.869ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.245ns  (logic 0.825ns (19.436%)  route 3.420ns (80.564%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 36.106 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.457    18.124    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.220 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.549    19.769    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.459    20.228 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.216    21.443    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X21Y98         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X21Y98         LUT4 (Prop_lut4_I0_O)        0.124    22.326 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.154    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y97         LUT5 (Prop_lut5_I4_O)        0.118    23.272 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.741    24.013    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X27Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.250    34.583    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.674 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.432    36.106    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X27Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.219    36.325    
                         clock uncertainty           -0.035    36.289    
    SLICE_X27Y89         FDRE (Setup_fdre_C_CE)      -0.407    35.882    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.882    
                         arrival time                         -24.013    
  -------------------------------------------------------------------
                         slack                                 11.869    

Slack (MET) :             11.871ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.243ns  (logic 0.825ns (19.445%)  route 3.418ns (80.555%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 36.106 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.457    18.124    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.220 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.549    19.769    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.459    20.228 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.216    21.443    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X21Y98         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X21Y98         LUT4 (Prop_lut4_I0_O)        0.124    22.326 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.154    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y97         LUT5 (Prop_lut5_I4_O)        0.118    23.272 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.739    24.011    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y90         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.250    34.583    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.674 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.432    36.106    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y90         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.219    36.325    
                         clock uncertainty           -0.035    36.289    
    SLICE_X31Y90         FDCE (Setup_fdce_C_CE)      -0.407    35.882    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.882    
                         arrival time                         -24.011    
  -------------------------------------------------------------------
                         slack                                 11.871    

Slack (MET) :             11.955ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.197ns  (logic 0.825ns (19.656%)  route 3.372ns (80.344%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 36.108 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.457    18.124    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.220 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.549    19.769    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.459    20.228 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.216    21.443    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X21Y98         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X21Y98         LUT4 (Prop_lut4_I0_O)        0.124    22.326 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.154    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y97         LUT5 (Prop_lut5_I4_O)        0.118    23.272 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.693    23.966    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y93         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.250    34.583    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.674 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.108    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y93         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.219    36.327    
                         clock uncertainty           -0.035    36.291    
    SLICE_X26Y93         FDCE (Setup_fdce_C_CE)      -0.371    35.920    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.920    
                         arrival time                         -23.966    
  -------------------------------------------------------------------
                         slack                                 11.955    

Slack (MET) :             11.969ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.183ns  (logic 0.825ns (19.723%)  route 3.358ns (80.277%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 36.108 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.457    18.124    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.220 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.549    19.769    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.459    20.228 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.216    21.443    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X21Y98         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X21Y98         LUT4 (Prop_lut4_I0_O)        0.124    22.326 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.154    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y97         LUT5 (Prop_lut5_I4_O)        0.118    23.272 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.679    23.952    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y94         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.250    34.583    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.674 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.108    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y94         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.219    36.327    
                         clock uncertainty           -0.035    36.291    
    SLICE_X26Y94         FDCE (Setup_fdce_C_CE)      -0.371    35.920    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.920    
                         arrival time                         -23.952    
  -------------------------------------------------------------------
                         slack                                 11.969    

Slack (MET) :             12.056ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.095ns  (logic 0.825ns (20.146%)  route 3.270ns (79.854%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 36.107 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.457    18.124    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.220 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.549    19.769    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.459    20.228 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.216    21.443    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X21Y98         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X21Y98         LUT4 (Prop_lut4_I0_O)        0.124    22.326 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.154    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y97         LUT5 (Prop_lut5_I4_O)        0.118    23.272 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.591    23.864    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y92         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.250    34.583    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.674 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.433    36.107    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y92         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.219    36.326    
                         clock uncertainty           -0.035    36.290    
    SLICE_X26Y92         FDRE (Setup_fdre_C_CE)      -0.371    35.919    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.919    
                         arrival time                         -23.864    
  -------------------------------------------------------------------
                         slack                                 12.056    

Slack (MET) :             12.056ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.095ns  (logic 0.825ns (20.146%)  route 3.270ns (79.854%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 36.107 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.457    18.124    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.220 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.549    19.769    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.459    20.228 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.216    21.443    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X21Y98         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X21Y98         LUT4 (Prop_lut4_I0_O)        0.124    22.326 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.154    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y97         LUT5 (Prop_lut5_I4_O)        0.118    23.272 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.591    23.864    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y92         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.250    34.583    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.674 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.433    36.107    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y92         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.219    36.326    
                         clock uncertainty           -0.035    36.290    
    SLICE_X26Y92         FDRE (Setup_fdre_C_CE)      -0.371    35.919    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.919    
                         arrival time                         -23.864    
  -------------------------------------------------------------------
                         slack                                 12.056    

Slack (MET) :             12.056ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.095ns  (logic 0.825ns (20.146%)  route 3.270ns (79.854%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 36.107 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.457    18.124    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.220 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.549    19.769    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.459    20.228 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.216    21.443    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X21Y98         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X21Y98         LUT4 (Prop_lut4_I0_O)        0.124    22.326 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.154    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y97         LUT5 (Prop_lut5_I4_O)        0.118    23.272 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.591    23.864    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y92         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.250    34.583    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.674 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.433    36.107    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y92         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.219    36.326    
                         clock uncertainty           -0.035    36.290    
    SLICE_X26Y92         FDRE (Setup_fdre_C_CE)      -0.371    35.919    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.919    
                         arrival time                         -23.864    
  -------------------------------------------------------------------
                         slack                                 12.056    

Slack (MET) :             12.270ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.045ns  (logic 0.831ns (20.541%)  route 3.214ns (79.459%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 36.106 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.457    18.124    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.220 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.549    19.769    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.459    20.228 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.216    21.443    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X21Y98         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X21Y98         LUT4 (Prop_lut4_I0_O)        0.124    22.326 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.154    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.278 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.536    23.814    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X29Y90         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.250    34.583    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.674 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.432    36.106    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y90         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.219    36.325    
                         clock uncertainty           -0.035    36.289    
    SLICE_X29Y90         FDCE (Setup_fdce_C_CE)      -0.205    36.084    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.084    
                         arrival time                         -23.814    
  -------------------------------------------------------------------
                         slack                                 12.270    

Slack (MET) :             12.270ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.045ns  (logic 0.831ns (20.541%)  route 3.214ns (79.459%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 36.106 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.457    18.124    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.220 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.549    19.769    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.459    20.228 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.216    21.443    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X21Y98         LUT3 (Prop_lut3_I1_O)        0.124    21.567 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.635    22.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X21Y98         LUT4 (Prop_lut4_I0_O)        0.124    22.326 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.828    23.154    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X29Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.278 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.536    23.814    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X29Y90         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.250    34.583    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.674 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.432    36.106    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y90         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.219    36.325    
                         clock uncertainty           -0.035    36.289    
    SLICE_X29Y90         FDCE (Setup_fdce_C_CE)      -0.205    36.084    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.084    
                         arrival time                         -23.814    
  -------------------------------------------------------------------
                         slack                                 12.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.540     0.540    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.566 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.125    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y98         FDRE (Prop_fdre_C_Q)         0.141     1.266 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.450    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X20Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.495 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.495    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X20Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.631     0.631    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.660 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.490    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.365     1.125    
    SLICE_X20Y98         FDRE (Hold_fdre_C_D)         0.091     1.216    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.540     0.540    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.566 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.125    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y98         FDRE (Prop_fdre_C_Q)         0.141     1.266 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.237     1.503    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X20Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.548 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.548    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X20Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.631     0.631    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.660 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.490    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.365     1.125    
    SLICE_X20Y98         FDRE (Hold_fdre_C_D)         0.092     1.217    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.269%)  route 0.244ns (56.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.540     0.540    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.566 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.125    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y98         FDRE (Prop_fdre_C_Q)         0.141     1.266 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.244     1.510    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X20Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.555 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.555    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X20Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.631     0.631    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.660 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829     1.490    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.365     1.125    
    SLICE_X20Y98         FDRE (Hold_fdre_C_D)         0.092     1.217    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.763ns  (logic 0.212ns (27.784%)  route 0.551ns (72.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 18.154 - 16.667 ) 
    Source Clock Delay      (SCD):    1.128ns = ( 17.794 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.540    17.207    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.233 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.794    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y98         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDCE (Prop_fdce_C_Q)         0.167    17.961 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.370    18.331    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y98         LUT5 (Prop_lut5_I1_O)        0.045    18.376 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.557    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X16Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.631    17.298    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.327 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.154    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.099    18.055    
    SLICE_X16Y98         FDRE (Hold_fdre_C_CE)       -0.032    18.023    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.023    
                         arrival time                          18.557    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.763ns  (logic 0.212ns (27.784%)  route 0.551ns (72.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 18.154 - 16.667 ) 
    Source Clock Delay      (SCD):    1.128ns = ( 17.794 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.540    17.207    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.233 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.794    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y98         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDCE (Prop_fdce_C_Q)         0.167    17.961 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.370    18.331    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y98         LUT5 (Prop_lut5_I1_O)        0.045    18.376 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.557    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X16Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.631    17.298    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.327 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.154    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.099    18.055    
    SLICE_X16Y98         FDRE (Hold_fdre_C_CE)       -0.032    18.023    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.023    
                         arrival time                          18.557    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.763ns  (logic 0.212ns (27.784%)  route 0.551ns (72.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 18.154 - 16.667 ) 
    Source Clock Delay      (SCD):    1.128ns = ( 17.794 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.540    17.207    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.233 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.794    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y98         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDCE (Prop_fdce_C_Q)         0.167    17.961 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.370    18.331    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y98         LUT5 (Prop_lut5_I1_O)        0.045    18.376 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.557    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X16Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.631    17.298    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.327 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.154    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.099    18.055    
    SLICE_X16Y98         FDRE (Hold_fdre_C_CE)       -0.032    18.023    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.023    
                         arrival time                          18.557    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.763ns  (logic 0.212ns (27.784%)  route 0.551ns (72.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 18.154 - 16.667 ) 
    Source Clock Delay      (SCD):    1.128ns = ( 17.794 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.540    17.207    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.233 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.794    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y98         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDCE (Prop_fdce_C_Q)         0.167    17.961 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.370    18.331    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y98         LUT5 (Prop_lut5_I1_O)        0.045    18.376 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.557    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X16Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.631    17.298    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.327 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.154    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X16Y98         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.099    18.055    
    SLICE_X16Y98         FDRE (Hold_fdre_C_CE)       -0.032    18.023    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.023    
                         arrival time                          18.557    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.797ns  (logic 0.191ns (23.953%)  route 0.606ns (76.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 18.156 - 16.667 ) 
    Source Clock Delay      (SCD):    1.127ns = ( 17.793 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.540    17.207    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.233 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.561    17.793    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDCE (Prop_fdce_C_Q)         0.146    17.939 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.339    18.278    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y98         LUT1 (Prop_lut1_I0_O)        0.045    18.323 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.267    18.591    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.631    17.298    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.327 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829    18.156    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X15Y96         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.363    17.793    
    SLICE_X15Y96         FDCE (Hold_fdce_C_D)         0.077    17.870    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.870    
                         arrival time                          18.591    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.048ns  (logic 0.212ns (20.224%)  route 0.836ns (79.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 18.156 - 16.667 ) 
    Source Clock Delay      (SCD):    1.128ns = ( 17.794 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.540    17.207    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.233 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.794    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y98         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDCE (Prop_fdce_C_Q)         0.167    17.961 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.370    18.331    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y98         LUT5 (Prop_lut5_I1_O)        0.045    18.376 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.466    18.843    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.631    17.298    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.327 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829    18.156    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.099    18.057    
    SLICE_X22Y99         FDRE (Hold_fdre_C_CE)       -0.012    18.045    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.045    
                         arrival time                          18.843    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.048ns  (logic 0.212ns (20.224%)  route 0.836ns (79.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 18.156 - 16.667 ) 
    Source Clock Delay      (SCD):    1.128ns = ( 17.794 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.540    17.207    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.233 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    17.794    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X10Y98         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDCE (Prop_fdce_C_Q)         0.167    17.961 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.370    18.331    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y98         LUT5 (Prop_lut5_I1_O)        0.045    18.376 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.466    18.843    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.631    17.298    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.327 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.829    18.156    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.099    18.057    
    SLICE_X22Y99         FDRE (Hold_fdre_C_CE)       -0.012    18.045    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.045    
                         arrival time                          18.843    
  -------------------------------------------------------------------
                         slack                                  0.797    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X20Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X20Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y96   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X22Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X22Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X16Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X16Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X16Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X22Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X20Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X20Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y96   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X22Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X22Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X16Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X16Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X16Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X22Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X16Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X20Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X20Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X15Y96   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X22Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X22Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X16Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X16Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X16Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X22Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X16Y98   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10mhz_mb_system_clk_wiz_0_0
  To Clock:  clk_10mhz_mb_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Product_out1_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Compare_To_Constant_out1_last_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@100.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        96.967ns  (logic 56.999ns (58.782%)  route 39.968ns (41.218%))
  Logic Levels:           274  (CARRY4=240 LUT1=1 LUT3=1 LUT4=3 LUT5=25 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 98.653 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.619    -0.722    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X2Y31          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Product_out1_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518    -0.204 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Product_out1_1_reg[1]/Q
                         net (fo=2, routed)           1.075     0.872    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_6_1[1]
    SLICE_X1Y31          LUT4 (Prop_lut4_I0_O)        0.124     0.996 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_62/O
                         net (fo=1, routed)           0.000     0.996    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_62_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.528 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.528    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_37_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.642 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.642    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_19_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.756    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_9_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.913 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_6/CO[1]
                         net (fo=1, routed)           1.015     2.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X1Y54          LUT6 (Prop_lut6_I3_O)        0.329     3.257 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/PhaseRef[28]_INST_0_i_3/O
                         net (fo=2, routed)           0.813     4.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/PhaseRef[28]_INST_0_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     4.194 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/PhaseRef[28]_INST_0_i_1/O
                         net (fo=204, routed)         1.539     5.733    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold2/In_last_value_reg[16]_1
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124     5.857 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold2/i__carry_i_5__2/O
                         net (fo=1, routed)           0.789     6.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1120_0[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.282 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.399    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__0_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.516    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.633 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.633    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__2_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__4_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.096 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__5/CO[2]
                         net (fo=2, routed)           1.061     9.157    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/CO[0]
    SLICE_X2Y44          LUT3 (Prop_lut3_I1_O)        0.310     9.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_346/O
                         net (fo=1, routed)           0.000     9.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_346_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_238/CO[3]
                         net (fo=1, routed)           0.000     9.980    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_238_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.097    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_157_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.214    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_96_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.331 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.331    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_53_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_29_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.565 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.566    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_14_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_6/CO[3]
                         net (fo=32, routed)          1.364    12.047    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[27]
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.124    12.171 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_711/O
                         net (fo=1, routed)           0.000    12.171    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_711_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.721 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    12.721    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_573_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.835 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.835    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_445_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.949    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_329_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    13.063    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_228_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.177    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_147_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    13.291    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_86_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.001    13.406    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_49_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.677 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_27/CO[0]
                         net (fo=31, routed)          1.297    14.974    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X1Y43          LUT5 (Prop_lut5_I0_O)        0.373    15.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_715/O
                         net (fo=1, routed)           0.000    15.347    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_715_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.897 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    15.897    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_578_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.011 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_450/CO[3]
                         net (fo=1, routed)           0.000    16.011    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_450_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.125 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    16.125    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_334_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.239 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.239    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_233_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.353 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_152/CO[3]
                         net (fo=1, routed)           0.000    16.353    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_152_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_91_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.001    16.582    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_51_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_28/CO[0]
                         net (fo=31, routed)          0.994    17.847    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.373    18.220 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_824/O
                         net (fo=1, routed)           0.000    18.220    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_824_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.770 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    18.770    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_688_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    18.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_553_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.998 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.001    18.999    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_425_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.113 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.113    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_309_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.227 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.227    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_208_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_127_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.455 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.455    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_78_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_45/CO[0]
                         net (fo=31, routed)          1.235    20.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X8Y45          LUT5 (Prop_lut5_I0_O)        0.373    21.334 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_828/O
                         net (fo=1, routed)           0.000    21.334    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_828_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    21.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_693_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_558_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.101 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    22.101    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_430_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_314_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.335 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.001    22.336    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_213_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.453 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    22.453    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_132_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    22.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_80_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.824 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_46/CO[0]
                         net (fo=31, routed)          1.098    23.921    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.367    24.288 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_832/O
                         net (fo=1, routed)           0.000    24.288    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_832_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.838 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    24.838    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_698_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.952 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    24.952    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_563_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_435_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.180 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_319/CO[3]
                         net (fo=1, routed)           0.000    25.180    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_319_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    25.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_218_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.001    25.409    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_137_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.523 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    25.523    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_82_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.794 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_47/CO[0]
                         net (fo=31, routed)          0.983    26.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.373    27.150 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_836/O
                         net (fo=1, routed)           0.000    27.150    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_836_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.700 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_703/CO[3]
                         net (fo=1, routed)           0.000    27.700    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_703_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.814 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    27.814    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_568_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.928 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_440/CO[3]
                         net (fo=1, routed)           0.000    27.928    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_440_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    28.042    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_324_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    28.156    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_223_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    28.270    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_142_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.001    28.385    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_84_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.656 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_48/CO[0]
                         net (fo=31, routed)          1.182    29.838    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.373    30.211 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_925/O
                         net (fo=1, routed)           0.000    30.211    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_925_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.744 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000    30.744    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_801_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    30.861    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_668_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.978 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    30.978    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_533_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.095 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.095    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_405_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.212 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000    31.212    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_289_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.329 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    31.329    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_188_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.446 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    31.446    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_119_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.700 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_74/CO[0]
                         net (fo=31, routed)          1.106    32.806    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.367    33.173 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_929/O
                         net (fo=1, routed)           0.000    33.173    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_929_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.706 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_806/CO[3]
                         net (fo=1, routed)           0.000    33.706    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_806_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.823 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    33.823    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_673_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.940 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    33.940    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_538_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.057 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    34.057    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_410_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.174 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    34.174    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_294_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    34.291    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_193_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.408 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    34.408    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_121_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.662 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_75/CO[0]
                         net (fo=31, routed)          1.181    35.843    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.367    36.210 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_933/O
                         net (fo=1, routed)           0.000    36.210    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_933_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.743 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    36.743    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_811_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.860 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_678/CO[3]
                         net (fo=1, routed)           0.000    36.860    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_678_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    36.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_543_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    37.094    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_415_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    37.211    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_299_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.328    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_198_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.445    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_123_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.699 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_76/CO[0]
                         net (fo=31, routed)          1.043    38.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.367    39.109 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_937/O
                         net (fo=1, routed)           0.000    39.109    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_937_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.659 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    39.659    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_816_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.773 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_683/CO[3]
                         net (fo=1, routed)           0.000    39.773    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_683_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    39.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_548_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.001 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    40.001    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_420_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.115 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    40.115    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_304_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.229 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    40.229    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_203_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    40.343    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_125_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.614 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_77/CO[0]
                         net (fo=31, routed)          1.118    41.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.373    42.105 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1006/O
                         net (fo=1, routed)           0.000    42.105    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1006_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.655 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.655    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_902_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    42.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_781_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_648/CO[3]
                         net (fo=1, routed)           0.000    42.883    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_648_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    42.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_513_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.111 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    43.111    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_385_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.225 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.225    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_269_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    43.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_180_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_115/CO[0]
                         net (fo=31, routed)          1.112    44.723    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    45.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    45.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_907_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    45.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_786_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.801 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    45.801    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_653_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    45.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_518_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.035 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    46.035    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_390_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.152 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    46.152    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_274_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.269 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    46.269    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_182_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.523 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_116/CO[0]
                         net (fo=31, routed)          1.024    47.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.367    47.914 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1014/O
                         net (fo=1, routed)           0.000    47.914    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1014_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    48.464    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_912_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.578 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_791/CO[3]
                         net (fo=1, routed)           0.000    48.578    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_791_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_658/CO[3]
                         net (fo=1, routed)           0.000    48.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_658_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.806 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    48.806    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_523_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    48.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_395_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    49.034    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_279_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    49.148    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_184_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.419 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_117/CO[0]
                         net (fo=31, routed)          1.218    50.637    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X9Y33          LUT5 (Prop_lut5_I0_O)        0.373    51.010 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1018/O
                         net (fo=1, routed)           0.000    51.010    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1018_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.560 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    51.560    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_917_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.674 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    51.674    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_796_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.788 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    51.788    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_663_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.902 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    51.902    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_528_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.016 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    52.016    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_400_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.130 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000    52.130    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_284_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.244 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    52.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_186_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.515 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_118/CO[0]
                         net (fo=31, routed)          1.108    53.623    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X7Y32          LUT5 (Prop_lut5_I0_O)        0.373    53.996 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1067/O
                         net (fo=1, routed)           0.000    53.996    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1067_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_983/CO[3]
                         net (fo=1, routed)           0.000    54.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_983_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.660 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    54.660    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_882_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.774 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    54.774    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_761_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.888 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    54.888    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_628_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.002 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    55.002    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_493_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.116 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    55.116    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_365_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.230 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    55.230    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_261_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.501 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_176/CO[0]
                         net (fo=31, routed)          1.097    56.598    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.373    56.971 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1071/O
                         net (fo=1, routed)           0.000    56.971    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1071_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.521 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    57.521    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_988_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_887/CO[3]
                         net (fo=1, routed)           0.000    57.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_887_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.749 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    57.749    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_766_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    57.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_633_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    57.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_498_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.091 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_370/CO[3]
                         net (fo=1, routed)           0.000    58.091    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_370_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.205 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    58.205    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_263_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.476 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_177/CO[0]
                         net (fo=31, routed)          0.996    59.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.373    59.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1075/O
                         net (fo=1, routed)           0.000    59.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1075_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.395 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    60.395    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_993_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.509 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    60.509    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_892_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.623 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    60.623    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_771_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.737 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_638/CO[3]
                         net (fo=1, routed)           0.000    60.737    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_638_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.851 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    60.851    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_503_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    60.965    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_375_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.079 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    61.079    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_265_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_178/CO[0]
                         net (fo=31, routed)          1.203    62.553    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.373    62.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1079/O
                         net (fo=1, routed)           0.000    62.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1079_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.459 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    63.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_998_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.576 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_897/CO[3]
                         net (fo=1, routed)           0.000    63.576    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_897_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.693 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.000    63.693    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_776_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.810 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    63.810    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_643_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.927 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    63.927    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_508_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.044 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    64.044    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_380_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.161 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    64.161    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_267_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.415 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_179/CO[0]
                         net (fo=31, routed)          1.050    65.465    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.367    65.832 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1107/O
                         net (fo=1, routed)           0.000    65.832    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1107_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.382 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    66.382    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1044_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_963/CO[3]
                         net (fo=1, routed)           0.000    66.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_963_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    66.610    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_862_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    66.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_741_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.838 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_608/CO[3]
                         net (fo=1, routed)           0.000    66.838    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_608_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.952 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    66.952    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_473_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    67.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_357_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.337 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_257/CO[0]
                         net (fo=31, routed)          1.086    68.422    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X17Y31         LUT5 (Prop_lut5_I0_O)        0.373    68.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1111/O
                         net (fo=1, routed)           0.000    68.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1111_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.345 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    69.345    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1049_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.459 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_968/CO[3]
                         net (fo=1, routed)           0.000    69.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_968_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.573 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_867/CO[3]
                         net (fo=1, routed)           0.000    69.573    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_867_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.687 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_746/CO[3]
                         net (fo=1, routed)           0.000    69.687    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_746_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.801 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    69.801    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_613_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.915 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    69.915    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_478_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.029 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    70.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_359_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_258/CO[0]
                         net (fo=31, routed)          1.176    71.476    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I0_O)        0.373    71.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1115/O
                         net (fo=1, routed)           0.000    71.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1115_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.399 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    72.399    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1054_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.513 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_973/CO[3]
                         net (fo=1, routed)           0.000    72.513    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_973_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.627 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    72.627    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_872_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_751/CO[3]
                         net (fo=1, routed)           0.000    72.741    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_751_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    72.855    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_618_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.969 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    72.969    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_483_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    73.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_361_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.354 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_259/CO[0]
                         net (fo=31, routed)          1.039    74.393    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X12Y33         LUT5 (Prop_lut5_I0_O)        0.373    74.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1119/O
                         net (fo=1, routed)           0.000    74.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1119_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.299 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    75.299    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1059_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.416 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_978/CO[3]
                         net (fo=1, routed)           0.000    75.416    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_978_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.533 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_877/CO[3]
                         net (fo=1, routed)           0.000    75.533    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_877_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    75.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_756_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_623/CO[3]
                         net (fo=1, routed)           0.000    75.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_623_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    75.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_488_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.001 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    76.001    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_363_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    76.255 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_260/CO[0]
                         net (fo=31, routed)          0.916    77.171    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.367    77.538 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1135/O
                         net (fo=1, routed)           0.000    77.538    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1135_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    78.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1095_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.188 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    78.188    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1035_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.305 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    78.305    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_954_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.422 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    78.422    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_853_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.539 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    78.539    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_732_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.656 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    78.656    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_594_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.773 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    78.773    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_466_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.027 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_353/CO[0]
                         net (fo=31, routed)          1.114    80.141    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X20Y35         LUT5 (Prop_lut5_I0_O)        0.367    80.508 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    80.508    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1131_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.058 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    81.058    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1090_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    81.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1030_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.286 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_949/CO[3]
                         net (fo=1, routed)           0.000    81.286    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_949_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.400 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_848/CO[3]
                         net (fo=1, routed)           0.000    81.400    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_848_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.514 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    81.514    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_727_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.628 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    81.628    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_599_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    81.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_468_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.013 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_354/CO[0]
                         net (fo=31, routed)          1.346    83.358    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X20Y24         LUT5 (Prop_lut5_I0_O)        0.373    83.731 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1127/O
                         net (fo=1, routed)           0.000    83.731    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1127_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.281 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1085/CO[3]
                         net (fo=1, routed)           0.009    84.290    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1085_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    84.404    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1025_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_944/CO[3]
                         net (fo=1, routed)           0.000    84.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_944_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_843/CO[3]
                         net (fo=1, routed)           0.000    84.632    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_843_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.746 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_722/CO[3]
                         net (fo=1, routed)           0.000    84.746    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_722_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.860 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_589/CO[3]
                         net (fo=1, routed)           0.000    84.860    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_589_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    84.974    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_470_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_355/CO[0]
                         net (fo=31, routed)          0.683    85.928    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X19Y31         LUT5 (Prop_lut5_I0_O)        0.373    86.301 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1123/O
                         net (fo=1, routed)           0.000    86.301    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1123_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.851 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1080/CO[3]
                         net (fo=1, routed)           0.000    86.851    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1080_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    86.965    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1020_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.079 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    87.079    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_939_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.193 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    87.193    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_838_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.307 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    87.307    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_717_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.421 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    87.421    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_584_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.535 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    87.535    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_461_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.806 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_356/CO[0]
                         net (fo=31, routed)          0.910    88.716    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X16Y31         LUT5 (Prop_lut5_I0_O)        0.373    89.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1083/O
                         net (fo=1, routed)           0.000    89.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1083_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.639 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    89.639    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1019_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.753 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_938/CO[3]
                         net (fo=1, routed)           0.000    89.753    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_938_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    89.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_837_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.981 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000    89.981    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_716_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.095 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    90.095    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_583_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.209 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    90.209    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_460_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.323 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.615    90.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124    91.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_252/O
                         net (fo=1, routed)           0.767    91.829    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_252_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    92.409 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    92.409    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_171_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.523 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    92.523    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_110_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.637 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.637    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_69_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_40_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.865    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_22_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.979    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_10_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    93.218 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_5/O[2]
                         net (fo=1, routed)           1.081    94.299    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[27]
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.302    94.601 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_2/O
                         net (fo=1, routed)           1.041    95.642    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_2_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.124    95.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1/O
                         net (fo=2, routed)           0.480    96.246    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/D[0]
    SLICE_X0Y77          FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Compare_To_Constant_out1_last_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    G4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399   101.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    95.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    97.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.487    98.653    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/clk
    SLICE_X0Y77          FDRE                                         r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Compare_To_Constant_out1_last_value_reg/C
                         clock pessimism              0.493    99.146    
                         clock uncertainty           -0.106    99.040    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)       -0.062    98.978    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Compare_To_Constant_out1_last_value_reg
  -------------------------------------------------------------------
                         required time                         98.978    
                         arrival time                         -96.246    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Product_out1_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Subsystem4/Delay_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@100.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        96.973ns  (logic 56.999ns (58.778%)  route 39.974ns (41.222%))
  Logic Levels:           274  (CARRY4=240 LUT1=1 LUT3=1 LUT4=3 LUT5=25 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 98.653 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.619    -0.722    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X2Y31          FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Product_out1_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518    -0.204 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Product_out1_1_reg[1]/Q
                         net (fo=2, routed)           1.075     0.872    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_6_1[1]
    SLICE_X1Y31          LUT4 (Prop_lut4_I0_O)        0.124     0.996 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_62/O
                         net (fo=1, routed)           0.000     0.996    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_62_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.528 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.528    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_37_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.642 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.642    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_19_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.756    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_9_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.913 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold/PhaseRef[28]_INST_0_i_6/CO[1]
                         net (fo=1, routed)           1.015     2.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_reg[0]
    SLICE_X1Y54          LUT6 (Prop_lut6_I3_O)        0.329     3.257 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/PhaseRef[28]_INST_0_i_3/O
                         net (fo=2, routed)           0.813     4.070    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/PhaseRef[28]_INST_0_i_3_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124     4.194 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/PhaseRef[28]_INST_0_i_1/O
                         net (fo=204, routed)         1.539     5.733    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold2/In_last_value_reg[16]_1
    SLICE_X4Y31          LUT6 (Prop_lut6_I4_O)        0.124     5.857 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Sample_and_Hold2/i__carry_i_5__2/O
                         net (fo=1, routed)           0.789     6.645    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1120_0[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.282 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.282    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.399    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__0_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.516    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.633 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.633    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__2_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.750 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.750    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__3_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__4_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.096 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/_inferred__4/i__carry__5/CO[2]
                         net (fo=2, routed)           1.061     9.157    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/CO[0]
    SLICE_X2Y44          LUT3 (Prop_lut3_I1_O)        0.310     9.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_346/O
                         net (fo=1, routed)           0.000     9.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_346_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.980 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_238/CO[3]
                         net (fo=1, routed)           0.000     9.980    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_238_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.097 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_157/CO[3]
                         net (fo=1, routed)           0.000    10.097    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_157_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.214 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.214    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_96_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.331 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.331    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_53_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.448 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.448    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_29_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.565 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.001    10.566    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_14_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_6/CO[3]
                         net (fo=32, routed)          1.364    12.047    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[27]
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.124    12.171 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_711/O
                         net (fo=1, routed)           0.000    12.171    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_711_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.721 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_573/CO[3]
                         net (fo=1, routed)           0.000    12.721    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_573_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.835 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_445/CO[3]
                         net (fo=1, routed)           0.000    12.835    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_445_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.949 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    12.949    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_329_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    13.063    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_228_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.177    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_147_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    13.291    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_86_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.001    13.406    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_49_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.677 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_27/CO[0]
                         net (fo=31, routed)          1.297    14.974    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[26]
    SLICE_X1Y43          LUT5 (Prop_lut5_I0_O)        0.373    15.347 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_715/O
                         net (fo=1, routed)           0.000    15.347    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_715_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.897 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_578/CO[3]
                         net (fo=1, routed)           0.000    15.897    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_578_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.011 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_450/CO[3]
                         net (fo=1, routed)           0.000    16.011    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_450_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.125 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    16.125    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_334_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.239 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_233/CO[3]
                         net (fo=1, routed)           0.000    16.239    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_233_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.353 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_152/CO[3]
                         net (fo=1, routed)           0.000    16.353    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_152_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.467 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    16.467    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_91_n_0
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.581 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.001    16.582    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_51_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.853 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_28/CO[0]
                         net (fo=31, routed)          0.994    17.847    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[25]
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.373    18.220 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_824/O
                         net (fo=1, routed)           0.000    18.220    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_824_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.770 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    18.770    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_688_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_553/CO[3]
                         net (fo=1, routed)           0.000    18.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_553_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.998 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_425/CO[3]
                         net (fo=1, routed)           0.001    18.999    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_425_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.113 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.113    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_309_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.227 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_208/CO[3]
                         net (fo=1, routed)           0.000    19.227    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_208_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.341 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_127/CO[3]
                         net (fo=1, routed)           0.000    19.341    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_127_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.455 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    19.455    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_78_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.726 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_45/CO[0]
                         net (fo=31, routed)          1.235    20.961    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[24]
    SLICE_X8Y45          LUT5 (Prop_lut5_I0_O)        0.373    21.334 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_828/O
                         net (fo=1, routed)           0.000    21.334    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_828_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000    21.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_693_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.984 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    21.984    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_558_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.101 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_430/CO[3]
                         net (fo=1, routed)           0.000    22.101    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_430_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.218 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_314/CO[3]
                         net (fo=1, routed)           0.000    22.218    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_314_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.335 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.001    22.336    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_213_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.453 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    22.453    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_132_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.570 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_80/CO[3]
                         net (fo=1, routed)           0.000    22.570    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_80_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.824 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_46/CO[0]
                         net (fo=31, routed)          1.098    23.921    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[23]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.367    24.288 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_832/O
                         net (fo=1, routed)           0.000    24.288    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_832_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.838 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    24.838    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_698_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.952 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_563/CO[3]
                         net (fo=1, routed)           0.000    24.952    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_563_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_435_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.180 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_319/CO[3]
                         net (fo=1, routed)           0.000    25.180    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_319_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.294 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_218/CO[3]
                         net (fo=1, routed)           0.000    25.294    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_218_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.408 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_137/CO[3]
                         net (fo=1, routed)           0.001    25.409    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_137_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.523 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_82/CO[3]
                         net (fo=1, routed)           0.000    25.523    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_82_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.794 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_47/CO[0]
                         net (fo=31, routed)          0.983    26.777    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[22]
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.373    27.150 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_836/O
                         net (fo=1, routed)           0.000    27.150    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_836_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.700 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_703/CO[3]
                         net (fo=1, routed)           0.000    27.700    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_703_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.814 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_568/CO[3]
                         net (fo=1, routed)           0.000    27.814    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_568_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.928 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_440/CO[3]
                         net (fo=1, routed)           0.000    27.928    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_440_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.042 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_324/CO[3]
                         net (fo=1, routed)           0.000    28.042    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_324_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.156 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_223/CO[3]
                         net (fo=1, routed)           0.000    28.156    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_223_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.270 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000    28.270    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_142_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.384 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.001    28.385    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_84_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.656 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_48/CO[0]
                         net (fo=31, routed)          1.182    29.838    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[21]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.373    30.211 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_925/O
                         net (fo=1, routed)           0.000    30.211    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_925_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.744 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_801/CO[3]
                         net (fo=1, routed)           0.000    30.744    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_801_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.861 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_668/CO[3]
                         net (fo=1, routed)           0.000    30.861    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_668_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.978 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    30.978    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_533_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.095 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_405/CO[3]
                         net (fo=1, routed)           0.000    31.095    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_405_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.212 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_289/CO[3]
                         net (fo=1, routed)           0.000    31.212    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_289_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.329 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    31.329    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_188_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.446 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    31.446    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_119_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.700 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_74/CO[0]
                         net (fo=31, routed)          1.106    32.806    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[20]
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.367    33.173 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_929/O
                         net (fo=1, routed)           0.000    33.173    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_929_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.706 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_806/CO[3]
                         net (fo=1, routed)           0.000    33.706    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_806_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.823 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    33.823    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_673_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.940 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_538/CO[3]
                         net (fo=1, routed)           0.000    33.940    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_538_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.057 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_410/CO[3]
                         net (fo=1, routed)           0.000    34.057    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_410_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.174 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_294/CO[3]
                         net (fo=1, routed)           0.000    34.174    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_294_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.291 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    34.291    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_193_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.408 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    34.408    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_121_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    34.662 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_75/CO[0]
                         net (fo=31, routed)          1.181    35.843    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[19]
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.367    36.210 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_933/O
                         net (fo=1, routed)           0.000    36.210    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_933_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.743 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_811/CO[3]
                         net (fo=1, routed)           0.000    36.743    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_811_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.860 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_678/CO[3]
                         net (fo=1, routed)           0.000    36.860    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_678_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    36.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_543_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.094 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    37.094    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_415_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.211 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_299/CO[3]
                         net (fo=1, routed)           0.000    37.211    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_299_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.328 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.328    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_198_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.445 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.445    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_123_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.699 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_76/CO[0]
                         net (fo=31, routed)          1.043    38.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[18]
    SLICE_X11Y35         LUT5 (Prop_lut5_I0_O)        0.367    39.109 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_937/O
                         net (fo=1, routed)           0.000    39.109    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_937_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.659 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_816/CO[3]
                         net (fo=1, routed)           0.000    39.659    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_816_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.773 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_683/CO[3]
                         net (fo=1, routed)           0.000    39.773    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_683_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.887 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    39.887    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_548_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.001 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_420/CO[3]
                         net (fo=1, routed)           0.000    40.001    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_420_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.115 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_304/CO[3]
                         net (fo=1, routed)           0.000    40.115    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_304_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.229 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    40.229    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_203_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.343 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    40.343    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_125_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.614 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_77/CO[0]
                         net (fo=31, routed)          1.118    41.732    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[17]
    SLICE_X1Y35          LUT5 (Prop_lut5_I0_O)        0.373    42.105 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1006/O
                         net (fo=1, routed)           0.000    42.105    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1006_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.655 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.655    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_902_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.769 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    42.769    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_781_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.883 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_648/CO[3]
                         net (fo=1, routed)           0.000    42.883    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_648_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.997 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    42.997    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_513_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.111 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_385/CO[3]
                         net (fo=1, routed)           0.000    43.111    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_385_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.225 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    43.225    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_269_n_0
    SLICE_X1Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.339 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000    43.339    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_180_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_115/CO[0]
                         net (fo=31, routed)          1.112    44.723    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[16]
    SLICE_X2Y33          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    45.567 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_907/CO[3]
                         net (fo=1, routed)           0.000    45.567    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_907_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.684 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    45.684    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_786_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.801 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    45.801    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_653_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.918 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    45.918    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_518_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.035 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_390/CO[3]
                         net (fo=1, routed)           0.000    46.035    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_390_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.152 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    46.152    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_274_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.269 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    46.269    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_182_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    46.523 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_116/CO[0]
                         net (fo=31, routed)          1.024    47.547    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[15]
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.367    47.914 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1014/O
                         net (fo=1, routed)           0.000    47.914    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1014_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.464 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_912/CO[3]
                         net (fo=1, routed)           0.000    48.464    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_912_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.578 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_791/CO[3]
                         net (fo=1, routed)           0.000    48.578    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_791_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.692 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_658/CO[3]
                         net (fo=1, routed)           0.000    48.692    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_658_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.806 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    48.806    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_523_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.920 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_395/CO[3]
                         net (fo=1, routed)           0.000    48.920    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_395_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.034 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    49.034    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_279_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.148 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000    49.148    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_184_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.419 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_117/CO[0]
                         net (fo=31, routed)          1.218    50.637    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[14]
    SLICE_X9Y33          LUT5 (Prop_lut5_I0_O)        0.373    51.010 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1018/O
                         net (fo=1, routed)           0.000    51.010    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1018_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.560 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_917/CO[3]
                         net (fo=1, routed)           0.000    51.560    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_917_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.674 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_796/CO[3]
                         net (fo=1, routed)           0.000    51.674    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_796_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.788 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    51.788    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_663_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.902 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    51.902    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_528_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.016 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_400/CO[3]
                         net (fo=1, routed)           0.000    52.016    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_400_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.130 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_284/CO[3]
                         net (fo=1, routed)           0.000    52.130    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_284_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.244 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_186/CO[3]
                         net (fo=1, routed)           0.000    52.244    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_186_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.515 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_118/CO[0]
                         net (fo=31, routed)          1.108    53.623    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[13]
    SLICE_X7Y32          LUT5 (Prop_lut5_I0_O)        0.373    53.996 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1067/O
                         net (fo=1, routed)           0.000    53.996    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1067_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.546 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_983/CO[3]
                         net (fo=1, routed)           0.000    54.546    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_983_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.660 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_882/CO[3]
                         net (fo=1, routed)           0.000    54.660    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_882_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.774 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    54.774    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_761_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.888 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_628/CO[3]
                         net (fo=1, routed)           0.000    54.888    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_628_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.002 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    55.002    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_493_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.116 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    55.116    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_365_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.230 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    55.230    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_261_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    55.501 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_176/CO[0]
                         net (fo=31, routed)          1.097    56.598    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[12]
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.373    56.971 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1071/O
                         net (fo=1, routed)           0.000    56.971    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1071_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.521 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_988/CO[3]
                         net (fo=1, routed)           0.000    57.521    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_988_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.635 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_887/CO[3]
                         net (fo=1, routed)           0.000    57.635    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_887_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.749 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    57.749    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_766_n_0
    SLICE_X3Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.863 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_633/CO[3]
                         net (fo=1, routed)           0.000    57.863    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_633_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.977 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    57.977    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_498_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.091 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_370/CO[3]
                         net (fo=1, routed)           0.000    58.091    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_370_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.205 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_263/CO[3]
                         net (fo=1, routed)           0.000    58.205    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_263_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    58.476 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_177/CO[0]
                         net (fo=31, routed)          0.996    59.472    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[11]
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.373    59.845 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1075/O
                         net (fo=1, routed)           0.000    59.845    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1075_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.395 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_993/CO[3]
                         net (fo=1, routed)           0.000    60.395    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_993_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.509 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_892/CO[3]
                         net (fo=1, routed)           0.000    60.509    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_892_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.623 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    60.623    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_771_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.737 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_638/CO[3]
                         net (fo=1, routed)           0.000    60.737    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_638_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.851 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    60.851    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_503_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_375/CO[3]
                         net (fo=1, routed)           0.000    60.965    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_375_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.079 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_265/CO[3]
                         net (fo=1, routed)           0.000    61.079    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_265_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.350 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_178/CO[0]
                         net (fo=31, routed)          1.203    62.553    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[10]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.373    62.926 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1079/O
                         net (fo=1, routed)           0.000    62.926    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1079_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.459 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_998/CO[3]
                         net (fo=1, routed)           0.000    63.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_998_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.576 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_897/CO[3]
                         net (fo=1, routed)           0.000    63.576    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_897_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.693 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.000    63.693    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_776_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.810 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    63.810    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_643_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.927 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    63.927    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_508_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.044 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_380/CO[3]
                         net (fo=1, routed)           0.000    64.044    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_380_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.161 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_267/CO[3]
                         net (fo=1, routed)           0.000    64.161    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_267_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    64.415 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_179/CO[0]
                         net (fo=31, routed)          1.050    65.465    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[9]
    SLICE_X13Y29         LUT5 (Prop_lut5_I0_O)        0.367    65.832 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1107/O
                         net (fo=1, routed)           0.000    65.832    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1107_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.382 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    66.382    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1044_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.496 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_963/CO[3]
                         net (fo=1, routed)           0.000    66.496    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_963_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.610 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    66.610    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_862_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.724 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_741/CO[3]
                         net (fo=1, routed)           0.000    66.724    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_741_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.838 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_608/CO[3]
                         net (fo=1, routed)           0.000    66.838    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_608_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.952 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    66.952    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_473_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.066 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_357/CO[3]
                         net (fo=1, routed)           0.000    67.066    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_357_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    67.337 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_257/CO[0]
                         net (fo=31, routed)          1.086    68.422    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[8]
    SLICE_X17Y31         LUT5 (Prop_lut5_I0_O)        0.373    68.795 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1111/O
                         net (fo=1, routed)           0.000    68.795    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1111_n_0
    SLICE_X17Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.345 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    69.345    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1049_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.459 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_968/CO[3]
                         net (fo=1, routed)           0.000    69.459    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_968_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.573 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_867/CO[3]
                         net (fo=1, routed)           0.000    69.573    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_867_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.687 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_746/CO[3]
                         net (fo=1, routed)           0.000    69.687    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_746_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.801 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_613/CO[3]
                         net (fo=1, routed)           0.000    69.801    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_613_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.915 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    69.915    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_478_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.029 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    70.029    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_359_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    70.300 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_258/CO[0]
                         net (fo=31, routed)          1.176    71.476    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[7]
    SLICE_X15Y32         LUT5 (Prop_lut5_I0_O)        0.373    71.849 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1115/O
                         net (fo=1, routed)           0.000    71.849    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1115_n_0
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.399 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    72.399    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1054_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.513 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_973/CO[3]
                         net (fo=1, routed)           0.000    72.513    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_973_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.627 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    72.627    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_872_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.741 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_751/CO[3]
                         net (fo=1, routed)           0.000    72.741    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_751_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.855 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_618/CO[3]
                         net (fo=1, routed)           0.000    72.855    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_618_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.969 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    72.969    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_483_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.083 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_361/CO[3]
                         net (fo=1, routed)           0.000    73.083    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_361_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.354 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_259/CO[0]
                         net (fo=31, routed)          1.039    74.393    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[6]
    SLICE_X12Y33         LUT5 (Prop_lut5_I0_O)        0.373    74.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1119/O
                         net (fo=1, routed)           0.000    74.766    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1119_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.299 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    75.299    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1059_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.416 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_978/CO[3]
                         net (fo=1, routed)           0.000    75.416    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_978_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.533 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_877/CO[3]
                         net (fo=1, routed)           0.000    75.533    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_877_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.650 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    75.650    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_756_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.767 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_623/CO[3]
                         net (fo=1, routed)           0.000    75.767    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_623_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.884 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    75.884    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_488_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.001 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    76.001    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_363_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    76.255 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_260/CO[0]
                         net (fo=31, routed)          0.916    77.171    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[5]
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.367    77.538 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1135/O
                         net (fo=1, routed)           0.000    77.538    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1135_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.071 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    78.071    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1095_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.188 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    78.188    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1035_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.305 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_954/CO[3]
                         net (fo=1, routed)           0.000    78.305    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_954_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.422 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    78.422    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_853_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.539 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_732/CO[3]
                         net (fo=1, routed)           0.000    78.539    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_732_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.656 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_594/CO[3]
                         net (fo=1, routed)           0.000    78.656    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_594_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.773 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_466/CO[3]
                         net (fo=1, routed)           0.000    78.773    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_466_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    79.027 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_353/CO[0]
                         net (fo=31, routed)          1.114    80.141    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[4]
    SLICE_X20Y35         LUT5 (Prop_lut5_I0_O)        0.367    80.508 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    80.508    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1131_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.058 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1090/CO[3]
                         net (fo=1, routed)           0.000    81.058    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1090_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.172 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    81.172    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1030_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.286 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_949/CO[3]
                         net (fo=1, routed)           0.000    81.286    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_949_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.400 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_848/CO[3]
                         net (fo=1, routed)           0.000    81.400    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_848_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.514 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_727/CO[3]
                         net (fo=1, routed)           0.000    81.514    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_727_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.628 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_599/CO[3]
                         net (fo=1, routed)           0.000    81.628    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_599_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.742 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_468/CO[3]
                         net (fo=1, routed)           0.000    81.742    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_468_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.013 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_354/CO[0]
                         net (fo=31, routed)          1.346    83.358    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[3]
    SLICE_X20Y24         LUT5 (Prop_lut5_I0_O)        0.373    83.731 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1127/O
                         net (fo=1, routed)           0.000    83.731    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1127_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.281 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1085/CO[3]
                         net (fo=1, routed)           0.009    84.290    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1085_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.404 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    84.404    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1025_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.518 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_944/CO[3]
                         net (fo=1, routed)           0.000    84.518    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_944_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.632 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_843/CO[3]
                         net (fo=1, routed)           0.000    84.632    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_843_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.746 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_722/CO[3]
                         net (fo=1, routed)           0.000    84.746    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_722_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.860 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_589/CO[3]
                         net (fo=1, routed)           0.000    84.860    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_589_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.974 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    84.974    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_470_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    85.245 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_355/CO[0]
                         net (fo=31, routed)          0.683    85.928    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[2]
    SLICE_X19Y31         LUT5 (Prop_lut5_I0_O)        0.373    86.301 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1123/O
                         net (fo=1, routed)           0.000    86.301    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1123_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.851 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1080/CO[3]
                         net (fo=1, routed)           0.000    86.851    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1080_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.965 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    86.965    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1020_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.079 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_939/CO[3]
                         net (fo=1, routed)           0.000    87.079    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_939_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.193 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    87.193    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_838_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.307 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_717/CO[3]
                         net (fo=1, routed)           0.000    87.307    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_717_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.421 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    87.421    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_584_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.535 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_461/CO[3]
                         net (fo=1, routed)           0.000    87.535    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_461_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    87.806 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_356/CO[0]
                         net (fo=31, routed)          0.910    88.716    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[1]
    SLICE_X16Y31         LUT5 (Prop_lut5_I0_O)        0.373    89.089 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1083/O
                         net (fo=1, routed)           0.000    89.089    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1083_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.639 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    89.639    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_1019_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.753 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_938/CO[3]
                         net (fo=1, routed)           0.000    89.753    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_938_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.867 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_837/CO[3]
                         net (fo=1, routed)           0.000    89.867    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_837_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.981 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_716/CO[3]
                         net (fo=1, routed)           0.000    89.981    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_716_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.095 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_583/CO[3]
                         net (fo=1, routed)           0.000    90.095    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_583_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.209 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    90.209    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_460_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.323 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_352/CO[3]
                         net (fo=1, routed)           0.615    90.938    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c10_in[0]
    SLICE_X16Y38         LUT1 (Prop_lut1_I0_O)        0.124    91.062 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_252/O
                         net (fo=1, routed)           0.767    91.829    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_252_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    92.409 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_171/CO[3]
                         net (fo=1, routed)           0.000    92.409    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_171_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.523 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    92.523    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_110_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.637 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.637    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_69_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.751 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    92.751    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_40_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.865 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    92.865    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_22_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.979 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    92.979    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_10_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    93.218 f  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg_reg[0]_i_5/O[2]
                         net (fo=1, routed)           1.081    94.299    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/c1[27]
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.302    94.601 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_2/O
                         net (fo=1, routed)           1.041    95.642    PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_2_n_0
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.124    95.766 r  PhaseHydrophones/u_Subsystem4/u_Triggered_Subsystem1/Delay_reg[0]_i_1/O
                         net (fo=2, routed)           0.485    96.251    PhaseHydrophones/u_Subsystem4/Triggered_Subsystem1_out1
    SLICE_X0Y77          FDRE                                         r  PhaseHydrophones/u_Subsystem4/Delay_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    G4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399   101.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    95.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    97.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.487    98.653    PhaseHydrophones/u_Subsystem4/clk
    SLICE_X0Y77          FDRE                                         r  PhaseHydrophones/u_Subsystem4/Delay_reg_reg[0]/C
                         clock pessimism              0.493    99.146    
                         clock uncertainty           -0.106    99.040    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)       -0.047    98.993    PhaseHydrophones/u_Subsystem4/Delay_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.993    
                         arrival time                         -96.252    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             82.716ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@100.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.447ns  (logic 2.454ns (14.920%)  route 13.993ns (85.080%))
  Logic Levels:           6  (AND2B1L=1 CARRY4=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 98.659 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.550    -0.791    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X24Y95         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.372 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.817     0.445    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X24Y96         LUT2 (Prop_lut2_I0_O)        0.299     0.744 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          3.497     4.241    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0/Sl_Ready[0]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.118     4.359 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0/LMB_Ready_INST_0/O
                         net (fo=4, routed)           1.522     5.882    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.352     6.234 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.690     6.924    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X16Y90         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.731     7.655 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     7.655    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS_0
    SLICE_X16Y90         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     8.040 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=8, routed)           1.797     9.836    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena
    SLICE_X28Y91         LUT2 (Prop_lut2_I1_O)        0.150     9.986 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=16, routed)          5.670    15.656    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    G4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399   101.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    95.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    97.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.493    98.659    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.493    99.152    
                         clock uncertainty           -0.106    99.046    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.674    98.372    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         98.372    
                         arrival time                         -15.656    
  -------------------------------------------------------------------
                         slack                                 82.716    

Slack (MET) :             83.053ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@100.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.108ns  (logic 2.454ns (15.234%)  route 13.654ns (84.766%))
  Logic Levels:           6  (AND2B1L=1 CARRY4=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 98.657 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.550    -0.791    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X24Y95         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.372 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.817     0.445    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X24Y96         LUT2 (Prop_lut2_I0_O)        0.299     0.744 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          3.497     4.241    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0/Sl_Ready[0]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.118     4.359 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0/LMB_Ready_INST_0/O
                         net (fo=4, routed)           1.522     5.882    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.352     6.234 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.690     6.924    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X16Y90         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.731     7.655 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     7.655    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS_0
    SLICE_X16Y90         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     8.040 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=8, routed)           1.797     9.836    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena
    SLICE_X28Y91         LUT2 (Prop_lut2_I1_O)        0.150     9.986 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=16, routed)          5.331    15.317    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    G4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399   101.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    95.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    97.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.491    98.657    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.493    99.150    
                         clock uncertainty           -0.106    99.044    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.674    98.370    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         98.370    
                         arrival time                         -15.317    
  -------------------------------------------------------------------
                         slack                                 83.053    

Slack (MET) :             83.263ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@100.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.897ns  (logic 2.454ns (15.437%)  route 13.443ns (84.563%))
  Logic Levels:           6  (AND2B1L=1 CARRY4=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 98.656 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.550    -0.791    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X24Y95         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.372 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.817     0.445    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X24Y96         LUT2 (Prop_lut2_I0_O)        0.299     0.744 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          3.497     4.241    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0/Sl_Ready[0]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.118     4.359 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0/LMB_Ready_INST_0/O
                         net (fo=4, routed)           1.522     5.882    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.352     6.234 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.690     6.924    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X16Y90         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.731     7.655 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     7.655    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS_0
    SLICE_X16Y90         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     8.040 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=8, routed)           1.797     9.836    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena
    SLICE_X28Y91         LUT2 (Prop_lut2_I1_O)        0.150     9.986 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=16, routed)          5.119    15.106    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y8          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    G4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399   101.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    95.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    97.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.490    98.656    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.493    99.149    
                         clock uncertainty           -0.106    99.043    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.674    98.369    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                         -15.106    
  -------------------------------------------------------------------
                         slack                                 83.263    

Slack (MET) :             83.465ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            phase3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@100.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.356ns  (logic 0.963ns (5.888%)  route 15.393ns (94.112%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.531    -0.810    PhaseHydrophones/u_Maximum_Hydro_3/clk
    SLICE_X13Y73         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.391 r  PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/Q
                         net (fo=63, routed)          6.836     6.445    PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/Delay4_out1
    SLICE_X1Y52          LUT6 (Prop_lut6_I5_O)        0.296     6.741 r  PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/Phase3[28]_INST_0_i_1/O
                         net (fo=112, routed)         7.125    13.866    PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/Trigger_emulated
    SLICE_X28Y81         LUT6 (Prop_lut6_I1_O)        0.124    13.990 r  PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/Phase3[14]_INST_0/O
                         net (fo=2, routed)           1.432    15.422    Phase3[14]
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.124    15.546 r  phase3[14]_i_1/O
                         net (fo=1, routed)           0.000    15.546    phase3[14]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  phase3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    G4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399   101.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    95.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    97.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.419    98.585    u_clk_10mhz
    SLICE_X29Y76         FDRE                                         r  phase3_reg[14]/C
                         clock pessimism              0.500    99.085    
                         clock uncertainty           -0.106    98.979    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)        0.032    99.011    phase3_reg[14]
  -------------------------------------------------------------------
                         required time                         99.011    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                 83.465    

Slack (MET) :             84.005ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/In_last_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@100.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.685ns  (logic 0.839ns (5.349%)  route 14.846ns (94.651%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 98.589 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.531    -0.810    PhaseHydrophones/u_Maximum_Hydro_3/clk
    SLICE_X13Y73         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.391 r  PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/Q
                         net (fo=63, routed)          6.836     6.445    PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/Delay4_out1
    SLICE_X1Y52          LUT6 (Prop_lut6_I5_O)        0.296     6.741 r  PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/Phase3[28]_INST_0_i_1/O
                         net (fo=112, routed)         7.136    13.877    PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/Trigger_emulated
    SLICE_X28Y81         LUT6 (Prop_lut6_I1_O)        0.124    14.001 r  PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/Phase3[16]_INST_0/O
                         net (fo=2, routed)           0.873    14.875    PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/Phase3[16]
    SLICE_X31Y80         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/In_last_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    G4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399   101.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    95.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    97.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.423    98.589    PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/clk
    SLICE_X31Y80         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/In_last_value_reg[16]/C
                         clock pessimism              0.500    99.089    
                         clock uncertainty           -0.106    98.983    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)       -0.103    98.880    PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/In_last_value_reg[16]
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                 84.005    

Slack (MET) :             84.139ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/In_last_value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@100.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.551ns  (logic 0.839ns (5.395%)  route 14.712ns (94.605%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 98.589 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.531    -0.810    PhaseHydrophones/u_Maximum_Hydro_3/clk
    SLICE_X13Y73         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.391 r  PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/Q
                         net (fo=63, routed)          6.836     6.445    PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/Delay4_out1
    SLICE_X1Y52          LUT6 (Prop_lut6_I5_O)        0.296     6.741 r  PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/Phase3[28]_INST_0_i_1/O
                         net (fo=112, routed)         7.125    13.866    PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/Trigger_emulated
    SLICE_X28Y81         LUT6 (Prop_lut6_I1_O)        0.124    13.990 r  PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/Phase3[14]_INST_0/O
                         net (fo=2, routed)           0.750    14.741    PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/Phase3[14]
    SLICE_X31Y80         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/In_last_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    G4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399   101.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    95.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    97.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.423    98.589    PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/clk
    SLICE_X31Y80         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/In_last_value_reg[14]/C
                         clock pessimism              0.500    99.089    
                         clock uncertainty           -0.106    98.983    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)       -0.103    98.880    PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/In_last_value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.880    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                 84.139    

Slack (MET) :             84.288ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@100.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.867ns  (logic 2.454ns (16.507%)  route 12.413ns (83.493%))
  Logic Levels:           6  (AND2B1L=1 CARRY4=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 98.651 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.550    -0.791    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_Clk
    SLICE_X24Y95         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_fdre_C_Q)         0.419    -0.372 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/No_ECC.lmb_as_reg/Q
                         net (fo=1, routed)           0.817     0.445    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_as
    SLICE_X24Y96         LUT2 (Prop_lut2_I0_O)        0.299     0.744 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          3.497     4.241    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0/Sl_Ready[0]
    SLICE_X5Y81          LUT4 (Prop_lut4_I1_O)        0.118     4.359 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0/LMB_Ready_INST_0/O
                         net (fo=4, routed)           1.522     5.882    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/DReady
    SLICE_X15Y93         LUT2 (Prop_lut2_I0_O)        0.352     6.234 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Using_FPGA.Native_i_2__33/O
                         net (fo=1, routed)           0.690     6.924    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/MEM_DataBus_Ready
    SLICE_X16Y90         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.731     7.655 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=94, routed)          0.000     7.655    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS_0
    SLICE_X16Y90         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     8.040 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=8, routed)           1.797     9.836    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena
    SLICE_X28Y91         LUT2 (Prop_lut2_I1_O)        0.150     9.986 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=16, routed)          4.089    14.076    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y8          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    G4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399   101.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    95.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    97.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.485    98.651    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.493    99.144    
                         clock uncertainty           -0.106    99.038    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.674    98.364    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         98.364    
                         arrival time                         -14.076    
  -------------------------------------------------------------------
                         slack                                 84.288    

Slack (MET) :             84.298ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            phase3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@100.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.456ns  (logic 0.839ns (5.428%)  route 14.617ns (94.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 98.593 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.531    -0.810    PhaseHydrophones/u_Maximum_Hydro_3/clk
    SLICE_X13Y73         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.419    -0.391 r  PhaseHydrophones/u_Maximum_Hydro_3/Delay4_out1_reg/Q
                         net (fo=63, routed)          6.836     6.445    PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/Delay4_out1
    SLICE_X1Y52          LUT6 (Prop_lut6_I5_O)        0.296     6.741 r  PhaseHydrophones/u_Maximum_Hydro_3/u_Subsystem/Phase3[28]_INST_0_i_1/O
                         net (fo=112, routed)         7.136    13.877    PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/Trigger_emulated
    SLICE_X28Y81         LUT6 (Prop_lut6_I1_O)        0.124    14.001 r  PhaseHydrophones/u_Maximum_Hydro_3/u_Sample_and_Hold5/Phase3[16]_INST_0/O
                         net (fo=2, routed)           0.644    14.646    Phase3[16]
    SLICE_X28Y83         FDRE                                         r  phase3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    G4                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399   101.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    95.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    97.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       1.427    98.593    u_clk_10mhz
    SLICE_X28Y83         FDRE                                         r  phase3_reg[16]/C
                         clock pessimism              0.500    99.093    
                         clock uncertainty           -0.106    98.987    
    SLICE_X28Y83         FDRE (Setup_fdre_C_D)       -0.043    98.944    phase3_reg[16]
  -------------------------------------------------------------------
                         required time                         98.944    
                         arrival time                         -14.646    
  -------------------------------------------------------------------
                         slack                                 84.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.075%)  route 0.239ns (62.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.561    -0.526    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X33Y54         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[0][21]/Q
                         net (fo=1, routed)           0.239    -0.146    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[0]_3[21]
    SLICE_X33Y49         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.836    -0.755    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X33Y49         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[1][21]/C
                         clock pessimism              0.503    -0.252    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.075    -0.177    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[1][21]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 phase1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.473%)  route 0.225ns (61.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.553    -0.534    u_clk_10mhz
    SLICE_X17Y66         FDRE                                         r  phase1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  phase1_reg[6]/Q
                         net (fo=1, routed)           0.225    -0.168    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/GPI2[6]
    SLICE_X13Y67         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.821    -0.769    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X13Y67         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[6]/C
                         clock pessimism              0.498    -0.271    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.070    -0.201    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[6]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.553    -0.535    PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X9Y21          FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][17]/Q
                         net (fo=1, routed)           0.106    -0.288    PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg_0[17]
    RAMB18_X0Y8          RAMB18E1                                     r  PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.862    -0.728    PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/clk
    RAMB18_X0Y8          RAMB18E1                                     r  PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.478    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155    -0.323    PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.275ns (66.339%)  route 0.140ns (33.661%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.562    -0.525    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/clk
    SLICE_X30Y50         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg[0]__0/Q
                         net (fo=1, routed)           0.140    -0.222    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg[0]__0_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe[35]_i_3/O
                         net (fo=1, routed)           0.000    -0.177    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe[35]_i_3_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.111 r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.111    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg__0[34]
    SLICE_X31Y49         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.836    -0.755    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/clk
    SLICE_X31Y49         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe_reg[34]/C
                         clock pessimism              0.503    -0.252    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.105    -0.147    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe_reg[34]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.272ns (65.405%)  route 0.144ns (34.595%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.562    -0.525    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/clk
    SLICE_X30Y50         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg[1]__0/Q
                         net (fo=1, routed)           0.144    -0.218    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg[1]__0_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.173 r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe[35]_i_2/O
                         net (fo=1, routed)           0.000    -0.173    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe[35]_i_2_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.110 r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg__0[35]
    SLICE_X31Y49         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.836    -0.755    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/clk
    SLICE_X31Y49         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe_reg[35]/C
                         clock pessimism              0.503    -0.252    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.105    -0.147    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/prodOfRe_reg[35]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.256%)  route 0.110ns (43.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.564    -0.524    PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X24Y6          FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][13]/Q
                         net (fo=1, routed)           0.110    -0.273    PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_0[13]
    RAMB18_X1Y2          RAMB18E1                                     r  PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.876    -0.714    PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/clk
    RAMB18_X1Y2          RAMB18E1                                     r  PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/CLKBWRCLK
                         clock pessimism              0.249    -0.465    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[13])
                                                      0.155    -0.310    PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.554    -0.534    PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X9Y20          FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][18]/Q
                         net (fo=1, routed)           0.107    -0.286    PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg_0[18]
    RAMB18_X0Y8          RAMB18E1                                     r  PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.862    -0.728    PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/clk
    RAMB18_X0Y8          RAMB18E1                                     r  PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.478    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155    -0.323    PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01/ram_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.639%)  route 0.234ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.562    -0.525    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X15Y51         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[6]/Q
                         net (fo=1, routed)           0.234    -0.151    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[0][25]_0[6]
    SLICE_X17Y51         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.827    -0.763    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X17Y51         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[0][6]/C
                         clock pessimism              0.498    -0.265    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.076    -0.189    PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.027%)  route 0.111ns (43.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.564    -0.524    PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X24Y6          FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_reg[1][14]/Q
                         net (fo=1, routed)           0.111    -0.272    PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_0[14]
    RAMB18_X1Y2          RAMB18E1                                     r  PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.876    -0.714    PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/clk
    RAMB18_X1Y2          RAMB18E1                                     r  PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg/CLKBWRCLK
                         clock pessimism              0.249    -0.465    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.155    -0.310    PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/minResRX2FFTOutMux_doutReg_re_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/In1Register_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_10mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.782%)  route 0.242ns (63.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.557    -0.530    PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/clk
    SLICE_X17Y57         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/minResRX2FFTOutMux_doutReg_re_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_OUTMUX/minResRX2FFTOutMux_doutReg_re_reg[24]/Q
                         net (fo=1, routed)           0.242    -0.147    PhaseHydrophones/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/dataOut_re[24]
    SLICE_X15Y59         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/In1Register_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=14490, routed)       0.828    -0.762    PhaseHydrophones/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X15Y59         FDRE                                         r  PhaseHydrophones/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/In1Register_reg[24]/C
                         clock pessimism              0.498    -0.264    
    SLICE_X15Y59         FDRE (Hold_fdre_C_D)         0.076    -0.188    PhaseHydrophones/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/In1Register_reg[24]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10mhz_mb_system_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         100.000     96.116     DSP48_X1Y8       PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         100.000     96.116     DSP48_X1Y5       PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         100.000     96.116     DSP48_X0Y25      PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         100.000     96.116     DSP48_X0Y23      PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         100.000     96.116     DSP48_X1Y18      PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         100.000     96.116     DSP48_X1Y21      PhaseHydrophones/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         100.000     96.116     DSP48_X0Y6       PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         100.000     96.116     DSP48_X0Y8       PhaseHydrophones/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         100.000     96.313     DSP48_X1Y1       PhaseHydrophones/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         100.000     96.313     DSP48_X0Y27      PhaseHydrophones/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y97      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y97      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X6Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_26mhz_mb_system_clk_wiz_0_0
  To Clock:  clk_26mhz_mb_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.030ns  (required time - arrival time)
  Source:                 Clock_device/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.091ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@39.091ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.872ns (26.293%)  route 2.444ns (73.707%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 37.775 - 39.091 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -0.706    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.287 r  Clock_device/count_reg[3]/Q
                         net (fo=7, routed)           1.106     0.820    Clock_device/count_reg[3]
    SLICE_X38Y0          LUT5 (Prop_lut5_I4_O)        0.299     1.119 r  Clock_device/count[6]_i_4/O
                         net (fo=1, routed)           0.797     1.916    Clock_device/count[6]_i_4_n_0
    SLICE_X39Y0          LUT4 (Prop_lut4_I3_O)        0.154     2.070 r  Clock_device/count[6]_i_1/O
                         net (fo=7, routed)           0.541     2.611    Clock_device/count
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     39.091    39.091 r  
    G4                                                0.000    39.091 r  clk (IN)
                         net (fo=0)                   0.000    39.091    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    40.490 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.652    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.063    34.588 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578    36.166    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.257 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    37.775    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[1]/C
                         clock pessimism              0.589    38.363    
                         clock uncertainty           -0.090    38.273    
    SLICE_X39Y0          FDRE (Setup_fdre_C_R)       -0.632    37.641    Clock_device/count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.641    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 35.030    

Slack (MET) :             35.030ns  (required time - arrival time)
  Source:                 Clock_device/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.091ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@39.091ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.872ns (26.293%)  route 2.444ns (73.707%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 37.775 - 39.091 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -0.706    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.287 r  Clock_device/count_reg[3]/Q
                         net (fo=7, routed)           1.106     0.820    Clock_device/count_reg[3]
    SLICE_X38Y0          LUT5 (Prop_lut5_I4_O)        0.299     1.119 r  Clock_device/count[6]_i_4/O
                         net (fo=1, routed)           0.797     1.916    Clock_device/count[6]_i_4_n_0
    SLICE_X39Y0          LUT4 (Prop_lut4_I3_O)        0.154     2.070 r  Clock_device/count[6]_i_1/O
                         net (fo=7, routed)           0.541     2.611    Clock_device/count
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     39.091    39.091 r  
    G4                                                0.000    39.091 r  clk (IN)
                         net (fo=0)                   0.000    39.091    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    40.490 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.652    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.063    34.588 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578    36.166    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.257 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    37.775    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[5]/C
                         clock pessimism              0.589    38.363    
                         clock uncertainty           -0.090    38.273    
    SLICE_X39Y0          FDRE (Setup_fdre_C_R)       -0.632    37.641    Clock_device/count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.641    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 35.030    

Slack (MET) :             35.030ns  (required time - arrival time)
  Source:                 Clock_device/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.091ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@39.091ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.872ns (26.293%)  route 2.444ns (73.707%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 37.775 - 39.091 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -0.706    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.287 r  Clock_device/count_reg[3]/Q
                         net (fo=7, routed)           1.106     0.820    Clock_device/count_reg[3]
    SLICE_X38Y0          LUT5 (Prop_lut5_I4_O)        0.299     1.119 r  Clock_device/count[6]_i_4/O
                         net (fo=1, routed)           0.797     1.916    Clock_device/count[6]_i_4_n_0
    SLICE_X39Y0          LUT4 (Prop_lut4_I3_O)        0.154     2.070 r  Clock_device/count[6]_i_1/O
                         net (fo=7, routed)           0.541     2.611    Clock_device/count
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     39.091    39.091 r  
    G4                                                0.000    39.091 r  clk (IN)
                         net (fo=0)                   0.000    39.091    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    40.490 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.652    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.063    34.588 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578    36.166    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.257 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    37.775    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[6]/C
                         clock pessimism              0.589    38.363    
                         clock uncertainty           -0.090    38.273    
    SLICE_X39Y0          FDRE (Setup_fdre_C_R)       -0.632    37.641    Clock_device/count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.641    
                         arrival time                          -2.611    
  -------------------------------------------------------------------
                         slack                                 35.030    

Slack (MET) :             35.048ns  (required time - arrival time)
  Source:                 Clock_device/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.091ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@39.091ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.872ns (26.258%)  route 2.449ns (73.742%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 37.775 - 39.091 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -0.706    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.287 r  Clock_device/count_reg[3]/Q
                         net (fo=7, routed)           1.106     0.820    Clock_device/count_reg[3]
    SLICE_X38Y0          LUT5 (Prop_lut5_I4_O)        0.299     1.119 r  Clock_device/count[6]_i_4/O
                         net (fo=1, routed)           0.797     1.916    Clock_device/count[6]_i_4_n_0
    SLICE_X39Y0          LUT4 (Prop_lut4_I3_O)        0.154     2.070 r  Clock_device/count[6]_i_1/O
                         net (fo=7, routed)           0.546     2.615    Clock_device/count
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     39.091    39.091 r  
    G4                                                0.000    39.091 r  clk (IN)
                         net (fo=0)                   0.000    39.091    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    40.490 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.652    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.063    34.588 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578    36.166    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.257 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    37.775    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[0]/C
                         clock pessimism              0.611    38.385    
                         clock uncertainty           -0.090    38.295    
    SLICE_X38Y0          FDRE (Setup_fdre_C_R)       -0.632    37.663    Clock_device/count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                 35.048    

Slack (MET) :             35.048ns  (required time - arrival time)
  Source:                 Clock_device/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.091ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@39.091ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.872ns (26.258%)  route 2.449ns (73.742%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 37.775 - 39.091 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -0.706    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.287 r  Clock_device/count_reg[3]/Q
                         net (fo=7, routed)           1.106     0.820    Clock_device/count_reg[3]
    SLICE_X38Y0          LUT5 (Prop_lut5_I4_O)        0.299     1.119 r  Clock_device/count[6]_i_4/O
                         net (fo=1, routed)           0.797     1.916    Clock_device/count[6]_i_4_n_0
    SLICE_X39Y0          LUT4 (Prop_lut4_I3_O)        0.154     2.070 r  Clock_device/count[6]_i_1/O
                         net (fo=7, routed)           0.546     2.615    Clock_device/count
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     39.091    39.091 r  
    G4                                                0.000    39.091 r  clk (IN)
                         net (fo=0)                   0.000    39.091    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    40.490 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.652    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.063    34.588 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578    36.166    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.257 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    37.775    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[2]/C
                         clock pessimism              0.611    38.385    
                         clock uncertainty           -0.090    38.295    
    SLICE_X38Y0          FDRE (Setup_fdre_C_R)       -0.632    37.663    Clock_device/count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                 35.048    

Slack (MET) :             35.048ns  (required time - arrival time)
  Source:                 Clock_device/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.091ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@39.091ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.872ns (26.258%)  route 2.449ns (73.742%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 37.775 - 39.091 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -0.706    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.287 r  Clock_device/count_reg[3]/Q
                         net (fo=7, routed)           1.106     0.820    Clock_device/count_reg[3]
    SLICE_X38Y0          LUT5 (Prop_lut5_I4_O)        0.299     1.119 r  Clock_device/count[6]_i_4/O
                         net (fo=1, routed)           0.797     1.916    Clock_device/count[6]_i_4_n_0
    SLICE_X39Y0          LUT4 (Prop_lut4_I3_O)        0.154     2.070 r  Clock_device/count[6]_i_1/O
                         net (fo=7, routed)           0.546     2.615    Clock_device/count
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     39.091    39.091 r  
    G4                                                0.000    39.091 r  clk (IN)
                         net (fo=0)                   0.000    39.091    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    40.490 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.652    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.063    34.588 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578    36.166    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.257 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    37.775    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[3]/C
                         clock pessimism              0.611    38.385    
                         clock uncertainty           -0.090    38.295    
    SLICE_X38Y0          FDRE (Setup_fdre_C_R)       -0.632    37.663    Clock_device/count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                 35.048    

Slack (MET) :             35.048ns  (required time - arrival time)
  Source:                 Clock_device/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.091ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@39.091ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.872ns (26.258%)  route 2.449ns (73.742%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 37.775 - 39.091 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -0.706    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.287 r  Clock_device/count_reg[3]/Q
                         net (fo=7, routed)           1.106     0.820    Clock_device/count_reg[3]
    SLICE_X38Y0          LUT5 (Prop_lut5_I4_O)        0.299     1.119 r  Clock_device/count[6]_i_4/O
                         net (fo=1, routed)           0.797     1.916    Clock_device/count[6]_i_4_n_0
    SLICE_X39Y0          LUT4 (Prop_lut4_I3_O)        0.154     2.070 r  Clock_device/count[6]_i_1/O
                         net (fo=7, routed)           0.546     2.615    Clock_device/count
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     39.091    39.091 r  
    G4                                                0.000    39.091 r  clk (IN)
                         net (fo=0)                   0.000    39.091    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    40.490 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.652    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.063    34.588 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578    36.166    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.257 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    37.775    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[4]/C
                         clock pessimism              0.611    38.385    
                         clock uncertainty           -0.090    38.295    
    SLICE_X38Y0          FDRE (Setup_fdre_C_R)       -0.632    37.663    Clock_device/count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                 35.048    

Slack (MET) :             35.761ns  (required time - arrival time)
  Source:                 Clock_device/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/tmp_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.091ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@39.091ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.842ns (27.980%)  route 2.167ns (72.020%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 37.775 - 39.091 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -0.706    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.287 f  Clock_device/count_reg[1]/Q
                         net (fo=8, routed)           0.868     0.581    Clock_device/count_reg[1]
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.299     0.880 r  Clock_device/tmp_i_3/O
                         net (fo=2, routed)           0.819     1.699    Clock_device/tmp_i_3_n_0
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124     1.823 r  Clock_device/tmp_i_1/O
                         net (fo=1, routed)           0.481     2.304    Clock_device/tmp_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  Clock_device/tmp_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     39.091    39.091 r  
    G4                                                0.000    39.091 r  clk (IN)
                         net (fo=0)                   0.000    39.091    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    40.490 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.652    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.063    34.588 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578    36.166    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.257 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    37.775    Clock_device/clk_26m
    SLICE_X39Y1          FDRE                                         r  Clock_device/tmp_reg/C
                         clock pessimism              0.586    38.360    
                         clock uncertainty           -0.090    38.270    
    SLICE_X39Y1          FDRE (Setup_fdre_C_CE)      -0.205    38.065    Clock_device/tmp_reg
  -------------------------------------------------------------------
                         required time                         38.065    
                         arrival time                          -2.304    
  -------------------------------------------------------------------
                         slack                                 35.761    

Slack (MET) :             36.600ns  (required time - arrival time)
  Source:                 Clock_device/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.091ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@39.091ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.743ns (34.624%)  route 1.403ns (65.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 37.775 - 39.091 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -0.706    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.287 r  Clock_device/count_reg[1]/Q
                         net (fo=8, routed)           0.868     0.581    Clock_device/count_reg[1]
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.324     0.905 r  Clock_device/count[1]_i_1/O
                         net (fo=1, routed)           0.535     1.440    Clock_device/p_0_in[1]
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     39.091    39.091 r  
    G4                                                0.000    39.091 r  clk (IN)
                         net (fo=0)                   0.000    39.091    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    40.490 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.652    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.063    34.588 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578    36.166    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.257 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    37.775    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[1]/C
                         clock pessimism              0.611    38.385    
                         clock uncertainty           -0.090    38.295    
    SLICE_X39Y0          FDRE (Setup_fdre_C_D)       -0.255    38.040    Clock_device/count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.040    
                         arrival time                          -1.440    
  -------------------------------------------------------------------
                         slack                                 36.600    

Slack (MET) :             36.965ns  (required time - arrival time)
  Source:                 Clock_device/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.091ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@39.091ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.842ns (40.778%)  route 1.223ns (59.222%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 37.775 - 39.091 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.635    -0.706    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.419    -0.287 f  Clock_device/count_reg[1]/Q
                         net (fo=8, routed)           0.868     0.581    Clock_device/count_reg[1]
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.299     0.880 r  Clock_device/tmp_i_3/O
                         net (fo=2, routed)           0.355     1.235    Clock_device/tmp_i_3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I2_O)        0.124     1.359 r  Clock_device/count[6]_i_3/O
                         net (fo=1, routed)           0.000     1.359    Clock_device/p_0_in[6]
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     39.091    39.091 r  
    G4                                                0.000    39.091 r  clk (IN)
                         net (fo=0)                   0.000    39.091    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    40.490 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.652    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.063    34.588 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578    36.166    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.257 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.517    37.775    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[6]/C
                         clock pessimism              0.611    38.385    
                         clock uncertainty           -0.090    38.295    
    SLICE_X39Y0          FDRE (Setup_fdre_C_D)        0.029    38.324    Clock_device/count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                 36.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Clock_device/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.598%)  route 0.143ns (43.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.594    -0.494    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  Clock_device/count_reg[5]/Q
                         net (fo=5, routed)           0.143    -0.210    Clock_device/count_reg[5]
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.045    -0.165 r  Clock_device/tmp_i_2/O
                         net (fo=1, routed)           0.000    -0.165    Clock_device/tmp_i_2_n_0
    SLICE_X39Y1          FDRE                                         r  Clock_device/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.865    -0.726    Clock_device/clk_26m
    SLICE_X39Y1          FDRE                                         r  Clock_device/tmp_reg/C
                         clock pessimism              0.248    -0.478    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.091    -0.387    Clock_device/tmp_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Clock_device/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.308%)  route 0.144ns (43.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.594    -0.494    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  Clock_device/count_reg[2]/Q
                         net (fo=8, routed)           0.144    -0.208    Clock_device/count_reg[2]
    SLICE_X39Y0          LUT6 (Prop_lut6_I1_O)        0.045    -0.163 r  Clock_device/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    Clock_device/p_0_in[5]
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.865    -0.726    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[5]/C
                         clock pessimism              0.245    -0.481    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.092    -0.389    Clock_device/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Clock_device/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.479%)  route 0.143ns (43.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.594    -0.494    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  Clock_device/count_reg[2]/Q
                         net (fo=8, routed)           0.143    -0.209    Clock_device/count_reg[2]
    SLICE_X39Y0          LUT6 (Prop_lut6_I3_O)        0.045    -0.164 r  Clock_device/count[6]_i_3/O
                         net (fo=1, routed)           0.000    -0.164    Clock_device/p_0_in[6]
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.865    -0.726    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[6]/C
                         clock pessimism              0.245    -0.481    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.091    -0.390    Clock_device/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Clock_device/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.621%)  route 0.219ns (54.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.594    -0.494    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  Clock_device/count_reg[2]/Q
                         net (fo=8, routed)           0.219    -0.133    Clock_device/count_reg[2]
    SLICE_X38Y0          LUT5 (Prop_lut5_I3_O)        0.043    -0.090 r  Clock_device/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    Clock_device/p_0_in[4]
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.865    -0.726    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[4]/C
                         clock pessimism              0.232    -0.494    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.104    -0.390    Clock_device/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 Clock_device/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.183ns (44.284%)  route 0.230ns (55.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.594    -0.494    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  Clock_device/count_reg[2]/Q
                         net (fo=8, routed)           0.230    -0.122    Clock_device/count_reg[2]
    SLICE_X38Y0          LUT4 (Prop_lut4_I0_O)        0.042    -0.080 r  Clock_device/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    Clock_device/p_0_in[3]
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.865    -0.726    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[3]/C
                         clock pessimism              0.232    -0.494    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.107    -0.387    Clock_device/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 Clock_device/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.111%)  route 0.200ns (46.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.594    -0.494    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  Clock_device/count_reg[1]/Q
                         net (fo=8, routed)           0.200    -0.165    Clock_device/count_reg[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.099    -0.066 r  Clock_device/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    Clock_device/p_0_in[2]
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.865    -0.726    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[2]/C
                         clock pessimism              0.245    -0.481    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.091    -0.390    Clock_device/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 Clock_device/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.314%)  route 0.254ns (57.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.594    -0.494    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  Clock_device/count_reg[0]/Q
                         net (fo=8, routed)           0.254    -0.099    Clock_device/count_reg[0]
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.054 r  Clock_device/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    Clock_device/p_0_in[0]
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.865    -0.726    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[0]/C
                         clock pessimism              0.232    -0.494    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.092    -0.402    Clock_device/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 Clock_device/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/tmp_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.234%)  route 0.314ns (62.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.594    -0.494    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.353 f  Clock_device/count_reg[5]/Q
                         net (fo=5, routed)           0.142    -0.211    Clock_device/count_reg[5]
    SLICE_X39Y1          LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  Clock_device/tmp_i_1/O
                         net (fo=1, routed)           0.172     0.006    Clock_device/tmp_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  Clock_device/tmp_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.865    -0.726    Clock_device/clk_26m
    SLICE_X39Y1          FDRE                                         r  Clock_device/tmp_reg/C
                         clock pessimism              0.248    -0.478    
    SLICE_X39Y1          FDRE (Hold_fdre_C_CE)       -0.039    -0.517    Clock_device/tmp_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 Clock_device/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.184ns (30.192%)  route 0.425ns (69.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.594    -0.494    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  Clock_device/count_reg[0]/Q
                         net (fo=8, routed)           0.246    -0.106    Clock_device/count_reg[0]
    SLICE_X38Y0          LUT2 (Prop_lut2_I0_O)        0.043    -0.063 r  Clock_device/count[1]_i_1/O
                         net (fo=1, routed)           0.179     0.116    Clock_device/p_0_in[1]
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.865    -0.726    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[1]/C
                         clock pessimism              0.245    -0.481    
    SLICE_X39Y0          FDRE (Hold_fdre_C_D)         0.008    -0.473    Clock_device/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 Clock_device/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Destination:            Clock_device/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_26mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@19.545ns period=39.091ns})
  Path Group:             clk_26mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_26mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.192ns (35.573%)  route 0.348ns (64.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.594    -0.494    Clock_device/clk_26m
    SLICE_X39Y0          FDRE                                         r  Clock_device/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  Clock_device/count_reg[6]/Q
                         net (fo=4, routed)           0.157    -0.195    Clock_device/count_reg[6]
    SLICE_X39Y0          LUT4 (Prop_lut4_I2_O)        0.051    -0.144 r  Clock_device/count[6]_i_1/O
                         net (fo=7, routed)           0.191     0.046    Clock_device/count
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_26mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.865    -0.726    Clock_device/clk_26m
    SLICE_X38Y0          FDRE                                         r  Clock_device/count_reg[0]/C
                         clock pessimism              0.245    -0.481    
    SLICE_X38Y0          FDRE (Hold_fdre_C_R)        -0.083    -0.564    Clock_device/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.610    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_26mhz_mb_system_clk_wiz_0_0
Waveform(ns):       { 0.000 19.545 }
Period(ns):         39.091
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.091      36.936     BUFGCTRL_X0Y4    FPGA_system/mb_system_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.091      37.842     MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.091      38.091     SLICE_X38Y0      Clock_device/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.091      38.091     SLICE_X39Y0      Clock_device/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.091      38.091     SLICE_X38Y0      Clock_device/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.091      38.091     SLICE_X38Y0      Clock_device/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.091      38.091     SLICE_X38Y0      Clock_device/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.091      38.091     SLICE_X39Y0      Clock_device/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.091      38.091     SLICE_X39Y0      Clock_device/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.091      38.091     SLICE_X39Y1      Clock_device/tmp_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.091      174.269    MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X38Y0      Clock_device/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X39Y0      Clock_device/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X38Y0      Clock_device/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X38Y0      Clock_device/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X38Y0      Clock_device/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X39Y0      Clock_device/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X39Y0      Clock_device/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X39Y1      Clock_device/tmp_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X38Y0      Clock_device/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X39Y0      Clock_device/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X38Y0      Clock_device/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X39Y0      Clock_device/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X38Y0      Clock_device/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X38Y0      Clock_device/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X38Y0      Clock_device/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X39Y0      Clock_device/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X39Y0      Clock_device/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X39Y1      Clock_device/tmp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X38Y0      Clock_device/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.545      19.045     SLICE_X39Y0      Clock_device/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50mhz_mb_system_clk_wiz_0_0
  To Clock:  clk_50mhz_mb_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.964ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@20.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 3.074ns (39.727%)  route 4.664ns (60.273%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.592    -0.749    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.705 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.451     3.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     3.281 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.507     3.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.457     4.369    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124     4.493 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.588     5.081    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.205 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.663     5.868    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.992 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.998     6.989    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    G4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    21.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.063    15.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.578    17.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.501    18.667    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]/C
                         clock pessimism              0.571    19.238    
                         clock uncertainty           -0.080    19.158    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.205    18.953    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 11.964    

Slack (MET) :             11.964ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@20.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 3.074ns (39.727%)  route 4.664ns (60.273%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.592    -0.749    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.705 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.451     3.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     3.281 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.507     3.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.457     4.369    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124     4.493 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.588     5.081    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.205 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.663     5.868    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.992 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.998     6.989    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    G4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    21.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.063    15.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.578    17.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.501    18.667    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/C
                         clock pessimism              0.571    19.238    
                         clock uncertainty           -0.080    19.158    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.205    18.953    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 11.964    

Slack (MET) :             11.964ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@20.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 3.074ns (39.727%)  route 4.664ns (60.273%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.592    -0.749    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.705 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.451     3.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     3.281 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.507     3.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.457     4.369    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124     4.493 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.588     5.081    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.205 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.663     5.868    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.992 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.998     6.989    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    G4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    21.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.063    15.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.578    17.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.501    18.667    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]/C
                         clock pessimism              0.571    19.238    
                         clock uncertainty           -0.080    19.158    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.205    18.953    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 11.964    

Slack (MET) :             11.964ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@20.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 3.074ns (39.727%)  route 4.664ns (60.273%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.592    -0.749    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.705 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.451     3.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     3.281 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.507     3.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.457     4.369    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124     4.493 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.588     5.081    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.205 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.663     5.868    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.992 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.998     6.989    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    G4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    21.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.063    15.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.578    17.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.501    18.667    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/C
                         clock pessimism              0.571    19.238    
                         clock uncertainty           -0.080    19.158    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.205    18.953    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 11.964    

Slack (MET) :             11.964ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@20.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 3.074ns (39.727%)  route 4.664ns (60.273%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.592    -0.749    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.705 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.451     3.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     3.281 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.507     3.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.457     4.369    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124     4.493 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.588     5.081    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.205 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.663     5.868    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.992 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.998     6.989    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    G4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    21.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.063    15.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.578    17.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.501    18.667    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/C
                         clock pessimism              0.571    19.238    
                         clock uncertainty           -0.080    19.158    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.205    18.953    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 11.964    

Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@20.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 3.074ns (40.189%)  route 4.575ns (59.811%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.592    -0.749    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.705 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.451     3.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     3.281 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.502     3.783    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124     3.907 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=3, routed)           0.821     4.728    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I0_O)        0.124     4.852 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_5/O
                         net (fo=26, routed)          1.259     6.110    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int1__0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[1]_i_2/O
                         net (fo=1, routed)           0.542     6.776    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[1]_i_2_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I2_O)        0.124     6.900 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.900    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[1]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    G4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    21.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.063    15.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.578    17.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.501    18.667    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]/C
                         clock pessimism              0.571    19.238    
                         clock uncertainty           -0.080    19.158    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029    19.187    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.187    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 12.287    

Slack (MET) :             12.329ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@20.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.074ns (41.492%)  route 4.335ns (58.508%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.592    -0.749    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.705 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.451     3.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     3.281 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.507     3.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.457     4.369    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124     4.493 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.588     5.081    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.205 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.663     5.868    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.992 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.668     6.660    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    G4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    21.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.063    15.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.578    17.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.501    18.667    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]/C
                         clock pessimism              0.571    19.238    
                         clock uncertainty           -0.080    19.158    
    SLICE_X2Y93          FDRE (Setup_fdre_C_CE)      -0.169    18.989    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.989    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 12.329    

Slack (MET) :             12.329ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@20.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.074ns (41.492%)  route 4.335ns (58.508%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.592    -0.749    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.705 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.451     3.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     3.281 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.507     3.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.457     4.369    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124     4.493 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.588     5.081    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.205 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.663     5.868    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.992 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.668     6.660    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    G4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    21.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.063    15.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.578    17.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.501    18.667    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/C
                         clock pessimism              0.571    19.238    
                         clock uncertainty           -0.080    19.158    
    SLICE_X2Y93          FDRE (Setup_fdre_C_CE)      -0.169    18.989    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.989    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 12.329    

Slack (MET) :             12.329ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@20.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 3.074ns (41.492%)  route 4.335ns (58.508%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.592    -0.749    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.705 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.451     3.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     3.281 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.507     3.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.457     4.369    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124     4.493 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.588     5.081    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.205 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.663     5.868    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     5.992 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.668     6.660    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    G4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    21.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.063    15.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.578    17.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.501    18.667    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X2Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/C
                         clock pessimism              0.571    19.238    
                         clock uncertainty           -0.080    19.158    
    SLICE_X2Y93          FDRE (Setup_fdre_C_CE)      -0.169    18.989    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.989    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 12.329    

Slack (MET) :             12.377ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@20.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 3.070ns (43.114%)  route 4.051ns (56.886%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 18.666 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.702    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.796    -4.093 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.656    -2.437    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.592    -0.749    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.705 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          1.451     3.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X2Y97          LUT3 (Prop_lut3_I0_O)        0.124     3.281 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.507     3.788    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X5Y97          LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_7/O
                         net (fo=3, routed)           0.457     4.369    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124     4.493 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_3/O
                         net (fo=4, routed)           0.588     5.081    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.124     5.205 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.568     5.773    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.120     5.893 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.480     6.372    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X3Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    G4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         1.399    21.399 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.561    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.063    15.497 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.578    17.075    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         1.500    18.666    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]/C
                         clock pessimism              0.571    19.237    
                         clock uncertainty           -0.080    19.157    
    SLICE_X3Y92          FDRE (Setup_fdre_C_CE)      -0.408    18.749    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         18.749    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 12.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.193%)  route 0.201ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.588    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.201    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.858    -0.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.249    -0.483    
    SLICE_X2Y92          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.193%)  route 0.201ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.588    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.201    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.858    -0.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.249    -0.483    
    SLICE_X2Y92          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.193%)  route 0.201ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.588    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.201    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.858    -0.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.249    -0.483    
    SLICE_X2Y92          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.193%)  route 0.201ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.588    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.201    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.858    -0.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.249    -0.483    
    SLICE_X2Y92          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.193%)  route 0.201ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.588    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.201    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.858    -0.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.249    -0.483    
    SLICE_X2Y92          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.193%)  route 0.201ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.588    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.201    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.858    -0.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y92          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.249    -0.483    
    SLICE_X2Y92          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.193%)  route 0.201ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.588    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.201    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y92          RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.858    -0.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y92          RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.249    -0.483    
    SLICE_X2Y92          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.193%)  route 0.201ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.588    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.201    -0.157    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD3
    SLICE_X2Y92          RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.858    -0.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y92          RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.249    -0.483    
    SLICE_X2Y92          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.243    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.377%)  route 0.281ns (66.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.588    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.281    -0.077    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X2Y91          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.858    -0.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X2Y91          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.249    -0.483    
    SLICE_X2Y91          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.174    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns - clk_50mhz_mb_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.377%)  route 0.281ns (66.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.677    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.275    -1.598 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.485    -1.113    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.588    -0.499    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X1Y92          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=24, routed)          0.281    -0.077    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD1
    SLICE_X2Y91          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz_mb_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    G4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    G4                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1_mb_system_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.052    -2.147 r  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.620    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.591 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=242, routed)         0.858    -0.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X2Y91          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.249    -0.483    
    SLICE_X2Y91          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.174    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50mhz_mb_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y38     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    FPGA_system/mb_system_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y48     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y47     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y46     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y45     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y95      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y96      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y92      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y91      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y91      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_0_0
  To Clock:  clkfbout_mb_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    FPGA_system/mb_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50mhz_mb_system_clk_wiz_0_0
  To Clock:  clk_10mhz_mb_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.555ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.555ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.608%)  route 0.758ns (64.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.758     1.177    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X0Y90          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)       -0.268    19.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                 18.555    

Slack (MET) :             18.675ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.055ns  (logic 0.478ns (45.311%)  route 0.577ns (54.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.577     1.055    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X7Y98          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)       -0.270    19.730    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 18.675    

Slack (MET) :             18.720ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.354%)  route 0.594ns (58.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.594     1.013    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X1Y90          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.267    19.733    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 18.720    

Slack (MET) :             18.720ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.065ns  (logic 0.478ns (44.898%)  route 0.587ns (55.102%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.587     1.065    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X6Y99          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)       -0.215    19.785    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.785    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 18.720    

Slack (MET) :             18.759ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.876%)  route 0.606ns (59.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.606     1.025    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X2Y90          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)       -0.216    19.784    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.784    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 18.759    

Slack (MET) :             18.759ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.146ns  (logic 0.518ns (45.217%)  route 0.628ns (54.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.628     1.146    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[2]
    SLICE_X7Y98          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)       -0.095    19.905    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                 18.759    

Slack (MET) :             18.779ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.047%)  route 0.658ns (55.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.658     1.176    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X6Y99          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)       -0.045    19.955    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                 18.779    

Slack (MET) :             18.816ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.091ns  (logic 0.518ns (47.461%)  route 0.573ns (52.539%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.573     1.091    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X7Y98          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X7Y98          FDRE (Setup_fdre_C_D)       -0.093    19.907    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 18.816    

Slack (MET) :             18.837ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.713%)  route 0.612ns (57.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.612     1.068    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X0Y90          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)       -0.095    19.905    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.068    
  -------------------------------------------------------------------
                         slack                                 18.837    

Slack (MET) :             18.847ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.923ns  (logic 0.419ns (45.378%)  route 0.504ns (54.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.504     0.923    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[1]
    SLICE_X3Y99          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)       -0.230    19.770    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.770    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 18.847    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10mhz_mb_system_clk_wiz_0_0
  To Clock:  clk_50mhz_mb_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       98.680ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.680ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.794%)  route 0.634ns (60.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.634     1.053    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)       -0.267    99.733    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         99.733    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 98.680    

Slack (MET) :             98.735ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.029%)  route 0.578ns (57.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.578     0.997    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y98          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.268    99.732    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         99.732    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 98.735    

Slack (MET) :             98.848ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.050%)  route 0.603ns (56.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.603     1.059    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X1Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)       -0.093    99.907    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         99.907    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 98.848    

Slack (MET) :             98.863ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (48.010%)  route 0.454ns (51.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.454     0.873    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y91          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)       -0.264    99.736    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         99.736    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 98.863    

Slack (MET) :             98.863ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.782%)  route 0.586ns (56.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.586     1.042    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y98          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.095    99.905    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         99.905    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 98.863    

Slack (MET) :             98.867ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.351%)  route 0.448ns (51.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y99          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)       -0.266    99.734    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         99.734    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 98.867    

Slack (MET) :             98.913ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.670%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.588     1.044    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X2Y98          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)       -0.043    99.957    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         99.957    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 98.913    

Slack (MET) :             98.973ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50mhz_mb_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz_mb_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (MaxDelay Path 100.000ns)
  Data Path Delay:        0.934ns  (logic 0.456ns (48.848%)  route 0.478ns (51.152%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 100.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92                                       0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.478     0.934    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X1Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  100.000   100.000    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)       -0.093    99.907    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         99.907    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                 98.973    





