-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity syn_CP_removal is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_TVALID : OUT STD_LOGIC;
    data_out_TREADY : IN STD_LOGIC;
    data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of syn_CP_removal is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "syn_CP_removal_syn_CP_removal,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.573150,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=56196,HLS_SYN_LUT=36028,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (66 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (66 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (66 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (66 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (66 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (66 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (66 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (66 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (66 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (66 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv9_40 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv65_19999999A : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000110011001100110011001100110011010";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv32_7FFFFFC0 : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111000000";
    constant ap_const_lv33_1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_3300 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal icmp_ln99_fu_4234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_1_load_fu_4227_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal reg_3306 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3312 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3318 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3324 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3330 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3336 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3342 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3348 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3354 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3360 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3366 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3372 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3378 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3384 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3390 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3396 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3402 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3408 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3414 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3420 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3426 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3432 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3438 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3444 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3450 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3456 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3462 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3468 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3474 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3480 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3486 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3492 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3498 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3504 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3510 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3516 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3522 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3528 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3534 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3540 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3546 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3552 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3558 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3564 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3570 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3576 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3582 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3588 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3594 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3600 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3606 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3612 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3618 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3624 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3630 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3636 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3642 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3648 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3654 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3660 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3666 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3672 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3678 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3684 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3690 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3696 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3702 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3708 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3714 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3720 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3726 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3732 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3738 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3744 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3750 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3756 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3762 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3768 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3774 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3780 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3786 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3792 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3798 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3804 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3810 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3816 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3822 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3828 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3834 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3840 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3846 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3852 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3858 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3864 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3870 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3876 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3882 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3888 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3894 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3900 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3906 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3912 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3918 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3924 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3930 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3936 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3942 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3948 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3954 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3960 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3966 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3972 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3978 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3984 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3990 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_3996 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_4002 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_4008 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_4014 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_4020 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_4026 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_4032 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_4038 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_4044 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_4050 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_4056 : STD_LOGIC_VECTOR (26 downto 0);
    signal reg_4062 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_fu_4091_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal empty_51_fu_4121_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_51_reg_8884 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub432_fu_4125_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub432_reg_8889 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal grp_fu_4115_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div75_reg_8916 : STD_LOGIC_VECTOR (31 downto 0);
    signal add273_fu_4137_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add273_reg_8921 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_52_fu_4142_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_52_reg_8928 : STD_LOGIC_VECTOR (30 downto 0);
    signal cmp7095631_fu_4146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp7095631_reg_8933 : STD_LOGIC_VECTOR (0 downto 0);
    signal arrayNo_fu_4171_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal arrayNo_reg_8937 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln99_fu_4175_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln99_reg_8942 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln99_fu_4187_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln99_reg_8947 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln99_1_fu_4193_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln99_1_reg_8952 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln99_2_fu_4199_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln99_2_reg_8957 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln211_fu_4219_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln211_reg_8962 : STD_LOGIC_VECTOR (32 downto 0);
    signal k_1_reg_8967 : STD_LOGIC_VECTOR (30 downto 0);
    signal k_2_fu_4239_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal k_2_reg_8974 : STD_LOGIC_VECTOR (30 downto 0);
    signal power_V_0_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_V_0_load_reg_8991 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_2_V_0_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_2_V_0_load_reg_8996 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_V_0_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_V_0_load_reg_9001 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_V_0_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_V_0_load_reg_9006 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_real_V_0_ce0 : STD_LOGIC;
    signal phi_real_V_0_we0 : STD_LOGIC;
    signal phi_real_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_real_V_1_ce0 : STD_LOGIC;
    signal phi_real_V_1_we0 : STD_LOGIC;
    signal phi_real_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_V_1_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_real_V_2_ce0 : STD_LOGIC;
    signal phi_real_V_2_we0 : STD_LOGIC;
    signal phi_real_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_V_2_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_real_V_3_ce0 : STD_LOGIC;
    signal phi_real_V_3_we0 : STD_LOGIC;
    signal phi_real_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_V_3_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_real_temp_V_0_ce0 : STD_LOGIC;
    signal phi_real_temp_V_0_we0 : STD_LOGIC;
    signal phi_real_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_0_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_0_ce1 : STD_LOGIC;
    signal phi_real_temp_V_0_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_real_temp_V_1_ce0 : STD_LOGIC;
    signal phi_real_temp_V_1_we0 : STD_LOGIC;
    signal phi_real_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_1_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_1_ce1 : STD_LOGIC;
    signal phi_real_temp_V_1_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_real_temp_V_2_ce0 : STD_LOGIC;
    signal phi_real_temp_V_2_we0 : STD_LOGIC;
    signal phi_real_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_2_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_2_ce1 : STD_LOGIC;
    signal phi_real_temp_V_2_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_real_temp_V_3_ce0 : STD_LOGIC;
    signal phi_real_temp_V_3_we0 : STD_LOGIC;
    signal phi_real_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_3_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_real_temp_V_3_ce1 : STD_LOGIC;
    signal phi_real_temp_V_3_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_imag_V_0_ce0 : STD_LOGIC;
    signal phi_imag_V_0_we0 : STD_LOGIC;
    signal phi_imag_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_imag_V_1_ce0 : STD_LOGIC;
    signal phi_imag_V_1_we0 : STD_LOGIC;
    signal phi_imag_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_V_1_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_imag_V_2_ce0 : STD_LOGIC;
    signal phi_imag_V_2_we0 : STD_LOGIC;
    signal phi_imag_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_V_2_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_imag_V_3_ce0 : STD_LOGIC;
    signal phi_imag_V_3_we0 : STD_LOGIC;
    signal phi_imag_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_V_3_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_imag_temp_V_0_ce0 : STD_LOGIC;
    signal phi_imag_temp_V_0_we0 : STD_LOGIC;
    signal phi_imag_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_0_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_0_ce1 : STD_LOGIC;
    signal phi_imag_temp_V_0_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_imag_temp_V_1_ce0 : STD_LOGIC;
    signal phi_imag_temp_V_1_we0 : STD_LOGIC;
    signal phi_imag_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_1_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_1_ce1 : STD_LOGIC;
    signal phi_imag_temp_V_1_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_imag_temp_V_2_ce0 : STD_LOGIC;
    signal phi_imag_temp_V_2_we0 : STD_LOGIC;
    signal phi_imag_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_2_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_2_ce1 : STD_LOGIC;
    signal phi_imag_temp_V_2_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_imag_temp_V_3_ce0 : STD_LOGIC;
    signal phi_imag_temp_V_3_we0 : STD_LOGIC;
    signal phi_imag_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_3_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal phi_imag_temp_V_3_ce1 : STD_LOGIC;
    signal phi_imag_temp_V_3_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_V_0_ce0 : STD_LOGIC;
    signal power_V_0_we0 : STD_LOGIC;
    signal power_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_V_1_ce0 : STD_LOGIC;
    signal power_V_1_we0 : STD_LOGIC;
    signal power_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_V_1_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_V_2_ce0 : STD_LOGIC;
    signal power_V_2_we0 : STD_LOGIC;
    signal power_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_V_2_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_V_3_ce0 : STD_LOGIC;
    signal power_V_3_we0 : STD_LOGIC;
    signal power_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_V_3_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_temp_V_0_ce0 : STD_LOGIC;
    signal power_temp_V_0_we0 : STD_LOGIC;
    signal power_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_0_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_0_ce1 : STD_LOGIC;
    signal power_temp_V_0_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_temp_V_1_ce0 : STD_LOGIC;
    signal power_temp_V_1_we0 : STD_LOGIC;
    signal power_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_1_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_1_ce1 : STD_LOGIC;
    signal power_temp_V_1_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_temp_V_2_ce0 : STD_LOGIC;
    signal power_temp_V_2_we0 : STD_LOGIC;
    signal power_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_2_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_2_ce1 : STD_LOGIC;
    signal power_temp_V_2_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_temp_V_3_ce0 : STD_LOGIC;
    signal power_temp_V_3_we0 : STD_LOGIC;
    signal power_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_3_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_V_3_ce1 : STD_LOGIC;
    signal power_temp_V_3_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_2_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_2_V_0_ce0 : STD_LOGIC;
    signal power_2_V_0_we0 : STD_LOGIC;
    signal power_2_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_2_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_2_V_1_ce0 : STD_LOGIC;
    signal power_2_V_1_we0 : STD_LOGIC;
    signal power_2_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_2_V_1_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_2_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_2_V_2_ce0 : STD_LOGIC;
    signal power_2_V_2_we0 : STD_LOGIC;
    signal power_2_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_2_V_2_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_2_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_2_V_3_ce0 : STD_LOGIC;
    signal power_2_V_3_we0 : STD_LOGIC;
    signal power_2_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_2_V_3_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_temp_2_V_0_ce0 : STD_LOGIC;
    signal power_temp_2_V_0_we0 : STD_LOGIC;
    signal power_temp_2_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_0_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_0_ce1 : STD_LOGIC;
    signal power_temp_2_V_0_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_temp_2_V_1_ce0 : STD_LOGIC;
    signal power_temp_2_V_1_we0 : STD_LOGIC;
    signal power_temp_2_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_1_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_1_ce1 : STD_LOGIC;
    signal power_temp_2_V_1_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_temp_2_V_2_ce0 : STD_LOGIC;
    signal power_temp_2_V_2_we0 : STD_LOGIC;
    signal power_temp_2_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_2_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_2_ce1 : STD_LOGIC;
    signal power_temp_2_V_2_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal power_temp_2_V_3_ce0 : STD_LOGIC;
    signal power_temp_2_V_3_we0 : STD_LOGIC;
    signal power_temp_2_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_3_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal power_temp_2_V_3_ce1 : STD_LOGIC;
    signal power_temp_2_V_3_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal data_temp_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_temp_real_V_ce0 : STD_LOGIC;
    signal data_temp_real_V_we0 : STD_LOGIC;
    signal data_temp_real_V_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal data_temp_real_V_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal data_temp_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_temp_imag_V_ce0 : STD_LOGIC;
    signal data_temp_imag_V_we0 : STD_LOGIC;
    signal data_temp_imag_V_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal data_temp_imag_V_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_start : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_done : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_idle : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_ready : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TREADY : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_in_TREADY : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_pilot_width_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_pilot_width_3_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_sym_num_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_sym_num_2_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_DATA_LEN_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_DATA_LEN_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_start : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_done : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_idle : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_ready : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_ce1 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_in_TREADY : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_r_V_9_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_r_V_9_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_12_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_12_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_11_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_11_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_10_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_10_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_9_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_9_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_8_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_8_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_7_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_7_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_6_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_6_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_5_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_5_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_4_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_4_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_3_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_3_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_2_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_2_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_0_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_0_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_16_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_16_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_15_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_15_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_14_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_14_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_13_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_13_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_12_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_12_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_11_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_11_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_10_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_10_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_9_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_9_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_8_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_8_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_7_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_7_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_6_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_6_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_5_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_5_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_4_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_4_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_3_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_3_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_2_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_2_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_0_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_0_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_16_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_16_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_15_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_15_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_14_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_14_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_13_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_13_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_12_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_12_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_11_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_11_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_10_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_10_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_9_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_9_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_8_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_8_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_7_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_7_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_6_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_6_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_5_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_5_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_4_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_4_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_3_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_3_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_2_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_2_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_0_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_0_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_16_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_16_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_15_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_15_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_14_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_14_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_13_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_13_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_12_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_12_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_11_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_11_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_10_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_10_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_9_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_9_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_8_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_8_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_7_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_7_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_6_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_6_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_5_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_5_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_4_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_4_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_3_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_3_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_2_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_2_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_r_V_7_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_r_V_7_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_12_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_12_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_11_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_11_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_10_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_10_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_9_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_9_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_8_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_8_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_7_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_7_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_6_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_6_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_5_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_5_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_4_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_4_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_3_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_3_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_2_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_2_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_0_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_0_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_16_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_16_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_15_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_15_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_14_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_14_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_13_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_13_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_12_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_12_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_11_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_11_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_10_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_10_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_9_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_9_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_8_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_8_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_7_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_7_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_6_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_6_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_5_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_5_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_4_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_4_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_3_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_3_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_2_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_2_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_0_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_0_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_16_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_16_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_15_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_15_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_14_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_14_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_13_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_13_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_12_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_12_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_11_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_11_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_10_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_10_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_9_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_9_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_8_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_8_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_7_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_7_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_6_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_6_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_5_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_5_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_4_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_4_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_3_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_3_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_2_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_2_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_0_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_0_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_16_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_16_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_15_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_15_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_14_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_14_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_13_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_13_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_12_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_12_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_11_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_11_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_10_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_10_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_9_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_9_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_8_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_8_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_7_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_7_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_6_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_6_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_5_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_5_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_4_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_4_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_3_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_3_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_2_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_2_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_start : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_done : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_idle : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_ready : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_start : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_done : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_idle : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_ready : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_start : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_done : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_idle : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_ready : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TREADY : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_in_TREADY : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_start : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_done : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_idle : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_ready : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TREADY : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_real_V_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_imag_V_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_out_temp_i_V_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_out_temp_i_V_6_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_out_temp_r_V_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_out_temp_r_V_6_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_start : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_done : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_idle : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_ready : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TREADY : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_real_V_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_imag_V_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_out_temp_i_V_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_out_temp_i_V_7_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_out_temp_r_V_7_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_out_temp_r_V_7_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_start : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_done : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_idle : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_ready : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_in_TREADY : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_ce0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_we0 : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_r_V_17_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_r_V_17_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_12_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_12_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_11_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_11_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_10_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_10_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_9_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_9_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_8_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_8_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_7_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_7_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_6_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_6_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_5_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_5_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_4_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_4_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_3_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_3_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_2_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_2_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_1_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_1_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_0_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_0_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_16_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_16_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_15_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_15_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_14_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_14_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_13_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_13_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_12_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_12_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_11_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_11_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_10_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_10_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_9_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_9_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_8_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_8_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_7_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_7_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_6_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_6_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_5_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_5_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_4_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_4_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_3_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_3_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_2_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_2_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_1_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_1_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_0_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_0_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_16_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_16_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_15_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_15_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_14_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_14_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_13_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_13_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_12_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_12_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_11_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_11_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_10_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_10_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_9_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_9_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_8_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_8_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_7_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_7_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_6_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_6_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_5_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_5_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_4_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_4_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_3_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_3_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_2_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_2_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_1_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_1_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_0_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_0_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_16_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_16_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_15_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_15_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_14_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_14_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_13_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_13_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_12_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_12_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_11_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_11_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_10_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_10_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_9_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_9_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_8_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_8_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_7_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_7_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_6_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_6_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_5_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_5_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_4_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_4_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_3_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_3_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_2_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_2_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_1_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_1_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_r_V_15_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_r_V_15_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_12_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_12_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_11_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_11_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_10_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_10_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_9_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_9_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_8_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_8_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_7_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_7_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_6_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_6_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_5_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_5_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_4_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_4_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_3_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_3_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_2_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_2_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_1_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_1_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_0_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_0_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_16_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_16_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_15_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_15_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_14_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_14_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_13_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_13_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_12_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_12_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_11_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_11_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_10_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_10_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_9_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_9_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_8_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_8_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_7_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_7_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_6_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_6_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_5_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_5_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_4_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_4_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_3_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_3_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_2_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_2_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_1_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_1_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_0_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_0_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_16_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_16_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_15_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_15_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_14_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_14_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_13_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_13_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_12_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_12_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_11_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_11_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_10_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_10_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_9_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_9_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_8_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_8_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_7_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_7_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_6_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_6_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_5_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_5_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_4_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_4_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_3_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_3_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_2_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_2_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_1_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_1_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_0_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_0_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_16_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_16_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_15_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_15_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_14_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_14_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_13_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_13_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_12_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_12_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_11_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_11_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_10_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_10_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_9_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_9_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_8_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_8_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_7_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_7_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_6_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_6_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_5_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_5_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_4_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_4_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_3_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_3_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_2_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_2_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_1_1_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_1_1_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out1_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out2 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out2_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out3 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out3_ap_vld : STD_LOGIC;
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_start_reg : STD_LOGIC := '0';
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal k_fu_98 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal out_temp_r_V_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_temp_i_V_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_r_V_0_0_0_fu_110 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal in_r_V_0_1_0_fu_114 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_2_0_fu_118 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_3_0_fu_122 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_4_0_fu_126 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_5_0_fu_130 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_6_0_fu_134 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_7_0_fu_138 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_8_0_fu_142 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_9_0_fu_146 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_10_0_fu_150 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_11_0_fu_154 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_12_0_fu_158 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_13_0_fu_162 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_14_0_fu_166 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_15_0_fu_170 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_0_16_0_fu_174 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_0_0_fu_178 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_1_0_fu_182 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_2_0_fu_186 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_3_0_fu_190 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_4_0_fu_194 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_5_0_fu_198 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_6_0_fu_202 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_7_0_fu_206 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_8_0_fu_210 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_9_0_fu_214 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_10_0_fu_218 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_11_0_fu_222 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_12_0_fu_226 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_13_0_fu_230 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_14_0_fu_234 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_15_0_fu_238 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_1_16_0_fu_242 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_0_0_fu_246 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_1_0_fu_250 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_2_0_fu_254 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_3_0_fu_258 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_4_0_fu_262 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_5_0_fu_266 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_6_0_fu_270 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_7_0_fu_274 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_8_0_fu_278 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_9_0_fu_282 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_10_0_fu_286 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_11_0_fu_290 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_12_0_fu_294 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_13_0_fu_298 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_14_0_fu_302 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_15_0_fu_306 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_2_16_0_fu_310 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_0_0_fu_314 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_1_0_fu_318 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_2_0_fu_322 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_3_0_fu_326 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_4_0_fu_330 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_5_0_fu_334 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_6_0_fu_338 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_7_0_fu_342 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_8_0_fu_346 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_9_0_fu_350 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_10_0_fu_354 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_11_0_fu_358 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_r_V_3_12_0_fu_362 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_0_0_fu_366 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_1_0_fu_370 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_2_0_fu_374 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_3_0_fu_378 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_4_0_fu_382 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_5_0_fu_386 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_6_0_fu_390 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_7_0_fu_394 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_8_0_fu_398 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_9_0_fu_402 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_10_0_fu_406 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_11_0_fu_410 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_12_0_fu_414 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_13_0_fu_418 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_14_0_fu_422 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_15_0_fu_426 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_0_16_0_fu_430 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_0_0_fu_434 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_1_0_fu_438 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_2_0_fu_442 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_3_0_fu_446 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_4_0_fu_450 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_5_0_fu_454 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_6_0_fu_458 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_7_0_fu_462 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_8_0_fu_466 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_9_0_fu_470 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_10_0_fu_474 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_11_0_fu_478 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_12_0_fu_482 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_13_0_fu_486 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_14_0_fu_490 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_15_0_fu_494 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_1_16_0_fu_498 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_0_0_fu_502 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_1_0_fu_506 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_2_0_fu_510 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_3_0_fu_514 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_4_0_fu_518 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_5_0_fu_522 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_6_0_fu_526 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_7_0_fu_530 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_8_0_fu_534 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_9_0_fu_538 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_10_0_fu_542 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_11_0_fu_546 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_12_0_fu_550 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_13_0_fu_554 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_14_0_fu_558 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_15_0_fu_562 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_2_16_0_fu_566 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_0_0_fu_570 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_1_0_fu_574 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_2_0_fu_578 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_3_0_fu_582 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_4_0_fu_586 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_5_0_fu_590 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_6_0_fu_594 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_7_0_fu_598 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_8_0_fu_602 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_9_0_fu_606 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_10_0_fu_610 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_11_0_fu_614 : STD_LOGIC_VECTOR (26 downto 0);
    signal in_i_V_3_12_0_fu_618 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal grp_fu_4076_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_4076_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_50_fu_4097_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal div_cast_cast_fu_4101_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub74_fu_4105_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_51_fu_4121_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub432_fu_4125_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4131_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4131_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add273_fu_4137_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_fu_4155_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul2_fu_4155_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul2_fu_4155_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_fu_4161_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_4131_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln99_fu_4179_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln99_fu_4182_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln99_fu_4182_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln211_fu_4208_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln99_fu_4179_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln211_fu_4208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln99_1_fu_4204_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln211_fu_4213_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln13_fu_4230_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4076_ap_start : STD_LOGIC;
    signal grp_fu_4076_ap_done : STD_LOGIC;
    signal grp_fu_4115_ap_start : STD_LOGIC;
    signal grp_fu_4115_ap_done : STD_LOGIC;
    signal grp_fu_4131_ap_start : STD_LOGIC;
    signal grp_fu_4131_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal regslice_both_data_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (66 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_block_state61_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_in_TVALID_int_regslice : STD_LOGIC;
    signal data_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_in_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_in_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_in_V_dest_V_U_ack_in : STD_LOGIC;
    signal data_out_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal data_out_TVALID_int_regslice : STD_LOGIC;
    signal data_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_data_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TKEEP_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TSTRB_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal regslice_both_data_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal data_out_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_data_out_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_data_out_V_dest_V_U_vld_out : STD_LOGIC;
    signal mul2_fu_4155_p00 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_28_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        i_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_9_out_ap_vld : OUT STD_LOGIC;
        pilot_width_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        pilot_width_3_out_ap_vld : OUT STD_LOGIC;
        sym_num_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sym_num_2_out_ap_vld : OUT STD_LOGIC;
        DATA_LEN_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        DATA_LEN_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_145_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        in_i_V_3_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_2_V_0_ce0 : OUT STD_LOGIC;
        power_2_V_0_we0 : OUT STD_LOGIC;
        power_2_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_3_ce0 : OUT STD_LOGIC;
        power_temp_2_V_3_we0 : OUT STD_LOGIC;
        power_temp_2_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_3_ce1 : OUT STD_LOGIC;
        power_temp_2_V_3_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        newIndex13251326 : IN STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_2_ce0 : OUT STD_LOGIC;
        power_temp_2_V_2_we0 : OUT STD_LOGIC;
        power_temp_2_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_2_ce1 : OUT STD_LOGIC;
        power_temp_2_V_2_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_1_ce0 : OUT STD_LOGIC;
        power_temp_2_V_1_we0 : OUT STD_LOGIC;
        power_temp_2_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_1_ce1 : OUT STD_LOGIC;
        power_temp_2_V_1_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_0_ce0 : OUT STD_LOGIC;
        power_temp_2_V_0_we0 : OUT STD_LOGIC;
        power_temp_2_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_0_ce1 : OUT STD_LOGIC;
        power_temp_2_V_0_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_2_V_3_ce0 : OUT STD_LOGIC;
        power_2_V_3_we0 : OUT STD_LOGIC;
        power_2_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_2_V_2_ce0 : OUT STD_LOGIC;
        power_2_V_2_we0 : OUT STD_LOGIC;
        power_2_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_2_V_1_ce0 : OUT STD_LOGIC;
        power_2_V_1_we0 : OUT STD_LOGIC;
        power_2_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_V_0_ce0 : OUT STD_LOGIC;
        power_V_0_we0 : OUT STD_LOGIC;
        power_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_3_ce0 : OUT STD_LOGIC;
        power_temp_V_3_we0 : OUT STD_LOGIC;
        power_temp_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_3_ce1 : OUT STD_LOGIC;
        power_temp_V_3_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_2_ce0 : OUT STD_LOGIC;
        power_temp_V_2_we0 : OUT STD_LOGIC;
        power_temp_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_2_ce1 : OUT STD_LOGIC;
        power_temp_V_2_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_1_ce0 : OUT STD_LOGIC;
        power_temp_V_1_we0 : OUT STD_LOGIC;
        power_temp_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_1_ce1 : OUT STD_LOGIC;
        power_temp_V_1_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_0_ce0 : OUT STD_LOGIC;
        power_temp_V_0_we0 : OUT STD_LOGIC;
        power_temp_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_0_ce1 : OUT STD_LOGIC;
        power_temp_V_0_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_V_3_ce0 : OUT STD_LOGIC;
        power_V_3_we0 : OUT STD_LOGIC;
        power_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_V_2_ce0 : OUT STD_LOGIC;
        power_V_2_we0 : OUT STD_LOGIC;
        power_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_V_1_ce0 : OUT STD_LOGIC;
        power_V_1_we0 : OUT STD_LOGIC;
        power_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_V_0_ce0 : OUT STD_LOGIC;
        phi_imag_V_0_we0 : OUT STD_LOGIC;
        phi_imag_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_3_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_3_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_3_ce1 : OUT STD_LOGIC;
        phi_imag_temp_V_3_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_2_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_2_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_2_ce1 : OUT STD_LOGIC;
        phi_imag_temp_V_2_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_1_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_1_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_1_ce1 : OUT STD_LOGIC;
        phi_imag_temp_V_1_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_0_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_0_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_0_ce1 : OUT STD_LOGIC;
        phi_imag_temp_V_0_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_V_3_ce0 : OUT STD_LOGIC;
        phi_imag_V_3_we0 : OUT STD_LOGIC;
        phi_imag_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_V_2_ce0 : OUT STD_LOGIC;
        phi_imag_V_2_we0 : OUT STD_LOGIC;
        phi_imag_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_V_1_ce0 : OUT STD_LOGIC;
        phi_imag_V_1_we0 : OUT STD_LOGIC;
        phi_imag_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_V_0_ce0 : OUT STD_LOGIC;
        phi_real_V_0_we0 : OUT STD_LOGIC;
        phi_real_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_3_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_3_we0 : OUT STD_LOGIC;
        phi_real_temp_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_3_ce1 : OUT STD_LOGIC;
        phi_real_temp_V_3_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_2_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_2_we0 : OUT STD_LOGIC;
        phi_real_temp_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_2_ce1 : OUT STD_LOGIC;
        phi_real_temp_V_2_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_1_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_1_we0 : OUT STD_LOGIC;
        phi_real_temp_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_1_ce1 : OUT STD_LOGIC;
        phi_real_temp_V_1_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_0_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_0_we0 : OUT STD_LOGIC;
        phi_real_temp_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_0_ce1 : OUT STD_LOGIC;
        phi_real_temp_V_0_q1 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_V_3_ce0 : OUT STD_LOGIC;
        phi_real_V_3_we0 : OUT STD_LOGIC;
        phi_real_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_V_2_ce0 : OUT STD_LOGIC;
        phi_real_V_2_we0 : OUT STD_LOGIC;
        phi_real_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_V_1_ce0 : OUT STD_LOGIC;
        phi_real_V_1_we0 : OUT STD_LOGIC;
        phi_real_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        add273 : IN STD_LOGIC_VECTOR (31 downto 0);
        arrayNo : IN STD_LOGIC_VECTOR (31 downto 0);
        sub432 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln99_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_temp_real_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_temp_real_V_ce0 : OUT STD_LOGIC;
        data_temp_real_V_we0 : OUT STD_LOGIC;
        data_temp_real_V_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        data_temp_imag_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_temp_imag_V_ce0 : OUT STD_LOGIC;
        data_temp_imag_V_we0 : OUT STD_LOGIC;
        data_temp_imag_V_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        r_V_9_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        r_V_9_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_12_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_12_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_11_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_11_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_10_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_10_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_9_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_9_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_8_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_8_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_7_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_7_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_6_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_6_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_5_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_5_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_4_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_4_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_3_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_3_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_2_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_2_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_0_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_0_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_16_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_16_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_15_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_15_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_14_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_14_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_13_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_13_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_12_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_12_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_11_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_11_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_10_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_10_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_9_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_9_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_8_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_8_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_7_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_7_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_6_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_6_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_5_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_5_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_4_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_4_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_3_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_3_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_2_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_2_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_0_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_0_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_16_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_16_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_15_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_15_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_14_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_14_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_13_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_13_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_12_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_12_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_11_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_11_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_10_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_10_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_9_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_9_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_8_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_8_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_7_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_7_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_6_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_6_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_5_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_5_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_4_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_4_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_3_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_3_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_2_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_2_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_0_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_0_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_16_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_16_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_15_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_15_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_14_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_14_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_13_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_13_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_12_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_12_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_11_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_11_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_10_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_10_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_9_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_9_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_8_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_8_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_7_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_7_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_6_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_6_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_5_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_5_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_4_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_4_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_3_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_3_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_2_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_2_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_1_out_ap_vld : OUT STD_LOGIC;
        r_V_7_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        r_V_7_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_12_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_12_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_11_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_11_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_10_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_10_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_9_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_9_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_8_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_8_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_7_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_7_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_6_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_6_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_5_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_5_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_4_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_4_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_3_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_3_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_2_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_2_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_0_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_0_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_16_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_16_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_15_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_15_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_14_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_14_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_13_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_13_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_12_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_12_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_11_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_11_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_10_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_10_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_9_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_9_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_8_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_8_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_7_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_7_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_6_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_6_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_5_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_5_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_4_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_4_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_3_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_3_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_2_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_2_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_0_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_0_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_16_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_16_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_15_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_15_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_14_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_14_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_13_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_13_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_12_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_12_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_11_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_11_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_10_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_10_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_9_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_9_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_8_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_8_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_7_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_7_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_6_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_6_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_5_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_5_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_4_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_4_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_3_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_3_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_2_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_2_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_0_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_0_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_16_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_16_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_15_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_15_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_14_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_14_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_13_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_13_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_12_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_12_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_11_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_11_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_10_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_10_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_9_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_9_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_8_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_8_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_7_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_7_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_6_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_6_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_5_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_5_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_4_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_4_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_3_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_3_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_2_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_2_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_103_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add273 : IN STD_LOGIC_VECTOR (31 downto 0);
        phi_real_temp_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_0_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_0_we0 : OUT STD_LOGIC;
        phi_real_temp_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_1_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_1_we0 : OUT STD_LOGIC;
        phi_real_temp_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_2_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_2_we0 : OUT STD_LOGIC;
        phi_real_temp_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_3_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_3_we0 : OUT STD_LOGIC;
        phi_real_temp_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_0_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_0_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_1_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_1_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_2_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_2_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_3_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_3_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_0_ce0 : OUT STD_LOGIC;
        power_temp_V_0_we0 : OUT STD_LOGIC;
        power_temp_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_1_ce0 : OUT STD_LOGIC;
        power_temp_V_1_we0 : OUT STD_LOGIC;
        power_temp_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_2_ce0 : OUT STD_LOGIC;
        power_temp_V_2_we0 : OUT STD_LOGIC;
        power_temp_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_3_ce0 : OUT STD_LOGIC;
        power_temp_V_3_we0 : OUT STD_LOGIC;
        power_temp_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_0_ce0 : OUT STD_LOGIC;
        power_temp_2_V_0_we0 : OUT STD_LOGIC;
        power_temp_2_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_1_ce0 : OUT STD_LOGIC;
        power_temp_2_V_1_we0 : OUT STD_LOGIC;
        power_temp_2_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_2_ce0 : OUT STD_LOGIC;
        power_temp_2_V_2_we0 : OUT STD_LOGIC;
        power_temp_2_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_3_ce0 : OUT STD_LOGIC;
        power_temp_2_V_3_we0 : OUT STD_LOGIC;
        power_temp_2_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_109_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        phi_real_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_V_0_ce0 : OUT STD_LOGIC;
        phi_real_V_0_we0 : OUT STD_LOGIC;
        phi_real_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_V_1_ce0 : OUT STD_LOGIC;
        phi_real_V_1_we0 : OUT STD_LOGIC;
        phi_real_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_V_2_ce0 : OUT STD_LOGIC;
        phi_real_V_2_we0 : OUT STD_LOGIC;
        phi_real_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_V_3_ce0 : OUT STD_LOGIC;
        phi_real_V_3_we0 : OUT STD_LOGIC;
        phi_real_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_V_0_ce0 : OUT STD_LOGIC;
        phi_imag_V_0_we0 : OUT STD_LOGIC;
        phi_imag_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_V_1_ce0 : OUT STD_LOGIC;
        phi_imag_V_1_we0 : OUT STD_LOGIC;
        phi_imag_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_V_2_ce0 : OUT STD_LOGIC;
        phi_imag_V_2_we0 : OUT STD_LOGIC;
        phi_imag_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_V_3_ce0 : OUT STD_LOGIC;
        phi_imag_V_3_we0 : OUT STD_LOGIC;
        phi_imag_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_V_0_ce0 : OUT STD_LOGIC;
        power_V_0_we0 : OUT STD_LOGIC;
        power_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_V_1_ce0 : OUT STD_LOGIC;
        power_V_1_we0 : OUT STD_LOGIC;
        power_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_V_2_ce0 : OUT STD_LOGIC;
        power_V_2_we0 : OUT STD_LOGIC;
        power_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_V_3_ce0 : OUT STD_LOGIC;
        power_V_3_we0 : OUT STD_LOGIC;
        power_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_2_V_0_ce0 : OUT STD_LOGIC;
        power_2_V_0_we0 : OUT STD_LOGIC;
        power_2_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_2_V_1_ce0 : OUT STD_LOGIC;
        power_2_V_1_we0 : OUT STD_LOGIC;
        power_2_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_2_V_2_ce0 : OUT STD_LOGIC;
        power_2_V_2_we0 : OUT STD_LOGIC;
        power_2_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_2_V_3_ce0 : OUT STD_LOGIC;
        power_2_V_3_we0 : OUT STD_LOGIC;
        power_2_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_219_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_in_TVALID : IN STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        add273 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        i_9_reload : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_205_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        sext_ln99_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_temp_i_V : IN STD_LOGIC_VECTOR (31 downto 0);
        out_temp_r_V : IN STD_LOGIC_VECTOR (31 downto 0);
        add_ln99_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_temp_real_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_temp_real_V_ce0 : OUT STD_LOGIC;
        data_temp_real_V_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        data_temp_imag_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_temp_imag_V_ce0 : OUT STD_LOGIC;
        data_temp_imag_V_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_temp_i_V_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_temp_i_V_6_out_ap_vld : OUT STD_LOGIC;
        out_temp_r_V_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_temp_r_V_6_out_ap_vld : OUT STD_LOGIC );
    end component;


    component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_211_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_out_TREADY : IN STD_LOGIC;
        sext_ln99 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_temp_i_V_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        out_temp_r_V_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln99_4 : IN STD_LOGIC_VECTOR (32 downto 0);
        data_temp_real_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_temp_real_V_ce0 : OUT STD_LOGIC;
        data_temp_real_V_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        data_temp_imag_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_temp_imag_V_ce0 : OUT STD_LOGIC;
        data_temp_imag_V_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        data_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_out_TVALID : OUT STD_LOGIC;
        data_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_out_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        data_out_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_temp_i_V_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_temp_i_V_7_out_ap_vld : OUT STD_LOGIC;
        out_temp_r_V_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_temp_r_V_7_out_ap_vld : OUT STD_LOGIC );
    end component;


    component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_115_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_i_V_3_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_16_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_15_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_14_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_13_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_12_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_11_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_10_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_9_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_8_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_7_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_6_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_5_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_4_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_3_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_2_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_1_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_0_0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_V_0_load : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_V_0_load : IN STD_LOGIC_VECTOR (26 downto 0);
        power_2_V_0_load : IN STD_LOGIC_VECTOR (26 downto 0);
        power_V_0_load : IN STD_LOGIC_VECTOR (26 downto 0);
        add273 : IN STD_LOGIC_VECTOR (30 downto 0);
        data_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        data_in_TVALID : IN STD_LOGIC;
        data_in_TREADY : OUT STD_LOGIC;
        data_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TID : IN STD_LOGIC_VECTOR (0 downto 0);
        data_in_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
        add_ln99_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_temp_real_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_temp_real_V_ce0 : OUT STD_LOGIC;
        data_temp_real_V_we0 : OUT STD_LOGIC;
        data_temp_real_V_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        data_temp_imag_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_temp_imag_V_ce0 : OUT STD_LOGIC;
        data_temp_imag_V_we0 : OUT STD_LOGIC;
        data_temp_imag_V_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        power_temp_2_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_0_ce0 : OUT STD_LOGIC;
        power_temp_2_V_0_we0 : OUT STD_LOGIC;
        power_temp_2_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_1_ce0 : OUT STD_LOGIC;
        power_temp_2_V_1_we0 : OUT STD_LOGIC;
        power_temp_2_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_2_ce0 : OUT STD_LOGIC;
        power_temp_2_V_2_we0 : OUT STD_LOGIC;
        power_temp_2_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_2_V_3_ce0 : OUT STD_LOGIC;
        power_temp_2_V_3_we0 : OUT STD_LOGIC;
        power_temp_2_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_2_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_0_ce0 : OUT STD_LOGIC;
        power_temp_V_0_we0 : OUT STD_LOGIC;
        power_temp_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_1_ce0 : OUT STD_LOGIC;
        power_temp_V_1_we0 : OUT STD_LOGIC;
        power_temp_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_2_ce0 : OUT STD_LOGIC;
        power_temp_V_2_we0 : OUT STD_LOGIC;
        power_temp_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        power_temp_V_3_ce0 : OUT STD_LOGIC;
        power_temp_V_3_we0 : OUT STD_LOGIC;
        power_temp_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        power_temp_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_0_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_0_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_1_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_1_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_2_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_2_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_imag_temp_V_3_ce0 : OUT STD_LOGIC;
        phi_imag_temp_V_3_we0 : OUT STD_LOGIC;
        phi_imag_temp_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_imag_temp_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_0_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_0_we0 : OUT STD_LOGIC;
        phi_real_temp_V_0_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_0_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_1_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_1_we0 : OUT STD_LOGIC;
        phi_real_temp_V_1_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_1_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_2_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_2_we0 : OUT STD_LOGIC;
        phi_real_temp_V_2_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_2_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        phi_real_temp_V_3_ce0 : OUT STD_LOGIC;
        phi_real_temp_V_3_we0 : OUT STD_LOGIC;
        phi_real_temp_V_3_d0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        phi_real_temp_V_3_q0 : IN STD_LOGIC_VECTOR (26 downto 0);
        r_V_17_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        r_V_17_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_12_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_12_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_11_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_11_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_10_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_10_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_9_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_9_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_8_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_8_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_7_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_7_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_6_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_6_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_5_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_5_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_4_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_4_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_3_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_3_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_2_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_2_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_1_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_1_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_3_0_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_3_0_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_16_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_16_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_15_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_15_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_14_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_14_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_13_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_13_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_12_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_12_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_11_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_11_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_10_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_10_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_9_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_9_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_8_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_8_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_7_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_7_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_6_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_6_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_5_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_5_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_4_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_4_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_3_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_3_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_2_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_2_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_1_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_1_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_2_0_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_2_0_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_16_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_16_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_15_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_15_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_14_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_14_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_13_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_13_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_12_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_12_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_11_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_11_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_10_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_10_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_9_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_9_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_8_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_8_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_7_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_7_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_6_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_6_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_5_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_5_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_4_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_4_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_3_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_3_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_2_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_2_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_1_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_1_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_1_0_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_1_0_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_16_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_16_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_15_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_15_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_14_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_14_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_13_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_13_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_12_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_12_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_11_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_11_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_10_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_10_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_9_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_9_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_8_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_8_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_7_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_7_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_6_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_6_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_5_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_5_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_4_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_4_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_3_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_3_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_2_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_2_1_out_ap_vld : OUT STD_LOGIC;
        in_i_V_0_1_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_i_V_0_1_1_out_ap_vld : OUT STD_LOGIC;
        r_V_15_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        r_V_15_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_12_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_12_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_11_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_11_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_10_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_10_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_9_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_9_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_8_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_8_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_7_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_7_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_6_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_6_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_5_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_5_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_4_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_4_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_3_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_3_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_2_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_2_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_1_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_1_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_3_0_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_3_0_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_16_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_16_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_15_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_15_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_14_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_14_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_13_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_13_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_12_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_12_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_11_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_11_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_10_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_10_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_9_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_9_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_8_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_8_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_7_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_7_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_6_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_6_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_5_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_5_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_4_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_4_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_3_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_3_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_2_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_2_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_1_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_1_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_2_0_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_2_0_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_16_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_16_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_15_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_15_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_14_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_14_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_13_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_13_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_12_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_12_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_11_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_11_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_10_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_10_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_9_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_9_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_8_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_8_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_7_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_7_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_6_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_6_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_5_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_5_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_4_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_4_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_3_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_3_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_2_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_2_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_1_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_1_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_1_0_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_1_0_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_16_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_16_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_15_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_15_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_14_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_14_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_13_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_13_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_12_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_12_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_11_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_11_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_10_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_10_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_9_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_9_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_8_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_8_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_7_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_7_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_6_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_6_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_5_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_5_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_4_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_4_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_3_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_3_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_2_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_2_1_out_ap_vld : OUT STD_LOGIC;
        in_r_V_0_1_1_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        in_r_V_0_1_1_out_ap_vld : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (26 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC );
    end component;


    component syn_CP_removal_sdiv_9ns_32ns_8_13_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component syn_CP_removal_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syn_CP_removal_sdiv_32ns_9s_32_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component syn_CP_removal_urem_32ns_6ns_5_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component syn_CP_removal_mul_32ns_34ns_65_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (33 downto 0);
        dout : OUT STD_LOGIC_VECTOR (64 downto 0) );
    end component;


    component syn_CP_removal_phi_real_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (26 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component syn_CP_removal_phi_real_temp_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (26 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (26 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component syn_CP_removal_data_temp_real_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (19 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component syn_CP_removal_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    phi_real_V_0_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_real_V_0_address0,
        ce0 => phi_real_V_0_ce0,
        we0 => phi_real_V_0_we0,
        d0 => phi_real_V_0_d0,
        q0 => phi_real_V_0_q0);

    phi_real_V_1_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_real_V_1_address0,
        ce0 => phi_real_V_1_ce0,
        we0 => phi_real_V_1_we0,
        d0 => phi_real_V_1_d0,
        q0 => phi_real_V_1_q0);

    phi_real_V_2_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_real_V_2_address0,
        ce0 => phi_real_V_2_ce0,
        we0 => phi_real_V_2_we0,
        d0 => phi_real_V_2_d0,
        q0 => phi_real_V_2_q0);

    phi_real_V_3_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_real_V_3_address0,
        ce0 => phi_real_V_3_ce0,
        we0 => phi_real_V_3_we0,
        d0 => phi_real_V_3_d0,
        q0 => phi_real_V_3_q0);

    phi_real_temp_V_0_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_real_temp_V_0_address0,
        ce0 => phi_real_temp_V_0_ce0,
        we0 => phi_real_temp_V_0_we0,
        d0 => phi_real_temp_V_0_d0,
        q0 => phi_real_temp_V_0_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_address1,
        ce1 => phi_real_temp_V_0_ce1,
        q1 => phi_real_temp_V_0_q1);

    phi_real_temp_V_1_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_real_temp_V_1_address0,
        ce0 => phi_real_temp_V_1_ce0,
        we0 => phi_real_temp_V_1_we0,
        d0 => phi_real_temp_V_1_d0,
        q0 => phi_real_temp_V_1_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_address1,
        ce1 => phi_real_temp_V_1_ce1,
        q1 => phi_real_temp_V_1_q1);

    phi_real_temp_V_2_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_real_temp_V_2_address0,
        ce0 => phi_real_temp_V_2_ce0,
        we0 => phi_real_temp_V_2_we0,
        d0 => phi_real_temp_V_2_d0,
        q0 => phi_real_temp_V_2_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_address1,
        ce1 => phi_real_temp_V_2_ce1,
        q1 => phi_real_temp_V_2_q1);

    phi_real_temp_V_3_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_real_temp_V_3_address0,
        ce0 => phi_real_temp_V_3_ce0,
        we0 => phi_real_temp_V_3_we0,
        d0 => phi_real_temp_V_3_d0,
        q0 => phi_real_temp_V_3_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_address1,
        ce1 => phi_real_temp_V_3_ce1,
        q1 => phi_real_temp_V_3_q1);

    phi_imag_V_0_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_imag_V_0_address0,
        ce0 => phi_imag_V_0_ce0,
        we0 => phi_imag_V_0_we0,
        d0 => phi_imag_V_0_d0,
        q0 => phi_imag_V_0_q0);

    phi_imag_V_1_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_imag_V_1_address0,
        ce0 => phi_imag_V_1_ce0,
        we0 => phi_imag_V_1_we0,
        d0 => phi_imag_V_1_d0,
        q0 => phi_imag_V_1_q0);

    phi_imag_V_2_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_imag_V_2_address0,
        ce0 => phi_imag_V_2_ce0,
        we0 => phi_imag_V_2_we0,
        d0 => phi_imag_V_2_d0,
        q0 => phi_imag_V_2_q0);

    phi_imag_V_3_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_imag_V_3_address0,
        ce0 => phi_imag_V_3_ce0,
        we0 => phi_imag_V_3_we0,
        d0 => phi_imag_V_3_d0,
        q0 => phi_imag_V_3_q0);

    phi_imag_temp_V_0_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_imag_temp_V_0_address0,
        ce0 => phi_imag_temp_V_0_ce0,
        we0 => phi_imag_temp_V_0_we0,
        d0 => phi_imag_temp_V_0_d0,
        q0 => phi_imag_temp_V_0_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_address1,
        ce1 => phi_imag_temp_V_0_ce1,
        q1 => phi_imag_temp_V_0_q1);

    phi_imag_temp_V_1_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_imag_temp_V_1_address0,
        ce0 => phi_imag_temp_V_1_ce0,
        we0 => phi_imag_temp_V_1_we0,
        d0 => phi_imag_temp_V_1_d0,
        q0 => phi_imag_temp_V_1_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_address1,
        ce1 => phi_imag_temp_V_1_ce1,
        q1 => phi_imag_temp_V_1_q1);

    phi_imag_temp_V_2_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_imag_temp_V_2_address0,
        ce0 => phi_imag_temp_V_2_ce0,
        we0 => phi_imag_temp_V_2_we0,
        d0 => phi_imag_temp_V_2_d0,
        q0 => phi_imag_temp_V_2_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_address1,
        ce1 => phi_imag_temp_V_2_ce1,
        q1 => phi_imag_temp_V_2_q1);

    phi_imag_temp_V_3_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => phi_imag_temp_V_3_address0,
        ce0 => phi_imag_temp_V_3_ce0,
        we0 => phi_imag_temp_V_3_we0,
        d0 => phi_imag_temp_V_3_d0,
        q0 => phi_imag_temp_V_3_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_address1,
        ce1 => phi_imag_temp_V_3_ce1,
        q1 => phi_imag_temp_V_3_q1);

    power_V_0_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_V_0_address0,
        ce0 => power_V_0_ce0,
        we0 => power_V_0_we0,
        d0 => power_V_0_d0,
        q0 => power_V_0_q0);

    power_V_1_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_V_1_address0,
        ce0 => power_V_1_ce0,
        we0 => power_V_1_we0,
        d0 => power_V_1_d0,
        q0 => power_V_1_q0);

    power_V_2_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_V_2_address0,
        ce0 => power_V_2_ce0,
        we0 => power_V_2_we0,
        d0 => power_V_2_d0,
        q0 => power_V_2_q0);

    power_V_3_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_V_3_address0,
        ce0 => power_V_3_ce0,
        we0 => power_V_3_we0,
        d0 => power_V_3_d0,
        q0 => power_V_3_q0);

    power_temp_V_0_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_temp_V_0_address0,
        ce0 => power_temp_V_0_ce0,
        we0 => power_temp_V_0_we0,
        d0 => power_temp_V_0_d0,
        q0 => power_temp_V_0_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_address1,
        ce1 => power_temp_V_0_ce1,
        q1 => power_temp_V_0_q1);

    power_temp_V_1_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_temp_V_1_address0,
        ce0 => power_temp_V_1_ce0,
        we0 => power_temp_V_1_we0,
        d0 => power_temp_V_1_d0,
        q0 => power_temp_V_1_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_address1,
        ce1 => power_temp_V_1_ce1,
        q1 => power_temp_V_1_q1);

    power_temp_V_2_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_temp_V_2_address0,
        ce0 => power_temp_V_2_ce0,
        we0 => power_temp_V_2_we0,
        d0 => power_temp_V_2_d0,
        q0 => power_temp_V_2_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_address1,
        ce1 => power_temp_V_2_ce1,
        q1 => power_temp_V_2_q1);

    power_temp_V_3_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_temp_V_3_address0,
        ce0 => power_temp_V_3_ce0,
        we0 => power_temp_V_3_we0,
        d0 => power_temp_V_3_d0,
        q0 => power_temp_V_3_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_address1,
        ce1 => power_temp_V_3_ce1,
        q1 => power_temp_V_3_q1);

    power_2_V_0_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_2_V_0_address0,
        ce0 => power_2_V_0_ce0,
        we0 => power_2_V_0_we0,
        d0 => power_2_V_0_d0,
        q0 => power_2_V_0_q0);

    power_2_V_1_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_2_V_1_address0,
        ce0 => power_2_V_1_ce0,
        we0 => power_2_V_1_we0,
        d0 => power_2_V_1_d0,
        q0 => power_2_V_1_q0);

    power_2_V_2_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_2_V_2_address0,
        ce0 => power_2_V_2_ce0,
        we0 => power_2_V_2_we0,
        d0 => power_2_V_2_d0,
        q0 => power_2_V_2_q0);

    power_2_V_3_U : component syn_CP_removal_phi_real_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_2_V_3_address0,
        ce0 => power_2_V_3_ce0,
        we0 => power_2_V_3_we0,
        d0 => power_2_V_3_d0,
        q0 => power_2_V_3_q0);

    power_temp_2_V_0_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_temp_2_V_0_address0,
        ce0 => power_temp_2_V_0_ce0,
        we0 => power_temp_2_V_0_we0,
        d0 => power_temp_2_V_0_d0,
        q0 => power_temp_2_V_0_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_address1,
        ce1 => power_temp_2_V_0_ce1,
        q1 => power_temp_2_V_0_q1);

    power_temp_2_V_1_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_temp_2_V_1_address0,
        ce0 => power_temp_2_V_1_ce0,
        we0 => power_temp_2_V_1_we0,
        d0 => power_temp_2_V_1_d0,
        q0 => power_temp_2_V_1_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_address1,
        ce1 => power_temp_2_V_1_ce1,
        q1 => power_temp_2_V_1_q1);

    power_temp_2_V_2_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_temp_2_V_2_address0,
        ce0 => power_temp_2_V_2_ce0,
        we0 => power_temp_2_V_2_we0,
        d0 => power_temp_2_V_2_d0,
        q0 => power_temp_2_V_2_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_address1,
        ce1 => power_temp_2_V_2_ce1,
        q1 => power_temp_2_V_2_q1);

    power_temp_2_V_3_U : component syn_CP_removal_phi_real_temp_V_0
    generic map (
        DataWidth => 27,
        AddressRange => 20,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => power_temp_2_V_3_address0,
        ce0 => power_temp_2_V_3_ce0,
        we0 => power_temp_2_V_3_we0,
        d0 => power_temp_2_V_3_d0,
        q0 => power_temp_2_V_3_q0,
        address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_address1,
        ce1 => power_temp_2_V_3_ce1,
        q1 => power_temp_2_V_3_q1);

    data_temp_real_V_U : component syn_CP_removal_data_temp_real_V
    generic map (
        DataWidth => 20,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_temp_real_V_address0,
        ce0 => data_temp_real_V_ce0,
        we0 => data_temp_real_V_we0,
        d0 => data_temp_real_V_d0,
        q0 => data_temp_real_V_q0);

    data_temp_imag_V_U : component syn_CP_removal_data_temp_real_V
    generic map (
        DataWidth => 20,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_temp_imag_V_address0,
        ce0 => data_temp_imag_V_ce0,
        we0 => data_temp_imag_V_we0,
        d0 => data_temp_imag_V_d0,
        q0 => data_temp_imag_V_q0);

    grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878 : component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_28_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_start,
        ap_done => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_done,
        ap_idle => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_idle,
        ap_ready => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        data_out_TREADY => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TREADY,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice,
        data_out_TDATA => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TDATA,
        data_out_TVALID => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID,
        data_out_TKEEP => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TKEEP,
        data_out_TSTRB => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TSTRB,
        data_out_TUSER => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TUSER,
        data_out_TLAST => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TLAST,
        data_out_TID => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TID,
        data_out_TDEST => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TDEST,
        i_9_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out,
        i_9_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out_ap_vld,
        pilot_width_3_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_pilot_width_3_out,
        pilot_width_3_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_pilot_width_3_out_ap_vld,
        sym_num_2_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_sym_num_2_out,
        sym_num_2_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_sym_num_2_out_ap_vld,
        DATA_LEN_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_DATA_LEN_1_out,
        DATA_LEN_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_DATA_LEN_1_out_ap_vld);

    grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914 : component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_145_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_start,
        ap_done => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_done,
        ap_idle => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_idle,
        ap_ready => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        in_i_V_3_12_0 => reg_4062,
        in_i_V_3_11_0 => reg_4056,
        in_i_V_3_10_0 => reg_4050,
        in_i_V_3_9_0 => reg_4044,
        in_i_V_3_8_0 => reg_4038,
        in_i_V_3_7_0 => reg_4032,
        in_i_V_3_6_0 => reg_4026,
        in_i_V_3_5_0 => reg_4020,
        in_i_V_3_4_0 => reg_4014,
        in_i_V_3_3_0 => reg_4008,
        in_i_V_3_2_0 => reg_4002,
        in_i_V_3_1_0 => reg_3996,
        in_i_V_3_0_0 => reg_3990,
        in_i_V_2_16_0 => reg_3984,
        in_i_V_2_15_0 => reg_3978,
        in_i_V_2_14_0 => reg_3972,
        in_i_V_2_13_0 => reg_3966,
        in_i_V_2_12_0 => reg_3960,
        in_i_V_2_11_0 => reg_3954,
        in_i_V_2_10_0 => reg_3948,
        in_i_V_2_9_0 => reg_3942,
        in_i_V_2_8_0 => reg_3936,
        in_i_V_2_7_0 => reg_3930,
        in_i_V_2_6_0 => reg_3924,
        in_i_V_2_5_0 => reg_3918,
        in_i_V_2_4_0 => reg_3912,
        in_i_V_2_3_0 => reg_3906,
        in_i_V_2_2_0 => reg_3900,
        in_i_V_2_1_0 => reg_3894,
        in_i_V_2_0_0 => reg_3888,
        in_i_V_1_16_0 => reg_3882,
        in_i_V_1_15_0 => reg_3876,
        in_i_V_1_14_0 => reg_3870,
        in_i_V_1_13_0 => reg_3864,
        in_i_V_1_12_0 => reg_3858,
        in_i_V_1_11_0 => reg_3852,
        in_i_V_1_10_0 => reg_3846,
        in_i_V_1_9_0 => reg_3840,
        in_i_V_1_8_0 => reg_3834,
        in_i_V_1_7_0 => reg_3828,
        in_i_V_1_6_0 => reg_3822,
        in_i_V_1_5_0 => reg_3816,
        in_i_V_1_4_0 => reg_3810,
        in_i_V_1_3_0 => reg_3804,
        in_i_V_1_2_0 => reg_3798,
        in_i_V_1_1_0 => reg_3792,
        in_i_V_1_0_0 => reg_3786,
        in_i_V_0_16_0 => reg_3780,
        in_i_V_0_15_0 => reg_3774,
        in_i_V_0_14_0 => reg_3768,
        in_i_V_0_13_0 => reg_3762,
        in_i_V_0_12_0 => reg_3756,
        in_i_V_0_11_0 => reg_3750,
        in_i_V_0_10_0 => reg_3744,
        in_i_V_0_9_0 => reg_3738,
        in_i_V_0_8_0 => reg_3732,
        in_i_V_0_7_0 => reg_3726,
        in_i_V_0_6_0 => reg_3720,
        in_i_V_0_5_0 => reg_3714,
        in_i_V_0_4_0 => reg_3708,
        in_i_V_0_3_0 => reg_3702,
        in_i_V_0_2_0 => reg_3696,
        in_i_V_0_1_0 => reg_3690,
        in_i_V_0_0_0 => reg_3684,
        in_r_V_3_12_0 => reg_3678,
        in_r_V_3_11_0 => reg_3672,
        in_r_V_3_10_0 => reg_3666,
        in_r_V_3_9_0 => reg_3660,
        in_r_V_3_8_0 => reg_3654,
        in_r_V_3_7_0 => reg_3648,
        in_r_V_3_6_0 => reg_3642,
        in_r_V_3_5_0 => reg_3636,
        in_r_V_3_4_0 => reg_3630,
        in_r_V_3_3_0 => reg_3624,
        in_r_V_3_2_0 => reg_3618,
        in_r_V_3_1_0 => reg_3612,
        in_r_V_3_0_0 => reg_3606,
        in_r_V_2_16_0 => reg_3600,
        in_r_V_2_15_0 => reg_3594,
        in_r_V_2_14_0 => reg_3588,
        in_r_V_2_13_0 => reg_3582,
        in_r_V_2_12_0 => reg_3576,
        in_r_V_2_11_0 => reg_3570,
        in_r_V_2_10_0 => reg_3564,
        in_r_V_2_9_0 => reg_3558,
        in_r_V_2_8_0 => reg_3552,
        in_r_V_2_7_0 => reg_3546,
        in_r_V_2_6_0 => reg_3540,
        in_r_V_2_5_0 => reg_3534,
        in_r_V_2_4_0 => reg_3528,
        in_r_V_2_3_0 => reg_3522,
        in_r_V_2_2_0 => reg_3516,
        in_r_V_2_1_0 => reg_3510,
        in_r_V_2_0_0 => reg_3504,
        in_r_V_1_16_0 => reg_3498,
        in_r_V_1_15_0 => reg_3492,
        in_r_V_1_14_0 => reg_3486,
        in_r_V_1_13_0 => reg_3480,
        in_r_V_1_12_0 => reg_3474,
        in_r_V_1_11_0 => reg_3468,
        in_r_V_1_10_0 => reg_3462,
        in_r_V_1_9_0 => reg_3456,
        in_r_V_1_8_0 => reg_3450,
        in_r_V_1_7_0 => reg_3444,
        in_r_V_1_6_0 => reg_3438,
        in_r_V_1_5_0 => reg_3432,
        in_r_V_1_4_0 => reg_3426,
        in_r_V_1_3_0 => reg_3420,
        in_r_V_1_2_0 => reg_3414,
        in_r_V_1_1_0 => reg_3408,
        in_r_V_1_0_0 => reg_3402,
        in_r_V_0_16_0 => reg_3396,
        in_r_V_0_15_0 => reg_3390,
        in_r_V_0_14_0 => reg_3384,
        in_r_V_0_13_0 => reg_3378,
        in_r_V_0_12_0 => reg_3372,
        in_r_V_0_11_0 => reg_3366,
        in_r_V_0_10_0 => reg_3360,
        in_r_V_0_9_0 => reg_3354,
        in_r_V_0_8_0 => reg_3348,
        in_r_V_0_7_0 => reg_3342,
        in_r_V_0_6_0 => reg_3336,
        in_r_V_0_5_0 => reg_3330,
        in_r_V_0_4_0 => reg_3324,
        in_r_V_0_3_0 => reg_3318,
        in_r_V_0_2_0 => reg_3312,
        in_r_V_0_1_0 => reg_3306,
        in_r_V_0_0_0 => reg_3300,
        power_2_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_address0,
        power_2_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_ce0,
        power_2_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_we0,
        power_2_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_d0,
        power_2_V_0_q0 => power_2_V_0_q0,
        power_temp_2_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_address0,
        power_temp_2_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_ce0,
        power_temp_2_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_we0,
        power_temp_2_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_d0,
        power_temp_2_V_3_q0 => power_temp_2_V_3_q0,
        power_temp_2_V_3_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_address1,
        power_temp_2_V_3_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_ce1,
        power_temp_2_V_3_q1 => power_temp_2_V_3_q1,
        newIndex13251326 => trunc_ln99_reg_8942,
        power_temp_2_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_address0,
        power_temp_2_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_ce0,
        power_temp_2_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_we0,
        power_temp_2_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_d0,
        power_temp_2_V_2_q0 => power_temp_2_V_2_q0,
        power_temp_2_V_2_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_address1,
        power_temp_2_V_2_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_ce1,
        power_temp_2_V_2_q1 => power_temp_2_V_2_q1,
        power_temp_2_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_address0,
        power_temp_2_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_ce0,
        power_temp_2_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_we0,
        power_temp_2_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_d0,
        power_temp_2_V_1_q0 => power_temp_2_V_1_q0,
        power_temp_2_V_1_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_address1,
        power_temp_2_V_1_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_ce1,
        power_temp_2_V_1_q1 => power_temp_2_V_1_q1,
        power_temp_2_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_address0,
        power_temp_2_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_ce0,
        power_temp_2_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_we0,
        power_temp_2_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_d0,
        power_temp_2_V_0_q0 => power_temp_2_V_0_q0,
        power_temp_2_V_0_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_address1,
        power_temp_2_V_0_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_ce1,
        power_temp_2_V_0_q1 => power_temp_2_V_0_q1,
        power_2_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_address0,
        power_2_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_ce0,
        power_2_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_we0,
        power_2_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_d0,
        power_2_V_3_q0 => power_2_V_3_q0,
        power_2_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_address0,
        power_2_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_ce0,
        power_2_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_we0,
        power_2_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_d0,
        power_2_V_2_q0 => power_2_V_2_q0,
        power_2_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_address0,
        power_2_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_ce0,
        power_2_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_we0,
        power_2_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_d0,
        power_2_V_1_q0 => power_2_V_1_q0,
        power_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_address0,
        power_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_ce0,
        power_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_we0,
        power_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_d0,
        power_V_0_q0 => power_V_0_q0,
        power_temp_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_address0,
        power_temp_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_ce0,
        power_temp_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_we0,
        power_temp_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_d0,
        power_temp_V_3_q0 => power_temp_V_3_q0,
        power_temp_V_3_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_address1,
        power_temp_V_3_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_ce1,
        power_temp_V_3_q1 => power_temp_V_3_q1,
        power_temp_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_address0,
        power_temp_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_ce0,
        power_temp_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_we0,
        power_temp_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_d0,
        power_temp_V_2_q0 => power_temp_V_2_q0,
        power_temp_V_2_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_address1,
        power_temp_V_2_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_ce1,
        power_temp_V_2_q1 => power_temp_V_2_q1,
        power_temp_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_address0,
        power_temp_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_ce0,
        power_temp_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_we0,
        power_temp_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_d0,
        power_temp_V_1_q0 => power_temp_V_1_q0,
        power_temp_V_1_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_address1,
        power_temp_V_1_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_ce1,
        power_temp_V_1_q1 => power_temp_V_1_q1,
        power_temp_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_address0,
        power_temp_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_ce0,
        power_temp_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_we0,
        power_temp_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_d0,
        power_temp_V_0_q0 => power_temp_V_0_q0,
        power_temp_V_0_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_address1,
        power_temp_V_0_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_ce1,
        power_temp_V_0_q1 => power_temp_V_0_q1,
        power_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_address0,
        power_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_ce0,
        power_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_we0,
        power_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_d0,
        power_V_3_q0 => power_V_3_q0,
        power_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_address0,
        power_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_ce0,
        power_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_we0,
        power_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_d0,
        power_V_2_q0 => power_V_2_q0,
        power_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_address0,
        power_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_ce0,
        power_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_we0,
        power_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_d0,
        power_V_1_q0 => power_V_1_q0,
        phi_imag_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_address0,
        phi_imag_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_ce0,
        phi_imag_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_we0,
        phi_imag_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_d0,
        phi_imag_V_0_q0 => phi_imag_V_0_q0,
        phi_imag_temp_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_address0,
        phi_imag_temp_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_ce0,
        phi_imag_temp_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_we0,
        phi_imag_temp_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_d0,
        phi_imag_temp_V_3_q0 => phi_imag_temp_V_3_q0,
        phi_imag_temp_V_3_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_address1,
        phi_imag_temp_V_3_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_ce1,
        phi_imag_temp_V_3_q1 => phi_imag_temp_V_3_q1,
        phi_imag_temp_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_address0,
        phi_imag_temp_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_ce0,
        phi_imag_temp_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_we0,
        phi_imag_temp_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_d0,
        phi_imag_temp_V_2_q0 => phi_imag_temp_V_2_q0,
        phi_imag_temp_V_2_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_address1,
        phi_imag_temp_V_2_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_ce1,
        phi_imag_temp_V_2_q1 => phi_imag_temp_V_2_q1,
        phi_imag_temp_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_address0,
        phi_imag_temp_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_ce0,
        phi_imag_temp_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_we0,
        phi_imag_temp_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_d0,
        phi_imag_temp_V_1_q0 => phi_imag_temp_V_1_q0,
        phi_imag_temp_V_1_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_address1,
        phi_imag_temp_V_1_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_ce1,
        phi_imag_temp_V_1_q1 => phi_imag_temp_V_1_q1,
        phi_imag_temp_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_address0,
        phi_imag_temp_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_ce0,
        phi_imag_temp_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_we0,
        phi_imag_temp_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_d0,
        phi_imag_temp_V_0_q0 => phi_imag_temp_V_0_q0,
        phi_imag_temp_V_0_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_address1,
        phi_imag_temp_V_0_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_ce1,
        phi_imag_temp_V_0_q1 => phi_imag_temp_V_0_q1,
        phi_imag_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_address0,
        phi_imag_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_ce0,
        phi_imag_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_we0,
        phi_imag_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_d0,
        phi_imag_V_3_q0 => phi_imag_V_3_q0,
        phi_imag_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_address0,
        phi_imag_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_ce0,
        phi_imag_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_we0,
        phi_imag_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_d0,
        phi_imag_V_2_q0 => phi_imag_V_2_q0,
        phi_imag_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_address0,
        phi_imag_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_ce0,
        phi_imag_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_we0,
        phi_imag_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_d0,
        phi_imag_V_1_q0 => phi_imag_V_1_q0,
        phi_real_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_address0,
        phi_real_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_ce0,
        phi_real_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_we0,
        phi_real_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_d0,
        phi_real_V_0_q0 => phi_real_V_0_q0,
        phi_real_temp_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_address0,
        phi_real_temp_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_ce0,
        phi_real_temp_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_we0,
        phi_real_temp_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_d0,
        phi_real_temp_V_3_q0 => phi_real_temp_V_3_q0,
        phi_real_temp_V_3_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_address1,
        phi_real_temp_V_3_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_ce1,
        phi_real_temp_V_3_q1 => phi_real_temp_V_3_q1,
        phi_real_temp_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_address0,
        phi_real_temp_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_ce0,
        phi_real_temp_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_we0,
        phi_real_temp_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_d0,
        phi_real_temp_V_2_q0 => phi_real_temp_V_2_q0,
        phi_real_temp_V_2_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_address1,
        phi_real_temp_V_2_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_ce1,
        phi_real_temp_V_2_q1 => phi_real_temp_V_2_q1,
        phi_real_temp_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_address0,
        phi_real_temp_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_ce0,
        phi_real_temp_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_we0,
        phi_real_temp_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_d0,
        phi_real_temp_V_1_q0 => phi_real_temp_V_1_q0,
        phi_real_temp_V_1_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_address1,
        phi_real_temp_V_1_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_ce1,
        phi_real_temp_V_1_q1 => phi_real_temp_V_1_q1,
        phi_real_temp_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_address0,
        phi_real_temp_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_ce0,
        phi_real_temp_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_we0,
        phi_real_temp_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_d0,
        phi_real_temp_V_0_q0 => phi_real_temp_V_0_q0,
        phi_real_temp_V_0_address1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_address1,
        phi_real_temp_V_0_ce1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_ce1,
        phi_real_temp_V_0_q1 => phi_real_temp_V_0_q1,
        phi_real_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_address0,
        phi_real_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_ce0,
        phi_real_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_we0,
        phi_real_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_d0,
        phi_real_V_3_q0 => phi_real_V_3_q0,
        phi_real_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_address0,
        phi_real_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_ce0,
        phi_real_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_we0,
        phi_real_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_d0,
        phi_real_V_2_q0 => phi_real_V_2_q0,
        phi_real_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_address0,
        phi_real_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_ce0,
        phi_real_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_we0,
        phi_real_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_d0,
        phi_real_V_1_q0 => phi_real_V_1_q0,
        add273 => add273_reg_8921,
        arrayNo => arrayNo_reg_8937,
        sub432 => sub432_reg_8889,
        sext_ln99_2 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice,
        data_temp_real_V_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_address0,
        data_temp_real_V_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_ce0,
        data_temp_real_V_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_we0,
        data_temp_real_V_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_d0,
        data_temp_imag_V_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_address0,
        data_temp_imag_V_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_ce0,
        data_temp_imag_V_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_we0,
        data_temp_imag_V_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_d0,
        r_V_9_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_r_V_9_out,
        r_V_9_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_r_V_9_out_ap_vld,
        in_i_V_3_12_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_12_out,
        in_i_V_3_12_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_12_out_ap_vld,
        in_i_V_3_11_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_11_out,
        in_i_V_3_11_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_11_out_ap_vld,
        in_i_V_3_10_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_10_out,
        in_i_V_3_10_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_10_out_ap_vld,
        in_i_V_3_9_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_9_out,
        in_i_V_3_9_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_9_out_ap_vld,
        in_i_V_3_8_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_8_out,
        in_i_V_3_8_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_8_out_ap_vld,
        in_i_V_3_7_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_7_out,
        in_i_V_3_7_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_7_out_ap_vld,
        in_i_V_3_6_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_6_out,
        in_i_V_3_6_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_6_out_ap_vld,
        in_i_V_3_5_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_5_out,
        in_i_V_3_5_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_5_out_ap_vld,
        in_i_V_3_4_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_4_out,
        in_i_V_3_4_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_4_out_ap_vld,
        in_i_V_3_3_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_3_out,
        in_i_V_3_3_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_3_out_ap_vld,
        in_i_V_3_2_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_2_out,
        in_i_V_3_2_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_2_out_ap_vld,
        in_i_V_3_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_1_out,
        in_i_V_3_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_1_out_ap_vld,
        in_i_V_3_0_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_0_out,
        in_i_V_3_0_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_0_out_ap_vld,
        in_i_V_2_16_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_16_out,
        in_i_V_2_16_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_16_out_ap_vld,
        in_i_V_2_15_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_15_out,
        in_i_V_2_15_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_15_out_ap_vld,
        in_i_V_2_14_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_14_out,
        in_i_V_2_14_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_14_out_ap_vld,
        in_i_V_2_13_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_13_out,
        in_i_V_2_13_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_13_out_ap_vld,
        in_i_V_2_12_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_12_out,
        in_i_V_2_12_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_12_out_ap_vld,
        in_i_V_2_11_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_11_out,
        in_i_V_2_11_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_11_out_ap_vld,
        in_i_V_2_10_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_10_out,
        in_i_V_2_10_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_10_out_ap_vld,
        in_i_V_2_9_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_9_out,
        in_i_V_2_9_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_9_out_ap_vld,
        in_i_V_2_8_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_8_out,
        in_i_V_2_8_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_8_out_ap_vld,
        in_i_V_2_7_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_7_out,
        in_i_V_2_7_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_7_out_ap_vld,
        in_i_V_2_6_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_6_out,
        in_i_V_2_6_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_6_out_ap_vld,
        in_i_V_2_5_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_5_out,
        in_i_V_2_5_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_5_out_ap_vld,
        in_i_V_2_4_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_4_out,
        in_i_V_2_4_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_4_out_ap_vld,
        in_i_V_2_3_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_3_out,
        in_i_V_2_3_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_3_out_ap_vld,
        in_i_V_2_2_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_2_out,
        in_i_V_2_2_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_2_out_ap_vld,
        in_i_V_2_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_1_out,
        in_i_V_2_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_1_out_ap_vld,
        in_i_V_2_0_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_0_out,
        in_i_V_2_0_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_0_out_ap_vld,
        in_i_V_1_16_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_16_out,
        in_i_V_1_16_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_16_out_ap_vld,
        in_i_V_1_15_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_15_out,
        in_i_V_1_15_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_15_out_ap_vld,
        in_i_V_1_14_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_14_out,
        in_i_V_1_14_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_14_out_ap_vld,
        in_i_V_1_13_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_13_out,
        in_i_V_1_13_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_13_out_ap_vld,
        in_i_V_1_12_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_12_out,
        in_i_V_1_12_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_12_out_ap_vld,
        in_i_V_1_11_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_11_out,
        in_i_V_1_11_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_11_out_ap_vld,
        in_i_V_1_10_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_10_out,
        in_i_V_1_10_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_10_out_ap_vld,
        in_i_V_1_9_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_9_out,
        in_i_V_1_9_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_9_out_ap_vld,
        in_i_V_1_8_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_8_out,
        in_i_V_1_8_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_8_out_ap_vld,
        in_i_V_1_7_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_7_out,
        in_i_V_1_7_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_7_out_ap_vld,
        in_i_V_1_6_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_6_out,
        in_i_V_1_6_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_6_out_ap_vld,
        in_i_V_1_5_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_5_out,
        in_i_V_1_5_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_5_out_ap_vld,
        in_i_V_1_4_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_4_out,
        in_i_V_1_4_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_4_out_ap_vld,
        in_i_V_1_3_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_3_out,
        in_i_V_1_3_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_3_out_ap_vld,
        in_i_V_1_2_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_2_out,
        in_i_V_1_2_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_2_out_ap_vld,
        in_i_V_1_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_1_out,
        in_i_V_1_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_1_out_ap_vld,
        in_i_V_1_0_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_0_out,
        in_i_V_1_0_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_0_out_ap_vld,
        in_i_V_0_16_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_16_out,
        in_i_V_0_16_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_16_out_ap_vld,
        in_i_V_0_15_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_15_out,
        in_i_V_0_15_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_15_out_ap_vld,
        in_i_V_0_14_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_14_out,
        in_i_V_0_14_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_14_out_ap_vld,
        in_i_V_0_13_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_13_out,
        in_i_V_0_13_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_13_out_ap_vld,
        in_i_V_0_12_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_12_out,
        in_i_V_0_12_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_12_out_ap_vld,
        in_i_V_0_11_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_11_out,
        in_i_V_0_11_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_11_out_ap_vld,
        in_i_V_0_10_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_10_out,
        in_i_V_0_10_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_10_out_ap_vld,
        in_i_V_0_9_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_9_out,
        in_i_V_0_9_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_9_out_ap_vld,
        in_i_V_0_8_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_8_out,
        in_i_V_0_8_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_8_out_ap_vld,
        in_i_V_0_7_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_7_out,
        in_i_V_0_7_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_7_out_ap_vld,
        in_i_V_0_6_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_6_out,
        in_i_V_0_6_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_6_out_ap_vld,
        in_i_V_0_5_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_5_out,
        in_i_V_0_5_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_5_out_ap_vld,
        in_i_V_0_4_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_4_out,
        in_i_V_0_4_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_4_out_ap_vld,
        in_i_V_0_3_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_3_out,
        in_i_V_0_3_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_3_out_ap_vld,
        in_i_V_0_2_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_2_out,
        in_i_V_0_2_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_2_out_ap_vld,
        in_i_V_0_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_1_out,
        in_i_V_0_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_1_out_ap_vld,
        r_V_7_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_r_V_7_out,
        r_V_7_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_r_V_7_out_ap_vld,
        in_r_V_3_12_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_12_out,
        in_r_V_3_12_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_12_out_ap_vld,
        in_r_V_3_11_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_11_out,
        in_r_V_3_11_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_11_out_ap_vld,
        in_r_V_3_10_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_10_out,
        in_r_V_3_10_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_10_out_ap_vld,
        in_r_V_3_9_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_9_out,
        in_r_V_3_9_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_9_out_ap_vld,
        in_r_V_3_8_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_8_out,
        in_r_V_3_8_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_8_out_ap_vld,
        in_r_V_3_7_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_7_out,
        in_r_V_3_7_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_7_out_ap_vld,
        in_r_V_3_6_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_6_out,
        in_r_V_3_6_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_6_out_ap_vld,
        in_r_V_3_5_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_5_out,
        in_r_V_3_5_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_5_out_ap_vld,
        in_r_V_3_4_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_4_out,
        in_r_V_3_4_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_4_out_ap_vld,
        in_r_V_3_3_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_3_out,
        in_r_V_3_3_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_3_out_ap_vld,
        in_r_V_3_2_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_2_out,
        in_r_V_3_2_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_2_out_ap_vld,
        in_r_V_3_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_1_out,
        in_r_V_3_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_1_out_ap_vld,
        in_r_V_3_0_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_0_out,
        in_r_V_3_0_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_0_out_ap_vld,
        in_r_V_2_16_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_16_out,
        in_r_V_2_16_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_16_out_ap_vld,
        in_r_V_2_15_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_15_out,
        in_r_V_2_15_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_15_out_ap_vld,
        in_r_V_2_14_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_14_out,
        in_r_V_2_14_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_14_out_ap_vld,
        in_r_V_2_13_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_13_out,
        in_r_V_2_13_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_13_out_ap_vld,
        in_r_V_2_12_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_12_out,
        in_r_V_2_12_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_12_out_ap_vld,
        in_r_V_2_11_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_11_out,
        in_r_V_2_11_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_11_out_ap_vld,
        in_r_V_2_10_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_10_out,
        in_r_V_2_10_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_10_out_ap_vld,
        in_r_V_2_9_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_9_out,
        in_r_V_2_9_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_9_out_ap_vld,
        in_r_V_2_8_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_8_out,
        in_r_V_2_8_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_8_out_ap_vld,
        in_r_V_2_7_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_7_out,
        in_r_V_2_7_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_7_out_ap_vld,
        in_r_V_2_6_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_6_out,
        in_r_V_2_6_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_6_out_ap_vld,
        in_r_V_2_5_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_5_out,
        in_r_V_2_5_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_5_out_ap_vld,
        in_r_V_2_4_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_4_out,
        in_r_V_2_4_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_4_out_ap_vld,
        in_r_V_2_3_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_3_out,
        in_r_V_2_3_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_3_out_ap_vld,
        in_r_V_2_2_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_2_out,
        in_r_V_2_2_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_2_out_ap_vld,
        in_r_V_2_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_1_out,
        in_r_V_2_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_1_out_ap_vld,
        in_r_V_2_0_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_0_out,
        in_r_V_2_0_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_0_out_ap_vld,
        in_r_V_1_16_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_16_out,
        in_r_V_1_16_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_16_out_ap_vld,
        in_r_V_1_15_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_15_out,
        in_r_V_1_15_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_15_out_ap_vld,
        in_r_V_1_14_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_14_out,
        in_r_V_1_14_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_14_out_ap_vld,
        in_r_V_1_13_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_13_out,
        in_r_V_1_13_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_13_out_ap_vld,
        in_r_V_1_12_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_12_out,
        in_r_V_1_12_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_12_out_ap_vld,
        in_r_V_1_11_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_11_out,
        in_r_V_1_11_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_11_out_ap_vld,
        in_r_V_1_10_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_10_out,
        in_r_V_1_10_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_10_out_ap_vld,
        in_r_V_1_9_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_9_out,
        in_r_V_1_9_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_9_out_ap_vld,
        in_r_V_1_8_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_8_out,
        in_r_V_1_8_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_8_out_ap_vld,
        in_r_V_1_7_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_7_out,
        in_r_V_1_7_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_7_out_ap_vld,
        in_r_V_1_6_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_6_out,
        in_r_V_1_6_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_6_out_ap_vld,
        in_r_V_1_5_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_5_out,
        in_r_V_1_5_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_5_out_ap_vld,
        in_r_V_1_4_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_4_out,
        in_r_V_1_4_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_4_out_ap_vld,
        in_r_V_1_3_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_3_out,
        in_r_V_1_3_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_3_out_ap_vld,
        in_r_V_1_2_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_2_out,
        in_r_V_1_2_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_2_out_ap_vld,
        in_r_V_1_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_1_out,
        in_r_V_1_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_1_out_ap_vld,
        in_r_V_1_0_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_0_out,
        in_r_V_1_0_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_0_out_ap_vld,
        in_r_V_0_16_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_16_out,
        in_r_V_0_16_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_16_out_ap_vld,
        in_r_V_0_15_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_15_out,
        in_r_V_0_15_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_15_out_ap_vld,
        in_r_V_0_14_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_14_out,
        in_r_V_0_14_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_14_out_ap_vld,
        in_r_V_0_13_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_13_out,
        in_r_V_0_13_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_13_out_ap_vld,
        in_r_V_0_12_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_12_out,
        in_r_V_0_12_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_12_out_ap_vld,
        in_r_V_0_11_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_11_out,
        in_r_V_0_11_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_11_out_ap_vld,
        in_r_V_0_10_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_10_out,
        in_r_V_0_10_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_10_out_ap_vld,
        in_r_V_0_9_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_9_out,
        in_r_V_0_9_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_9_out_ap_vld,
        in_r_V_0_8_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_8_out,
        in_r_V_0_8_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_8_out_ap_vld,
        in_r_V_0_7_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_7_out,
        in_r_V_0_7_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_7_out_ap_vld,
        in_r_V_0_6_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_6_out,
        in_r_V_0_6_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_6_out_ap_vld,
        in_r_V_0_5_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_5_out,
        in_r_V_0_5_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_5_out_ap_vld,
        in_r_V_0_4_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_4_out,
        in_r_V_0_4_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_4_out_ap_vld,
        in_r_V_0_3_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_3_out,
        in_r_V_0_3_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_3_out_ap_vld,
        in_r_V_0_2_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_2_out,
        in_r_V_0_2_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_2_out_ap_vld,
        in_r_V_0_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_1_out,
        in_r_V_0_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_1_out_ap_vld);

    grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227 : component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_103_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_start,
        ap_done => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_done,
        ap_idle => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_idle,
        ap_ready => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_ready,
        add273 => add273_reg_8921,
        phi_real_temp_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_address0,
        phi_real_temp_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_ce0,
        phi_real_temp_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_we0,
        phi_real_temp_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_d0,
        phi_real_temp_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_address0,
        phi_real_temp_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_ce0,
        phi_real_temp_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_we0,
        phi_real_temp_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_d0,
        phi_real_temp_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_address0,
        phi_real_temp_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_ce0,
        phi_real_temp_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_we0,
        phi_real_temp_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_d0,
        phi_real_temp_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_address0,
        phi_real_temp_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_ce0,
        phi_real_temp_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_we0,
        phi_real_temp_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_d0,
        phi_imag_temp_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_address0,
        phi_imag_temp_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_ce0,
        phi_imag_temp_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_we0,
        phi_imag_temp_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_d0,
        phi_imag_temp_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_address0,
        phi_imag_temp_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_ce0,
        phi_imag_temp_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_we0,
        phi_imag_temp_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_d0,
        phi_imag_temp_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_address0,
        phi_imag_temp_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_ce0,
        phi_imag_temp_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_we0,
        phi_imag_temp_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_d0,
        phi_imag_temp_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_address0,
        phi_imag_temp_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_ce0,
        phi_imag_temp_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_we0,
        phi_imag_temp_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_d0,
        power_temp_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_address0,
        power_temp_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_ce0,
        power_temp_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_we0,
        power_temp_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_d0,
        power_temp_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_address0,
        power_temp_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_ce0,
        power_temp_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_we0,
        power_temp_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_d0,
        power_temp_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_address0,
        power_temp_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_ce0,
        power_temp_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_we0,
        power_temp_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_d0,
        power_temp_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_address0,
        power_temp_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_ce0,
        power_temp_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_we0,
        power_temp_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_d0,
        power_temp_2_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_address0,
        power_temp_2_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_ce0,
        power_temp_2_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_we0,
        power_temp_2_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_d0,
        power_temp_2_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_address0,
        power_temp_2_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_ce0,
        power_temp_2_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_we0,
        power_temp_2_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_d0,
        power_temp_2_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_address0,
        power_temp_2_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_ce0,
        power_temp_2_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_we0,
        power_temp_2_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_d0,
        power_temp_2_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_address0,
        power_temp_2_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_ce0,
        power_temp_2_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_we0,
        power_temp_2_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_d0);

    grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248 : component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_109_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_start,
        ap_done => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_done,
        ap_idle => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_idle,
        ap_ready => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_ready,
        phi_real_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_address0,
        phi_real_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_ce0,
        phi_real_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_we0,
        phi_real_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_d0,
        phi_real_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_address0,
        phi_real_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_ce0,
        phi_real_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_we0,
        phi_real_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_d0,
        phi_real_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_address0,
        phi_real_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_ce0,
        phi_real_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_we0,
        phi_real_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_d0,
        phi_real_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_address0,
        phi_real_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_ce0,
        phi_real_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_we0,
        phi_real_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_d0,
        phi_imag_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_address0,
        phi_imag_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_ce0,
        phi_imag_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_we0,
        phi_imag_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_d0,
        phi_imag_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_address0,
        phi_imag_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_ce0,
        phi_imag_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_we0,
        phi_imag_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_d0,
        phi_imag_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_address0,
        phi_imag_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_ce0,
        phi_imag_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_we0,
        phi_imag_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_d0,
        phi_imag_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_address0,
        phi_imag_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_ce0,
        phi_imag_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_we0,
        phi_imag_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_d0,
        power_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_address0,
        power_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_ce0,
        power_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_we0,
        power_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_d0,
        power_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_address0,
        power_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_ce0,
        power_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_we0,
        power_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_d0,
        power_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_address0,
        power_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_ce0,
        power_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_we0,
        power_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_d0,
        power_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_address0,
        power_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_ce0,
        power_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_we0,
        power_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_d0,
        power_2_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_address0,
        power_2_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_ce0,
        power_2_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_we0,
        power_2_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_d0,
        power_2_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_address0,
        power_2_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_ce0,
        power_2_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_we0,
        power_2_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_d0,
        power_2_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_address0,
        power_2_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_ce0,
        power_2_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_we0,
        power_2_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_d0,
        power_2_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_address0,
        power_2_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_ce0,
        power_2_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_we0,
        power_2_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_d0);

    grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268 : component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_219_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_start,
        ap_done => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_done,
        ap_idle => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_idle,
        ap_ready => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_ready,
        data_in_TVALID => data_in_TVALID_int_regslice,
        data_out_TREADY => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TREADY,
        add273 => add273_reg_8921,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TREADY => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice,
        data_out_TDATA => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TDATA,
        data_out_TVALID => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID,
        data_out_TKEEP => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TKEEP,
        data_out_TSTRB => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TSTRB,
        data_out_TUSER => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TUSER,
        data_out_TLAST => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TLAST,
        data_out_TID => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TID,
        data_out_TDEST => grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TDEST,
        i_9_reload => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out);

    grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302 : component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_205_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_start,
        ap_done => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_done,
        ap_idle => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_idle,
        ap_ready => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_ready,
        data_out_TREADY => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TREADY,
        sext_ln99_1 => add_ln99_reg_8947,
        out_temp_i_V => out_temp_i_V_fu_106,
        out_temp_r_V => out_temp_r_V_fu_102,
        add_ln99_1 => add_ln99_1_reg_8952,
        data_temp_real_V_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_real_V_address0,
        data_temp_real_V_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_real_V_ce0,
        data_temp_real_V_q0 => data_temp_real_V_q0,
        data_temp_imag_V_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_imag_V_address0,
        data_temp_imag_V_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_imag_V_ce0,
        data_temp_imag_V_q0 => data_temp_imag_V_q0,
        data_out_TDATA => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TDATA,
        data_out_TVALID => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID,
        data_out_TKEEP => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TKEEP,
        data_out_TSTRB => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TSTRB,
        data_out_TUSER => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TUSER,
        data_out_TLAST => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TLAST,
        data_out_TID => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TID,
        data_out_TDEST => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TDEST,
        out_temp_i_V_6_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_out_temp_i_V_6_out,
        out_temp_i_V_6_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_out_temp_i_V_6_out_ap_vld,
        out_temp_r_V_6_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_out_temp_r_V_6_out,
        out_temp_r_V_6_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_out_temp_r_V_6_out_ap_vld);

    grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328 : component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_211_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_start,
        ap_done => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_done,
        ap_idle => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_idle,
        ap_ready => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_ready,
        data_out_TREADY => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TREADY,
        sext_ln99 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out,
        out_temp_i_V_6_reload => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_out_temp_i_V_6_out,
        out_temp_r_V_6_reload => grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_out_temp_r_V_6_out,
        sext_ln99_4 => select_ln211_reg_8962,
        data_temp_real_V_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_real_V_address0,
        data_temp_real_V_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_real_V_ce0,
        data_temp_real_V_q0 => data_temp_real_V_q0,
        data_temp_imag_V_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_imag_V_address0,
        data_temp_imag_V_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_imag_V_ce0,
        data_temp_imag_V_q0 => data_temp_imag_V_q0,
        data_out_TDATA => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TDATA,
        data_out_TVALID => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID,
        data_out_TKEEP => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TKEEP,
        data_out_TSTRB => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TSTRB,
        data_out_TUSER => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TUSER,
        data_out_TLAST => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TLAST,
        data_out_TID => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TID,
        data_out_TDEST => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TDEST,
        out_temp_i_V_7_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_out_temp_i_V_7_out,
        out_temp_i_V_7_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_out_temp_i_V_7_out_ap_vld,
        out_temp_r_V_7_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_out_temp_r_V_7_out,
        out_temp_r_V_7_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_out_temp_r_V_7_out_ap_vld);

    grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354 : component syn_CP_removal_syn_CP_removal_Pipeline_VITIS_LOOP_115_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_start,
        ap_done => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_done,
        ap_idle => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_idle,
        ap_ready => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_ready,
        in_i_V_3_12_0 => reg_4062,
        in_i_V_3_11_0 => reg_4056,
        in_i_V_3_10_0 => reg_4050,
        in_i_V_3_9_0 => reg_4044,
        in_i_V_3_8_0 => reg_4038,
        in_i_V_3_7_0 => reg_4032,
        in_i_V_3_6_0 => reg_4026,
        in_i_V_3_5_0 => reg_4020,
        in_i_V_3_4_0 => reg_4014,
        in_i_V_3_3_0 => reg_4008,
        in_i_V_3_2_0 => reg_4002,
        in_i_V_3_1_0 => reg_3996,
        in_i_V_3_0_0 => reg_3990,
        in_i_V_2_16_0 => reg_3984,
        in_i_V_2_15_0 => reg_3978,
        in_i_V_2_14_0 => reg_3972,
        in_i_V_2_13_0 => reg_3966,
        in_i_V_2_12_0 => reg_3960,
        in_i_V_2_11_0 => reg_3954,
        in_i_V_2_10_0 => reg_3948,
        in_i_V_2_9_0 => reg_3942,
        in_i_V_2_8_0 => reg_3936,
        in_i_V_2_7_0 => reg_3930,
        in_i_V_2_6_0 => reg_3924,
        in_i_V_2_5_0 => reg_3918,
        in_i_V_2_4_0 => reg_3912,
        in_i_V_2_3_0 => reg_3906,
        in_i_V_2_2_0 => reg_3900,
        in_i_V_2_1_0 => reg_3894,
        in_i_V_2_0_0 => reg_3888,
        in_i_V_1_16_0 => reg_3882,
        in_i_V_1_15_0 => reg_3876,
        in_i_V_1_14_0 => reg_3870,
        in_i_V_1_13_0 => reg_3864,
        in_i_V_1_12_0 => reg_3858,
        in_i_V_1_11_0 => reg_3852,
        in_i_V_1_10_0 => reg_3846,
        in_i_V_1_9_0 => reg_3840,
        in_i_V_1_8_0 => reg_3834,
        in_i_V_1_7_0 => reg_3828,
        in_i_V_1_6_0 => reg_3822,
        in_i_V_1_5_0 => reg_3816,
        in_i_V_1_4_0 => reg_3810,
        in_i_V_1_3_0 => reg_3804,
        in_i_V_1_2_0 => reg_3798,
        in_i_V_1_1_0 => reg_3792,
        in_i_V_1_0_0 => reg_3786,
        in_i_V_0_16_0 => reg_3780,
        in_i_V_0_15_0 => reg_3774,
        in_i_V_0_14_0 => reg_3768,
        in_i_V_0_13_0 => reg_3762,
        in_i_V_0_12_0 => reg_3756,
        in_i_V_0_11_0 => reg_3750,
        in_i_V_0_10_0 => reg_3744,
        in_i_V_0_9_0 => reg_3738,
        in_i_V_0_8_0 => reg_3732,
        in_i_V_0_7_0 => reg_3726,
        in_i_V_0_6_0 => reg_3720,
        in_i_V_0_5_0 => reg_3714,
        in_i_V_0_4_0 => reg_3708,
        in_i_V_0_3_0 => reg_3702,
        in_i_V_0_2_0 => reg_3696,
        in_i_V_0_1_0 => reg_3690,
        in_i_V_0_0_0 => reg_3684,
        in_r_V_3_12_0 => reg_3678,
        in_r_V_3_11_0 => reg_3672,
        in_r_V_3_10_0 => reg_3666,
        in_r_V_3_9_0 => reg_3660,
        in_r_V_3_8_0 => reg_3654,
        in_r_V_3_7_0 => reg_3648,
        in_r_V_3_6_0 => reg_3642,
        in_r_V_3_5_0 => reg_3636,
        in_r_V_3_4_0 => reg_3630,
        in_r_V_3_3_0 => reg_3624,
        in_r_V_3_2_0 => reg_3618,
        in_r_V_3_1_0 => reg_3612,
        in_r_V_3_0_0 => reg_3606,
        in_r_V_2_16_0 => reg_3600,
        in_r_V_2_15_0 => reg_3594,
        in_r_V_2_14_0 => reg_3588,
        in_r_V_2_13_0 => reg_3582,
        in_r_V_2_12_0 => reg_3576,
        in_r_V_2_11_0 => reg_3570,
        in_r_V_2_10_0 => reg_3564,
        in_r_V_2_9_0 => reg_3558,
        in_r_V_2_8_0 => reg_3552,
        in_r_V_2_7_0 => reg_3546,
        in_r_V_2_6_0 => reg_3540,
        in_r_V_2_5_0 => reg_3534,
        in_r_V_2_4_0 => reg_3528,
        in_r_V_2_3_0 => reg_3522,
        in_r_V_2_2_0 => reg_3516,
        in_r_V_2_1_0 => reg_3510,
        in_r_V_2_0_0 => reg_3504,
        in_r_V_1_16_0 => reg_3498,
        in_r_V_1_15_0 => reg_3492,
        in_r_V_1_14_0 => reg_3486,
        in_r_V_1_13_0 => reg_3480,
        in_r_V_1_12_0 => reg_3474,
        in_r_V_1_11_0 => reg_3468,
        in_r_V_1_10_0 => reg_3462,
        in_r_V_1_9_0 => reg_3456,
        in_r_V_1_8_0 => reg_3450,
        in_r_V_1_7_0 => reg_3444,
        in_r_V_1_6_0 => reg_3438,
        in_r_V_1_5_0 => reg_3432,
        in_r_V_1_4_0 => reg_3426,
        in_r_V_1_3_0 => reg_3420,
        in_r_V_1_2_0 => reg_3414,
        in_r_V_1_1_0 => reg_3408,
        in_r_V_1_0_0 => reg_3402,
        in_r_V_0_16_0 => reg_3396,
        in_r_V_0_15_0 => reg_3390,
        in_r_V_0_14_0 => reg_3384,
        in_r_V_0_13_0 => reg_3378,
        in_r_V_0_12_0 => reg_3372,
        in_r_V_0_11_0 => reg_3366,
        in_r_V_0_10_0 => reg_3360,
        in_r_V_0_9_0 => reg_3354,
        in_r_V_0_8_0 => reg_3348,
        in_r_V_0_7_0 => reg_3342,
        in_r_V_0_6_0 => reg_3336,
        in_r_V_0_5_0 => reg_3330,
        in_r_V_0_4_0 => reg_3324,
        in_r_V_0_3_0 => reg_3318,
        in_r_V_0_2_0 => reg_3312,
        in_r_V_0_1_0 => reg_3306,
        in_r_V_0_0_0 => reg_3300,
        phi_imag_V_0_load => phi_imag_V_0_load_reg_9006,
        phi_real_V_0_load => phi_real_V_0_load_reg_9001,
        power_2_V_0_load => power_2_V_0_load_reg_8996,
        power_V_0_load => power_V_0_load_reg_8991,
        add273 => empty_52_reg_8928,
        data_in_TDATA => data_in_TDATA_int_regslice,
        data_in_TVALID => data_in_TVALID_int_regslice,
        data_in_TREADY => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_in_TREADY,
        data_in_TKEEP => data_in_TKEEP_int_regslice,
        data_in_TSTRB => data_in_TSTRB_int_regslice,
        data_in_TUSER => data_in_TUSER_int_regslice,
        data_in_TLAST => data_in_TLAST_int_regslice,
        data_in_TID => data_in_TID_int_regslice,
        data_in_TDEST => data_in_TDEST_int_regslice,
        add_ln99_2 => add_ln99_2_reg_8957,
        data_temp_real_V_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_address0,
        data_temp_real_V_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_ce0,
        data_temp_real_V_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_we0,
        data_temp_real_V_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_d0,
        data_temp_imag_V_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_address0,
        data_temp_imag_V_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_ce0,
        data_temp_imag_V_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_we0,
        data_temp_imag_V_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_d0,
        power_temp_2_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_address0,
        power_temp_2_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_ce0,
        power_temp_2_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_we0,
        power_temp_2_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_d0,
        power_temp_2_V_0_q0 => power_temp_2_V_0_q0,
        power_temp_2_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_address0,
        power_temp_2_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_ce0,
        power_temp_2_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_we0,
        power_temp_2_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_d0,
        power_temp_2_V_1_q0 => power_temp_2_V_1_q0,
        power_temp_2_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_address0,
        power_temp_2_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_ce0,
        power_temp_2_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_we0,
        power_temp_2_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_d0,
        power_temp_2_V_2_q0 => power_temp_2_V_2_q0,
        power_temp_2_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_address0,
        power_temp_2_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_ce0,
        power_temp_2_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_we0,
        power_temp_2_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_d0,
        power_temp_2_V_3_q0 => power_temp_2_V_3_q0,
        power_temp_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_address0,
        power_temp_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_ce0,
        power_temp_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_we0,
        power_temp_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_d0,
        power_temp_V_0_q0 => power_temp_V_0_q0,
        power_temp_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_address0,
        power_temp_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_ce0,
        power_temp_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_we0,
        power_temp_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_d0,
        power_temp_V_1_q0 => power_temp_V_1_q0,
        power_temp_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_address0,
        power_temp_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_ce0,
        power_temp_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_we0,
        power_temp_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_d0,
        power_temp_V_2_q0 => power_temp_V_2_q0,
        power_temp_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_address0,
        power_temp_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_ce0,
        power_temp_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_we0,
        power_temp_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_d0,
        power_temp_V_3_q0 => power_temp_V_3_q0,
        phi_imag_temp_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_address0,
        phi_imag_temp_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_ce0,
        phi_imag_temp_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_we0,
        phi_imag_temp_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_d0,
        phi_imag_temp_V_0_q0 => phi_imag_temp_V_0_q0,
        phi_imag_temp_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_address0,
        phi_imag_temp_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_ce0,
        phi_imag_temp_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_we0,
        phi_imag_temp_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_d0,
        phi_imag_temp_V_1_q0 => phi_imag_temp_V_1_q0,
        phi_imag_temp_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_address0,
        phi_imag_temp_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_ce0,
        phi_imag_temp_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_we0,
        phi_imag_temp_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_d0,
        phi_imag_temp_V_2_q0 => phi_imag_temp_V_2_q0,
        phi_imag_temp_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_address0,
        phi_imag_temp_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_ce0,
        phi_imag_temp_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_we0,
        phi_imag_temp_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_d0,
        phi_imag_temp_V_3_q0 => phi_imag_temp_V_3_q0,
        phi_real_temp_V_0_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_address0,
        phi_real_temp_V_0_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_ce0,
        phi_real_temp_V_0_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_we0,
        phi_real_temp_V_0_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_d0,
        phi_real_temp_V_0_q0 => phi_real_temp_V_0_q0,
        phi_real_temp_V_1_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_address0,
        phi_real_temp_V_1_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_ce0,
        phi_real_temp_V_1_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_we0,
        phi_real_temp_V_1_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_d0,
        phi_real_temp_V_1_q0 => phi_real_temp_V_1_q0,
        phi_real_temp_V_2_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_address0,
        phi_real_temp_V_2_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_ce0,
        phi_real_temp_V_2_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_we0,
        phi_real_temp_V_2_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_d0,
        phi_real_temp_V_2_q0 => phi_real_temp_V_2_q0,
        phi_real_temp_V_3_address0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_address0,
        phi_real_temp_V_3_ce0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_ce0,
        phi_real_temp_V_3_we0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_we0,
        phi_real_temp_V_3_d0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_d0,
        phi_real_temp_V_3_q0 => phi_real_temp_V_3_q0,
        r_V_17_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_r_V_17_out,
        r_V_17_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_r_V_17_out_ap_vld,
        in_i_V_3_12_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_12_1_out,
        in_i_V_3_12_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_12_1_out_ap_vld,
        in_i_V_3_11_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_11_1_out,
        in_i_V_3_11_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_11_1_out_ap_vld,
        in_i_V_3_10_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_10_1_out,
        in_i_V_3_10_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_10_1_out_ap_vld,
        in_i_V_3_9_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_9_1_out,
        in_i_V_3_9_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_9_1_out_ap_vld,
        in_i_V_3_8_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_8_1_out,
        in_i_V_3_8_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_8_1_out_ap_vld,
        in_i_V_3_7_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_7_1_out,
        in_i_V_3_7_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_7_1_out_ap_vld,
        in_i_V_3_6_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_6_1_out,
        in_i_V_3_6_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_6_1_out_ap_vld,
        in_i_V_3_5_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_5_1_out,
        in_i_V_3_5_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_5_1_out_ap_vld,
        in_i_V_3_4_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_4_1_out,
        in_i_V_3_4_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_4_1_out_ap_vld,
        in_i_V_3_3_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_3_1_out,
        in_i_V_3_3_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_3_1_out_ap_vld,
        in_i_V_3_2_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_2_1_out,
        in_i_V_3_2_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_2_1_out_ap_vld,
        in_i_V_3_1_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_1_1_out,
        in_i_V_3_1_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_1_1_out_ap_vld,
        in_i_V_3_0_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_0_1_out,
        in_i_V_3_0_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_0_1_out_ap_vld,
        in_i_V_2_16_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_16_1_out,
        in_i_V_2_16_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_16_1_out_ap_vld,
        in_i_V_2_15_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_15_1_out,
        in_i_V_2_15_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_15_1_out_ap_vld,
        in_i_V_2_14_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_14_1_out,
        in_i_V_2_14_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_14_1_out_ap_vld,
        in_i_V_2_13_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_13_1_out,
        in_i_V_2_13_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_13_1_out_ap_vld,
        in_i_V_2_12_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_12_1_out,
        in_i_V_2_12_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_12_1_out_ap_vld,
        in_i_V_2_11_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_11_1_out,
        in_i_V_2_11_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_11_1_out_ap_vld,
        in_i_V_2_10_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_10_1_out,
        in_i_V_2_10_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_10_1_out_ap_vld,
        in_i_V_2_9_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_9_1_out,
        in_i_V_2_9_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_9_1_out_ap_vld,
        in_i_V_2_8_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_8_1_out,
        in_i_V_2_8_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_8_1_out_ap_vld,
        in_i_V_2_7_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_7_1_out,
        in_i_V_2_7_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_7_1_out_ap_vld,
        in_i_V_2_6_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_6_1_out,
        in_i_V_2_6_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_6_1_out_ap_vld,
        in_i_V_2_5_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_5_1_out,
        in_i_V_2_5_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_5_1_out_ap_vld,
        in_i_V_2_4_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_4_1_out,
        in_i_V_2_4_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_4_1_out_ap_vld,
        in_i_V_2_3_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_3_1_out,
        in_i_V_2_3_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_3_1_out_ap_vld,
        in_i_V_2_2_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_2_1_out,
        in_i_V_2_2_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_2_1_out_ap_vld,
        in_i_V_2_1_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_1_1_out,
        in_i_V_2_1_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_1_1_out_ap_vld,
        in_i_V_2_0_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_0_1_out,
        in_i_V_2_0_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_0_1_out_ap_vld,
        in_i_V_1_16_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_16_1_out,
        in_i_V_1_16_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_16_1_out_ap_vld,
        in_i_V_1_15_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_15_1_out,
        in_i_V_1_15_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_15_1_out_ap_vld,
        in_i_V_1_14_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_14_1_out,
        in_i_V_1_14_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_14_1_out_ap_vld,
        in_i_V_1_13_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_13_1_out,
        in_i_V_1_13_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_13_1_out_ap_vld,
        in_i_V_1_12_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_12_1_out,
        in_i_V_1_12_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_12_1_out_ap_vld,
        in_i_V_1_11_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_11_1_out,
        in_i_V_1_11_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_11_1_out_ap_vld,
        in_i_V_1_10_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_10_1_out,
        in_i_V_1_10_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_10_1_out_ap_vld,
        in_i_V_1_9_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_9_1_out,
        in_i_V_1_9_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_9_1_out_ap_vld,
        in_i_V_1_8_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_8_1_out,
        in_i_V_1_8_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_8_1_out_ap_vld,
        in_i_V_1_7_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_7_1_out,
        in_i_V_1_7_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_7_1_out_ap_vld,
        in_i_V_1_6_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_6_1_out,
        in_i_V_1_6_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_6_1_out_ap_vld,
        in_i_V_1_5_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_5_1_out,
        in_i_V_1_5_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_5_1_out_ap_vld,
        in_i_V_1_4_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_4_1_out,
        in_i_V_1_4_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_4_1_out_ap_vld,
        in_i_V_1_3_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_3_1_out,
        in_i_V_1_3_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_3_1_out_ap_vld,
        in_i_V_1_2_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_2_1_out,
        in_i_V_1_2_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_2_1_out_ap_vld,
        in_i_V_1_1_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_1_1_out,
        in_i_V_1_1_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_1_1_out_ap_vld,
        in_i_V_1_0_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_0_1_out,
        in_i_V_1_0_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_0_1_out_ap_vld,
        in_i_V_0_16_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_16_1_out,
        in_i_V_0_16_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_16_1_out_ap_vld,
        in_i_V_0_15_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_15_1_out,
        in_i_V_0_15_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_15_1_out_ap_vld,
        in_i_V_0_14_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_14_1_out,
        in_i_V_0_14_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_14_1_out_ap_vld,
        in_i_V_0_13_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_13_1_out,
        in_i_V_0_13_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_13_1_out_ap_vld,
        in_i_V_0_12_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_12_1_out,
        in_i_V_0_12_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_12_1_out_ap_vld,
        in_i_V_0_11_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_11_1_out,
        in_i_V_0_11_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_11_1_out_ap_vld,
        in_i_V_0_10_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_10_1_out,
        in_i_V_0_10_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_10_1_out_ap_vld,
        in_i_V_0_9_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_9_1_out,
        in_i_V_0_9_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_9_1_out_ap_vld,
        in_i_V_0_8_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_8_1_out,
        in_i_V_0_8_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_8_1_out_ap_vld,
        in_i_V_0_7_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_7_1_out,
        in_i_V_0_7_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_7_1_out_ap_vld,
        in_i_V_0_6_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_6_1_out,
        in_i_V_0_6_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_6_1_out_ap_vld,
        in_i_V_0_5_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_5_1_out,
        in_i_V_0_5_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_5_1_out_ap_vld,
        in_i_V_0_4_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_4_1_out,
        in_i_V_0_4_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_4_1_out_ap_vld,
        in_i_V_0_3_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_3_1_out,
        in_i_V_0_3_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_3_1_out_ap_vld,
        in_i_V_0_2_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_2_1_out,
        in_i_V_0_2_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_2_1_out_ap_vld,
        in_i_V_0_1_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_1_1_out,
        in_i_V_0_1_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_1_1_out_ap_vld,
        r_V_15_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_r_V_15_out,
        r_V_15_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_r_V_15_out_ap_vld,
        in_r_V_3_12_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_12_1_out,
        in_r_V_3_12_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_12_1_out_ap_vld,
        in_r_V_3_11_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_11_1_out,
        in_r_V_3_11_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_11_1_out_ap_vld,
        in_r_V_3_10_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_10_1_out,
        in_r_V_3_10_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_10_1_out_ap_vld,
        in_r_V_3_9_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_9_1_out,
        in_r_V_3_9_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_9_1_out_ap_vld,
        in_r_V_3_8_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_8_1_out,
        in_r_V_3_8_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_8_1_out_ap_vld,
        in_r_V_3_7_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_7_1_out,
        in_r_V_3_7_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_7_1_out_ap_vld,
        in_r_V_3_6_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_6_1_out,
        in_r_V_3_6_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_6_1_out_ap_vld,
        in_r_V_3_5_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_5_1_out,
        in_r_V_3_5_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_5_1_out_ap_vld,
        in_r_V_3_4_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_4_1_out,
        in_r_V_3_4_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_4_1_out_ap_vld,
        in_r_V_3_3_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_3_1_out,
        in_r_V_3_3_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_3_1_out_ap_vld,
        in_r_V_3_2_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_2_1_out,
        in_r_V_3_2_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_2_1_out_ap_vld,
        in_r_V_3_1_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_1_1_out,
        in_r_V_3_1_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_1_1_out_ap_vld,
        in_r_V_3_0_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_0_1_out,
        in_r_V_3_0_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_0_1_out_ap_vld,
        in_r_V_2_16_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_16_1_out,
        in_r_V_2_16_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_16_1_out_ap_vld,
        in_r_V_2_15_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_15_1_out,
        in_r_V_2_15_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_15_1_out_ap_vld,
        in_r_V_2_14_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_14_1_out,
        in_r_V_2_14_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_14_1_out_ap_vld,
        in_r_V_2_13_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_13_1_out,
        in_r_V_2_13_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_13_1_out_ap_vld,
        in_r_V_2_12_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_12_1_out,
        in_r_V_2_12_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_12_1_out_ap_vld,
        in_r_V_2_11_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_11_1_out,
        in_r_V_2_11_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_11_1_out_ap_vld,
        in_r_V_2_10_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_10_1_out,
        in_r_V_2_10_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_10_1_out_ap_vld,
        in_r_V_2_9_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_9_1_out,
        in_r_V_2_9_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_9_1_out_ap_vld,
        in_r_V_2_8_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_8_1_out,
        in_r_V_2_8_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_8_1_out_ap_vld,
        in_r_V_2_7_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_7_1_out,
        in_r_V_2_7_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_7_1_out_ap_vld,
        in_r_V_2_6_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_6_1_out,
        in_r_V_2_6_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_6_1_out_ap_vld,
        in_r_V_2_5_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_5_1_out,
        in_r_V_2_5_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_5_1_out_ap_vld,
        in_r_V_2_4_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_4_1_out,
        in_r_V_2_4_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_4_1_out_ap_vld,
        in_r_V_2_3_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_3_1_out,
        in_r_V_2_3_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_3_1_out_ap_vld,
        in_r_V_2_2_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_2_1_out,
        in_r_V_2_2_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_2_1_out_ap_vld,
        in_r_V_2_1_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_1_1_out,
        in_r_V_2_1_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_1_1_out_ap_vld,
        in_r_V_2_0_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_0_1_out,
        in_r_V_2_0_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_0_1_out_ap_vld,
        in_r_V_1_16_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_16_1_out,
        in_r_V_1_16_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_16_1_out_ap_vld,
        in_r_V_1_15_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_15_1_out,
        in_r_V_1_15_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_15_1_out_ap_vld,
        in_r_V_1_14_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_14_1_out,
        in_r_V_1_14_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_14_1_out_ap_vld,
        in_r_V_1_13_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_13_1_out,
        in_r_V_1_13_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_13_1_out_ap_vld,
        in_r_V_1_12_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_12_1_out,
        in_r_V_1_12_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_12_1_out_ap_vld,
        in_r_V_1_11_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_11_1_out,
        in_r_V_1_11_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_11_1_out_ap_vld,
        in_r_V_1_10_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_10_1_out,
        in_r_V_1_10_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_10_1_out_ap_vld,
        in_r_V_1_9_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_9_1_out,
        in_r_V_1_9_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_9_1_out_ap_vld,
        in_r_V_1_8_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_8_1_out,
        in_r_V_1_8_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_8_1_out_ap_vld,
        in_r_V_1_7_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_7_1_out,
        in_r_V_1_7_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_7_1_out_ap_vld,
        in_r_V_1_6_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_6_1_out,
        in_r_V_1_6_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_6_1_out_ap_vld,
        in_r_V_1_5_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_5_1_out,
        in_r_V_1_5_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_5_1_out_ap_vld,
        in_r_V_1_4_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_4_1_out,
        in_r_V_1_4_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_4_1_out_ap_vld,
        in_r_V_1_3_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_3_1_out,
        in_r_V_1_3_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_3_1_out_ap_vld,
        in_r_V_1_2_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_2_1_out,
        in_r_V_1_2_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_2_1_out_ap_vld,
        in_r_V_1_1_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_1_1_out,
        in_r_V_1_1_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_1_1_out_ap_vld,
        in_r_V_1_0_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_0_1_out,
        in_r_V_1_0_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_0_1_out_ap_vld,
        in_r_V_0_16_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_16_1_out,
        in_r_V_0_16_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_16_1_out_ap_vld,
        in_r_V_0_15_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_15_1_out,
        in_r_V_0_15_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_15_1_out_ap_vld,
        in_r_V_0_14_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_14_1_out,
        in_r_V_0_14_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_14_1_out_ap_vld,
        in_r_V_0_13_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_13_1_out,
        in_r_V_0_13_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_13_1_out_ap_vld,
        in_r_V_0_12_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_12_1_out,
        in_r_V_0_12_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_12_1_out_ap_vld,
        in_r_V_0_11_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_11_1_out,
        in_r_V_0_11_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_11_1_out_ap_vld,
        in_r_V_0_10_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_10_1_out,
        in_r_V_0_10_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_10_1_out_ap_vld,
        in_r_V_0_9_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_9_1_out,
        in_r_V_0_9_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_9_1_out_ap_vld,
        in_r_V_0_8_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_8_1_out,
        in_r_V_0_8_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_8_1_out_ap_vld,
        in_r_V_0_7_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_7_1_out,
        in_r_V_0_7_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_7_1_out_ap_vld,
        in_r_V_0_6_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_6_1_out,
        in_r_V_0_6_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_6_1_out_ap_vld,
        in_r_V_0_5_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_5_1_out,
        in_r_V_0_5_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_5_1_out_ap_vld,
        in_r_V_0_4_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_4_1_out,
        in_r_V_0_4_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_4_1_out_ap_vld,
        in_r_V_0_3_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_3_1_out,
        in_r_V_0_3_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_3_1_out_ap_vld,
        in_r_V_0_2_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_2_1_out,
        in_r_V_0_2_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_2_1_out_ap_vld,
        in_r_V_0_1_1_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_1_1_out,
        in_r_V_0_1_1_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_1_1_out_ap_vld,
        p_out => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out,
        p_out_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out_ap_vld,
        p_out1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out1,
        p_out1_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out1_ap_vld,
        p_out2 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out2,
        p_out2_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out2_ap_vld,
        p_out3 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out3,
        p_out3_ap_vld => grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out3_ap_vld);

    sdiv_9ns_32ns_8_13_seq_1_U768 : component syn_CP_removal_sdiv_9ns_32ns_8_13_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 32,
        dout_WIDTH => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_4076_ap_start,
        done => grp_fu_4076_ap_done,
        din0 => grp_fu_4076_p0,
        din1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_pilot_width_3_out,
        ce => ap_const_logic_1,
        dout => grp_fu_4076_p2);

    mul_32s_32s_32_1_1_U769 : component syn_CP_removal_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_sym_num_2_out,
        din1 => grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_DATA_LEN_1_out,
        dout => mul_fu_4091_p2);

    sdiv_32ns_9s_32_36_seq_1_U770 : component syn_CP_removal_sdiv_32ns_9s_32_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 9,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_4115_ap_start,
        done => grp_fu_4115_ap_done,
        din0 => mul_fu_4091_p2,
        din1 => sub74_fu_4105_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_4115_p2);

    urem_32ns_6ns_5_36_seq_1_U771 : component syn_CP_removal_urem_32ns_6ns_5_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_4131_ap_start,
        done => grp_fu_4131_ap_done,
        din0 => grp_fu_4131_p0,
        din1 => grp_fu_4131_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_4131_p2);

    mul_32ns_34ns_65_1_1_U772 : component syn_CP_removal_mul_32ns_34ns_65_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 34,
        dout_WIDTH => 65)
    port map (
        din0 => mul2_fu_4155_p0,
        din1 => mul2_fu_4155_p1,
        dout => mul2_fu_4155_p2);

    regslice_both_data_in_V_data_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDATA,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_data_V_U_ack_in,
        data_out => data_in_TDATA_int_regslice,
        vld_out => data_in_TVALID_int_regslice,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_data_V_U_apdone_blk);

    regslice_both_data_in_V_keep_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TKEEP,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_keep_V_U_ack_in,
        data_out => data_in_TKEEP_int_regslice,
        vld_out => regslice_both_data_in_V_keep_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_keep_V_U_apdone_blk);

    regslice_both_data_in_V_strb_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TSTRB,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_strb_V_U_ack_in,
        data_out => data_in_TSTRB_int_regslice,
        vld_out => regslice_both_data_in_V_strb_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_strb_V_U_apdone_blk);

    regslice_both_data_in_V_user_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TUSER,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_user_V_U_ack_in,
        data_out => data_in_TUSER_int_regslice,
        vld_out => regslice_both_data_in_V_user_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_user_V_U_apdone_blk);

    regslice_both_data_in_V_last_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TLAST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_last_V_U_ack_in,
        data_out => data_in_TLAST_int_regslice,
        vld_out => regslice_both_data_in_V_last_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_last_V_U_apdone_blk);

    regslice_both_data_in_V_id_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TID,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_id_V_U_ack_in,
        data_out => data_in_TID_int_regslice,
        vld_out => regslice_both_data_in_V_id_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_id_V_U_apdone_blk);

    regslice_both_data_in_V_dest_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_in_TDEST,
        vld_in => data_in_TVALID,
        ack_in => regslice_both_data_in_V_dest_V_U_ack_in,
        data_out => data_in_TDEST_int_regslice,
        vld_out => regslice_both_data_in_V_dest_V_U_vld_out,
        ack_out => data_in_TREADY_int_regslice,
        apdone_blk => regslice_both_data_in_V_dest_V_U_apdone_blk);

    regslice_both_data_out_V_data_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDATA_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => data_out_TREADY_int_regslice,
        data_out => data_out_TDATA,
        vld_out => regslice_both_data_out_V_data_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_data_V_U_apdone_blk);

    regslice_both_data_out_V_keep_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TKEEP_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_keep_V_U_ack_in_dummy,
        data_out => data_out_TKEEP,
        vld_out => regslice_both_data_out_V_keep_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_keep_V_U_apdone_blk);

    regslice_both_data_out_V_strb_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TSTRB_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_strb_V_U_ack_in_dummy,
        data_out => data_out_TSTRB,
        vld_out => regslice_both_data_out_V_strb_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_strb_V_U_apdone_blk);

    regslice_both_data_out_V_user_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TUSER_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_user_V_U_ack_in_dummy,
        data_out => data_out_TUSER,
        vld_out => regslice_both_data_out_V_user_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_user_V_U_apdone_blk);

    regslice_both_data_out_V_last_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TLAST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_last_V_U_ack_in_dummy,
        data_out => data_out_TLAST,
        vld_out => regslice_both_data_out_V_last_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_last_V_U_apdone_blk);

    regslice_both_data_out_V_id_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TID_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_id_V_U_ack_in_dummy,
        data_out => data_out_TID,
        vld_out => regslice_both_data_out_V_id_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_id_V_U_apdone_blk);

    regslice_both_data_out_V_dest_V_U : component syn_CP_removal_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => data_out_TDEST_int_regslice,
        vld_in => data_out_TVALID_int_regslice,
        ack_in => regslice_both_data_out_V_dest_V_U_ack_in_dummy,
        data_out => data_out_TDEST,
        vld_out => regslice_both_data_out_V_dest_V_U_vld_out,
        ack_out => data_out_TREADY,
        apdone_blk => regslice_both_data_out_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and (k_1_load_fu_4227_p1 = ap_const_lv31_0) and (icmp_ln99_fu_4234_p2 = ap_const_lv1_1))) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_ready = ap_const_logic_1)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and (k_1_load_fu_4227_p1 = ap_const_lv31_0) and (icmp_ln99_fu_4234_p2 = ap_const_lv1_1))) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_ready = ap_const_logic_1)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_ready = ap_const_logic_1)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state52) and (k_1_load_fu_4227_p1 = ap_const_lv31_1) and (icmp_ln99_fu_4234_p2 = ap_const_lv1_1))) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_ready = ap_const_logic_1)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_ready = ap_const_logic_1)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_ready = ap_const_logic_1)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_start_reg <= ap_const_logic_0;
            else
                if ((not((k_1_load_fu_4227_p1 = ap_const_lv31_0)) and not((k_1_load_fu_4227_p1 = ap_const_lv31_1)) and (ap_const_logic_1 = ap_CS_fsm_state52) and (icmp_ln99_fu_4234_p2 = ap_const_lv1_1))) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_ready = ap_const_logic_1)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_ready = ap_const_logic_1)) then 
                    grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    in_i_V_0_0_0_fu_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_0_0_fu_366 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_0_0_fu_366 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_1_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_10_0_fu_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_10_0_fu_406 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_11_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_10_0_fu_406 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_11_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_11_0_fu_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_11_0_fu_410 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_12_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_11_0_fu_410 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_12_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_12_0_fu_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_12_0_fu_414 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_13_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_12_0_fu_414 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_13_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_13_0_fu_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_13_0_fu_418 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_14_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_13_0_fu_418 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_14_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_14_0_fu_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_14_0_fu_422 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_15_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_14_0_fu_422 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_15_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_15_0_fu_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_15_0_fu_426 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_16_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_15_0_fu_426 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_16_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_16_0_fu_430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_16_0_fu_430 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_0_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_16_0_fu_430 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_0_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_1_0_fu_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_1_0_fu_370 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_1_0_fu_370 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_2_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_2_0_fu_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_2_0_fu_374 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_2_0_fu_374 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_3_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_3_0_fu_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_3_0_fu_378 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_3_0_fu_378 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_4_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_4_0_fu_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_4_0_fu_382 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_5_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_4_0_fu_382 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_5_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_5_0_fu_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_5_0_fu_386 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_6_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_5_0_fu_386 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_6_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_6_0_fu_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_6_0_fu_390 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_7_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_6_0_fu_390 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_7_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_7_0_fu_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_7_0_fu_394 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_8_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_7_0_fu_394 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_8_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_8_0_fu_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_8_0_fu_398 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_9_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_8_0_fu_398 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_9_1_out;
            end if; 
        end if;
    end process;

    in_i_V_0_9_0_fu_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_0_9_0_fu_402 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_0_10_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_0_9_0_fu_402 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_0_10_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_0_0_fu_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_0_0_fu_434 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_0_0_fu_434 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_1_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_10_0_fu_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_10_0_fu_474 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_11_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_10_0_fu_474 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_11_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_11_0_fu_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_11_0_fu_478 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_12_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_11_0_fu_478 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_12_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_12_0_fu_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_12_0_fu_482 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_13_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_12_0_fu_482 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_13_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_13_0_fu_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_13_0_fu_486 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_14_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_13_0_fu_486 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_14_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_14_0_fu_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_14_0_fu_490 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_15_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_14_0_fu_490 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_15_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_15_0_fu_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_15_0_fu_494 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_16_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_15_0_fu_494 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_16_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_16_0_fu_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_16_0_fu_498 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_0_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_16_0_fu_498 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_0_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_1_0_fu_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_1_0_fu_438 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_1_0_fu_438 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_2_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_2_0_fu_442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_2_0_fu_442 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_2_0_fu_442 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_3_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_3_0_fu_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_3_0_fu_446 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_3_0_fu_446 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_4_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_4_0_fu_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_4_0_fu_450 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_5_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_4_0_fu_450 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_5_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_5_0_fu_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_5_0_fu_454 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_6_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_5_0_fu_454 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_6_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_6_0_fu_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_6_0_fu_458 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_7_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_6_0_fu_458 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_7_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_7_0_fu_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_7_0_fu_462 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_8_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_7_0_fu_462 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_8_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_8_0_fu_466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_8_0_fu_466 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_9_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_8_0_fu_466 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_9_1_out;
            end if; 
        end if;
    end process;

    in_i_V_1_9_0_fu_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_1_9_0_fu_470 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_1_10_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_1_9_0_fu_470 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_1_10_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_0_0_fu_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_0_0_fu_502 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_0_0_fu_502 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_1_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_10_0_fu_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_10_0_fu_542 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_11_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_10_0_fu_542 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_11_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_11_0_fu_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_11_0_fu_546 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_12_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_11_0_fu_546 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_12_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_12_0_fu_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_12_0_fu_550 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_13_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_12_0_fu_550 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_13_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_13_0_fu_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_13_0_fu_554 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_14_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_13_0_fu_554 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_14_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_14_0_fu_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_14_0_fu_558 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_15_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_14_0_fu_558 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_15_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_15_0_fu_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_15_0_fu_562 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_16_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_15_0_fu_562 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_16_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_16_0_fu_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_16_0_fu_566 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_0_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_16_0_fu_566 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_0_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_1_0_fu_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_1_0_fu_506 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_1_0_fu_506 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_2_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_2_0_fu_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_2_0_fu_510 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_2_0_fu_510 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_3_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_3_0_fu_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_3_0_fu_514 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_3_0_fu_514 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_4_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_4_0_fu_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_4_0_fu_518 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_5_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_4_0_fu_518 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_5_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_5_0_fu_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_5_0_fu_522 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_6_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_5_0_fu_522 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_6_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_6_0_fu_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_6_0_fu_526 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_7_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_6_0_fu_526 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_7_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_7_0_fu_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_7_0_fu_530 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_8_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_7_0_fu_530 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_8_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_8_0_fu_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_8_0_fu_534 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_9_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_8_0_fu_534 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_9_1_out;
            end if; 
        end if;
    end process;

    in_i_V_2_9_0_fu_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_2_9_0_fu_538 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_2_10_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_2_9_0_fu_538 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_2_10_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_0_0_fu_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_0_0_fu_570 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_0_0_fu_570 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_1_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_10_0_fu_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_10_0_fu_610 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_11_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_10_0_fu_610 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_11_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_11_0_fu_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_11_0_fu_614 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_12_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_11_0_fu_614 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_12_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_12_0_fu_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_12_0_fu_618 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_r_V_9_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_12_0_fu_618 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_r_V_17_out;
            end if; 
        end if;
    end process;

    in_i_V_3_1_0_fu_574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_1_0_fu_574 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_1_0_fu_574 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_2_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_2_0_fu_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_2_0_fu_578 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_2_0_fu_578 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_3_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_3_0_fu_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_3_0_fu_582 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_3_0_fu_582 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_4_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_4_0_fu_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_4_0_fu_586 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_5_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_4_0_fu_586 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_5_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_5_0_fu_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_5_0_fu_590 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_6_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_5_0_fu_590 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_6_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_6_0_fu_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_6_0_fu_594 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_7_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_6_0_fu_594 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_7_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_7_0_fu_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_7_0_fu_598 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_8_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_7_0_fu_598 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_8_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_8_0_fu_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_8_0_fu_602 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_9_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_8_0_fu_602 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_9_1_out;
            end if; 
        end if;
    end process;

    in_i_V_3_9_0_fu_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_i_V_3_9_0_fu_606 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_i_V_3_10_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_i_V_3_9_0_fu_606 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_i_V_3_10_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_0_0_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_0_0_fu_110 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_0_0_fu_110 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_1_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_10_0_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_10_0_fu_150 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_11_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_10_0_fu_150 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_11_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_11_0_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_11_0_fu_154 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_12_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_11_0_fu_154 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_12_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_12_0_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_12_0_fu_158 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_13_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_12_0_fu_158 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_13_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_13_0_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_13_0_fu_162 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_14_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_13_0_fu_162 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_14_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_14_0_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_14_0_fu_166 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_15_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_14_0_fu_166 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_15_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_15_0_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_15_0_fu_170 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_16_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_15_0_fu_170 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_16_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_16_0_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_16_0_fu_174 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_0_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_16_0_fu_174 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_0_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_1_0_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_1_0_fu_114 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_1_0_fu_114 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_2_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_2_0_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_2_0_fu_118 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_2_0_fu_118 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_3_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_3_0_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_3_0_fu_122 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_3_0_fu_122 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_4_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_4_0_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_4_0_fu_126 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_5_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_4_0_fu_126 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_5_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_5_0_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_5_0_fu_130 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_6_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_5_0_fu_130 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_6_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_6_0_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_6_0_fu_134 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_7_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_6_0_fu_134 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_7_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_7_0_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_7_0_fu_138 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_8_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_7_0_fu_138 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_8_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_8_0_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_8_0_fu_142 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_9_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_8_0_fu_142 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_9_1_out;
            end if; 
        end if;
    end process;

    in_r_V_0_9_0_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_0_9_0_fu_146 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_0_10_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_0_9_0_fu_146 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_0_10_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_0_0_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_0_0_fu_178 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_0_0_fu_178 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_1_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_10_0_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_10_0_fu_218 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_11_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_10_0_fu_218 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_11_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_11_0_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_11_0_fu_222 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_12_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_11_0_fu_222 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_12_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_12_0_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_12_0_fu_226 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_13_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_12_0_fu_226 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_13_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_13_0_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_13_0_fu_230 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_14_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_13_0_fu_230 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_14_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_14_0_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_14_0_fu_234 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_15_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_14_0_fu_234 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_15_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_15_0_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_15_0_fu_238 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_16_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_15_0_fu_238 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_16_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_16_0_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_16_0_fu_242 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_0_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_16_0_fu_242 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_0_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_1_0_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_1_0_fu_182 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_1_0_fu_182 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_2_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_2_0_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_2_0_fu_186 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_2_0_fu_186 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_3_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_3_0_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_3_0_fu_190 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_3_0_fu_190 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_4_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_4_0_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_4_0_fu_194 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_5_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_4_0_fu_194 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_5_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_5_0_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_5_0_fu_198 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_6_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_5_0_fu_198 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_6_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_6_0_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_6_0_fu_202 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_7_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_6_0_fu_202 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_7_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_7_0_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_7_0_fu_206 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_8_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_7_0_fu_206 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_8_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_8_0_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_8_0_fu_210 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_9_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_8_0_fu_210 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_9_1_out;
            end if; 
        end if;
    end process;

    in_r_V_1_9_0_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_1_9_0_fu_214 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_1_10_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_1_9_0_fu_214 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_1_10_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_0_0_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_0_0_fu_246 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_0_0_fu_246 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_1_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_10_0_fu_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_10_0_fu_286 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_11_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_10_0_fu_286 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_11_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_11_0_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_11_0_fu_290 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_12_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_11_0_fu_290 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_12_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_12_0_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_12_0_fu_294 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_13_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_12_0_fu_294 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_13_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_13_0_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_13_0_fu_298 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_14_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_13_0_fu_298 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_14_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_14_0_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_14_0_fu_302 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_15_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_14_0_fu_302 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_15_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_15_0_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_15_0_fu_306 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_16_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_15_0_fu_306 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_16_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_16_0_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_16_0_fu_310 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_0_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_16_0_fu_310 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_0_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_1_0_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_1_0_fu_250 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_1_0_fu_250 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_2_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_2_0_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_2_0_fu_254 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_2_0_fu_254 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_3_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_3_0_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_3_0_fu_258 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_3_0_fu_258 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_4_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_4_0_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_4_0_fu_262 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_5_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_4_0_fu_262 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_5_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_5_0_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_5_0_fu_266 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_6_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_5_0_fu_266 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_6_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_6_0_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_6_0_fu_270 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_7_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_6_0_fu_270 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_7_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_7_0_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_7_0_fu_274 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_8_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_7_0_fu_274 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_8_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_8_0_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_8_0_fu_278 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_9_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_8_0_fu_278 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_9_1_out;
            end if; 
        end if;
    end process;

    in_r_V_2_9_0_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_2_9_0_fu_282 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_2_10_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_2_9_0_fu_282 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_2_10_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_0_0_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_0_0_fu_314 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_1_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_0_0_fu_314 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_1_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_10_0_fu_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_10_0_fu_354 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_11_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_10_0_fu_354 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_11_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_11_0_fu_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_11_0_fu_358 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_12_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_11_0_fu_358 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_12_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_12_0_fu_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_12_0_fu_362 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_r_V_7_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_12_0_fu_362 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_r_V_15_out;
            end if; 
        end if;
    end process;

    in_r_V_3_1_0_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_1_0_fu_318 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_2_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_1_0_fu_318 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_2_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_2_0_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_2_0_fu_322 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_3_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_2_0_fu_322 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_3_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_3_0_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_3_0_fu_326 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_4_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_3_0_fu_326 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_4_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_4_0_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_4_0_fu_330 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_5_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_4_0_fu_330 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_5_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_5_0_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_5_0_fu_334 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_6_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_5_0_fu_334 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_6_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_6_0_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_6_0_fu_338 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_7_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_6_0_fu_338 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_7_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_7_0_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_7_0_fu_342 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_8_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_7_0_fu_342 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_8_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_8_0_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_8_0_fu_346 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_9_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_8_0_fu_346 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_9_1_out;
            end if; 
        end if;
    end process;

    in_r_V_3_9_0_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                in_r_V_3_9_0_fu_350 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_in_r_V_3_10_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                in_r_V_3_9_0_fu_350 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_in_r_V_3_10_1_out;
            end if; 
        end if;
    end process;

    k_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                k_fu_98 <= ap_const_lv31_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
                k_fu_98 <= k_2_reg_8974;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                add273_reg_8921 <= add273_fu_4137_p2;
                    add_ln99_1_reg_8952(31 downto 1) <= add_ln99_1_fu_4193_p2(31 downto 1);
                add_ln99_2_reg_8957 <= add_ln99_2_fu_4199_p2;
                    add_ln99_reg_8947(31 downto 1) <= add_ln99_fu_4187_p2(31 downto 1);
                    arrayNo_reg_8937(27 downto 0) <= arrayNo_fu_4171_p1(27 downto 0);
                cmp7095631_reg_8933 <= cmp7095631_fu_4146_p2;
                div75_reg_8916 <= grp_fu_4115_p2;
                empty_52_reg_8928 <= empty_52_fu_4142_p1;
                select_ln211_reg_8962 <= select_ln211_fu_4219_p3;
                trunc_ln99_reg_8942 <= trunc_ln99_fu_4175_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                empty_51_reg_8884 <= empty_51_fu_4121_p1;
                sub432_reg_8889 <= sub432_fu_4125_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                k_1_reg_8967 <= k_fu_98;
                k_2_reg_8974 <= k_2_fu_4239_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((k_1_reg_8967 = ap_const_lv31_1) and (ap_const_logic_1 = ap_CS_fsm_state60))) then
                out_temp_i_V_fu_106 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_out_temp_i_V_7_out;
                out_temp_r_V_fu_102 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_out_temp_r_V_7_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state63)) then
                phi_imag_V_0_load_reg_9006 <= phi_imag_V_0_q0;
                phi_real_V_0_load_reg_9001 <= phi_real_V_0_q0;
                power_2_V_0_load_reg_8996 <= power_2_V_0_q0;
                power_V_0_load_reg_8991 <= power_V_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state63) or ((ap_const_logic_1 = ap_CS_fsm_state52) and (k_1_load_fu_4227_p1 = ap_const_lv31_1) and (icmp_ln99_fu_4234_p2 = ap_const_lv1_1)))) then
                reg_3300 <= in_r_V_0_0_0_fu_110;
                reg_3306 <= in_r_V_0_1_0_fu_114;
                reg_3312 <= in_r_V_0_2_0_fu_118;
                reg_3318 <= in_r_V_0_3_0_fu_122;
                reg_3324 <= in_r_V_0_4_0_fu_126;
                reg_3330 <= in_r_V_0_5_0_fu_130;
                reg_3336 <= in_r_V_0_6_0_fu_134;
                reg_3342 <= in_r_V_0_7_0_fu_138;
                reg_3348 <= in_r_V_0_8_0_fu_142;
                reg_3354 <= in_r_V_0_9_0_fu_146;
                reg_3360 <= in_r_V_0_10_0_fu_150;
                reg_3366 <= in_r_V_0_11_0_fu_154;
                reg_3372 <= in_r_V_0_12_0_fu_158;
                reg_3378 <= in_r_V_0_13_0_fu_162;
                reg_3384 <= in_r_V_0_14_0_fu_166;
                reg_3390 <= in_r_V_0_15_0_fu_170;
                reg_3396 <= in_r_V_0_16_0_fu_174;
                reg_3402 <= in_r_V_1_0_0_fu_178;
                reg_3408 <= in_r_V_1_1_0_fu_182;
                reg_3414 <= in_r_V_1_2_0_fu_186;
                reg_3420 <= in_r_V_1_3_0_fu_190;
                reg_3426 <= in_r_V_1_4_0_fu_194;
                reg_3432 <= in_r_V_1_5_0_fu_198;
                reg_3438 <= in_r_V_1_6_0_fu_202;
                reg_3444 <= in_r_V_1_7_0_fu_206;
                reg_3450 <= in_r_V_1_8_0_fu_210;
                reg_3456 <= in_r_V_1_9_0_fu_214;
                reg_3462 <= in_r_V_1_10_0_fu_218;
                reg_3468 <= in_r_V_1_11_0_fu_222;
                reg_3474 <= in_r_V_1_12_0_fu_226;
                reg_3480 <= in_r_V_1_13_0_fu_230;
                reg_3486 <= in_r_V_1_14_0_fu_234;
                reg_3492 <= in_r_V_1_15_0_fu_238;
                reg_3498 <= in_r_V_1_16_0_fu_242;
                reg_3504 <= in_r_V_2_0_0_fu_246;
                reg_3510 <= in_r_V_2_1_0_fu_250;
                reg_3516 <= in_r_V_2_2_0_fu_254;
                reg_3522 <= in_r_V_2_3_0_fu_258;
                reg_3528 <= in_r_V_2_4_0_fu_262;
                reg_3534 <= in_r_V_2_5_0_fu_266;
                reg_3540 <= in_r_V_2_6_0_fu_270;
                reg_3546 <= in_r_V_2_7_0_fu_274;
                reg_3552 <= in_r_V_2_8_0_fu_278;
                reg_3558 <= in_r_V_2_9_0_fu_282;
                reg_3564 <= in_r_V_2_10_0_fu_286;
                reg_3570 <= in_r_V_2_11_0_fu_290;
                reg_3576 <= in_r_V_2_12_0_fu_294;
                reg_3582 <= in_r_V_2_13_0_fu_298;
                reg_3588 <= in_r_V_2_14_0_fu_302;
                reg_3594 <= in_r_V_2_15_0_fu_306;
                reg_3600 <= in_r_V_2_16_0_fu_310;
                reg_3606 <= in_r_V_3_0_0_fu_314;
                reg_3612 <= in_r_V_3_1_0_fu_318;
                reg_3618 <= in_r_V_3_2_0_fu_322;
                reg_3624 <= in_r_V_3_3_0_fu_326;
                reg_3630 <= in_r_V_3_4_0_fu_330;
                reg_3636 <= in_r_V_3_5_0_fu_334;
                reg_3642 <= in_r_V_3_6_0_fu_338;
                reg_3648 <= in_r_V_3_7_0_fu_342;
                reg_3654 <= in_r_V_3_8_0_fu_346;
                reg_3660 <= in_r_V_3_9_0_fu_350;
                reg_3666 <= in_r_V_3_10_0_fu_354;
                reg_3672 <= in_r_V_3_11_0_fu_358;
                reg_3678 <= in_r_V_3_12_0_fu_362;
                reg_3684 <= in_i_V_0_0_0_fu_366;
                reg_3690 <= in_i_V_0_1_0_fu_370;
                reg_3696 <= in_i_V_0_2_0_fu_374;
                reg_3702 <= in_i_V_0_3_0_fu_378;
                reg_3708 <= in_i_V_0_4_0_fu_382;
                reg_3714 <= in_i_V_0_5_0_fu_386;
                reg_3720 <= in_i_V_0_6_0_fu_390;
                reg_3726 <= in_i_V_0_7_0_fu_394;
                reg_3732 <= in_i_V_0_8_0_fu_398;
                reg_3738 <= in_i_V_0_9_0_fu_402;
                reg_3744 <= in_i_V_0_10_0_fu_406;
                reg_3750 <= in_i_V_0_11_0_fu_410;
                reg_3756 <= in_i_V_0_12_0_fu_414;
                reg_3762 <= in_i_V_0_13_0_fu_418;
                reg_3768 <= in_i_V_0_14_0_fu_422;
                reg_3774 <= in_i_V_0_15_0_fu_426;
                reg_3780 <= in_i_V_0_16_0_fu_430;
                reg_3786 <= in_i_V_1_0_0_fu_434;
                reg_3792 <= in_i_V_1_1_0_fu_438;
                reg_3798 <= in_i_V_1_2_0_fu_442;
                reg_3804 <= in_i_V_1_3_0_fu_446;
                reg_3810 <= in_i_V_1_4_0_fu_450;
                reg_3816 <= in_i_V_1_5_0_fu_454;
                reg_3822 <= in_i_V_1_6_0_fu_458;
                reg_3828 <= in_i_V_1_7_0_fu_462;
                reg_3834 <= in_i_V_1_8_0_fu_466;
                reg_3840 <= in_i_V_1_9_0_fu_470;
                reg_3846 <= in_i_V_1_10_0_fu_474;
                reg_3852 <= in_i_V_1_11_0_fu_478;
                reg_3858 <= in_i_V_1_12_0_fu_482;
                reg_3864 <= in_i_V_1_13_0_fu_486;
                reg_3870 <= in_i_V_1_14_0_fu_490;
                reg_3876 <= in_i_V_1_15_0_fu_494;
                reg_3882 <= in_i_V_1_16_0_fu_498;
                reg_3888 <= in_i_V_2_0_0_fu_502;
                reg_3894 <= in_i_V_2_1_0_fu_506;
                reg_3900 <= in_i_V_2_2_0_fu_510;
                reg_3906 <= in_i_V_2_3_0_fu_514;
                reg_3912 <= in_i_V_2_4_0_fu_518;
                reg_3918 <= in_i_V_2_5_0_fu_522;
                reg_3924 <= in_i_V_2_6_0_fu_526;
                reg_3930 <= in_i_V_2_7_0_fu_530;
                reg_3936 <= in_i_V_2_8_0_fu_534;
                reg_3942 <= in_i_V_2_9_0_fu_538;
                reg_3948 <= in_i_V_2_10_0_fu_542;
                reg_3954 <= in_i_V_2_11_0_fu_546;
                reg_3960 <= in_i_V_2_12_0_fu_550;
                reg_3966 <= in_i_V_2_13_0_fu_554;
                reg_3972 <= in_i_V_2_14_0_fu_558;
                reg_3978 <= in_i_V_2_15_0_fu_562;
                reg_3984 <= in_i_V_2_16_0_fu_566;
                reg_3990 <= in_i_V_3_0_0_fu_570;
                reg_3996 <= in_i_V_3_1_0_fu_574;
                reg_4002 <= in_i_V_3_2_0_fu_578;
                reg_4008 <= in_i_V_3_3_0_fu_582;
                reg_4014 <= in_i_V_3_4_0_fu_586;
                reg_4020 <= in_i_V_3_5_0_fu_590;
                reg_4026 <= in_i_V_3_6_0_fu_594;
                reg_4032 <= in_i_V_3_7_0_fu_598;
                reg_4038 <= in_i_V_3_8_0_fu_602;
                reg_4044 <= in_i_V_3_9_0_fu_606;
                reg_4050 <= in_i_V_3_10_0_fu_610;
                reg_4056 <= in_i_V_3_11_0_fu_614;
                reg_4062 <= in_i_V_3_12_0_fu_618;
            end if;
        end if;
    end process;
    arrayNo_reg_8937(31 downto 28) <= "0000";
    add_ln99_reg_8947(0) <= '0';
    add_ln99_1_reg_8952(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state52, icmp_ln99_fu_4234_p2, k_1_load_fu_4227_p1, cmp7095631_reg_8933, grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_done, grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_done, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_done, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_done, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_done, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state66, ap_CS_fsm_state56, ap_CS_fsm_state59, ap_CS_fsm_state64, ap_CS_fsm_state67, regslice_both_data_out_V_data_V_U_apdone_blk, ap_block_state61_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if ((not((k_1_load_fu_4227_p1 = ap_const_lv31_0)) and not((k_1_load_fu_4227_p1 = ap_const_lv31_1)) and (ap_const_logic_1 = ap_CS_fsm_state52) and (icmp_ln99_fu_4234_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state66;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state52) and (k_1_load_fu_4227_p1 = ap_const_lv31_0) and (icmp_ln99_fu_4234_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state52) and (k_1_load_fu_4227_p1 = ap_const_lv31_1) and (icmp_ln99_fu_4234_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when ap_ST_fsm_state53 => 
                if (((grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state53))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state56) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state59) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state61 => 
                if (((ap_const_boolean_0 = ap_block_state61_on_subcall_done) and (cmp7095631_reg_8933 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                elsif (((ap_const_boolean_0 = ap_block_state61_on_subcall_done) and (cmp7095631_reg_8933 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state64) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_state64;
                end if;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state66 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state66) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state66;
                end if;
            when ap_ST_fsm_state67 => 
                if (((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state67))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state67;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add273_fu_4137_p0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out;
    add273_fu_4137_p2 <= std_logic_vector(signed(add273_fu_4137_p0) + signed(ap_const_lv32_40));
    add_ln211_fu_4213_p2 <= std_logic_vector(signed(sext_ln99_fu_4179_p1) + signed(ap_const_lv33_1));
    add_ln99_1_fu_4193_p2 <= std_logic_vector(unsigned(shl_ln99_fu_4182_p2) + unsigned(ap_const_lv32_80));
    add_ln99_2_fu_4199_p2 <= std_logic_vector(unsigned(empty_51_reg_8884) + unsigned(ap_const_lv8_40));
    add_ln99_fu_4187_p2 <= std_logic_vector(unsigned(shl_ln99_fu_4182_p2) + unsigned(ap_const_lv32_40));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_done)
    begin
        if ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;

    ap_ST_fsm_state53_blk_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_done)
    begin
        if ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state53_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state53_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;

    ap_ST_fsm_state56_blk_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_done)
    begin
        if ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state56_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state56_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;

    ap_ST_fsm_state59_blk_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_done)
    begin
        if ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state59_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state59_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;

    ap_ST_fsm_state61_blk_assign_proc : process(ap_block_state61_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state61_on_subcall_done)) then 
            ap_ST_fsm_state61_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state61_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;

    ap_ST_fsm_state64_blk_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_done)
    begin
        if ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state64_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state64_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state65_blk <= ap_const_logic_0;

    ap_ST_fsm_state66_blk_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_done)
    begin
        if ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state66_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state66_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state67_blk_assign_proc : process(regslice_both_data_out_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state67_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state67_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state61_on_subcall_done_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_done, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_done)
    begin
                ap_block_state61_on_subcall_done <= ((grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_done = ap_const_logic_0) or (grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state67, regslice_both_data_out_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state67))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state67, regslice_both_data_out_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_data_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state67))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    arrayNo_fu_4171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_4161_p4),32));
    cmp7095631_fu_4146_p2 <= "1" when (signed(add273_fu_4137_p2) > signed(ap_const_lv32_0)) else "0";
    data_in_TREADY <= regslice_both_data_in_V_data_V_U_ack_in;

    data_in_TREADY_int_regslice_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_in_TREADY, grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_in_TREADY, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_in_TREADY, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_in_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state53, ap_CS_fsm_state66, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            data_in_TREADY_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_in_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            data_in_TREADY_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_in_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            data_in_TREADY_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_in_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_in_TREADY_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_in_TREADY;
        else 
            data_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    data_out_TDATA_int_regslice_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TDATA, grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TDATA, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TDATA, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TDATA, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID, ap_CS_fsm_state3, ap_CS_fsm_state66, ap_CS_fsm_state56, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TDATA_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TDATA_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TDATA_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TDATA;
        elsif (((grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TDATA_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TDATA;
        else 
            data_out_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_out_TDEST_int_regslice_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TDEST, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TDEST, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TDEST, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TDEST, ap_CS_fsm_state3, ap_CS_fsm_state66, ap_CS_fsm_state56, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TDEST_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TDEST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TDEST_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TDEST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TDEST_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TDEST;
        elsif (((grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TDEST_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TDEST;
        else 
            data_out_TDEST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TID_int_regslice_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TID, ap_CS_fsm_state3, ap_CS_fsm_state66, ap_CS_fsm_state56, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TID_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TID_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TID_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TID;
        elsif (((grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TID_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TID;
        else 
            data_out_TID_int_regslice <= "X";
        end if; 
    end process;


    data_out_TKEEP_int_regslice_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TKEEP, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TKEEP, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TKEEP, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TKEEP, ap_CS_fsm_state3, ap_CS_fsm_state66, ap_CS_fsm_state56, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TKEEP_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TKEEP;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TKEEP_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TKEEP;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TKEEP_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TKEEP;
        elsif (((grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TKEEP_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TKEEP;
        else 
            data_out_TKEEP_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TLAST_int_regslice_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TLAST, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TLAST, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TLAST, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TLAST, ap_CS_fsm_state3, ap_CS_fsm_state66, ap_CS_fsm_state56, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TLAST_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TLAST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TLAST_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TLAST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TLAST_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TLAST;
        elsif (((grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TLAST_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TLAST;
        else 
            data_out_TLAST_int_regslice <= "X";
        end if; 
    end process;


    data_out_TSTRB_int_regslice_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TSTRB, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TSTRB, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TSTRB, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TSTRB, ap_CS_fsm_state3, ap_CS_fsm_state66, ap_CS_fsm_state56, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TSTRB_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TSTRB_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TSTRB_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TSTRB;
        elsif (((grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TSTRB_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TSTRB;
        else 
            data_out_TSTRB_int_regslice <= "XXXXXXXX";
        end if; 
    end process;


    data_out_TUSER_int_regslice_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TUSER, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TUSER, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TUSER, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TUSER, ap_CS_fsm_state3, ap_CS_fsm_state66, ap_CS_fsm_state56, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TUSER_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TUSER_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) and (grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID = ap_const_logic_1))) then 
            data_out_TUSER_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TUSER;
        elsif (((grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_out_TUSER_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TUSER;
        else 
            data_out_TUSER_int_regslice <= "X";
        end if; 
    end process;

    data_out_TVALID <= regslice_both_data_out_V_data_V_U_vld_out;

    data_out_TVALID_int_regslice_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID, ap_CS_fsm_state3, ap_CS_fsm_state66, ap_CS_fsm_state56, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            data_out_TVALID_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TVALID;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            data_out_TVALID_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TVALID;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            data_out_TVALID_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TVALID;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_out_TVALID_int_regslice <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TVALID;
        else 
            data_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    data_temp_imag_V_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_imag_V_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_imag_V_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_address0, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state59, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            data_temp_imag_V_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            data_temp_imag_V_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            data_temp_imag_V_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            data_temp_imag_V_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_address0;
        else 
            data_temp_imag_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    data_temp_imag_V_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_imag_V_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_imag_V_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_ce0, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state59, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            data_temp_imag_V_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            data_temp_imag_V_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            data_temp_imag_V_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            data_temp_imag_V_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_ce0;
        else 
            data_temp_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_temp_imag_V_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_d0, ap_CS_fsm_state53, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            data_temp_imag_V_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            data_temp_imag_V_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_d0;
        else 
            data_temp_imag_V_d0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_temp_imag_V_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_we0, ap_CS_fsm_state53, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            data_temp_imag_V_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_imag_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            data_temp_imag_V_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_imag_V_we0;
        else 
            data_temp_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_temp_real_V_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_real_V_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_real_V_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_address0, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state59, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            data_temp_real_V_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            data_temp_real_V_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            data_temp_real_V_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            data_temp_real_V_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_address0;
        else 
            data_temp_real_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    data_temp_real_V_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_real_V_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_real_V_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_ce0, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state59, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            data_temp_real_V_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            data_temp_real_V_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_temp_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            data_temp_real_V_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_temp_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            data_temp_real_V_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_ce0;
        else 
            data_temp_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_temp_real_V_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_d0, ap_CS_fsm_state53, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            data_temp_real_V_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            data_temp_real_V_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_d0;
        else 
            data_temp_real_V_d0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_temp_real_V_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_we0, ap_CS_fsm_state53, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            data_temp_real_V_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_data_temp_real_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            data_temp_real_V_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_data_temp_real_V_we0;
        else 
            data_temp_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

        div_cast_cast_fu_4101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_50_fu_4097_p1),9));

    empty_50_fu_4097_p1 <= grp_fu_4076_p2(8 - 1 downto 0);
    empty_51_fu_4121_p0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out;
    empty_51_fu_4121_p1 <= empty_51_fu_4121_p0(8 - 1 downto 0);
    empty_52_fu_4142_p1 <= add273_fu_4137_p2(31 - 1 downto 0);

    grp_fu_4076_ap_start_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_4076_ap_start <= ap_const_logic_1;
        else 
            grp_fu_4076_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4076_p0 <= ap_const_lv32_40(9 - 1 downto 0);

    grp_fu_4115_ap_start_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_4115_ap_start <= ap_const_logic_1;
        else 
            grp_fu_4115_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_4131_ap_start_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_4131_ap_start <= ap_const_logic_1;
        else 
            grp_fu_4131_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4131_p0 <= std_logic_vector(signed(sub432_fu_4125_p0) + signed(ap_const_lv32_3F));
    grp_fu_4131_p1 <= ap_const_lv32_14(6 - 1 downto 0);
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_start <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_ap_start_reg;
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_start <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_ap_start_reg;
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_start <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_ap_start_reg;
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_start <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_ap_start_reg;
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_start <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_ap_start_reg;
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_205_9_fu_2302_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state56);
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_start <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_ap_start_reg;
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_211_10_fu_2328_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state59);
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_start <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_ap_start_reg;
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_219_11_fu_2268_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state66);
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_start <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_ap_start_reg;
    grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_data_out_TREADY <= (data_out_TREADY_int_regslice and ap_CS_fsm_state3);
    icmp_ln211_fu_4208_p0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out;
    icmp_ln211_fu_4208_p2 <= "1" when (signed(icmp_ln211_fu_4208_p0) < signed(ap_const_lv32_7FFFFFC0)) else "0";
    icmp_ln99_fu_4234_p2 <= "1" when (signed(zext_ln13_fu_4230_p1) < signed(div75_reg_8916)) else "0";
    k_1_load_fu_4227_p1 <= k_fu_98;
    k_2_fu_4239_p2 <= std_logic_vector(unsigned(k_fu_98) + unsigned(ap_const_lv31_1));
    mul2_fu_4155_p0 <= mul2_fu_4155_p00(32 - 1 downto 0);
    mul2_fu_4155_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub432_reg_8889),65));
    mul2_fu_4155_p1 <= ap_const_lv65_19999999A(34 - 1 downto 0);

    phi_imag_V_0_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state62)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            phi_imag_V_0_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_address0;
        else 
            phi_imag_V_0_address0 <= "XXXXX";
        end if; 
    end process;


    phi_imag_V_0_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state62)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            phi_imag_V_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_ce0;
        else 
            phi_imag_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_V_0_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            phi_imag_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_d0;
        else 
            phi_imag_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_imag_V_0_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            phi_imag_V_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_0_we0;
        else 
            phi_imag_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_V_1_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_address0;
        else 
            phi_imag_V_1_address0 <= "XXXXX";
        end if; 
    end process;


    phi_imag_V_1_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_ce0;
        else 
            phi_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_V_1_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_d0;
        else 
            phi_imag_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_imag_V_1_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_1_we0;
        else 
            phi_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_V_2_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_address0;
        else 
            phi_imag_V_2_address0 <= "XXXXX";
        end if; 
    end process;


    phi_imag_V_2_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_ce0;
        else 
            phi_imag_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_V_2_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_d0;
        else 
            phi_imag_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_imag_V_2_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_2_we0;
        else 
            phi_imag_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_V_3_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_address0;
        else 
            phi_imag_V_3_address0 <= "XXXXX";
        end if; 
    end process;


    phi_imag_V_3_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_ce0;
        else 
            phi_imag_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_V_3_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_d0;
        else 
            phi_imag_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_imag_V_3_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_imag_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_V_3_we0;
        else 
            phi_imag_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_0_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_address0;
        else 
            phi_imag_temp_V_0_address0 <= "XXXXX";
        end if; 
    end process;


    phi_imag_temp_V_0_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_ce0;
        else 
            phi_imag_temp_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_0_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_0_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_ce1;
        else 
            phi_imag_temp_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_0_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_d0;
        else 
            phi_imag_temp_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_imag_temp_V_0_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_0_we0;
        else 
            phi_imag_temp_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_1_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_address0;
        else 
            phi_imag_temp_V_1_address0 <= "XXXXX";
        end if; 
    end process;


    phi_imag_temp_V_1_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_ce0;
        else 
            phi_imag_temp_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_1_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_1_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_ce1;
        else 
            phi_imag_temp_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_1_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_d0;
        else 
            phi_imag_temp_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_imag_temp_V_1_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_1_we0;
        else 
            phi_imag_temp_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_2_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_address0;
        else 
            phi_imag_temp_V_2_address0 <= "XXXXX";
        end if; 
    end process;


    phi_imag_temp_V_2_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_ce0;
        else 
            phi_imag_temp_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_2_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_2_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_ce1;
        else 
            phi_imag_temp_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_2_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_d0;
        else 
            phi_imag_temp_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_imag_temp_V_2_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_2_we0;
        else 
            phi_imag_temp_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_3_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_address0;
        else 
            phi_imag_temp_V_3_address0 <= "XXXXX";
        end if; 
    end process;


    phi_imag_temp_V_3_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_ce0;
        else 
            phi_imag_temp_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_3_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_3_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_ce1;
        else 
            phi_imag_temp_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    phi_imag_temp_V_3_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_d0;
        else 
            phi_imag_temp_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_imag_temp_V_3_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_imag_temp_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_imag_temp_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_imag_temp_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_imag_temp_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_imag_temp_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_imag_temp_V_3_we0;
        else 
            phi_imag_temp_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_V_0_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state62)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            phi_real_V_0_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_address0;
        else 
            phi_real_V_0_address0 <= "XXXXX";
        end if; 
    end process;


    phi_real_V_0_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state62)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            phi_real_V_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_ce0;
        else 
            phi_real_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_V_0_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out1, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            phi_real_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_d0;
        else 
            phi_real_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_real_V_0_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            phi_real_V_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_0_we0;
        else 
            phi_real_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_V_1_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_address0;
        else 
            phi_real_V_1_address0 <= "XXXXX";
        end if; 
    end process;


    phi_real_V_1_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_ce0;
        else 
            phi_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_V_1_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_d0;
        else 
            phi_real_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_real_V_1_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_1_we0;
        else 
            phi_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_V_2_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_address0;
        else 
            phi_real_V_2_address0 <= "XXXXX";
        end if; 
    end process;


    phi_real_V_2_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_ce0;
        else 
            phi_real_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_V_2_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_d0;
        else 
            phi_real_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_real_V_2_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_2_we0;
        else 
            phi_real_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_V_3_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_address0;
        else 
            phi_real_V_3_address0 <= "XXXXX";
        end if; 
    end process;


    phi_real_V_3_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_ce0;
        else 
            phi_real_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_V_3_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_d0;
        else 
            phi_real_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_real_V_3_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_phi_real_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_V_3_we0;
        else 
            phi_real_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_0_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_address0;
        else 
            phi_real_temp_V_0_address0 <= "XXXXX";
        end if; 
    end process;


    phi_real_temp_V_0_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_ce0;
        else 
            phi_real_temp_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_0_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_0_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_ce1;
        else 
            phi_real_temp_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_0_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_d0;
        else 
            phi_real_temp_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_real_temp_V_0_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_0_we0;
        else 
            phi_real_temp_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_1_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_address0;
        else 
            phi_real_temp_V_1_address0 <= "XXXXX";
        end if; 
    end process;


    phi_real_temp_V_1_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_ce0;
        else 
            phi_real_temp_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_1_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_1_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_ce1;
        else 
            phi_real_temp_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_1_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_d0;
        else 
            phi_real_temp_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_real_temp_V_1_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_1_we0;
        else 
            phi_real_temp_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_2_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_address0;
        else 
            phi_real_temp_V_2_address0 <= "XXXXX";
        end if; 
    end process;


    phi_real_temp_V_2_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_ce0;
        else 
            phi_real_temp_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_2_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_2_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_ce1;
        else 
            phi_real_temp_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_2_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_d0;
        else 
            phi_real_temp_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_real_temp_V_2_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_2_we0;
        else 
            phi_real_temp_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_3_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_address0;
        else 
            phi_real_temp_V_3_address0 <= "XXXXX";
        end if; 
    end process;


    phi_real_temp_V_3_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_ce0;
        else 
            phi_real_temp_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_3_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_3_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_ce1;
        else 
            phi_real_temp_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    phi_real_temp_V_3_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_d0;
        else 
            phi_real_temp_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    phi_real_temp_V_3_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            phi_real_temp_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_phi_real_temp_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            phi_real_temp_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_phi_real_temp_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            phi_real_temp_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_phi_real_temp_V_3_we0;
        else 
            phi_real_temp_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_2_V_0_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state62)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            power_2_V_0_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_address0;
        else 
            power_2_V_0_address0 <= "XXXXX";
        end if; 
    end process;


    power_2_V_0_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state62)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            power_2_V_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_ce0;
        else 
            power_2_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_2_V_0_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out2, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            power_2_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_d0;
        else 
            power_2_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_2_V_0_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            power_2_V_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_0_we0;
        else 
            power_2_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_2_V_1_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_address0;
        else 
            power_2_V_1_address0 <= "XXXXX";
        end if; 
    end process;


    power_2_V_1_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_ce0;
        else 
            power_2_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_2_V_1_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_d0;
        else 
            power_2_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_2_V_1_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_1_we0;
        else 
            power_2_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_2_V_2_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_address0;
        else 
            power_2_V_2_address0 <= "XXXXX";
        end if; 
    end process;


    power_2_V_2_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_ce0;
        else 
            power_2_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_2_V_2_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_d0;
        else 
            power_2_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_2_V_2_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_2_we0;
        else 
            power_2_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_2_V_3_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_address0;
        else 
            power_2_V_3_address0 <= "XXXXX";
        end if; 
    end process;


    power_2_V_3_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_ce0;
        else 
            power_2_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_2_V_3_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_d0;
        else 
            power_2_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_2_V_3_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_2_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_2_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_2_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_2_V_3_we0;
        else 
            power_2_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_V_0_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state62)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            power_V_0_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_address0;
        else 
            power_V_0_address0 <= "XXXXX";
        end if; 
    end process;


    power_V_0_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65, ap_CS_fsm_state62)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state65))) then 
            power_V_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_ce0;
        else 
            power_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_V_0_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out3, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            power_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_p_out3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_d0;
        else 
            power_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_V_0_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state65)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            power_V_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_0_we0;
        else 
            power_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_V_1_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_address0;
        else 
            power_V_1_address0 <= "XXXXX";
        end if; 
    end process;


    power_V_1_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_ce0;
        else 
            power_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_V_1_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_d0;
        else 
            power_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_V_1_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_1_we0;
        else 
            power_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_V_2_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_address0;
        else 
            power_V_2_address0 <= "XXXXX";
        end if; 
    end process;


    power_V_2_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_ce0;
        else 
            power_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_V_2_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_d0;
        else 
            power_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_V_2_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_2_we0;
        else 
            power_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_V_3_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_address0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_address0;
        else 
            power_V_3_address0 <= "XXXXX";
        end if; 
    end process;


    power_V_3_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_ce0;
        else 
            power_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_V_3_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_d0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_d0;
        else 
            power_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_V_3_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_we0, ap_CS_fsm_state53, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_109_4_fu_2248_power_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_V_3_we0;
        else 
            power_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_0_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_address0;
        else 
            power_temp_2_V_0_address0 <= "XXXXX";
        end if; 
    end process;


    power_temp_2_V_0_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_ce0;
        else 
            power_temp_2_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_0_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_0_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_ce1;
        else 
            power_temp_2_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_0_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_d0;
        else 
            power_temp_2_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_temp_2_V_0_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_0_we0;
        else 
            power_temp_2_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_1_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_address0;
        else 
            power_temp_2_V_1_address0 <= "XXXXX";
        end if; 
    end process;


    power_temp_2_V_1_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_ce0;
        else 
            power_temp_2_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_1_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_1_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_ce1;
        else 
            power_temp_2_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_1_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_d0;
        else 
            power_temp_2_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_temp_2_V_1_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_1_we0;
        else 
            power_temp_2_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_2_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_address0;
        else 
            power_temp_2_V_2_address0 <= "XXXXX";
        end if; 
    end process;


    power_temp_2_V_2_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_ce0;
        else 
            power_temp_2_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_2_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_2_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_ce1;
        else 
            power_temp_2_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_2_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_d0;
        else 
            power_temp_2_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_temp_2_V_2_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_2_we0;
        else 
            power_temp_2_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_3_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_address0;
        else 
            power_temp_2_V_3_address0 <= "XXXXX";
        end if; 
    end process;


    power_temp_2_V_3_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_ce0;
        else 
            power_temp_2_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_3_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_3_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_ce1;
        else 
            power_temp_2_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_2_V_3_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_d0;
        else 
            power_temp_2_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_temp_2_V_3_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_2_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_2_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_2_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_2_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_2_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_2_V_3_we0;
        else 
            power_temp_2_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_0_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_0_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_address0;
        else 
            power_temp_V_0_address0 <= "XXXXX";
        end if; 
    end process;


    power_temp_V_0_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_0_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_ce0;
        else 
            power_temp_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_0_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_0_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_ce1;
        else 
            power_temp_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_0_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_0_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_d0;
        else 
            power_temp_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_temp_V_0_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_0_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_0_we0;
        else 
            power_temp_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_1_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_1_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_address0;
        else 
            power_temp_V_1_address0 <= "XXXXX";
        end if; 
    end process;


    power_temp_V_1_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_1_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_ce0;
        else 
            power_temp_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_1_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_1_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_ce1;
        else 
            power_temp_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_1_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_1_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_d0;
        else 
            power_temp_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_temp_V_1_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_1_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_1_we0;
        else 
            power_temp_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_2_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_2_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_address0;
        else 
            power_temp_V_2_address0 <= "XXXXX";
        end if; 
    end process;


    power_temp_V_2_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_2_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_ce0;
        else 
            power_temp_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_2_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_2_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_ce1;
        else 
            power_temp_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_2_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_2_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_d0;
        else 
            power_temp_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_temp_V_2_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_2_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_2_we0;
        else 
            power_temp_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_3_address0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_address0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_address0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_3_address0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_address0;
        else 
            power_temp_V_3_address0 <= "XXXXX";
        end if; 
    end process;


    power_temp_V_3_ce0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_ce0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_ce0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_3_ce0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_ce0;
        else 
            power_temp_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_3_ce1_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_ce1, ap_CS_fsm_state53)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_3_ce1 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_ce1;
        else 
            power_temp_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    power_temp_V_3_d0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_d0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_d0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_3_d0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_d0;
        else 
            power_temp_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    power_temp_V_3_we0_assign_proc : process(grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_we0, grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_we0, ap_CS_fsm_state53, ap_CS_fsm_state61, ap_CS_fsm_state64)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            power_temp_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_115_5_fu_2354_power_temp_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            power_temp_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_103_3_fu_2227_power_temp_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            power_temp_V_3_we0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_145_7_fu_1914_power_temp_V_3_we0;
        else 
            power_temp_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln211_fu_4219_p3 <= 
        sext_ln99_1_fu_4204_p1 when (icmp_ln211_fu_4208_p2(0) = '1') else 
        add_ln211_fu_4213_p2;
        sext_ln99_1_fu_4204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add273_fu_4137_p2),33));

    sext_ln99_fu_4179_p0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out;
        sext_ln99_fu_4179_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln99_fu_4179_p0),33));

    shl_ln99_fu_4182_p0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out;
    shl_ln99_fu_4182_p2 <= std_logic_vector(shift_left(unsigned(shl_ln99_fu_4182_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    sub432_fu_4125_p0 <= grp_syn_CP_removal_Pipeline_VITIS_LOOP_28_1_fu_1878_i_9_out;
    sub432_fu_4125_p2 <= std_logic_vector(signed(sub432_fu_4125_p0) + signed(ap_const_lv32_3F));
    sub74_fu_4105_p2 <= std_logic_vector(unsigned(ap_const_lv9_40) - unsigned(div_cast_cast_fu_4101_p1));
    tmp_fu_4161_p4 <= mul2_fu_4155_p2(64 downto 37);
    trunc_ln99_fu_4175_p1 <= grp_fu_4131_p2(5 - 1 downto 0);
    zext_ln13_fu_4230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_fu_98),32));
end behav;
