[INF:CM0023] Creating log file ../../build/regression/ModPortParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<64> s<63> l<1:1> el<1:0>
n<> u<1> t<Interface> p<6> s<3> l<1:1> el<1:10>
n<PerformanceCounterIF> u<2> t<StringConst> p<3> l<1:11> el<1:31>
n<> u<3> t<Interface_identifier> p<6> c<2> s<5> l<1:11> el<1:31>
n<> u<4> t<Port> p<5> l<1:33> el<1:33>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:31> el<1:34>
n<> u<6> t<Interface_nonansi_header> p<18> c<1> s<16> l<1:1> el<1:35>
n<CSR> u<7> t<StringConst> p<13> s<12> l<2:13> el<2:16>
n<> u<8> t<PortDir_Inp> p<11> s<10> l<3:5> el<3:10>
n<perfCounter> u<9> t<StringConst> p<10> l<4:9> el<4:20>
n<> u<10> t<Modport_simple_port> p<11> c<9> l<4:9> el<4:20>
n<> u<11> t<Modport_simple_ports_declaration> p<12> c<8> l<3:5> el<4:20>
n<> u<12> t<Modport_ports_declaration> p<13> c<11> l<3:5> el<4:20>
n<> u<13> t<Modport_item> p<14> c<7> l<2:13> el<5:6>
n<> u<14> t<Interface_or_generate_item> p<15> c<13> l<2:5> el<5:7>
n<> u<15> t<Non_port_interface_item> p<16> c<14> l<2:5> el<5:7>
n<> u<16> t<Interface_item> p<18> c<15> s<17> l<2:5> el<5:7>
n<> u<17> t<Endinterface> p<18> l<6:1> el<6:13>
n<> u<18> t<Interface_declaration> p<19> c<6> l<1:1> el<6:13>
n<> u<19> t<Description> p<63> c<18> s<31> l<1:1> el<6:13>
n<> u<20> t<Module_keyword> p<29> s<21> l<8:1> el<8:7>
n<CSR_Unit> u<21> t<StringConst> p<29> s<28> l<8:8> el<8:16>
n<PerformanceCounterIF> u<22> t<StringConst> p<24> s<23> l<9:5> el<9:25>
n<CSR> u<23> t<StringConst> p<24> l<9:26> el<9:29>
n<> u<24> t<Interface_identifier> p<25> c<22> l<9:5> el<9:29>
n<> u<25> t<Interface_port_header> p<27> c<24> s<26> l<9:5> el<9:29>
n<perfCounter> u<26> t<StringConst> p<27> l<9:30> el<9:41>
n<> u<27> t<Ansi_port_declaration> p<28> c<25> l<9:5> el<9:41>
n<> u<28> t<List_of_port_declarations> p<29> c<27> l<8:16> el<10:2>
n<> u<29> t<Module_ansi_header> p<30> c<20> l<8:1> el<10:3>
n<> u<30> t<Module_declaration> p<31> c<29> l<8:1> el<11:10>
n<> u<31> t<Description> p<63> c<30> s<62> l<8:1> el<11:10>
n<> u<32> t<Module_keyword> p<36> s<33> l<13:1> el<13:7>
n<Core> u<33> t<StringConst> p<36> s<35> l<13:8> el<13:12>
n<> u<34> t<Port> p<35> l<13:13> el<13:13>
n<> u<35> t<List_of_ports> p<36> c<34> l<13:12> el<13:14>
n<> u<36> t<Module_nonansi_header> p<61> c<32> s<46> l<13:1> el<13:15>
n<PerformanceCounterIF> u<37> t<StringConst> p<43> s<42> l<14:2> el<14:22>
n<perfCounterIF> u<38> t<StringConst> p<39> l<14:23> el<14:36>
n<> u<39> t<Name_of_instance> p<42> c<38> s<41> l<14:23> el<14:36>
n<> u<40> t<Ordered_port_connection> p<41> l<14:38> el<14:38>
n<> u<41> t<List_of_port_connections> p<42> c<40> l<14:38> el<14:38>
n<> u<42> t<Hierarchical_instance> p<43> c<39> l<14:23> el<14:39>
n<> u<43> t<Module_instantiation> p<44> c<37> l<14:2> el<14:40>
n<> u<44> t<Module_or_generate_item> p<45> c<43> l<14:2> el<14:40>
n<> u<45> t<Non_port_module_item> p<46> c<44> l<14:2> el<14:40>
n<> u<46> t<Module_item> p<61> c<45> s<60> l<14:2> el<14:40>
n<CSR_Unit> u<47> t<StringConst> p<57> s<56> l<16:2> el<16:10>
n<csrUnit> u<48> t<StringConst> p<49> l<16:11> el<16:18>
n<> u<49> t<Name_of_instance> p<56> c<48> s<55> l<16:11> el<16:18>
n<perfCounterIF> u<50> t<StringConst> p<51> l<16:19> el<16:32>
n<> u<51> t<Primary_literal> p<52> c<50> l<16:19> el<16:32>
n<> u<52> t<Primary> p<53> c<51> l<16:19> el<16:32>
n<> u<53> t<Expression> p<54> c<52> l<16:19> el<16:32>
n<> u<54> t<Ordered_port_connection> p<55> c<53> l<16:19> el<16:32>
n<> u<55> t<List_of_port_connections> p<56> c<54> l<16:19> el<16:32>
n<> u<56> t<Hierarchical_instance> p<57> c<49> l<16:11> el<16:33>
n<> u<57> t<Module_instantiation> p<58> c<47> l<16:2> el<16:34>
n<> u<58> t<Module_or_generate_item> p<59> c<57> l<16:2> el<16:34>
n<> u<59> t<Non_port_module_item> p<60> c<58> l<16:2> el<16:34>
n<> u<60> t<Module_item> p<61> c<59> l<16:2> el<16:34>
n<> u<61> t<Module_declaration> p<62> c<36> l<13:1> el<17:10>
n<> u<62> t<Description> p<63> c<61> l<13:1> el<17:10>
n<> u<63> t<Source_text> p<64> c<19> l<1:1> el<17:10>
n<> u<64> t<Top_level_rule> l<1:1> el<18:1>
[WRN:PA0205] dut.sv:1: No timescale set for "PerformanceCounterIF".

[WRN:PA0205] dut.sv:8: No timescale set for "CSR_Unit".

[WRN:PA0205] dut.sv:13: No timescale set for "Core".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:8: Compile module "work@CSR_Unit".

[INF:CP0303] dut.sv:13: Compile module "work@Core".

[INF:CP0304] dut.sv:1: Compile interface "work@PerformanceCounterIF".

[ERR:CP0311] dut.sv:4: Undefined net used in modport: "perfCounter".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:13: Top level module "work@Core".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ModPortParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ModPortParam/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ModPortParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@Core)
|vpiElaborated:1
|vpiName:work@Core
|uhdmallInterfaces:
\_interface: work@PerformanceCounterIF (work@PerformanceCounterIF) dut.sv:1:1: , endln:6:13, parent:work@Core
  |vpiFullName:work@PerformanceCounterIF
  |vpiDefName:work@PerformanceCounterIF
  |vpiModport:
  \_modport: (CSR), line:2:13, endln:2:16, parent:work@PerformanceCounterIF
    |vpiName:CSR
    |vpiIODecl:
    \_io_decl: (perfCounter), line:4:9, endln:4:20
      |vpiDirection:1
      |vpiName:perfCounter
|uhdmallModules:
\_module: work@CSR_Unit (work@CSR_Unit) dut.sv:8:1: , endln:11:10, parent:work@Core
  |vpiFullName:work@CSR_Unit
  |vpiDefName:work@CSR_Unit
  |vpiNet:
  \_logic_net: (work@CSR_Unit.perfCounter), line:9:30, endln:9:41, parent:work@CSR_Unit
    |vpiName:perfCounter
    |vpiFullName:work@CSR_Unit.perfCounter
  |vpiPort:
  \_port: (perfCounter), line:9:30, endln:9:41, parent:work@CSR_Unit
    |vpiName:perfCounter
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_modport: (CSR), line:2:13, endln:2:16, parent:work@PerformanceCounterIF
|uhdmallModules:
\_module: work@Core (work@Core) dut.sv:13:1: , endln:17:10, parent:work@Core
  |vpiFullName:work@Core
  |vpiDefName:work@Core
|uhdmtopModules:
\_module: work@Core (work@Core) dut.sv:13:1: , endln:17:10
  |vpiName:work@Core
  |vpiDefName:work@Core
  |vpiTop:1
  |vpiTopModule:1
  |vpiInterface:
  \_interface: work@PerformanceCounterIF (work@Core.perfCounterIF) dut.sv:14:2: , endln:14:40, parent:work@Core
    |vpiName:perfCounterIF
    |vpiFullName:work@Core.perfCounterIF
    |vpiDefName:work@PerformanceCounterIF
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@Core (work@Core) dut.sv:13:1: , endln:17:10
    |vpiModport:
    \_modport: (CSR), line:2:13, endln:2:16, parent:work@Core.perfCounterIF
      |vpiName:CSR
      |vpiIODecl:
      \_io_decl: (perfCounter), line:4:9, endln:4:20, parent:CSR
        |vpiDirection:1
        |vpiName:perfCounter
      |vpiInterface:
      \_interface: work@PerformanceCounterIF (work@Core.perfCounterIF) dut.sv:14:2: , endln:14:40, parent:work@Core
  |vpiModule:
  \_module: work@CSR_Unit (work@Core.csrUnit) dut.sv:16:2: , endln:16:34, parent:work@Core
    |vpiName:csrUnit
    |vpiFullName:work@Core.csrUnit
    |vpiDefName:work@CSR_Unit
    |vpiDefFile:dut.sv
    |vpiDefLineNo:8
    |vpiInstance:
    \_module: work@Core (work@Core) dut.sv:13:1: , endln:17:10
    |vpiPort:
    \_port: (perfCounter), line:9:30, endln:9:41, parent:work@Core.csrUnit
      |vpiName:perfCounter
      |vpiDirection:3
      |vpiHighConn:
      \_ref_obj: (work@Core.perfCounterIF), line:16:19, endln:16:32, parent:perfCounter
        |vpiName:perfCounterIF
        |vpiFullName:work@Core.perfCounterIF
        |vpiActual:
        \_interface: work@PerformanceCounterIF (work@Core.perfCounterIF) dut.sv:14:2: , endln:14:40, parent:work@Core
      |vpiLowConn:
      \_ref_obj: (work@Core.csrUnit.perfCounter), line:16:19, endln:16:32, parent:perfCounter
        |vpiFullName:work@Core.csrUnit.perfCounter
        |vpiActual:
        \_modport: (CSR), line:2:13, endln:2:16, parent:perfCounter
          |vpiName:CSR
          |vpiIODecl:
          \_io_decl: (perfCounter), line:4:9, endln:4:20
            |vpiDirection:1
            |vpiName:perfCounter
            |vpiExpr:
            \_ref_obj: (work@Core.csrUnit.perfCounter), line:4:9, endln:4:20
              |vpiName:perfCounter
              |vpiFullName:work@Core.csrUnit.perfCounter
          |vpiInterface:
          \_interface: work@PerformanceCounterIF (perfCounter) dut.sv:16: 
      |vpiInstance:
      \_module: work@CSR_Unit (work@Core.csrUnit) dut.sv:16:2: , endln:16:34, parent:work@Core
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ModPortParam/dut.sv | ${SURELOG_DIR}/build/regression/ModPortParam/roundtrip/dut_000.sv | 8 | 17 | 

