{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631640221420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631640221420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 20:23:41 2021 " "Processing started: Tue Sep 14 20:23:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631640221420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1631640221420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off linked_list -c wrapper --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off linked_list -c wrapper --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1631640221420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1631640222127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1631640222127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/design.sv 8 8 " "Found 8 design units, including 8 entities, in source file v/design.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_req_gen " "Found entity 1: start_req_gen" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236130 ""} { "Info" "ISGN_ENTITY_NAME" "2 init " "Found entity 2: init" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236130 ""} { "Info" "ISGN_ENTITY_NAME" "3 accum " "Found entity 3: accum" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236130 ""} { "Info" "ISGN_ENTITY_NAME" "4 memory " "Found entity 4: memory" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236130 ""} { "Info" "ISGN_ENTITY_NAME" "5 pr_en " "Found entity 5: pr_en" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236130 ""} { "Info" "ISGN_ENTITY_NAME" "6 filter " "Found entity 6: filter" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236130 ""} { "Info" "ISGN_ENTITY_NAME" "7 ptr_seq_gen " "Found entity 7: ptr_seq_gen" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236130 ""} { "Info" "ISGN_ENTITY_NAME" "8 req_gen " "Found entity 8: req_gen" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631640236130 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "wrapper.v(49) " "Verilog HDL Module Instantiation warning at wrapper.v(49): ignored dangling comma in List of Port Connections" {  } { { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1631640236194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631640236194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/strobe_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/strobe_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 strobe_generator " "Found entity 1: strobe_generator" {  } { { "../common/strobe_generator.v" "" { Text "E:/projects/circuits/demo/common/strobe_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631640236195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "../common/SEG7_LUT.v" "" { Text "E:/projects/circuits/demo/common/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631640236222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../common/clk_divider.v" "" { Text "E:/projects/circuits/demo/common/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631640236223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631640236223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1631640236638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:i_clk_divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:i_clk_divider\"" {  } { { "../common/wrapper.v" "i_clk_divider" { Text "E:/projects/circuits/demo/common/wrapper.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631640236804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "req_gen req_gen:i_req_gen " "Elaborating entity \"req_gen\" for hierarchy \"req_gen:i_req_gen\"" {  } { { "../common/wrapper.v" "i_req_gen" { Text "E:/projects/circuits/demo/common/wrapper.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631640236844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init req_gen:i_req_gen\|init:i_init " "Elaborating entity \"init\" for hierarchy \"req_gen:i_req_gen\|init:i_init\"" {  } { { "V/design.sv" "i_init" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631640236863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 design.sv(83) " "Verilog HDL assignment warning at design.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631640236876 "|wrapper|req_gen:i_req_gen|init:i_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_req_gen req_gen:i_req_gen\|start_req_gen:i_start_req_gen " "Elaborating entity \"start_req_gen\" for hierarchy \"req_gen:i_req_gen\|start_req_gen:i_start_req_gen\"" {  } { { "V/design.sv" "i_start_req_gen" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631640236877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptr_seq_gen req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen " "Elaborating entity \"ptr_seq_gen\" for hierarchy \"req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen\"" {  } { { "V/design.sv" "i_ptr_seq_gen" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631640236893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 design.sv(210) " "Verilog HDL assignment warning at design.sv(210): truncated value with size 32 to match size of target (2)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\]\[0\] design.sv(250) " "Inferred latch for \"buffer\[0\]\[0\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\]\[1\] design.sv(250) " "Inferred latch for \"buffer\[0\]\[1\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\]\[2\] design.sv(250) " "Inferred latch for \"buffer\[0\]\[2\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\]\[3\] design.sv(250) " "Inferred latch for \"buffer\[0\]\[3\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\]\[0\] design.sv(250) " "Inferred latch for \"buffer\[1\]\[0\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\]\[1\] design.sv(250) " "Inferred latch for \"buffer\[1\]\[1\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\]\[2\] design.sv(250) " "Inferred latch for \"buffer\[1\]\[2\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\]\[3\] design.sv(250) " "Inferred latch for \"buffer\[1\]\[3\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\]\[0\] design.sv(250) " "Inferred latch for \"buffer\[2\]\[0\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\]\[1\] design.sv(250) " "Inferred latch for \"buffer\[2\]\[1\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\]\[2\] design.sv(250) " "Inferred latch for \"buffer\[2\]\[2\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\]\[3\] design.sv(250) " "Inferred latch for \"buffer\[2\]\[3\]\" at design.sv(250)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1631640236935 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen\|accum:i_accum " "Elaborating entity \"accum\" for hierarchy \"req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen\|accum:i_accum\"" {  } { { "V/design.sv" "i_accum" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631640236935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 design.sv(101) " "Verilog HDL assignment warning at design.sv(101): truncated value with size 32 to match size of target (2)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631640236937 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen|accum:i_accum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen\|accum:i_accum\|filter:i_filter " "Elaborating entity \"filter\" for hierarchy \"req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen\|accum:i_accum\|filter:i_filter\"" {  } { { "V/design.sv" "i_filter" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631640236937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 design.sv(186) " "Verilog HDL assignment warning at design.sv(186): truncated value with size 32 to match size of target (4)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631640236949 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen|accum:i_accum|filter:i_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_en req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen\|accum:i_accum\|filter:i_filter\|pr_en:i_pr_en " "Elaborating entity \"pr_en\" for hierarchy \"req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen\|accum:i_accum\|filter:i_filter\|pr_en:i_pr_en\"" {  } { { "V/design.sv" "i_pr_en" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631640236949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 design.sv(165) " "Verilog HDL assignment warning at design.sv(165): truncated value with size 32 to match size of target (3)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631640236959 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen|accum:i_accum|filter:i_filter|pr_en:i_pr_en"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 design.sv(168) " "Verilog HDL assignment warning at design.sv(168): truncated value with size 32 to match size of target (3)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1631640236959 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen|accum:i_accum|filter:i_filter|pr_en:i_pr_en"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen\|memory:i_memory " "Elaborating entity \"memory\" for hierarchy \"req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen\|memory:i_memory\"" {  } { { "V/design.sv" "i_memory" { Text "E:/projects/circuits/demo/demo_step5/V/design.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631640236960 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rdarray " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rdarray\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1631640236963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:u0\"" {  } { { "../common/wrapper.v" "u0" { Text "E:/projects/circuits/demo/common/wrapper.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631640236965 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1631640237367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631640237512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 20:23:57 2021 " "Processing ended: Tue Sep 14 20:23:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631640237512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631640237512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631640237512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1631640237512 ""}
