Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 08deeb49691b48cea773850ad0abb475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot fifo_tb_func_impl xil_defaultlib.fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port clk_out on this module [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/fifo_tb.v:55]
ERROR: [VRFC 10-426] cannot find port pixel_data_out on this module [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/fifo_tb.v:53]
ERROR: [VRFC 10-426] cannot find port sccb_done on this module [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/fifo_tb.v:52]
ERROR: [VRFC 10-2063] Module <LUT6> not found while processing module instance <byte_num_i_1> [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.sim/sim_1/impl/func/xsim/fifo_tb_func_impl.v:38073]
ERROR: [VRFC 10-2063] Module <FDRE> not found while processing module instance <byte_num_reg> [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.sim/sim_1/impl/func/xsim/fifo_tb_func_impl.v:38083]
ERROR: [VRFC 10-2063] Module <LUT3> not found while processing module instance <pixel_data_out[15]_i_1> [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.sim/sim_1/impl/func/xsim/fifo_tb_func_impl.v:38091]
ERROR: [VRFC 10-2063] Module <LUT4> not found while processing module instance <state[0]_i_1> [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.sim/sim_1/impl/func/xsim/fifo_tb_func_impl.v:38246]
ERROR: [VRFC 10-2063] Module <LUT2> not found while processing module instance <write_en_INST_0> [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.sim/sim_1/impl/func/xsim/fifo_tb_func_impl.v:38278]
ERROR: [VRFC 10-2063] Module <LUT5> not found while processing module instance <write_enr_i_1> [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.sim/sim_1/impl/func/xsim/fifo_tb_func_impl.v:38293]
ERROR: [VRFC 10-2063] Module <async_fifo> not found while processing module instance <bram1> [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/fifo_tb.v:58]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
