top: a25_fetch_random

include_all_verilog_files: yes