// Seed: 2670398194
module module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    input  wire  id_2
    , id_21,
    input  tri0  id_3
    , id_22,
    input  uwire id_4,
    output tri0  id_5
    , id_23,
    output uwire id_6,
    input  wire  id_7
    , id_24,
    output tri0  id_8,
    input  uwire id_9,
    input  uwire id_10,
    output tri0  id_11,
    input  tri   id_12,
    output wire  id_13,
    output wor   id_14,
    input  tri0  id_15,
    input  wor   id_16,
    input  uwire id_17,
    output tri1  id_18,
    input  wor   id_19
);
  assign id_23 = 1'd0 - id_3;
  assign id_18 = 1;
  id_25(
      .id_0(), .id_1(id_2 == 1 | 1'h0)
  );
  supply0 id_26 = id_15;
  wire id_27;
  wire id_28;
  wand id_29;
  assign id_18 = id_4;
  tri0 id_30 = 1;
  assign id_29 = 1'd0;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output wire id_2,
    input  tri0 id_3
);
  assign id_1 = id_3;
  wand id_5 = id_3;
  module_0(
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_1,
      id_0,
      id_5,
      id_1,
      id_5,
      id_5,
      id_1,
      id_3,
      id_0,
      id_0,
      id_5,
      id_3,
      id_3,
      id_0,
      id_5
  );
endmodule
