
*** Running vivado
    with args -log MNIST_Solver.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MNIST_Solver.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MNIST_Solver.tcl -notrace
Command: synth_design -top MNIST_Solver -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8663 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1433.867 ; gain = 81.855 ; free physical = 10504 ; free virtual = 23063
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MNIST_Solver' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_Channel' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_1_Channel.sv:3]
	Parameter weights bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter bias bound to: 18'sb000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'Conv_Kernel_3by3' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
	Parameter weights bound to: 162'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter bias bound to: 18'sb000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'FP_Round' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv:7]
	Parameter NUM_M bound to: 7 - type: integer 
	Parameter NUM_F bound to: 10 - type: integer 
	Parameter NUM_P bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FP_Round' (1#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv:7]
WARNING: [Synth 8-350] instance 'rounding' of module 'FP_Round' requires 5 connections, but only 2 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:39]
INFO: [Synth 8-6157] synthesizing module 'Mult_Add_Pipelined_NC' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-8627-andrew-debian/realtime/Mult_Add_Pipelined_NC_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mult_Add_Pipelined_NC' (2#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-8627-andrew-debian/realtime/Mult_Add_Pipelined_NC_stub.v:6]
WARNING: [Synth 8-689] width (58) of port connection 'C' does not match port width (48) of module 'Mult_Add_Pipelined_NC' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:51]
WARNING: [Synth 8-350] instance 'M0_0' of module 'Mult_Add_Pipelined_NC' requires 9 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:45]
INFO: [Synth 8-6157] synthesizing module 'Mult_Add_Pipelined_COL' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-8627-andrew-debian/realtime/Mult_Add_Pipelined_COL_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mult_Add_Pipelined_COL' (3#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-8627-andrew-debian/realtime/Mult_Add_Pipelined_COL_stub.v:6]
WARNING: [Synth 8-350] instance 'M0_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:56]
WARNING: [Synth 8-350] instance 'M0_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:67]
WARNING: [Synth 8-350] instance 'M1_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:78]
WARNING: [Synth 8-350] instance 'M1_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:89]
WARNING: [Synth 8-350] instance 'M1_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:100]
WARNING: [Synth 8-350] instance 'M2_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:111]
WARNING: [Synth 8-350] instance 'M2_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:122]
WARNING: [Synth 8-350] instance 'M2_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Kernel_3by3' (4#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ReLU' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv:8]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReLU' (5#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv:8]
WARNING: [Synth 8-5856] 3D RAM kernel_in_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_Channel' (6#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_1_Channel.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_Frame_Buffer' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_BRAM' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-8627-andrew-debian/realtime/Conv_1_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_BRAM' (7#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-8627-andrew-debian/realtime/Conv_1_BRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_Frame_Buffer' (8#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv1_Frame_Buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'MNIST_Solver' (9#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/MNIST_Solver.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.617 ; gain = 127.605 ; free physical = 10514 ; free virtual = 23073
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.617 ; gain = 127.605 ; free physical = 10514 ; free virtual = 23072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.617 ; gain = 127.605 ; free physical = 10514 ; free virtual = 23072
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'channel1/kernel/M0_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'channel1/kernel/M0_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M0_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M0_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M0_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M0_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M1_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M1_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M1_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M1_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M1_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M1_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M2_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M2_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M2_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M2_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M2_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'channel1/kernel/M2_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'in_buf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'in_buf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'out_buf/ram'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM/Conv_1_BRAM_in_context.xdc] for cell 'out_buf/ram'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.461 ; gain = 0.000 ; free physical = 10219 ; free virtual = 22778
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.461 ; gain = 0.000 ; free physical = 10219 ; free virtual = 22778
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1812.461 ; gain = 0.000 ; free physical = 10219 ; free virtual = 22778
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'channel1/kernel/M0_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'channel1/kernel/M0_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'channel1/kernel/M0_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'channel1/kernel/M1_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'channel1/kernel/M1_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'channel1/kernel/M1_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'channel1/kernel/M2_0' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'channel1/kernel/M2_1' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'channel1/kernel/M2_2' at clock pin 'CLK' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'in_buf/ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'out_buf/ram' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10320 ; free virtual = 22878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10319 ; free virtual = 22878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for channel1/kernel/M0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for channel1/kernel/M0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for channel1/kernel/M0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for channel1/kernel/M1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for channel1/kernel/M1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for channel1/kernel/M1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for channel1/kernel/M2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for channel1/kernel/M2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for channel1/kernel/M2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for in_buf/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for out_buf/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10322 ; free virtual = 22880
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "kernel_in_reg[2][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kernel_in_reg[2][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kernel_in_reg[2][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cell_row_offset" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10313 ; free virtual = 22872
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 9     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FP_Round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module ReLU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module Conv_1_Channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 9     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "channel1/cell_row_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "channel1/row" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10299 ; free virtual = 22860
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10174 ; free virtual = 22738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10167 ; free virtual = 22731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10166 ; free virtual = 22730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_1  has unconnected pin C[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M0_2  has unconnected pin C[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M1_0  has unconnected pin C[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M1_0  has unconnected pin C[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M1_0  has unconnected pin C[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \channel1/kernel/M1_0  has unconnected pin C[44]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10166 ; free virtual = 22730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10166 ; free virtual = 22730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10166 ; free virtual = 22730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10166 ; free virtual = 22730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10166 ; free virtual = 22730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10166 ; free virtual = 22730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |Mult_Add_Pipelined_NC  |         1|
|2     |Mult_Add_Pipelined_COL |         8|
|3     |Conv_1_BRAM            |         2|
+------+-----------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |Conv_1_BRAM                |     1|
|2     |Conv_1_BRAM__2             |     1|
|3     |Mult_Add_Pipelined_COL     |     1|
|4     |Mult_Add_Pipelined_COL__10 |     1|
|5     |Mult_Add_Pipelined_COL__11 |     1|
|6     |Mult_Add_Pipelined_COL__12 |     1|
|7     |Mult_Add_Pipelined_COL__13 |     1|
|8     |Mult_Add_Pipelined_COL__14 |     1|
|9     |Mult_Add_Pipelined_COL__8  |     1|
|10    |Mult_Add_Pipelined_COL__9  |     1|
|11    |Mult_Add_Pipelined_NC      |     1|
|12    |BUFG                       |     1|
|13    |CARRY4                     |    10|
|14    |LUT1                       |     4|
|15    |LUT2                       |    36|
|16    |LUT3                       |    25|
|17    |LUT4                       |    17|
|18    |LUT5                       |    21|
|19    |LUT6                       |    39|
|20    |FDRE                       |   207|
|21    |FDSE                       |     3|
|22    |IBUF                       |    42|
|23    |OBUF                       |    19|
+------+---------------------------+------+

Report Instance Areas: 
+------+-----------+-------------------------------+------+
|      |Instance   |Module                         |Cells |
+------+-----------+-------------------------------+------+
|1     |top        |                               |  1324|
|2     |  channel1 |Conv_1_Channel                 |  1226|
|3     |    kernel |Conv_Kernel_3by3               |   899|
|4     |  in_buf   |Conv_1_Frame_Buffer__xdcDup__1 |    18|
|5     |  out_buf  |Conv_1_Frame_Buffer            |    18|
+------+-----------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1812.461 ; gain = 460.449 ; free physical = 10166 ; free virtual = 22730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 384 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1812.461 ; gain = 127.605 ; free physical = 10219 ; free virtual = 22783
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1812.469 ; gain = 460.449 ; free physical = 10219 ; free virtual = 22783
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.469 ; gain = 0.000 ; free physical = 10165 ; free virtual = 22726
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 23 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1812.469 ; gain = 460.602 ; free physical = 10222 ; free virtual = 22783
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.469 ; gain = 0.000 ; free physical = 10222 ; free virtual = 22783
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/MNIST_Solver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MNIST_Solver_utilization_synth.rpt -pb MNIST_Solver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 14 21:09:58 2021...
