ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_Base_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_TIM_Base_MspInit:
  27              	.LVL0:
  28              	.LFB238:
  29              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim12;
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 2


  30:Core/Src/tim.c **** 
  31:Core/Src/tim.c **** /* TIM2 init function */
  32:Core/Src/tim.c **** void MX_TIM2_Init(void)
  33:Core/Src/tim.c **** {
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  46:Core/Src/tim.c ****   htim2.Instance = TIM2;
  47:Core/Src/tim.c ****   htim2.Init.Prescaler = 168-1;
  48:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
  50:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  68:Core/Src/tim.c ****   {
  69:Core/Src/tim.c ****     Error_Handler();
  70:Core/Src/tim.c ****   }
  71:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  74:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  75:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  76:Core/Src/tim.c ****   {
  77:Core/Src/tim.c ****     Error_Handler();
  78:Core/Src/tim.c ****   }
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  86:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 3


  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c **** }
  89:Core/Src/tim.c **** /* TIM4 init function */
  90:Core/Src/tim.c **** void MX_TIM4_Init(void)
  91:Core/Src/tim.c **** {
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  98:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  99:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 104:Core/Src/tim.c ****   htim4.Instance = TIM4;
 105:Core/Src/tim.c ****   htim4.Init.Prescaler = 168-1;
 106:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 107:Core/Src/tim.c ****   htim4.Init.Period = 1000-1;
 108:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 109:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 110:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 111:Core/Src/tim.c ****   {
 112:Core/Src/tim.c ****     Error_Handler();
 113:Core/Src/tim.c ****   }
 114:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 115:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****     Error_Handler();
 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 120:Core/Src/tim.c ****   {
 121:Core/Src/tim.c ****     Error_Handler();
 122:Core/Src/tim.c ****   }
 123:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 124:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 125:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 130:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 131:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 132:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 133:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 134:Core/Src/tim.c ****   {
 135:Core/Src/tim.c ****     Error_Handler();
 136:Core/Src/tim.c ****   }
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 140:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c **** }
 143:Core/Src/tim.c **** /* TIM12 init function */
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 4


 144:Core/Src/tim.c **** void MX_TIM12_Init(void)
 145:Core/Src/tim.c **** {
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 0 */
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 0 */
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 152:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 1 */
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 1 */
 157:Core/Src/tim.c ****   htim12.Instance = TIM12;
 158:Core/Src/tim.c ****   htim12.Init.Prescaler = 168-1;
 159:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 160:Core/Src/tim.c ****   htim12.Init.Period = 1000-1;
 161:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 162:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 163:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 164:Core/Src/tim.c ****   {
 165:Core/Src/tim.c ****     Error_Handler();
 166:Core/Src/tim.c ****   }
 167:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 168:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 169:Core/Src/tim.c ****   {
 170:Core/Src/tim.c ****     Error_Handler();
 171:Core/Src/tim.c ****   }
 172:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 173:Core/Src/tim.c ****   {
 174:Core/Src/tim.c ****     Error_Handler();
 175:Core/Src/tim.c ****   }
 176:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 177:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 178:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 179:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 180:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 181:Core/Src/tim.c ****   {
 182:Core/Src/tim.c ****     Error_Handler();
 183:Core/Src/tim.c ****   }
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_Init 2 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM12_Init 2 */
 187:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim12);
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c **** }
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 192:Core/Src/tim.c **** {
  30              		.loc 1 192 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 192 1 is_stmt 0 view .LVU1
  36 0000 84B0     		sub	sp, sp, #16
  37              	.LCFI0:
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 5


  38              		.cfi_def_cfa_offset 16
 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
  39              		.loc 1 194 3 is_stmt 1 view .LVU2
  40              		.loc 1 194 20 is_stmt 0 view .LVU3
  41 0002 0368     		ldr	r3, [r0]
  42              		.loc 1 194 5 view .LVU4
  43 0004 B3F1804F 		cmp	r3, #1073741824
  44 0008 07D0     		beq	.L6
 195:Core/Src/tim.c ****   {
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 199:Core/Src/tim.c ****     /* TIM2 clock enable */
 200:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 201:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 204:Core/Src/tim.c ****   }
 205:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
  45              		.loc 1 205 8 is_stmt 1 view .LVU5
  46              		.loc 1 205 10 is_stmt 0 view .LVU6
  47 000a 174A     		ldr	r2, .L9
  48 000c 9342     		cmp	r3, r2
  49 000e 11D0     		beq	.L7
 206:Core/Src/tim.c ****   {
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 210:Core/Src/tim.c ****     /* TIM4 clock enable */
 211:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 212:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 215:Core/Src/tim.c ****   }
 216:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM12)
  50              		.loc 1 216 8 is_stmt 1 view .LVU7
  51              		.loc 1 216 10 is_stmt 0 view .LVU8
  52 0010 164A     		ldr	r2, .L9+4
  53 0012 9342     		cmp	r3, r2
  54 0014 1BD0     		beq	.L8
  55              	.L1:
 217:Core/Src/tim.c ****   {
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 0 */
 221:Core/Src/tim.c ****     /* TIM12 clock enable */
 222:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM12_MspInit 1 */
 226:Core/Src/tim.c ****   }
 227:Core/Src/tim.c **** }
  56              		.loc 1 227 1 view .LVU9
  57 0016 04B0     		add	sp, sp, #16
  58              	.LCFI1:
  59              		.cfi_remember_state
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 6


  60              		.cfi_def_cfa_offset 0
  61              		@ sp needed
  62 0018 7047     		bx	lr
  63              	.L6:
  64              	.LCFI2:
  65              		.cfi_restore_state
 200:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  66              		.loc 1 200 5 is_stmt 1 view .LVU10
  67              	.LBB2:
 200:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  68              		.loc 1 200 5 view .LVU11
  69 001a 0023     		movs	r3, #0
  70 001c 0193     		str	r3, [sp, #4]
 200:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  71              		.loc 1 200 5 view .LVU12
  72 001e 144B     		ldr	r3, .L9+8
  73 0020 1A6C     		ldr	r2, [r3, #64]
  74 0022 42F00102 		orr	r2, r2, #1
  75 0026 1A64     		str	r2, [r3, #64]
 200:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  76              		.loc 1 200 5 view .LVU13
  77 0028 1B6C     		ldr	r3, [r3, #64]
  78 002a 03F00103 		and	r3, r3, #1
  79 002e 0193     		str	r3, [sp, #4]
 200:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  80              		.loc 1 200 5 view .LVU14
  81 0030 019B     		ldr	r3, [sp, #4]
  82              	.LBE2:
 200:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  83              		.loc 1 200 5 view .LVU15
  84 0032 F0E7     		b	.L1
  85              	.L7:
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  86              		.loc 1 211 5 view .LVU16
  87              	.LBB3:
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  88              		.loc 1 211 5 view .LVU17
  89 0034 0023     		movs	r3, #0
  90 0036 0293     		str	r3, [sp, #8]
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  91              		.loc 1 211 5 view .LVU18
  92 0038 0D4B     		ldr	r3, .L9+8
  93 003a 1A6C     		ldr	r2, [r3, #64]
  94 003c 42F00402 		orr	r2, r2, #4
  95 0040 1A64     		str	r2, [r3, #64]
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  96              		.loc 1 211 5 view .LVU19
  97 0042 1B6C     		ldr	r3, [r3, #64]
  98 0044 03F00403 		and	r3, r3, #4
  99 0048 0293     		str	r3, [sp, #8]
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 100              		.loc 1 211 5 view .LVU20
 101 004a 029B     		ldr	r3, [sp, #8]
 102              	.LBE3:
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 103              		.loc 1 211 5 view .LVU21
 104 004c E3E7     		b	.L1
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 7


 105              	.L8:
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 106              		.loc 1 222 5 view .LVU22
 107              	.LBB4:
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 108              		.loc 1 222 5 view .LVU23
 109 004e 0023     		movs	r3, #0
 110 0050 0393     		str	r3, [sp, #12]
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 111              		.loc 1 222 5 view .LVU24
 112 0052 074B     		ldr	r3, .L9+8
 113 0054 1A6C     		ldr	r2, [r3, #64]
 114 0056 42F04002 		orr	r2, r2, #64
 115 005a 1A64     		str	r2, [r3, #64]
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 116              		.loc 1 222 5 view .LVU25
 117 005c 1B6C     		ldr	r3, [r3, #64]
 118 005e 03F04003 		and	r3, r3, #64
 119 0062 0393     		str	r3, [sp, #12]
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 120              		.loc 1 222 5 view .LVU26
 121 0064 039B     		ldr	r3, [sp, #12]
 122              	.LBE4:
 222:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 123              		.loc 1 222 5 view .LVU27
 124              		.loc 1 227 1 is_stmt 0 view .LVU28
 125 0066 D6E7     		b	.L1
 126              	.L10:
 127              		.align	2
 128              	.L9:
 129 0068 00080040 		.word	1073743872
 130 006c 00180040 		.word	1073747968
 131 0070 00380240 		.word	1073887232
 132              		.cfi_endproc
 133              	.LFE238:
 135              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 136              		.align	1
 137              		.global	HAL_TIM_MspPostInit
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 141              		.fpu fpv4-sp-d16
 143              	HAL_TIM_MspPostInit:
 144              	.LVL1:
 145              	.LFB239:
 228:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 229:Core/Src/tim.c **** {
 146              		.loc 1 229 1 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 32
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		.loc 1 229 1 is_stmt 0 view .LVU30
 151 0000 00B5     		push	{lr}
 152              	.LCFI3:
 153              		.cfi_def_cfa_offset 4
 154              		.cfi_offset 14, -4
 155 0002 89B0     		sub	sp, sp, #36
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 8


 156              	.LCFI4:
 157              		.cfi_def_cfa_offset 40
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 158              		.loc 1 231 3 is_stmt 1 view .LVU31
 159              		.loc 1 231 20 is_stmt 0 view .LVU32
 160 0004 0023     		movs	r3, #0
 161 0006 0393     		str	r3, [sp, #12]
 162 0008 0493     		str	r3, [sp, #16]
 163 000a 0593     		str	r3, [sp, #20]
 164 000c 0693     		str	r3, [sp, #24]
 165 000e 0793     		str	r3, [sp, #28]
 232:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 166              		.loc 1 232 3 is_stmt 1 view .LVU33
 167              		.loc 1 232 15 is_stmt 0 view .LVU34
 168 0010 0368     		ldr	r3, [r0]
 169              		.loc 1 232 5 view .LVU35
 170 0012 B3F1804F 		cmp	r3, #1073741824
 171 0016 08D0     		beq	.L16
 233:Core/Src/tim.c ****   {
 234:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 235:Core/Src/tim.c **** 
 236:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 237:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 238:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 239:Core/Src/tim.c ****     PA2     ------> TIM2_CH3
 240:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 241:Core/Src/tim.c ****     */
 242:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 243:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 245:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 246:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 247:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 248:Core/Src/tim.c **** 
 249:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 252:Core/Src/tim.c ****   }
 253:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 172              		.loc 1 253 8 is_stmt 1 view .LVU36
 173              		.loc 1 253 10 is_stmt 0 view .LVU37
 174 0018 274A     		ldr	r2, .L19
 175 001a 9342     		cmp	r3, r2
 176 001c 1DD0     		beq	.L17
 254:Core/Src/tim.c ****   {
 255:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 260:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 261:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 262:Core/Src/tim.c ****     */
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 264:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 265:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 9


 266:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 267:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 268:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 271:Core/Src/tim.c **** 
 272:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 273:Core/Src/tim.c ****   }
 274:Core/Src/tim.c ****   else if(timHandle->Instance==TIM12)
 177              		.loc 1 274 8 is_stmt 1 view .LVU38
 178              		.loc 1 274 10 is_stmt 0 view .LVU39
 179 001e 274A     		ldr	r2, .L19+4
 180 0020 9342     		cmp	r3, r2
 181 0022 31D0     		beq	.L18
 182              	.LVL2:
 183              	.L11:
 275:Core/Src/tim.c ****   {
 276:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
 277:Core/Src/tim.c **** 
 278:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 0 */
 279:Core/Src/tim.c **** 
 280:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 281:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 282:Core/Src/tim.c ****     PB14     ------> TIM12_CH1
 283:Core/Src/tim.c ****     */
 284:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 285:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 287:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 288:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 289:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
 292:Core/Src/tim.c **** 
 293:Core/Src/tim.c ****   /* USER CODE END TIM12_MspPostInit 1 */
 294:Core/Src/tim.c ****   }
 295:Core/Src/tim.c **** 
 296:Core/Src/tim.c **** }
 184              		.loc 1 296 1 view .LVU40
 185 0024 09B0     		add	sp, sp, #36
 186              	.LCFI5:
 187              		.cfi_remember_state
 188              		.cfi_def_cfa_offset 4
 189              		@ sp needed
 190 0026 5DF804FB 		ldr	pc, [sp], #4
 191              	.LVL3:
 192              	.L16:
 193              	.LCFI6:
 194              		.cfi_restore_state
 237:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 195              		.loc 1 237 5 is_stmt 1 view .LVU41
 196              	.LBB5:
 237:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 197              		.loc 1 237 5 view .LVU42
 198 002a 0023     		movs	r3, #0
 199 002c 0093     		str	r3, [sp]
 237:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 10


 200              		.loc 1 237 5 view .LVU43
 201 002e 244B     		ldr	r3, .L19+8
 202 0030 1A6B     		ldr	r2, [r3, #48]
 203 0032 42F00102 		orr	r2, r2, #1
 204 0036 1A63     		str	r2, [r3, #48]
 237:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 205              		.loc 1 237 5 view .LVU44
 206 0038 1B6B     		ldr	r3, [r3, #48]
 207 003a 03F00103 		and	r3, r3, #1
 208 003e 0093     		str	r3, [sp]
 237:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 209              		.loc 1 237 5 view .LVU45
 210 0040 009B     		ldr	r3, [sp]
 211              	.LBE5:
 237:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 212              		.loc 1 237 5 view .LVU46
 242:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 213              		.loc 1 242 5 view .LVU47
 242:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 214              		.loc 1 242 25 is_stmt 0 view .LVU48
 215 0042 48F20403 		movw	r3, #32772
 216 0046 0393     		str	r3, [sp, #12]
 243:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 243 5 is_stmt 1 view .LVU49
 243:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 218              		.loc 1 243 26 is_stmt 0 view .LVU50
 219 0048 0223     		movs	r3, #2
 220 004a 0493     		str	r3, [sp, #16]
 244:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 221              		.loc 1 244 5 is_stmt 1 view .LVU51
 245:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 222              		.loc 1 245 5 view .LVU52
 246:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 223              		.loc 1 246 5 view .LVU53
 246:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 224              		.loc 1 246 31 is_stmt 0 view .LVU54
 225 004c 0123     		movs	r3, #1
 226 004e 0793     		str	r3, [sp, #28]
 247:Core/Src/tim.c **** 
 227              		.loc 1 247 5 is_stmt 1 view .LVU55
 228 0050 03A9     		add	r1, sp, #12
 229 0052 1C48     		ldr	r0, .L19+12
 230              	.LVL4:
 247:Core/Src/tim.c **** 
 231              		.loc 1 247 5 is_stmt 0 view .LVU56
 232 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 233              	.LVL5:
 234 0058 E4E7     		b	.L11
 235              	.LVL6:
 236              	.L17:
 259:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 237              		.loc 1 259 5 is_stmt 1 view .LVU57
 238              	.LBB6:
 259:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 239              		.loc 1 259 5 view .LVU58
 240 005a 0023     		movs	r3, #0
 241 005c 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 11


 259:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 242              		.loc 1 259 5 view .LVU59
 243 005e 184B     		ldr	r3, .L19+8
 244 0060 1A6B     		ldr	r2, [r3, #48]
 245 0062 42F00202 		orr	r2, r2, #2
 246 0066 1A63     		str	r2, [r3, #48]
 259:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 247              		.loc 1 259 5 view .LVU60
 248 0068 1B6B     		ldr	r3, [r3, #48]
 249 006a 03F00203 		and	r3, r3, #2
 250 006e 0193     		str	r3, [sp, #4]
 259:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 251              		.loc 1 259 5 view .LVU61
 252 0070 019B     		ldr	r3, [sp, #4]
 253              	.LBE6:
 259:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 254              		.loc 1 259 5 view .LVU62
 263:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 255              		.loc 1 263 5 view .LVU63
 263:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 256              		.loc 1 263 25 is_stmt 0 view .LVU64
 257 0072 4FF40073 		mov	r3, #512
 258 0076 0393     		str	r3, [sp, #12]
 264:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 259              		.loc 1 264 5 is_stmt 1 view .LVU65
 264:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260              		.loc 1 264 26 is_stmt 0 view .LVU66
 261 0078 0223     		movs	r3, #2
 262 007a 0493     		str	r3, [sp, #16]
 265:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 263              		.loc 1 265 5 is_stmt 1 view .LVU67
 266:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 264              		.loc 1 266 5 view .LVU68
 267:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 265              		.loc 1 267 5 view .LVU69
 267:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 266              		.loc 1 267 31 is_stmt 0 view .LVU70
 267 007c 0793     		str	r3, [sp, #28]
 268:Core/Src/tim.c **** 
 268              		.loc 1 268 5 is_stmt 1 view .LVU71
 269 007e 03A9     		add	r1, sp, #12
 270 0080 1148     		ldr	r0, .L19+16
 271              	.LVL7:
 268:Core/Src/tim.c **** 
 272              		.loc 1 268 5 is_stmt 0 view .LVU72
 273 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL8:
 275 0086 CDE7     		b	.L11
 276              	.LVL9:
 277              	.L18:
 280:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 278              		.loc 1 280 5 is_stmt 1 view .LVU73
 279              	.LBB7:
 280:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 280              		.loc 1 280 5 view .LVU74
 281 0088 0023     		movs	r3, #0
 282 008a 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 12


 280:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 283              		.loc 1 280 5 view .LVU75
 284 008c 0C4B     		ldr	r3, .L19+8
 285 008e 1A6B     		ldr	r2, [r3, #48]
 286 0090 42F00202 		orr	r2, r2, #2
 287 0094 1A63     		str	r2, [r3, #48]
 280:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 288              		.loc 1 280 5 view .LVU76
 289 0096 1B6B     		ldr	r3, [r3, #48]
 290 0098 03F00203 		and	r3, r3, #2
 291 009c 0293     		str	r3, [sp, #8]
 280:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 292              		.loc 1 280 5 view .LVU77
 293 009e 029B     		ldr	r3, [sp, #8]
 294              	.LBE7:
 280:Core/Src/tim.c ****     /**TIM12 GPIO Configuration
 295              		.loc 1 280 5 view .LVU78
 284:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 296              		.loc 1 284 5 view .LVU79
 284:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 297              		.loc 1 284 25 is_stmt 0 view .LVU80
 298 00a0 4FF48043 		mov	r3, #16384
 299 00a4 0393     		str	r3, [sp, #12]
 285:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 300              		.loc 1 285 5 is_stmt 1 view .LVU81
 285:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 285 26 is_stmt 0 view .LVU82
 302 00a6 0223     		movs	r3, #2
 303 00a8 0493     		str	r3, [sp, #16]
 286:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304              		.loc 1 286 5 is_stmt 1 view .LVU83
 287:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 305              		.loc 1 287 5 view .LVU84
 288:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 306              		.loc 1 288 5 view .LVU85
 288:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 307              		.loc 1 288 31 is_stmt 0 view .LVU86
 308 00aa 0923     		movs	r3, #9
 309 00ac 0793     		str	r3, [sp, #28]
 289:Core/Src/tim.c **** 
 310              		.loc 1 289 5 is_stmt 1 view .LVU87
 311 00ae 03A9     		add	r1, sp, #12
 312 00b0 0548     		ldr	r0, .L19+16
 313              	.LVL10:
 289:Core/Src/tim.c **** 
 314              		.loc 1 289 5 is_stmt 0 view .LVU88
 315 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 316              	.LVL11:
 317              		.loc 1 296 1 view .LVU89
 318 00b6 B5E7     		b	.L11
 319              	.L20:
 320              		.align	2
 321              	.L19:
 322 00b8 00080040 		.word	1073743872
 323 00bc 00180040 		.word	1073747968
 324 00c0 00380240 		.word	1073887232
 325 00c4 00000240 		.word	1073872896
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 13


 326 00c8 00040240 		.word	1073873920
 327              		.cfi_endproc
 328              	.LFE239:
 330              		.section	.text.MX_TIM2_Init,"ax",%progbits
 331              		.align	1
 332              		.global	MX_TIM2_Init
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 336              		.fpu fpv4-sp-d16
 338              	MX_TIM2_Init:
 339              	.LFB235:
  33:Core/Src/tim.c **** 
 340              		.loc 1 33 1 is_stmt 1 view -0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 56
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344 0000 00B5     		push	{lr}
 345              	.LCFI7:
 346              		.cfi_def_cfa_offset 4
 347              		.cfi_offset 14, -4
 348 0002 8FB0     		sub	sp, sp, #60
 349              	.LCFI8:
 350              		.cfi_def_cfa_offset 64
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 351              		.loc 1 39 3 view .LVU91
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 352              		.loc 1 39 26 is_stmt 0 view .LVU92
 353 0004 0023     		movs	r3, #0
 354 0006 0A93     		str	r3, [sp, #40]
 355 0008 0B93     		str	r3, [sp, #44]
 356 000a 0C93     		str	r3, [sp, #48]
 357 000c 0D93     		str	r3, [sp, #52]
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 358              		.loc 1 40 3 is_stmt 1 view .LVU93
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 359              		.loc 1 40 27 is_stmt 0 view .LVU94
 360 000e 0893     		str	r3, [sp, #32]
 361 0010 0993     		str	r3, [sp, #36]
  41:Core/Src/tim.c **** 
 362              		.loc 1 41 3 is_stmt 1 view .LVU95
  41:Core/Src/tim.c **** 
 363              		.loc 1 41 22 is_stmt 0 view .LVU96
 364 0012 0193     		str	r3, [sp, #4]
 365 0014 0293     		str	r3, [sp, #8]
 366 0016 0393     		str	r3, [sp, #12]
 367 0018 0493     		str	r3, [sp, #16]
 368 001a 0593     		str	r3, [sp, #20]
 369 001c 0693     		str	r3, [sp, #24]
 370 001e 0793     		str	r3, [sp, #28]
  46:Core/Src/tim.c ****   htim2.Init.Prescaler = 168-1;
 371              		.loc 1 46 3 is_stmt 1 view .LVU97
  46:Core/Src/tim.c ****   htim2.Init.Prescaler = 168-1;
 372              		.loc 1 46 18 is_stmt 0 view .LVU98
 373 0020 2548     		ldr	r0, .L35
 374 0022 4FF08042 		mov	r2, #1073741824
 375 0026 0260     		str	r2, [r0]
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 14


  47:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 376              		.loc 1 47 3 is_stmt 1 view .LVU99
  47:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 377              		.loc 1 47 24 is_stmt 0 view .LVU100
 378 0028 A722     		movs	r2, #167
 379 002a 4260     		str	r2, [r0, #4]
  48:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
 380              		.loc 1 48 3 is_stmt 1 view .LVU101
  48:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
 381              		.loc 1 48 26 is_stmt 0 view .LVU102
 382 002c 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 383              		.loc 1 49 3 is_stmt 1 view .LVU103
  49:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 384              		.loc 1 49 21 is_stmt 0 view .LVU104
 385 002e 40F2E732 		movw	r2, #999
 386 0032 C260     		str	r2, [r0, #12]
  50:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 387              		.loc 1 50 3 is_stmt 1 view .LVU105
  50:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 388              		.loc 1 50 28 is_stmt 0 view .LVU106
 389 0034 0361     		str	r3, [r0, #16]
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 390              		.loc 1 51 3 is_stmt 1 view .LVU107
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 391              		.loc 1 51 32 is_stmt 0 view .LVU108
 392 0036 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   {
 393              		.loc 1 52 3 is_stmt 1 view .LVU109
  52:Core/Src/tim.c ****   {
 394              		.loc 1 52 7 is_stmt 0 view .LVU110
 395 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 396              	.LVL12:
  52:Core/Src/tim.c ****   {
 397              		.loc 1 52 6 view .LVU111
 398 003c 50BB     		cbnz	r0, .L29
 399              	.L22:
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 400              		.loc 1 56 3 is_stmt 1 view .LVU112
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 401              		.loc 1 56 34 is_stmt 0 view .LVU113
 402 003e 4FF48053 		mov	r3, #4096
 403 0042 0A93     		str	r3, [sp, #40]
  57:Core/Src/tim.c ****   {
 404              		.loc 1 57 3 is_stmt 1 view .LVU114
  57:Core/Src/tim.c ****   {
 405              		.loc 1 57 7 is_stmt 0 view .LVU115
 406 0044 0AA9     		add	r1, sp, #40
 407 0046 1C48     		ldr	r0, .L35
 408 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 409              	.LVL13:
  57:Core/Src/tim.c ****   {
 410              		.loc 1 57 6 view .LVU116
 411 004c 28BB     		cbnz	r0, .L30
 412              	.L23:
  61:Core/Src/tim.c ****   {
 413              		.loc 1 61 3 is_stmt 1 view .LVU117
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 15


  61:Core/Src/tim.c ****   {
 414              		.loc 1 61 7 is_stmt 0 view .LVU118
 415 004e 1A48     		ldr	r0, .L35
 416 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 417              	.LVL14:
  61:Core/Src/tim.c ****   {
 418              		.loc 1 61 6 view .LVU119
 419 0054 20BB     		cbnz	r0, .L31
 420              	.L24:
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 421              		.loc 1 65 3 is_stmt 1 view .LVU120
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 422              		.loc 1 65 37 is_stmt 0 view .LVU121
 423 0056 0023     		movs	r3, #0
 424 0058 0893     		str	r3, [sp, #32]
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 425              		.loc 1 66 3 is_stmt 1 view .LVU122
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 426              		.loc 1 66 33 is_stmt 0 view .LVU123
 427 005a 0993     		str	r3, [sp, #36]
  67:Core/Src/tim.c ****   {
 428              		.loc 1 67 3 is_stmt 1 view .LVU124
  67:Core/Src/tim.c ****   {
 429              		.loc 1 67 7 is_stmt 0 view .LVU125
 430 005c 08A9     		add	r1, sp, #32
 431 005e 1648     		ldr	r0, .L35
 432 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 433              	.LVL15:
  67:Core/Src/tim.c ****   {
 434              		.loc 1 67 6 view .LVU126
 435 0064 F8B9     		cbnz	r0, .L32
 436              	.L25:
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 437              		.loc 1 71 3 is_stmt 1 view .LVU127
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 438              		.loc 1 71 20 is_stmt 0 view .LVU128
 439 0066 6023     		movs	r3, #96
 440 0068 0193     		str	r3, [sp, #4]
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 441              		.loc 1 72 3 is_stmt 1 view .LVU129
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 442              		.loc 1 72 19 is_stmt 0 view .LVU130
 443 006a 0022     		movs	r2, #0
 444 006c 0292     		str	r2, [sp, #8]
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 445              		.loc 1 73 3 is_stmt 1 view .LVU131
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 446              		.loc 1 73 24 is_stmt 0 view .LVU132
 447 006e 0392     		str	r2, [sp, #12]
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 448              		.loc 1 74 3 is_stmt 1 view .LVU133
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 449              		.loc 1 74 24 is_stmt 0 view .LVU134
 450 0070 0592     		str	r2, [sp, #20]
  75:Core/Src/tim.c ****   {
 451              		.loc 1 75 3 is_stmt 1 view .LVU135
  75:Core/Src/tim.c ****   {
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 16


 452              		.loc 1 75 7 is_stmt 0 view .LVU136
 453 0072 01A9     		add	r1, sp, #4
 454 0074 1048     		ldr	r0, .L35
 455 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 456              	.LVL16:
  75:Core/Src/tim.c ****   {
 457              		.loc 1 75 6 view .LVU137
 458 007a B8B9     		cbnz	r0, .L33
 459              	.L26:
  79:Core/Src/tim.c ****   {
 460              		.loc 1 79 3 is_stmt 1 view .LVU138
  79:Core/Src/tim.c ****   {
 461              		.loc 1 79 7 is_stmt 0 view .LVU139
 462 007c 0822     		movs	r2, #8
 463 007e 01A9     		add	r1, sp, #4
 464 0080 0D48     		ldr	r0, .L35
 465 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 466              	.LVL17:
  79:Core/Src/tim.c ****   {
 467              		.loc 1 79 6 view .LVU140
 468 0086 A0B9     		cbnz	r0, .L34
 469              	.L27:
  86:Core/Src/tim.c **** 
 470              		.loc 1 86 3 is_stmt 1 view .LVU141
 471 0088 0B48     		ldr	r0, .L35
 472 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 473              	.LVL18:
  88:Core/Src/tim.c **** /* TIM4 init function */
 474              		.loc 1 88 1 is_stmt 0 view .LVU142
 475 008e 0FB0     		add	sp, sp, #60
 476              	.LCFI9:
 477              		.cfi_remember_state
 478              		.cfi_def_cfa_offset 4
 479              		@ sp needed
 480 0090 5DF804FB 		ldr	pc, [sp], #4
 481              	.L29:
 482              	.LCFI10:
 483              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 484              		.loc 1 54 5 is_stmt 1 view .LVU143
 485 0094 FFF7FEFF 		bl	Error_Handler
 486              	.LVL19:
 487 0098 D1E7     		b	.L22
 488              	.L30:
  59:Core/Src/tim.c ****   }
 489              		.loc 1 59 5 view .LVU144
 490 009a FFF7FEFF 		bl	Error_Handler
 491              	.LVL20:
 492 009e D6E7     		b	.L23
 493              	.L31:
  63:Core/Src/tim.c ****   }
 494              		.loc 1 63 5 view .LVU145
 495 00a0 FFF7FEFF 		bl	Error_Handler
 496              	.LVL21:
 497 00a4 D7E7     		b	.L24
 498              	.L32:
  69:Core/Src/tim.c ****   }
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 17


 499              		.loc 1 69 5 view .LVU146
 500 00a6 FFF7FEFF 		bl	Error_Handler
 501              	.LVL22:
 502 00aa DCE7     		b	.L25
 503              	.L33:
  77:Core/Src/tim.c ****   }
 504              		.loc 1 77 5 view .LVU147
 505 00ac FFF7FEFF 		bl	Error_Handler
 506              	.LVL23:
 507 00b0 E4E7     		b	.L26
 508              	.L34:
  81:Core/Src/tim.c ****   }
 509              		.loc 1 81 5 view .LVU148
 510 00b2 FFF7FEFF 		bl	Error_Handler
 511              	.LVL24:
 512 00b6 E7E7     		b	.L27
 513              	.L36:
 514              		.align	2
 515              	.L35:
 516 00b8 00000000 		.word	.LANCHOR0
 517              		.cfi_endproc
 518              	.LFE235:
 520              		.section	.text.MX_TIM4_Init,"ax",%progbits
 521              		.align	1
 522              		.global	MX_TIM4_Init
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 526              		.fpu fpv4-sp-d16
 528              	MX_TIM4_Init:
 529              	.LFB236:
  91:Core/Src/tim.c **** 
 530              		.loc 1 91 1 view -0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 56
 533              		@ frame_needed = 0, uses_anonymous_args = 0
 534 0000 00B5     		push	{lr}
 535              	.LCFI11:
 536              		.cfi_def_cfa_offset 4
 537              		.cfi_offset 14, -4
 538 0002 8FB0     		sub	sp, sp, #60
 539              	.LCFI12:
 540              		.cfi_def_cfa_offset 64
  97:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 541              		.loc 1 97 3 view .LVU150
  97:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 542              		.loc 1 97 26 is_stmt 0 view .LVU151
 543 0004 0023     		movs	r3, #0
 544 0006 0A93     		str	r3, [sp, #40]
 545 0008 0B93     		str	r3, [sp, #44]
 546 000a 0C93     		str	r3, [sp, #48]
 547 000c 0D93     		str	r3, [sp, #52]
  98:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 548              		.loc 1 98 3 is_stmt 1 view .LVU152
  98:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 549              		.loc 1 98 27 is_stmt 0 view .LVU153
 550 000e 0893     		str	r3, [sp, #32]
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 18


 551 0010 0993     		str	r3, [sp, #36]
  99:Core/Src/tim.c **** 
 552              		.loc 1 99 3 is_stmt 1 view .LVU154
  99:Core/Src/tim.c **** 
 553              		.loc 1 99 22 is_stmt 0 view .LVU155
 554 0012 0193     		str	r3, [sp, #4]
 555 0014 0293     		str	r3, [sp, #8]
 556 0016 0393     		str	r3, [sp, #12]
 557 0018 0493     		str	r3, [sp, #16]
 558 001a 0593     		str	r3, [sp, #20]
 559 001c 0693     		str	r3, [sp, #24]
 560 001e 0793     		str	r3, [sp, #28]
 104:Core/Src/tim.c ****   htim4.Init.Prescaler = 168-1;
 561              		.loc 1 104 3 is_stmt 1 view .LVU156
 104:Core/Src/tim.c ****   htim4.Init.Prescaler = 168-1;
 562              		.loc 1 104 18 is_stmt 0 view .LVU157
 563 0020 2148     		ldr	r0, .L49
 564 0022 224A     		ldr	r2, .L49+4
 565 0024 0260     		str	r2, [r0]
 105:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 566              		.loc 1 105 3 is_stmt 1 view .LVU158
 105:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 567              		.loc 1 105 24 is_stmt 0 view .LVU159
 568 0026 A722     		movs	r2, #167
 569 0028 4260     		str	r2, [r0, #4]
 106:Core/Src/tim.c ****   htim4.Init.Period = 1000-1;
 570              		.loc 1 106 3 is_stmt 1 view .LVU160
 106:Core/Src/tim.c ****   htim4.Init.Period = 1000-1;
 571              		.loc 1 106 26 is_stmt 0 view .LVU161
 572 002a 8360     		str	r3, [r0, #8]
 107:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 573              		.loc 1 107 3 is_stmt 1 view .LVU162
 107:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 574              		.loc 1 107 21 is_stmt 0 view .LVU163
 575 002c 40F2E732 		movw	r2, #999
 576 0030 C260     		str	r2, [r0, #12]
 108:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 577              		.loc 1 108 3 is_stmt 1 view .LVU164
 108:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 578              		.loc 1 108 28 is_stmt 0 view .LVU165
 579 0032 0361     		str	r3, [r0, #16]
 109:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 580              		.loc 1 109 3 is_stmt 1 view .LVU166
 109:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 581              		.loc 1 109 32 is_stmt 0 view .LVU167
 582 0034 8361     		str	r3, [r0, #24]
 110:Core/Src/tim.c ****   {
 583              		.loc 1 110 3 is_stmt 1 view .LVU168
 110:Core/Src/tim.c ****   {
 584              		.loc 1 110 7 is_stmt 0 view .LVU169
 585 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 586              	.LVL25:
 110:Core/Src/tim.c ****   {
 587              		.loc 1 110 6 view .LVU170
 588 003a 28BB     		cbnz	r0, .L44
 589              	.L38:
 114:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 19


 590              		.loc 1 114 3 is_stmt 1 view .LVU171
 114:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 591              		.loc 1 114 34 is_stmt 0 view .LVU172
 592 003c 4FF48053 		mov	r3, #4096
 593 0040 0A93     		str	r3, [sp, #40]
 115:Core/Src/tim.c ****   {
 594              		.loc 1 115 3 is_stmt 1 view .LVU173
 115:Core/Src/tim.c ****   {
 595              		.loc 1 115 7 is_stmt 0 view .LVU174
 596 0042 0AA9     		add	r1, sp, #40
 597 0044 1848     		ldr	r0, .L49
 598 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 599              	.LVL26:
 115:Core/Src/tim.c ****   {
 600              		.loc 1 115 6 view .LVU175
 601 004a 00BB     		cbnz	r0, .L45
 602              	.L39:
 119:Core/Src/tim.c ****   {
 603              		.loc 1 119 3 is_stmt 1 view .LVU176
 119:Core/Src/tim.c ****   {
 604              		.loc 1 119 7 is_stmt 0 view .LVU177
 605 004c 1648     		ldr	r0, .L49
 606 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 607              	.LVL27:
 119:Core/Src/tim.c ****   {
 608              		.loc 1 119 6 view .LVU178
 609 0052 F8B9     		cbnz	r0, .L46
 610              	.L40:
 123:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 611              		.loc 1 123 3 is_stmt 1 view .LVU179
 123:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 612              		.loc 1 123 37 is_stmt 0 view .LVU180
 613 0054 0023     		movs	r3, #0
 614 0056 0893     		str	r3, [sp, #32]
 124:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 615              		.loc 1 124 3 is_stmt 1 view .LVU181
 124:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 616              		.loc 1 124 33 is_stmt 0 view .LVU182
 617 0058 0993     		str	r3, [sp, #36]
 125:Core/Src/tim.c ****   {
 618              		.loc 1 125 3 is_stmt 1 view .LVU183
 125:Core/Src/tim.c ****   {
 619              		.loc 1 125 7 is_stmt 0 view .LVU184
 620 005a 08A9     		add	r1, sp, #32
 621 005c 1248     		ldr	r0, .L49
 622 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 623              	.LVL28:
 125:Core/Src/tim.c ****   {
 624              		.loc 1 125 6 view .LVU185
 625 0062 D0B9     		cbnz	r0, .L47
 626              	.L41:
 129:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 627              		.loc 1 129 3 is_stmt 1 view .LVU186
 129:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 628              		.loc 1 129 20 is_stmt 0 view .LVU187
 629 0064 6023     		movs	r3, #96
 630 0066 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 20


 130:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 631              		.loc 1 130 3 is_stmt 1 view .LVU188
 130:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 632              		.loc 1 130 19 is_stmt 0 view .LVU189
 633 0068 0023     		movs	r3, #0
 634 006a 0293     		str	r3, [sp, #8]
 131:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 635              		.loc 1 131 3 is_stmt 1 view .LVU190
 131:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 636              		.loc 1 131 24 is_stmt 0 view .LVU191
 637 006c 0393     		str	r3, [sp, #12]
 132:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 638              		.loc 1 132 3 is_stmt 1 view .LVU192
 132:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 639              		.loc 1 132 24 is_stmt 0 view .LVU193
 640 006e 0593     		str	r3, [sp, #20]
 133:Core/Src/tim.c ****   {
 641              		.loc 1 133 3 is_stmt 1 view .LVU194
 133:Core/Src/tim.c ****   {
 642              		.loc 1 133 7 is_stmt 0 view .LVU195
 643 0070 0C22     		movs	r2, #12
 644 0072 01A9     		add	r1, sp, #4
 645 0074 0C48     		ldr	r0, .L49
 646 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 647              	.LVL29:
 133:Core/Src/tim.c ****   {
 648              		.loc 1 133 6 view .LVU196
 649 007a 88B9     		cbnz	r0, .L48
 650              	.L42:
 140:Core/Src/tim.c **** 
 651              		.loc 1 140 3 is_stmt 1 view .LVU197
 652 007c 0A48     		ldr	r0, .L49
 653 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 654              	.LVL30:
 142:Core/Src/tim.c **** /* TIM12 init function */
 655              		.loc 1 142 1 is_stmt 0 view .LVU198
 656 0082 0FB0     		add	sp, sp, #60
 657              	.LCFI13:
 658              		.cfi_remember_state
 659              		.cfi_def_cfa_offset 4
 660              		@ sp needed
 661 0084 5DF804FB 		ldr	pc, [sp], #4
 662              	.L44:
 663              	.LCFI14:
 664              		.cfi_restore_state
 112:Core/Src/tim.c ****   }
 665              		.loc 1 112 5 is_stmt 1 view .LVU199
 666 0088 FFF7FEFF 		bl	Error_Handler
 667              	.LVL31:
 668 008c D6E7     		b	.L38
 669              	.L45:
 117:Core/Src/tim.c ****   }
 670              		.loc 1 117 5 view .LVU200
 671 008e FFF7FEFF 		bl	Error_Handler
 672              	.LVL32:
 673 0092 DBE7     		b	.L39
 674              	.L46:
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 21


 121:Core/Src/tim.c ****   }
 675              		.loc 1 121 5 view .LVU201
 676 0094 FFF7FEFF 		bl	Error_Handler
 677              	.LVL33:
 678 0098 DCE7     		b	.L40
 679              	.L47:
 127:Core/Src/tim.c ****   }
 680              		.loc 1 127 5 view .LVU202
 681 009a FFF7FEFF 		bl	Error_Handler
 682              	.LVL34:
 683 009e E1E7     		b	.L41
 684              	.L48:
 135:Core/Src/tim.c ****   }
 685              		.loc 1 135 5 view .LVU203
 686 00a0 FFF7FEFF 		bl	Error_Handler
 687              	.LVL35:
 688 00a4 EAE7     		b	.L42
 689              	.L50:
 690 00a6 00BF     		.align	2
 691              	.L49:
 692 00a8 00000000 		.word	.LANCHOR1
 693 00ac 00080040 		.word	1073743872
 694              		.cfi_endproc
 695              	.LFE236:
 697              		.section	.text.MX_TIM12_Init,"ax",%progbits
 698              		.align	1
 699              		.global	MX_TIM12_Init
 700              		.syntax unified
 701              		.thumb
 702              		.thumb_func
 703              		.fpu fpv4-sp-d16
 705              	MX_TIM12_Init:
 706              	.LFB237:
 145:Core/Src/tim.c **** 
 707              		.loc 1 145 1 view -0
 708              		.cfi_startproc
 709              		@ args = 0, pretend = 0, frame = 48
 710              		@ frame_needed = 0, uses_anonymous_args = 0
 711 0000 00B5     		push	{lr}
 712              	.LCFI15:
 713              		.cfi_def_cfa_offset 4
 714              		.cfi_offset 14, -4
 715 0002 8DB0     		sub	sp, sp, #52
 716              	.LCFI16:
 717              		.cfi_def_cfa_offset 56
 151:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 718              		.loc 1 151 3 view .LVU205
 151:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 719              		.loc 1 151 26 is_stmt 0 view .LVU206
 720 0004 0023     		movs	r3, #0
 721 0006 0893     		str	r3, [sp, #32]
 722 0008 0993     		str	r3, [sp, #36]
 723 000a 0A93     		str	r3, [sp, #40]
 724 000c 0B93     		str	r3, [sp, #44]
 152:Core/Src/tim.c **** 
 725              		.loc 1 152 3 is_stmt 1 view .LVU207
 152:Core/Src/tim.c **** 
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 22


 726              		.loc 1 152 22 is_stmt 0 view .LVU208
 727 000e 0193     		str	r3, [sp, #4]
 728 0010 0293     		str	r3, [sp, #8]
 729 0012 0393     		str	r3, [sp, #12]
 730 0014 0493     		str	r3, [sp, #16]
 731 0016 0593     		str	r3, [sp, #20]
 732 0018 0693     		str	r3, [sp, #24]
 733 001a 0793     		str	r3, [sp, #28]
 157:Core/Src/tim.c ****   htim12.Init.Prescaler = 168-1;
 734              		.loc 1 157 3 is_stmt 1 view .LVU209
 157:Core/Src/tim.c ****   htim12.Init.Prescaler = 168-1;
 735              		.loc 1 157 19 is_stmt 0 view .LVU210
 736 001c 1B48     		ldr	r0, .L61
 737 001e 1C4A     		ldr	r2, .L61+4
 738 0020 0260     		str	r2, [r0]
 158:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 739              		.loc 1 158 3 is_stmt 1 view .LVU211
 158:Core/Src/tim.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 740              		.loc 1 158 25 is_stmt 0 view .LVU212
 741 0022 A722     		movs	r2, #167
 742 0024 4260     		str	r2, [r0, #4]
 159:Core/Src/tim.c ****   htim12.Init.Period = 1000-1;
 743              		.loc 1 159 3 is_stmt 1 view .LVU213
 159:Core/Src/tim.c ****   htim12.Init.Period = 1000-1;
 744              		.loc 1 159 27 is_stmt 0 view .LVU214
 745 0026 8360     		str	r3, [r0, #8]
 160:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 746              		.loc 1 160 3 is_stmt 1 view .LVU215
 160:Core/Src/tim.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 747              		.loc 1 160 22 is_stmt 0 view .LVU216
 748 0028 40F2E732 		movw	r2, #999
 749 002c C260     		str	r2, [r0, #12]
 161:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 750              		.loc 1 161 3 is_stmt 1 view .LVU217
 161:Core/Src/tim.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 751              		.loc 1 161 29 is_stmt 0 view .LVU218
 752 002e 0361     		str	r3, [r0, #16]
 162:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 753              		.loc 1 162 3 is_stmt 1 view .LVU219
 162:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 754              		.loc 1 162 33 is_stmt 0 view .LVU220
 755 0030 8361     		str	r3, [r0, #24]
 163:Core/Src/tim.c ****   {
 756              		.loc 1 163 3 is_stmt 1 view .LVU221
 163:Core/Src/tim.c ****   {
 757              		.loc 1 163 7 is_stmt 0 view .LVU222
 758 0032 FFF7FEFF 		bl	HAL_TIM_Base_Init
 759              	.LVL36:
 163:Core/Src/tim.c ****   {
 760              		.loc 1 163 6 view .LVU223
 761 0036 E0B9     		cbnz	r0, .L57
 762              	.L52:
 167:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 763              		.loc 1 167 3 is_stmt 1 view .LVU224
 167:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 764              		.loc 1 167 34 is_stmt 0 view .LVU225
 765 0038 4FF48053 		mov	r3, #4096
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 23


 766 003c 0893     		str	r3, [sp, #32]
 168:Core/Src/tim.c ****   {
 767              		.loc 1 168 3 is_stmt 1 view .LVU226
 168:Core/Src/tim.c ****   {
 768              		.loc 1 168 7 is_stmt 0 view .LVU227
 769 003e 08A9     		add	r1, sp, #32
 770 0040 1248     		ldr	r0, .L61
 771 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 772              	.LVL37:
 168:Core/Src/tim.c ****   {
 773              		.loc 1 168 6 view .LVU228
 774 0046 B8B9     		cbnz	r0, .L58
 775              	.L53:
 172:Core/Src/tim.c ****   {
 776              		.loc 1 172 3 is_stmt 1 view .LVU229
 172:Core/Src/tim.c ****   {
 777              		.loc 1 172 7 is_stmt 0 view .LVU230
 778 0048 1048     		ldr	r0, .L61
 779 004a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 780              	.LVL38:
 172:Core/Src/tim.c ****   {
 781              		.loc 1 172 6 view .LVU231
 782 004e B0B9     		cbnz	r0, .L59
 783              	.L54:
 176:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 784              		.loc 1 176 3 is_stmt 1 view .LVU232
 176:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 785              		.loc 1 176 20 is_stmt 0 view .LVU233
 786 0050 6023     		movs	r3, #96
 787 0052 0193     		str	r3, [sp, #4]
 177:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 788              		.loc 1 177 3 is_stmt 1 view .LVU234
 177:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 789              		.loc 1 177 19 is_stmt 0 view .LVU235
 790 0054 0022     		movs	r2, #0
 791 0056 0292     		str	r2, [sp, #8]
 178:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 792              		.loc 1 178 3 is_stmt 1 view .LVU236
 178:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 793              		.loc 1 178 24 is_stmt 0 view .LVU237
 794 0058 0392     		str	r2, [sp, #12]
 179:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 795              		.loc 1 179 3 is_stmt 1 view .LVU238
 179:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 796              		.loc 1 179 24 is_stmt 0 view .LVU239
 797 005a 0592     		str	r2, [sp, #20]
 180:Core/Src/tim.c ****   {
 798              		.loc 1 180 3 is_stmt 1 view .LVU240
 180:Core/Src/tim.c ****   {
 799              		.loc 1 180 7 is_stmt 0 view .LVU241
 800 005c 01A9     		add	r1, sp, #4
 801 005e 0B48     		ldr	r0, .L61
 802 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 803              	.LVL39:
 180:Core/Src/tim.c ****   {
 804              		.loc 1 180 6 view .LVU242
 805 0064 70B9     		cbnz	r0, .L60
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 24


 806              	.L55:
 187:Core/Src/tim.c **** 
 807              		.loc 1 187 3 is_stmt 1 view .LVU243
 808 0066 0948     		ldr	r0, .L61
 809 0068 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 810              	.LVL40:
 189:Core/Src/tim.c **** 
 811              		.loc 1 189 1 is_stmt 0 view .LVU244
 812 006c 0DB0     		add	sp, sp, #52
 813              	.LCFI17:
 814              		.cfi_remember_state
 815              		.cfi_def_cfa_offset 4
 816              		@ sp needed
 817 006e 5DF804FB 		ldr	pc, [sp], #4
 818              	.L57:
 819              	.LCFI18:
 820              		.cfi_restore_state
 165:Core/Src/tim.c ****   }
 821              		.loc 1 165 5 is_stmt 1 view .LVU245
 822 0072 FFF7FEFF 		bl	Error_Handler
 823              	.LVL41:
 824 0076 DFE7     		b	.L52
 825              	.L58:
 170:Core/Src/tim.c ****   }
 826              		.loc 1 170 5 view .LVU246
 827 0078 FFF7FEFF 		bl	Error_Handler
 828              	.LVL42:
 829 007c E4E7     		b	.L53
 830              	.L59:
 174:Core/Src/tim.c ****   }
 831              		.loc 1 174 5 view .LVU247
 832 007e FFF7FEFF 		bl	Error_Handler
 833              	.LVL43:
 834 0082 E5E7     		b	.L54
 835              	.L60:
 182:Core/Src/tim.c ****   }
 836              		.loc 1 182 5 view .LVU248
 837 0084 FFF7FEFF 		bl	Error_Handler
 838              	.LVL44:
 839 0088 EDE7     		b	.L55
 840              	.L62:
 841 008a 00BF     		.align	2
 842              	.L61:
 843 008c 00000000 		.word	.LANCHOR2
 844 0090 00180040 		.word	1073747968
 845              		.cfi_endproc
 846              	.LFE237:
 848              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 849              		.align	1
 850              		.global	HAL_TIM_Base_MspDeInit
 851              		.syntax unified
 852              		.thumb
 853              		.thumb_func
 854              		.fpu fpv4-sp-d16
 856              	HAL_TIM_Base_MspDeInit:
 857              	.LVL45:
 858              	.LFB240:
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 25


 297:Core/Src/tim.c **** 
 298:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 299:Core/Src/tim.c **** {
 859              		.loc 1 299 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 0
 862              		@ frame_needed = 0, uses_anonymous_args = 0
 863              		@ link register save eliminated.
 300:Core/Src/tim.c **** 
 301:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 864              		.loc 1 301 3 view .LVU250
 865              		.loc 1 301 20 is_stmt 0 view .LVU251
 866 0000 0368     		ldr	r3, [r0]
 867              		.loc 1 301 5 view .LVU252
 868 0002 B3F1804F 		cmp	r3, #1073741824
 869 0006 06D0     		beq	.L67
 302:Core/Src/tim.c ****   {
 303:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 304:Core/Src/tim.c **** 
 305:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 306:Core/Src/tim.c ****     /* Peripheral clock disable */
 307:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 309:Core/Src/tim.c **** 
 310:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 311:Core/Src/tim.c ****   }
 312:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 870              		.loc 1 312 8 is_stmt 1 view .LVU253
 871              		.loc 1 312 10 is_stmt 0 view .LVU254
 872 0008 0D4A     		ldr	r2, .L70
 873 000a 9342     		cmp	r3, r2
 874 000c 09D0     		beq	.L68
 313:Core/Src/tim.c ****   {
 314:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 315:Core/Src/tim.c **** 
 316:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 317:Core/Src/tim.c ****     /* Peripheral clock disable */
 318:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 320:Core/Src/tim.c **** 
 321:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 322:Core/Src/tim.c ****   }
 323:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM12)
 875              		.loc 1 323 8 is_stmt 1 view .LVU255
 876              		.loc 1 323 10 is_stmt 0 view .LVU256
 877 000e 0D4A     		ldr	r2, .L70+4
 878 0010 9342     		cmp	r3, r2
 879 0012 0DD0     		beq	.L69
 880              	.L63:
 324:Core/Src/tim.c ****   {
 325:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
 326:Core/Src/tim.c **** 
 327:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 0 */
 328:Core/Src/tim.c ****     /* Peripheral clock disable */
 329:Core/Src/tim.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 331:Core/Src/tim.c **** 
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 26


 332:Core/Src/tim.c ****   /* USER CODE END TIM12_MspDeInit 1 */
 333:Core/Src/tim.c ****   }
 334:Core/Src/tim.c **** }
 881              		.loc 1 334 1 view .LVU257
 882 0014 7047     		bx	lr
 883              	.L67:
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 884              		.loc 1 307 5 is_stmt 1 view .LVU258
 885 0016 0C4A     		ldr	r2, .L70+8
 886 0018 136C     		ldr	r3, [r2, #64]
 887 001a 23F00103 		bic	r3, r3, #1
 888 001e 1364     		str	r3, [r2, #64]
 889 0020 7047     		bx	lr
 890              	.L68:
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 891              		.loc 1 318 5 view .LVU259
 892 0022 02F50C32 		add	r2, r2, #143360
 893 0026 136C     		ldr	r3, [r2, #64]
 894 0028 23F00403 		bic	r3, r3, #4
 895 002c 1364     		str	r3, [r2, #64]
 896 002e 7047     		bx	lr
 897              	.L69:
 329:Core/Src/tim.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 898              		.loc 1 329 5 view .LVU260
 899 0030 02F50832 		add	r2, r2, #139264
 900 0034 136C     		ldr	r3, [r2, #64]
 901 0036 23F04003 		bic	r3, r3, #64
 902 003a 1364     		str	r3, [r2, #64]
 903              		.loc 1 334 1 is_stmt 0 view .LVU261
 904 003c EAE7     		b	.L63
 905              	.L71:
 906 003e 00BF     		.align	2
 907              	.L70:
 908 0040 00080040 		.word	1073743872
 909 0044 00180040 		.word	1073747968
 910 0048 00380240 		.word	1073887232
 911              		.cfi_endproc
 912              	.LFE240:
 914              		.global	htim12
 915              		.global	htim4
 916              		.global	htim2
 917              		.section	.bss.htim12,"aw",%nobits
 918              		.align	2
 919              		.set	.LANCHOR2,. + 0
 922              	htim12:
 923 0000 00000000 		.space	72
 923      00000000 
 923      00000000 
 923      00000000 
 923      00000000 
 924              		.section	.bss.htim2,"aw",%nobits
 925              		.align	2
 926              		.set	.LANCHOR0,. + 0
 929              	htim2:
 930 0000 00000000 		.space	72
 930      00000000 
 930      00000000 
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 27


 930      00000000 
 930      00000000 
 931              		.section	.bss.htim4,"aw",%nobits
 932              		.align	2
 933              		.set	.LANCHOR1,. + 0
 936              	htim4:
 937 0000 00000000 		.space	72
 937      00000000 
 937      00000000 
 937      00000000 
 937      00000000 
 938              		.text
 939              	.Letext0:
 940              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 941              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 942              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 943              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 944              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 945              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 946              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 947              		.file 9 "Core/Inc/tim.h"
 948              		.file 10 "Core/Inc/main.h"
 949              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
ARM GAS  C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:18     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:26     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:129    .text.HAL_TIM_Base_MspInit:00000068 $d
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:136    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:143    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:322    .text.HAL_TIM_MspPostInit:000000b8 $d
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:331    .text.MX_TIM2_Init:00000000 $t
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:338    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:516    .text.MX_TIM2_Init:000000b8 $d
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:521    .text.MX_TIM4_Init:00000000 $t
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:528    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:692    .text.MX_TIM4_Init:000000a8 $d
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:698    .text.MX_TIM12_Init:00000000 $t
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:705    .text.MX_TIM12_Init:00000000 MX_TIM12_Init
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:843    .text.MX_TIM12_Init:0000008c $d
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:849    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:856    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:908    .text.HAL_TIM_Base_MspDeInit:00000040 $d
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:922    .bss.htim12:00000000 htim12
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:936    .bss.htim4:00000000 htim4
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:929    .bss.htim2:00000000 htim2
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:918    .bss.htim12:00000000 $d
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:925    .bss.htim2:00000000 $d
C:\Users\user-pc\AppData\Local\Temp\ccBsTfyO.s:932    .bss.htim4:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
