LRUmatmul

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011516                       # Number of seconds simulated
sim_ticks                                 11515544500                       # Number of ticks simulated
host_seconds                                     6.50                       # Real time elapsed on the host
sim_insts                                    10011077                       # Number of instructions simulated
sim_ops                                      17383611                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements              6201                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data      3082981                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data         7225                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data      3090206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.002338                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements               434                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst     15657640                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst          916                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst     15658556                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                         0                       # number of replacements
system.l2.overall_hits::total                    3593                       # number of overall hits
system.l2.overall_misses::total                  4548                       # number of overall misses
system.l2.overall_accesses::total                8141                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.558654                       # miss rate for overall accesses
