###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID ictc-eda-be-9-ldap-1)
#  Generated on:      Mon Sep 15 11:44:49 2025
#  Design:            croc_chip
#  Command:           report_ccopt_clock_trees -file ./rpt/03_CTS_fn/ccopt_clock_trees.rpt
###############################################################

Clock DAG stats:
================

---------------------------------------------------------------
Cell type                     Count    Area         Capacitance
---------------------------------------------------------------
Buffers                        201      2600.035       0.751
Inverters                        1        18.144       0.022
Integrated Clock Gates           0         0.000       0.000
Non-Integrated Clock Gates       0         0.000       0.000
Clock Logic                      3     28818.144       0.494
All                            205     31436.323       1.266
---------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     17637.070
Leaf      68157.040
Total     85794.110
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk      12960.910
Leaf       28454.538
Total      41415.448
-----------------------


Clock DAG capacitances:
=======================

-----------------------------------
Type     Gate      Wire      Total
-----------------------------------
Top       0.000     0.000     0.000
Trunk     1.261     2.965     4.226
Leaf     14.607    11.653    26.259
Total    15.868    14.617    30.485
-----------------------------------


Clock DAG sink capacitances:
============================

---------------------------------------------------------
Count    Total     Average    Std. Dev.    Min      Max
---------------------------------------------------------
5274     14.602     0.003       0.003      0.003    0.245
---------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.500       35      0.133       0.088      0.039    0.364    {34 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}                                         -
Leaf        0.500      173      0.404       0.197      0.037    2.526    {61 <= 0.300ns, 3 <= 0.400ns, 11 <= 0.450ns, 50 <= 0.475ns, 47 <= 0.500ns}    {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-------------------------------------------------
Name              Type        Inst     Inst Area 
                              Count    (um^2)
-------------------------------------------------
sg13g2_buf_16     buffer         6       272.160
sg13g2_buf_8      buffer        18       424.570
sg13g2_buf_4      buffer        55       798.336
sg13g2_buf_2      buffer       121      1097.712
sg13g2_buf_1      buffer         1         7.258
sg13g2_inv_8      inverter       1        18.144
sg13g2_IOPadIn    logic          2     28800.000
sg13g2_mux2_1     logic          1        18.144
-------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max       Max          Standard   Wire    Gate    Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length    Source-sink  cell area  cap     cap     
                               Cells  Fanout    Fanout  (um)      Resistance   (um^2)     (pF)    (pF)    
                                                                  (Ohms)                                  
-------------------------------------------------------------------------------------------------------------------------
clk_jtg       0     12    1      2        9       32     761.825    2918.81    14586.883   0.877   1.101  jtag_tck_i
clk_rtc       0      0    0      0        0        1       0         262           0.000   0.001   0.245  ref_clk_i
clk_sys       0    189    0      1       32       32    1622.23     6611.92    16849.440  13.739  14.522  clk_i
-------------------------------------------------------------------------------------------------------------------------

3 clock trees contain a total of 4 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
3 clock trees contain a total of 4 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk_jtg          0             0             1            0           0          0        289       0       0       0         0         1
clk_rtc          0             0             1            0           0          0          0       0       0       0         0         1
clk_sys          0             0             1            0           0          0       4981       0       2       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

---------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max       Max          Standard   Wire    Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length    Source-sink  cell area  cap     cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)      Resistance   (um^2)     (pF)    (pF)
                                                                         (Ohms)                          
---------------------------------------------------------------------------------------------------------------
  0    201    1      3       32       5.8       32    30.4971  1622.235    661.192    31436.323  14.617  15.868
---------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             3            0           0          0       5270       0       2       0         0         2
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.000   174.340  1622.235  207.335
Source-sink manhattan distance (um)   0.000   157.666  1052.880  170.603
Source-sink resistance (Ohm)         26.200   203.503   661.192   71.158
------------------------------------------------------------------------

Transition distribution for half-corner delay_wc:setup.late:
============================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.500       35      0.133       0.088      0.039    0.364    {34 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}                                         -
Leaf        0.500      173      0.404       0.197      0.037    2.526    {61 <= 0.300ns, 3 <= 0.400ns, 11 <= 0.450ns, 50 <= 0.475ns, 47 <= 0.500ns}    {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk_jtg             0                 0               0             0            0
clk_rtc             0                 0               0             0            0
clk_sys             1                 0               0             0            3
---------------------------------------------------------------------------------------
Total               1                 0               0             0            3
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 1 clock tree pin with max capacitance violations.
Found a total of 1 max capacitance violation.
Total violation amount 0.014pF.

Max capacitance violation summary across all clock trees - Top 1 violation:
===========================================================================

Target and measured capacitances (in pF):

-------------------------------------------------------------------------------------------------------------------
Half corner          Violation  Capacitance  Capacitance  Target                     Pin
                     amount     target       achieved     source                     
-------------------------------------------------------------------------------------------------------------------
delay_wc:setup.late    0.014       0.300        0.314     library_or_sdc_constraint  i_croc_soc/i_croc/manual_cts/X
-------------------------------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 3 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 3 violating pins:
=====================================================================

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------------------------------
Half corner          Violation  Slew    Slew      Dont   Ideal  Target            Pin
                     amount     target  achieved  touch  net?   source            
                                                  net?                            
------------------------------------------------------------------------------------------------------------------------------------------------------
delay_wc:setup.late    2.026    0.500    2.526    Y      N      liberty explicit  i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut/A_CLK
delay_wc:setup.late    2.026    0.500    2.526    Y      N      liberty explicit  i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut/A_CLK
delay_wc:setup.late    1.523    0.500    2.023    Y      N      liberty explicit  i_croc_soc/i_croc/manual_cts/X
------------------------------------------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 3 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: clk_jtg:
===============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  12
# Inverters           :   1
  Total               :  13
Minimum depth         :   2
Maximum depth         :   4
Buffering area (um^2) : 168.739

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      289       0       0       0         0         1
-----------------------------------------------------------------
Total    0      289       0       0       0         0         1
-----------------------------------------------------------------

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------------
Timing Corner         Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                      Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-------------------------------------------------------------------------------------------------------------------------------
delay_bc:hold.early      0.227          0.169         0.088          0.103      ignored          -      ignored          -
delay_bc:hold.late       0.227          0.169         0.106          0.117      ignored          -      ignored          -
delay_wc:setup.early     0.496          0.370         0.159          0.180      ignored          -      ignored          -
delay_wc:setup.late      0.496          0.370         0.159          0.180      explicit      0.800     explicit      0.800
-------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: clk_rtc:
===============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 0
# Inverters           : 0
  Total               : 0
Minimum depth         : 0
Maximum depth         : 0
Buffering area (um^2) : 0.000

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0       0        0       0       0         0         1
-----------------------------------------------------------------
Total    0       0        0       0       0         0         1
-----------------------------------------------------------------

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------------
Timing Corner         Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                      Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-------------------------------------------------------------------------------------------------------------------------------
delay_bc:hold.early      0.088          0.103           -              -        ignored          -      ignored          -
delay_bc:hold.late       0.106          0.117           -              -        ignored          -      ignored          -
delay_wc:setup.early     0.123          0.146           -              -        ignored          -      ignored          -
delay_wc:setup.late      0.148          0.171           -              -        explicit      0.800     explicit      0.800
-------------------------------------------------------------------------------------------------------------------------------

Report for clock tree: clk_sys:
===============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  189
# Inverters           :    0
  Total               :  189
Minimum depth         :    3
Maximum depth         :    9
Buffering area (um^2) : 2449.440

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0     4981       0       2       0         0         0
-----------------------------------------------------------------
Total    0     4981       0       2       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------------------
Timing Corner         Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                      Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-------------------------------------------------------------------------------------------------------------------------------
delay_bc:hold.early      1.102          0.888         0.178          0.151      ignored          -      ignored          -
delay_bc:hold.late       1.102          0.888         0.178          0.151      ignored          -      ignored          -
delay_wc:setup.early     2.526          2.024         0.364          0.301      ignored          -      ignored          -
delay_wc:setup.late      2.526          2.024         0.364          0.301      explicit     *0.800     explicit      0.800
-------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

