library ieee;
use ieee.std_logic_1164.all;

entity Register16 is
    port(
        data : in std_logic_vector(15 downto 0);
        clk : in std_logic;
        reg_write : in std_logic;
        reg_out : out std_logic_vector(15 downto 0)
    );
end entity;

architecture WhatDoYouCare of Register16 is
    signal reg_data : std_logic_vector(15 downto 0);
begin

    process (clk, reg_write) 
    begin
	    if clk'event and (clk = '1') and (reg_write = '1') then
            reg_data <= data;
	    end if;
    end process;

    reg_out <= reg_data;
    
end WhatDoYouCare;