Analysis & Synthesis report for project
Tue Nov 25 20:31:16 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |project|top_state
 11. State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state
 12. State Machine - |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state
 13. State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state
 14. State Machine - |project|M2:M2_unit|M2_S_state
 15. State Machine - |project|M2:M2_unit|WriteS:WS|WRITE
 16. State Machine - |project|M2:M2_unit|M3:M3_unit|m3_state
 17. State Machine - |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|decode_state
 18. State Machine - |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|reload_state
 19. State Machine - |project|M1:M1_unit|M1_S_state
 20. Registers Removed During Synthesis
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated
 25. Source assignments for M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component|altsyncram_trk2:auto_generated
 26. Source assignments for M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated
 27. Source assignments for M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component|altsyncram_ers2:auto_generated
 28. Source assignments for M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX|altsyncram:altsyncram_component|altsyncram_ers2:auto_generated
 29. Parameter Settings for User Entity Instance: M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: M2:M2_unit|M3:M3_unit|Decoder:decoder_inst
 33. Parameter Settings for User Entity Instance: M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit
 36. Parameter Settings for User Entity Instance: SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
 37. Parameter Settings for Inferred Entity Instance: M1:M1_unit|lpm_mult:Mult3
 38. Parameter Settings for Inferred Entity Instance: M1:M1_unit|lpm_mult:Mult2
 39. Parameter Settings for Inferred Entity Instance: M1:M1_unit|lpm_mult:Mult1
 40. Parameter Settings for Inferred Entity Instance: M1:M1_unit|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: M2:M2_unit|lpm_mult:Mult2
 42. Parameter Settings for Inferred Entity Instance: M2:M2_unit|lpm_mult:Mult0
 43. Parameter Settings for Inferred Entity Instance: M2:M2_unit|lpm_mult:Mult1
 44. altsyncram Parameter Settings by Entity Instance
 45. altpll Parameter Settings by Entity Instance
 46. lpm_mult Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "convert_hex_to_seven_segment:unit3"
 48. Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX"
 49. Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"
 50. Port Connectivity Checks: "M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX"
 51. Port Connectivity Checks: "M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP"
 52. Port Connectivity Checks: "M2:M2_unit|M3:M3_unit"
 53. Port Connectivity Checks: "M2:M2_unit|dual_port_RAMW:RAM_instS"
 54. Port Connectivity Checks: "M2:M2_unit|dual_port_RAMC:RAM_instC"
 55. Port Connectivity Checks: "M2:M2_unit|dual_port_RAMT:RAM_instT"
 56. Port Connectivity Checks: "M2:M2_unit"
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages
 60. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 25 20:31:16 2025       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; project                                     ;
; Top-level Entity Name              ; project                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,377                                       ;
;     Total combinational functions  ; 4,964                                       ;
;     Dedicated logic registers      ; 1,989                                       ;
; Total registers                    ; 1989                                        ;
; Total pins                         ; 160                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 38,912                                      ;
; Embedded Multiplier 9-bit elements ; 28                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; project            ; project            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; State Machine Processing                                         ; Minimal Bits       ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+---------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+---------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; ../rtl/Clock_100_PLL.v                                              ; yes             ; User Wizard-Generated File             ; /home/hughek26/Desktop/project-group-80-thursday/rtl/Clock_100_PLL.v                 ;         ;
; ../rtl/convert_hex_to_seven_segment.sv                              ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/convert_hex_to_seven_segment.sv ;         ;
; ../rtl/project.sv                                                   ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv                      ;         ;
; ../rtl/UART_receive_controller.sv                                   ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/UART_receive_controller.sv      ;         ;
; ../rtl/SRAM_controller.sv                                           ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/SRAM_controller.sv              ;         ;
; ../rtl/VGA_controller.sv                                            ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/VGA_controller.sv               ;         ;
; ../rtl/PB_controller.sv                                             ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/PB_controller.sv                ;         ;
; ../rtl/UART_SRAM_interface.sv                                       ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/UART_SRAM_interface.sv          ;         ;
; ../rtl/VGA_SRAM_interface.sv                                        ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/VGA_SRAM_interface.sv           ;         ;
; ../rtl/M1.sv                                                        ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv                           ;         ;
; ../rtl/M2.sv                                                        ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv                           ;         ;
; ../rtl/dual_port_RAMSP.v                                            ; yes             ; User Verilog HDL File                  ; /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMSP.v               ;         ;
; ../rtl/dual_port_RAMC.v                                             ; yes             ; User Verilog HDL File                  ; /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMC.v                ;         ;
; ../rtl/dual_port_RAMW.v                                             ; yes             ; User Verilog HDL File                  ; /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMW.v                ;         ;
; ../rtl/dual_port_RAMT.v                                             ; yes             ; User Verilog HDL File                  ; /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMT.v                ;         ;
; ../rtl/ComputeS.sv                                                  ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/ComputeS.sv                     ;         ;
; ../rtl/ComputeT.sv                                                  ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/ComputeT.sv                     ;         ;
; ../rtl/WriteS.sv                                                    ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/WriteS.sv                       ;         ;
; ../rtl/M3.sv                                                        ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/M3.sv                           ;         ;
; ../rtl/Decoder.sv                                                   ; yes             ; User SystemVerilog HDL File            ; /home/hughek26/Desktop/project-group-80-thursday/rtl/Decoder.sv                      ;         ;
; ../rtl/dual_port_RAMX.v                                             ; yes             ; User Verilog HDL File                  ; /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMX.v                ;         ;
; /home/hughek26/Desktop/project-group-80-thursday/rtl/define_state.h ; yes             ; Auto-Found File                        ; /home/hughek26/Desktop/project-group-80-thursday/rtl/define_state.h                  ;         ;
; /home/hughek26/Desktop/project-group-80-thursday/rtl/VGA_param.h    ; yes             ; Auto-Found File                        ; /home/hughek26/Desktop/project-group-80-thursday/rtl/VGA_param.h                     ;         ;
; altsyncram.tdf                                                      ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                                               ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                                         ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                                                      ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal191.inc                                                      ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/aglobal191.inc                ;         ;
; a_rdenreg.inc                                                       ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                                          ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                                          ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                                        ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_rlk2.tdf                                              ; yes             ; Auto-Generated Megafunction            ; /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_rlk2.tdf          ;         ;
; /home/hughek26/Desktop/project-group-80-thursday/rtl/RAM_init.mif   ; yes             ; Auto-Found Memory Initialization File  ; /home/hughek26/Desktop/project-group-80-thursday/rtl/RAM_init.mif                    ;         ;
; db/altsyncram_trk2.tdf                                              ; yes             ; Auto-Generated Megafunction            ; /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_trk2.tdf          ;         ;
; /home/hughek26/Desktop/project-group-80-thursday/rtl/RAM_init_C.mif ; yes             ; Auto-Found Memory Initialization File  ; /home/hughek26/Desktop/project-group-80-thursday/rtl/RAM_init_C.mif                  ;         ;
; db/altsyncram_ers2.tdf                                              ; yes             ; Auto-Generated Megafunction            ; /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_ers2.tdf          ;         ;
; altpll.tdf                                                          ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/altpll.tdf                    ;         ;
; stratix_pll.inc                                                     ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                                                   ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                                                   ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/cycloneii_pll.inc             ;         ;
; db/Clock_100_PLL_altpll.v                                           ; yes             ; Auto-Generated Megafunction            ; /home/hughek26/Desktop/project-group-80-thursday/syn/db/Clock_100_PLL_altpll.v       ;         ;
; lpm_mult.tdf                                                        ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/lpm_mult.tdf                  ;         ;
; lpm_add_sub.inc                                                     ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/lpm_add_sub.inc               ;         ;
; multcore.inc                                                        ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/multcore.inc                  ;         ;
; bypassff.inc                                                        ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/bypassff.inc                  ;         ;
; altshift.inc                                                        ; yes             ; Megafunction                           ; /usr/local/bin/Quartus/quartus/libraries/megafunctions/altshift.inc                  ;         ;
; db/mult_9dt.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; /home/hughek26/Desktop/project-group-80-thursday/syn/db/mult_9dt.tdf                 ;         ;
; db/mult_bdt.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; /home/hughek26/Desktop/project-group-80-thursday/syn/db/mult_bdt.tdf                 ;         ;
; db/mult_ddt.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; /home/hughek26/Desktop/project-group-80-thursday/syn/db/mult_ddt.tdf                 ;         ;
; db/mult_86t.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; /home/hughek26/Desktop/project-group-80-thursday/syn/db/mult_86t.tdf                 ;         ;
+---------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 5,377            ;
;                                             ;                  ;
; Total combinational functions               ; 4964             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 1888             ;
;     -- 3 input functions                    ; 2135             ;
;     -- <=2 input functions                  ; 941              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 3328             ;
;     -- arithmetic mode                      ; 1636             ;
;                                             ;                  ;
; Total registers                             ; 1989             ;
;     -- Dedicated logic registers            ; 1989             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 160              ;
; Total memory bits                           ; 38912            ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 28               ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- PLLs                                 ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; CLOCK_50_I~input ;
; Maximum fan-out                             ; 2141             ;
; Total fan-out                               ; 28122            ;
; Average fan-out                             ; 3.76             ;
+---------------------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name                  ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |project                                          ; 4964 (147)          ; 1989 (33)                 ; 38912       ; 28           ; 0       ; 14        ; 160  ; 0            ; |project                                                                                                                        ; project                      ; work         ;
;    |M1:M1_unit|                                   ; 1698 (1642)         ; 800 (800)                 ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |project|M1:M1_unit                                                                                                             ; M1                           ; work         ;
;       |lpm_mult:Mult0|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M1:M1_unit|lpm_mult:Mult0                                                                                              ; lpm_mult                     ; work         ;
;          |mult_ddt:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M1:M1_unit|lpm_mult:Mult0|mult_ddt:auto_generated                                                                      ; mult_ddt                     ; work         ;
;       |lpm_mult:Mult1|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M1:M1_unit|lpm_mult:Mult1                                                                                              ; lpm_mult                     ; work         ;
;          |mult_ddt:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M1:M1_unit|lpm_mult:Mult1|mult_ddt:auto_generated                                                                      ; mult_ddt                     ; work         ;
;       |lpm_mult:Mult2|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M1:M1_unit|lpm_mult:Mult2                                                                                              ; lpm_mult                     ; work         ;
;          |mult_bdt:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M1:M1_unit|lpm_mult:Mult2|mult_bdt:auto_generated                                                                      ; mult_bdt                     ; work         ;
;       |lpm_mult:Mult3|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M1:M1_unit|lpm_mult:Mult3                                                                                              ; lpm_mult                     ; work         ;
;          |mult_9dt:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M1:M1_unit|lpm_mult:Mult3|mult_9dt:auto_generated                                                                      ; mult_9dt                     ; work         ;
;    |M2:M2_unit|                                   ; 2678 (518)          ; 819 (35)                  ; 38912       ; 12           ; 0       ; 6         ; 0    ; 0            ; |project|M2:M2_unit                                                                                                             ; M2                           ; work         ;
;       |ComputeS:ComputeS_unit|                    ; 283 (283)           ; 147 (147)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|ComputeS:ComputeS_unit                                                                                      ; ComputeS                     ; work         ;
;       |ComputeT:ComputeT_unit|                    ; 446 (446)           ; 285 (285)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|ComputeT:ComputeT_unit                                                                                      ; ComputeT                     ; work         ;
;       |M3:M3_unit|                                ; 1111 (181)          ; 242 (22)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|M3:M3_unit                                                                                                  ; M3                           ; work         ;
;          |Decoder:decoder_inst|                   ; 930 (930)           ; 220 (220)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst                                                                             ; Decoder                      ; work         ;
;          |dual_port_RAMSP:RAM_instSP|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP                                                                       ; dual_port_RAMSP              ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component                                       ; altsyncram                   ; work         ;
;                |altsyncram_ers2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component|altsyncram_ers2:auto_generated        ; altsyncram_ers2              ; work         ;
;          |dual_port_RAMX:RAM_instX|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX                                                                         ; dual_port_RAMX               ; work         ;
;             |altsyncram:altsyncram_component|     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX|altsyncram:altsyncram_component                                         ; altsyncram                   ; work         ;
;                |altsyncram_ers2:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX|altsyncram:altsyncram_component|altsyncram_ers2:auto_generated          ; altsyncram_ers2              ; work         ;
;       |WriteS:WS|                                 ; 278 (278)           ; 110 (110)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|WriteS:WS                                                                                                   ; WriteS                       ; work         ;
;       |dual_port_RAMC:RAM_instC|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|dual_port_RAMC:RAM_instC                                                                                    ; dual_port_RAMC               ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component                                                    ; altsyncram                   ; work         ;
;             |altsyncram_trk2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component|altsyncram_trk2:auto_generated                     ; altsyncram_trk2              ; work         ;
;       |dual_port_RAMT:RAM_instT|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|dual_port_RAMT:RAM_instT                                                                                    ; dual_port_RAMT               ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component                                                    ; altsyncram                   ; work         ;
;             |altsyncram_rlk2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated                     ; altsyncram_rlk2              ; work         ;
;       |dual_port_RAMW:RAM_instS|                  ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|dual_port_RAMW:RAM_instS                                                                                    ; dual_port_RAMW               ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component                                                    ; altsyncram                   ; work         ;
;             |altsyncram_rlk2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated                     ; altsyncram_rlk2              ; work         ;
;       |lpm_mult:Mult0|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M2:M2_unit|lpm_mult:Mult0                                                                                              ; lpm_mult                     ; work         ;
;          |mult_86t:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M2:M2_unit|lpm_mult:Mult0|mult_86t:auto_generated                                                                      ; mult_86t                     ; work         ;
;       |lpm_mult:Mult1|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M2:M2_unit|lpm_mult:Mult1                                                                                              ; lpm_mult                     ; work         ;
;          |mult_86t:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M2:M2_unit|lpm_mult:Mult1|mult_86t:auto_generated                                                                      ; mult_86t                     ; work         ;
;       |lpm_mult:Mult2|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M2:M2_unit|lpm_mult:Mult2                                                                                              ; lpm_mult                     ; work         ;
;          |mult_86t:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|M2:M2_unit|lpm_mult:Mult2|mult_86t:auto_generated                                                                      ; mult_86t                     ; work         ;
;    |PB_controller:PB_unit|                        ; 47 (47)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|PB_controller:PB_unit                                                                                                  ; PB_controller                ; work         ;
;    |SRAM_controller:SRAM_unit|                    ; 3 (3)               ; 56 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit                                                                                              ; SRAM_controller              ; work         ;
;       |Clock_100_PLL:Clock_100_PLL_inst|          ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst                                                             ; Clock_100_PLL                ; work         ;
;          |altpll:altpll_component|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component                                     ; altpll                       ; work         ;
;             |Clock_100_PLL_altpll:auto_generated| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated ; Clock_100_PLL_altpll         ; work         ;
;    |UART_SRAM_interface:UART_unit|                ; 113 (68)            ; 74 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|UART_SRAM_interface:UART_unit                                                                                          ; UART_SRAM_interface          ; work         ;
;       |UART_receive_controller:UART_RX|           ; 45 (45)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX                                                          ; UART_receive_controller      ; work         ;
;    |VGA_SRAM_interface:VGA_unit|                  ; 226 (147)           ; 141 (95)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|VGA_SRAM_interface:VGA_unit                                                                                            ; VGA_SRAM_interface           ; work         ;
;       |VGA_controller:VGA_unit|                   ; 79 (79)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit                                                                    ; VGA_controller               ; work         ;
;    |convert_hex_to_seven_segment:unit0|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit0                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit1|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit1                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit2|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit2                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit3|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit3                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit4|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit4                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit5|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit5                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit6|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit6                                                                                     ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit7|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit7                                                                                     ; convert_hex_to_seven_segment ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------+
; Name                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                   ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------+
; M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component|altsyncram_ers2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; ../rtl/RAM_init.mif   ;
; M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX|altsyncram:altsyncram_component|altsyncram_ers2:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; ../rtl/RAM_init.mif   ;
; M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component|altsyncram_trk2:auto_generated|ALTSYNCRAM              ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; ../rtl/RAM_init_C.mif ;
; M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated|ALTSYNCRAM              ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; ../rtl/RAM_init.mif   ;
; M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated|ALTSYNCRAM              ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; ../rtl/RAM_init.mif   ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 14          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 28          ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 8           ;
; Mixed Sign Embedded Multipliers       ; 3           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  Minimal Bits
+---------------------------------------------------------------------+
; State Machine - |project|top_state                                  ;
+---------------------+-----------------------+-----------------------+
; Name                ; top_state.state_bit_1 ; top_state.state_bit_0 ;
+---------------------+-----------------------+-----------------------+
; top_state.S_IDLE    ; 0                     ; 0                     ;
; top_state.S_UART_RX ; 0                     ; 1                     ;
; top_state.S_M1      ; 1                     ; 0                     ;
; top_state.S_M2      ; 1                     ; 1                     ;
+---------------------+-----------------------+-----------------------+


Encoding Type:  Minimal Bits
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state                                                                   ;
+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------+
; Name                                           ; UART_SRAM_state.state_bit_2 ; UART_SRAM_state.state_bit_1 ; UART_SRAM_state.state_bit_0 ;
+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------+
; UART_SRAM_state.S_US_IDLE                      ; 0                           ; 0                           ; 0                           ;
; UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE  ; 0                           ; 0                           ; 1                           ;
; UART_SRAM_state.S_US_WRITE_FIRST_BYTE          ; 0                           ; 1                           ; 0                           ;
; UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE ; 1                           ; 1                           ; 0                           ;
; UART_SRAM_state.S_US_WRITE_SECOND_BYTE         ; 0                           ; 1                           ; 1                           ;
+------------------------------------------------+-----------------------------+-----------------------------+-----------------------------+


Encoding Type:  Minimal Bits
+--------------------------------------------------------------------------------------------------+
; State Machine - |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state ;
+-------------------------------+-----------------------+------------------------------------------+
; Name                          ; RXC_state.state_bit_1 ; RXC_state.state_bit_0                    ;
+-------------------------------+-----------------------+------------------------------------------+
; RXC_state.S_RXC_IDLE          ; 0                     ; 0                                        ;
; RXC_state.S_RXC_SYNC          ; 0                     ; 1                                        ;
; RXC_state.S_RXC_ASSEMBLE_DATA ; 1                     ; 0                                        ;
; RXC_state.S_RXC_STOP_BIT      ; 1                     ; 1                                        ;
+-------------------------------+-----------------------+------------------------------------------+


Encoding Type:  Minimal Bits
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state                                                                                           ;
+-------------------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                                      ; VGA_SRAM_state.state_bit_3 ; VGA_SRAM_state.state_bit_2 ; VGA_SRAM_state.state_bit_1 ; VGA_SRAM_state.state_bit_0 ;
+-------------------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+
; VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW    ; 0                          ; 0                          ; 0                          ; 0                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 ; 1                          ; 0                          ; 0                          ; 0                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 ; 1                          ; 0                          ; 0                          ; 1                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 ; 0                          ; 0                          ; 0                          ; 1                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 ; 0                          ; 0                          ; 1                          ; 0                          ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 ; 1                          ; 0                          ; 1                          ; 0                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0    ; 0                          ; 0                          ; 1                          ; 1                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1    ; 1                          ; 0                          ; 1                          ; 1                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2    ; 1                          ; 1                          ; 0                          ; 0                          ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3    ; 0                          ; 1                          ; 0                          ; 0                          ;
+-------------------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  Minimal Bits
+------------------------------------------------------------------------------------------------------+
; State Machine - |project|M2:M2_unit|M2_S_state                                                       ;
+---------------------------+------------------------+------------------------+------------------------+
; Name                      ; M2_S_state.state_bit_2 ; M2_S_state.state_bit_1 ; M2_S_state.state_bit_0 ;
+---------------------------+------------------------+------------------------+------------------------+
; M2_S_state.S_IDLE         ; 0                      ; 0                      ; 0                      ;
; M2_S_state.S_LEADIN_M3    ; 0                      ; 0                      ; 1                      ;
; M2_S_state.S_LEADIN_CT    ; 0                      ; 1                      ; 0                      ;
; M2_S_state.S_COMMON_CS_M3 ; 1                      ; 0                      ; 0                      ;
; M2_S_state.S_COMMON_WS_CT ; 0                      ; 1                      ; 1                      ;
; M2_S_state.S_LEADOUT_CS   ; 1                      ; 1                      ; 0                      ;
; M2_S_state.S_LEADOUT_WS   ; 1                      ; 1                      ; 1                      ;
; M2_S_state.S_DONE         ; 1                      ; 0                      ; 1                      ;
+---------------------------+------------------------+------------------------+------------------------+


Encoding Type:  Minimal Bits
+--------------------------------------------------------------------------------------------------------+
; State Machine - |project|M2:M2_unit|WriteS:WS|WRITE                                                    ;
+------------------------+-------------------+-------------------+-------------------+-------------------+
; Name                   ; WRITE.state_bit_3 ; WRITE.state_bit_2 ; WRITE.state_bit_1 ; WRITE.state_bit_0 ;
+------------------------+-------------------+-------------------+-------------------+-------------------+
; WRITE.S_IDLE_WRITE     ; 0                 ; 0                 ; 0                 ; 0                 ;
; WRITE.S_LEADIN0_WRITE  ; 0                 ; 0                 ; 1                 ; 0                 ;
; WRITE.S_LEADIN1_WRITE  ; 0                 ; 1                 ; 1                 ; 0                 ;
; WRITE.S_COMMON0_WRITE  ; 1                 ; 0                 ; 1                 ; 0                 ;
; WRITE.S_COMMON1_WRITE  ; 1                 ; 1                 ; 1                 ; 0                 ;
; WRITE.S_COMMON2_WRITE  ; 1                 ; 0                 ; 0                 ; 0                 ;
; WRITE.S_LEADOUT0_WRITE ; 0                 ; 1                 ; 0                 ; 0                 ;
; WRITE.S_LEADOUT1_WRITE ; 1                 ; 1                 ; 0                 ; 0                 ;
; WRITE.S_END_WRITE      ; 0                 ; 0                 ; 0                 ; 1                 ;
+------------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  Minimal Bits
+-----------------------------------------------------------------------------------------------+
; State Machine - |project|M2:M2_unit|M3:M3_unit|m3_state                                       ;
+--------------------------+----------------------+----------------------+----------------------+
; Name                     ; m3_state.state_bit_2 ; m3_state.state_bit_1 ; m3_state.state_bit_0 ;
+--------------------------+----------------------+----------------------+----------------------+
; m3_state.S_IDLE          ; 0                    ; 0                    ; 0                    ;
; m3_state.S_READ_HEADER   ; 0                    ; 0                    ; 1                    ;
; m3_state.S_WAIT_HEADER_1 ; 0                    ; 1                    ; 1                    ;
; m3_state.S_WAIT_HEADER_2 ; 1                    ; 0                    ; 1                    ;
; m3_state.S_DECODE        ; 0                    ; 1                    ; 0                    ;
; m3_state.S_DONE          ; 1                    ; 1                    ; 1                    ;
+--------------------------+----------------------+----------------------+----------------------+


Encoding Type:  Minimal Bits
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|decode_state                               ;
+-------------------------------+--------------------------+--------------------------+--------------------------+
; Name                          ; decode_state.state_bit_2 ; decode_state.state_bit_1 ; decode_state.state_bit_0 ;
+-------------------------------+--------------------------+--------------------------+--------------------------+
; decode_state.D_IDLE           ; 0                        ; 0                        ; 0                        ;
; decode_state.D_LEAD_IN_WAIT   ; 0                        ; 0                        ; 1                        ;
; decode_state.D_PARSE_HEADER   ; 0                        ; 1                        ; 0                        ;
; decode_state.D_DECODE_PAYLOAD ; 0                        ; 1                        ; 1                        ;
; decode_state.D_WRITE_SINGLE   ; 1                        ; 0                        ; 0                        ;
; decode_state.D_WRITE_ZERO_RUN ; 1                        ; 0                        ; 1                        ;
; decode_state.D_BLOCK_COMPLETE ; 1                        ; 1                        ; 0                        ;
+-------------------------------+--------------------------+--------------------------+--------------------------+


Encoding Type:  Minimal Bits
+---------------------------------------------------------------------------------------------------------+
; State Machine - |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|reload_state                        ;
+------------------------+--------------------------+--------------------------+--------------------------+
; Name                   ; reload_state.state_bit_2 ; reload_state.state_bit_1 ; reload_state.state_bit_0 ;
+------------------------+--------------------------+--------------------------+--------------------------+
; reload_state.R_IDLE    ; 0                        ; 0                        ; 0                        ;
; reload_state.R_REQUEST ; 0                        ; 0                        ; 1                        ;
; reload_state.R_WAIT_1  ; 0                        ; 1                        ; 1                        ;
; reload_state.R_WAIT_2  ; 1                        ; 0                        ; 1                        ;
; reload_state.R_CAPTURE ; 1                        ; 1                        ; 1                        ;
+------------------------+--------------------------+--------------------------+--------------------------+


Encoding Type:  Minimal Bits
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|M1:M1_unit|M1_S_state                                                                                                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; M1_S_state.state_bit_4 ; M1_S_state.state_bit_3 ; M1_S_state.state_bit_2 ; M1_S_state.state_bit_1 ; M1_S_state.state_bit_0 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; M1_S_state.S_IDLE      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; M1_S_state.S_LEAD_IN0  ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; M1_S_state.S_LEAD_IN1  ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; M1_S_state.S_LEAD_IN2  ; 0                      ; 0                      ; 1                      ; 0                      ; 1                      ;
; M1_S_state.S_LEAD_IN3  ; 0                      ; 0                      ; 1                      ; 1                      ; 1                      ;
; M1_S_state.S_LEAD_IN4  ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ;
; M1_S_state.S_LEAD_IN5  ; 0                      ; 0                      ; 1                      ; 1                      ; 0                      ;
; M1_S_state.S_LEAD_IN6  ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ;
; M1_S_state.S_LEAD_IN7  ; 0                      ; 1                      ; 0                      ; 1                      ; 0                      ;
; M1_S_state.S_LEAD_IN8  ; 0                      ; 1                      ; 0                      ; 0                      ; 1                      ;
; M1_S_state.S_COMMON_0  ; 0                      ; 1                      ; 0                      ; 1                      ; 1                      ;
; M1_S_state.S_COMMON_1  ; 0                      ; 1                      ; 1                      ; 0                      ; 0                      ;
; M1_S_state.S_COMMON_2  ; 0                      ; 1                      ; 1                      ; 1                      ; 0                      ;
; M1_S_state.S_COMMON_3  ; 0                      ; 1                      ; 1                      ; 0                      ; 1                      ;
; M1_S_state.S_COMMON_4  ; 0                      ; 1                      ; 1                      ; 1                      ; 1                      ;
; M1_S_state.S_COMMON_5  ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; M1_S_state.S_COMMON_6  ; 1                      ; 0                      ; 0                      ; 1                      ; 0                      ;
; M1_S_state.S_COMMON_7  ; 1                      ; 0                      ; 0                      ; 0                      ; 1                      ;
; M1_S_state.S_LEAD_OUT0 ; 1                      ; 0                      ; 0                      ; 1                      ; 1                      ;
; M1_S_state.S_LEAD_OUT1 ; 1                      ; 0                      ; 1                      ; 0                      ; 0                      ;
; M1_S_state.S_LEAD_OUT2 ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+---------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                   ; Reason for Removal                     ;
+---------------------------------------------------------------------------------+----------------------------------------+
; M2:M2_unit|ComputeS:ComputeS_unit|S_DP_RAM_write_data_a[24..31]                 ; Stuck at GND due to stuck port data_in ;
; M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|bits_transferred[0..3,5,6]           ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|M0_op_1[17..31]                                                      ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|M1_op_1[13,17..31]                                                   ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|M2_op_1[16..31]                                                      ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|M3_op_1[15..31]                                                      ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|memory_Y[0..13]                                                      ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|memory_U[14,15]                                                      ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|memory_U[12,13]                                                      ; Stuck at VCC due to stuck port data_in ;
; M1:M1_unit|memory_U[11]                                                         ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|memory_U[9,10]                                                       ; Stuck at VCC due to stuck port data_in ;
; M1:M1_unit|memory_U[0..8]                                                       ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|memory_V[15]                                                         ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|memory_V[14]                                                         ; Stuck at VCC due to stuck port data_in ;
; M1:M1_unit|memory_V[13]                                                         ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|memory_V[12]                                                         ; Stuck at VCC due to stuck port data_in ;
; M1:M1_unit|memory_V[9..11]                                                      ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|memory_V[8]                                                          ; Stuck at VCC due to stuck port data_in ;
; M1:M1_unit|memory_V[0..7]                                                       ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|memory_RGB[16,17]                                                    ; Stuck at VCC due to stuck port data_in ;
; M1:M1_unit|memory_RGB[15]                                                       ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|memory_RGB[14]                                                       ; Stuck at VCC due to stuck port data_in ;
; M1:M1_unit|memory_RGB[13]                                                       ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|memory_RGB[9..12]                                                    ; Stuck at VCC due to stuck port data_in ;
; M1:M1_unit|memory_RGB[0..8]                                                     ; Stuck at GND due to stuck port data_in ;
; M1:M1_unit|pixel_compute_counter[0]                                             ; Stuck at GND due to stuck port data_in ;
; M2:M2_unit|M3:M3_unit|m3_sram_address[1..9,12,15..17]                           ; Stuck at GND due to stuck port data_in ;
; M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|block_size[0..5,7]                   ; Stuck at GND due to stuck port data_in ;
; M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|prefetch_valid_bits[0..3]            ; Stuck at GND due to stuck port data_in ;
; M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|lead_in_sram_address[4..9,12,15..17] ; Stuck at GND due to stuck port data_in ;
; M2:M2_unit|WriteS:WS|SRAM_address[17]                                           ; Stuck at GND due to stuck port data_in ;
; top_state~10                                                                    ; Lost fanout                            ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~10                                ; Lost fanout                            ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~14                                   ; Lost fanout                            ;
; M2:M2_unit|M2_S_state~8                                                         ; Lost fanout                            ;
; M2:M2_unit|M2_S_state~9                                                         ; Lost fanout                            ;
; M2:M2_unit|M2_S_state~10                                                        ; Lost fanout                            ;
; M2:M2_unit|M2_S_state~11                                                        ; Lost fanout                            ;
; M2:M2_unit|WriteS:WS|WRITE~13                                                   ; Lost fanout                            ;
; M2:M2_unit|WriteS:WS|WRITE~14                                                   ; Lost fanout                            ;
; M2:M2_unit|WriteS:WS|WRITE~15                                                   ; Lost fanout                            ;
; M2:M2_unit|M3:M3_unit|m3_state~6                                                ; Lost fanout                            ;
; M2:M2_unit|M3:M3_unit|m3_state~7                                                ; Lost fanout                            ;
; M2:M2_unit|M3:M3_unit|m3_state~8                                                ; Lost fanout                            ;
; M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|decode_state~12                      ; Lost fanout                            ;
; M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|reload_state~4                       ; Lost fanout                            ;
; M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|reload_state~5                       ; Lost fanout                            ;
; M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|reload_state~6                       ; Lost fanout                            ;
; M1:M1_unit|M1_S_state~25                                                        ; Lost fanout                            ;
; M1:M1_unit|M1_S_state~26                                                        ; Lost fanout                            ;
; M1:M1_unit|M1_S_state~27                                                        ; Lost fanout                            ;
; M1:M1_unit|M1_S_state~28                                                        ; Lost fanout                            ;
; M1:M1_unit|M1_S_state~29                                                        ; Lost fanout                            ;
; M2:M2_unit|ComputeS:ComputeS_unit|Addressing_counter[4]                         ; Lost fanout                            ;
; M2:M2_unit|ComputeT:ComputeT_unit|Addressing_counter[4]                         ; Lost fanout                            ;
; Total Number of Removed Registers = 202                                         ;                                        ;
+---------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1989  ;
; Number of registers using Synchronous Clear  ; 238   ;
; Number of registers using Synchronous Load   ; 328   ;
; Number of registers using Asynchronous Clear ; 1989  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1670  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; UART_SRAM_interface:UART_unit|SRAM_we_n                             ; 3       ;
; M1:M1_unit|SRAM_we_n                                                ; 2       ;
; M2:M2_unit|WriteS:WS|SRAM_we_n                                      ; 3       ;
; VGA_enable                                                          ; 14      ;
; SRAM_controller:SRAM_unit|SRAM_WE_N_O                               ; 17      ;
; SRAM_controller:SRAM_unit|SRAM_CE_N_O                               ; 1       ;
; SRAM_controller:SRAM_unit|SRAM_OE_N_O                               ; 1       ;
; UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|Empty ; 11      ;
; M1:M1_unit|even_cycle                                               ; 2       ;
; M1:M1_unit|new_row                                                  ; 4       ;
; M2:M2_unit|ComputeT:ComputeT_unit|first_cycle                       ; 5       ;
; PB_controller:PB_unit|clock_1kHz_buf                                ; 1       ;
; PB_controller:PB_unit|clock_1kHz                                    ; 3       ;
; M2:M2_unit|ComputeT:ComputeT_unit|T_DP_RAM_address_b[0]             ; 1       ;
; Total number of inverted registers = 14                             ;         ;
+---------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|decoded_coeff_internal[3]         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|zeros_to_write[6]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|prefetch_shift_reg[63]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|prefetch_shift_reg[10]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|prefetch_shift_reg[30]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|prefetch_shift_reg[38]            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|sram_offset[8]                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|bits_valid[6]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_write_data[7]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_write_data[11]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |project|M2:M2_unit|ComputeS:ComputeS_unit|S_DP_RAM_write_data_a[1]                   ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |project|M1:M1_unit|U9_m[3]                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M1:M1_unit|U5_p[7]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|M1:M1_unit|U7_p[1]                                                           ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |project|M1:M1_unit|V1_p[4]                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|M1:M1_unit|V3_p[0]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|M1:M1_unit|V7_p[5]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|zeros_to_write[0]                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |project|M2:M2_unit|ComputeS:ComputeS_unit|S_DP_RAM_write_data_a[11]                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |project|M2:M2_unit|ComputeS:ComputeS_unit|S_DP_RAM_write_data_a[20]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_unit|accU_prime[18]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_unit|accV_prime[6]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|M2:M2_unit|ComputeS:ComputeS_unit|S_DP_RAM_address_a[7]                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |project|M1:M1_unit|memory_offset_Y[1]                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|zeros_written[6]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|data_buffer[0] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|coeff_position[8]                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|lead_in_counter[0]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |project|M2:M2_unit|ComputeS:ComputeS_unit|row_set_counter[0]                         ;
; 5:1                ; 15 bits   ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|lead_in_sram_address[9]           ;
; 5:1                ; 39 bits   ; 117 LEs       ; 39 LEs               ; 78 LEs                 ; Yes        ; |project|M2:M2_unit|ComputeT:ComputeT_unit|T_DP_RAM_write_data_a[17]                  ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|VGA_green[7]                                     ;
; 6:1                ; 88 bits   ; 352 LEs       ; 88 LEs               ; 264 LEs                ; Yes        ; |project|M2:M2_unit|ComputeT:ComputeT_unit|Writebuff0[25]                             ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |project|M1:M1_unit|memory_offset_UV[8]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |project|M1:M1_unit|U9_p[2]                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |project|M1:M1_unit|V9_p[0]                                                           ;
; 6:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |project|UART_timer[14]                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |project|SRAM_controller:SRAM_unit|SRAM_ADDRESS_O[1]                                  ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|lead_in_sram_address[0]           ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |project|M2:M2_unit|WriteS:WS|SRAM_write_data[14]                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |project|M2:M2_unit|WriteS:WS|SRAM_address[0]                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|data_count[0]  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |project|M2:M2_unit|ComputeT:ComputeT_unit|row_set_counter[1]                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |project|M2:M2_unit|ComputeT:ComputeT_unit|column_counter[0]                          ;
; 7:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|SRAM_address[12]                               ;
; 5:1                ; 18 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |project|M1:M1_unit|memory_offset_RGB[6]                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |project|M2:M2_unit|WriteS:WS|ri[0]                                                   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|clock_count[0] ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |project|M2:M2_unit|Rblock_WS[0]                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |project|M2:M2_unit|Cblock_WS[0]                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|SRAM_address[1]                                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_unit|SRAM_write_data[0]                                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_unit|SRAM_write_data[13]                                               ;
; 8:1                ; 14 bits   ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |project|M2:M2_unit|WriteS:WS|SRAM_address[7]                                         ;
; 11:1               ; 16 bits   ; 112 LEs       ; 32 LEs               ; 80 LEs                 ; Yes        ; |project|VGA_SRAM_interface:VGA_unit|SRAM_address[15]                                 ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |project|M2:M2_unit|Rblock[4]                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |project|M2:M2_unit|Cblock[2]                                                         ;
; 20:1               ; 96 bits   ; 1248 LEs      ; 192 LEs              ; 1056 LEs               ; Yes        ; |project|M2:M2_unit|ComputeT:ComputeT_unit|Acc_T2[15]                                 ;
; 21:1               ; 5 bits    ; 70 LEs        ; 5 LEs                ; 65 LEs                 ; Yes        ; |project|M2:M2_unit|ComputeT:ComputeT_unit|Addressing_counter[4]                      ;
; 21:1               ; 8 bits    ; 112 LEs       ; 16 LEs               ; 96 LEs                 ; Yes        ; |project|M1:M1_unit|SRAM_address[2]                                                   ;
; 23:1               ; 96 bits   ; 1440 LEs      ; 192 LEs              ; 1248 LEs               ; Yes        ; |project|M2:M2_unit|ComputeS:ComputeS_unit|Acc_S1[20]                                 ;
; 23:1               ; 3 bits    ; 45 LEs        ; 6 LEs                ; 39 LEs                 ; Yes        ; |project|M1:M1_unit|SRAM_address[15]                                                  ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |project|M1:M1_unit|SRAM_address[12]                                                  ;
; 24:1               ; 5 bits    ; 80 LEs        ; 10 LEs               ; 70 LEs                 ; Yes        ; |project|M2:M2_unit|ComputeS:ComputeS_unit|Addressing_counter[4]                      ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_unit|M2_op_2[17]                                                       ;
; 5:1                ; 48 bits   ; 144 LEs       ; 96 LEs               ; 48 LEs                 ; Yes        ; |project|M1:M1_unit|M1_op_2[14]                                                       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |project|SRAM_controller:SRAM_unit|SRAM_write_data_buf[5]                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_unit|M2_op_2[7]                                                        ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |project|M1:M1_unit|M1_op_2[0]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |project|M2:M2_unit|address_b_S[5]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project|M2:M2_unit|address_a_S[0]                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |project|M2:M2_unit|WriteS:WS|Address_Sp_a                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |project|M2:M2_unit|address_a_C[0]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project|M1:M1_unit|V_prime_odd[0]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project|M1:M1_unit|U_prime_odd[4]                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |project|M2:M2_unit|mult_op2_b[4]                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |project|M2:M2_unit|M3:M3_unit|write_data_a_X[20]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |project|M2:M2_unit|M3:M3_unit|write_data_a_X[8]                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|M2:M2_unit|M3:M3_unit|address_a_X[2]                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |project|M2:M2_unit|mult_op2_a[10]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|M2:M2_unit|address_b_C[7]                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|M2:M2_unit|address_a_T[7]                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |project|M2:M2_unit|address_b_C[4]                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|M2:M2_unit|address_a_T[5]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |project|M2:M2_unit|mult_op1_a[14]                                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; No         ; |project|M2:M2_unit|mult_op2_c[12]                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |project|M2:M2_unit|address_a_C[2]                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |project|M2:M2_unit|mult_op1_c[4]                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |project|M2:M2_unit|M3:M3_unit|zz_ci                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |project|M2:M2_unit|M3:M3_unit|zz_ri                                                  ;
; 8:1                ; 10 bits   ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |project|SRAM_address[6]                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |project|SRAM_address[11]                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |project|Selector27                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |project|M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|Selector112                       ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |project|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|Selector3      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |project|UART_SRAM_interface:UART_unit|UART_SRAM_state                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |project|UART_SRAM_interface:UART_unit|UART_SRAM_state                                ;
; 16:1               ; 6 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; No         ; |project|M2:M2_unit|Selector24                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |project|M2:M2_unit|Selector27                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component|altsyncram_trk2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component|altsyncram_ers2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX|altsyncram:altsyncram_component|altsyncram_ers2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                               ;
+------------------------------------+------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                            ;
; WIDTH_A                            ; 32                     ; Signed Integer                                     ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                            ;
; WIDTH_B                            ; 32                     ; Signed Integer                                     ;
; WIDTHAD_B                          ; 8                      ; Signed Integer                                     ;
; NUMWORDS_B                         ; 256                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                            ;
; BYTE_SIZE                          ; 8                      ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; ../rtl/RAM_init.mif    ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_rlk2        ; Untyped                                            ;
+------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                               ;
+------------------------------------+------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                            ;
; WIDTH_A                            ; 32                     ; Signed Integer                                     ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                            ;
; WIDTH_B                            ; 32                     ; Signed Integer                                     ;
; WIDTHAD_B                          ; 8                      ; Signed Integer                                     ;
; NUMWORDS_B                         ; 256                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                            ;
; BYTE_SIZE                          ; 8                      ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; ../rtl/RAM_init_C.mif  ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_trk2        ; Untyped                                            ;
+------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                               ;
+------------------------------------+------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                            ;
; WIDTH_A                            ; 32                     ; Signed Integer                                     ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                            ;
; WIDTH_B                            ; 32                     ; Signed Integer                                     ;
; WIDTHAD_B                          ; 8                      ; Signed Integer                                     ;
; NUMWORDS_B                         ; 256                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                            ;
; BYTE_SIZE                          ; 8                      ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; ../rtl/RAM_init.mif    ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_rlk2        ; Untyped                                            ;
+------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2:M2_unit|M3:M3_unit|Decoder:decoder_inst ;
+--------------------+--------------------+-----------------------------------------------+
; Parameter Name     ; Value              ; Type                                          ;
+--------------------+--------------------+-----------------------------------------------+
; MIC19_BASE_ADDRESS ; 000110110000000000 ; Unsigned Binary                               ;
; BITSTREAM_OFFSET   ; 000000000000001010 ; Unsigned Binary                               ;
; SRAM_HEADER_OFFSET ; 000110110000001010 ; Unsigned Binary                               ;
; RELOAD_THRESHOLD   ; 101101             ; Unsigned Binary                               ;
; LUMA_BLOCK_SIZE    ; 100000000          ; Unsigned Binary                               ;
; CHROMA_BLOCK_SIZE  ; 001000000          ; Unsigned Binary                               ;
+--------------------+--------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; ../rtl/RAM_init.mif  ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ers2      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; ../rtl/RAM_init.mif  ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ers2      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit ;
+-----------------+----------------------------------+---------------------------------------------+
; Parameter Name  ; Value                            ; Type                                        ;
+-----------------+----------------------------------+---------------------------------------------+
; H_SYNC_CYC      ; 0001100000                       ; Unsigned Binary                             ;
; H_SYNC_BACK     ; 0000110000                       ; Unsigned Binary                             ;
; H_SYNC_ACT      ; 1010000000                       ; Unsigned Binary                             ;
; H_SYNC_TOTAL    ; 1100100000                       ; Unsigned Binary                             ;
; V_SYNC_CYC      ; 0000000010                       ; Unsigned Binary                             ;
; V_SYNC_BACK     ; 0000011111                       ; Unsigned Binary                             ;
; V_SYNC_ACT      ; 0111100000                       ; Unsigned Binary                             ;
; V_SYNC_TOTAL    ; 1000001100                       ; Unsigned Binary                             ;
; X_START         ; 0010010000                       ; Unsigned Binary                             ;
; Y_START         ; 0000100001                       ; Unsigned Binary                             ;
; PIPE_DELAY      ; 0                                ; Signed Integer                              ;
; X_DELAYED_START ; 00000000000000000000000010010000 ; Unsigned Binary                             ;
+-----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                          ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                       ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_100_PLL ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                       ;
; LOCK_LOW                      ; 1                               ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                       ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                       ;
; BANDWIDTH                     ; 0                               ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK0_MULTIPLY_BY              ; 2                               ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK0_DIVIDE_BY                ; 1                               ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                       ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                       ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                       ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                       ;
; VCO_MIN                       ; 0                               ; Untyped                                                       ;
; VCO_MAX                       ; 0                               ; Untyped                                                       ;
; VCO_CENTER                    ; 0                               ; Untyped                                                       ;
; PFD_MIN                       ; 0                               ; Untyped                                                       ;
; PFD_MAX                       ; 0                               ; Untyped                                                       ;
; M_INITIAL                     ; 0                               ; Untyped                                                       ;
; M                             ; 0                               ; Untyped                                                       ;
; N                             ; 1                               ; Untyped                                                       ;
; M2                            ; 1                               ; Untyped                                                       ;
; N2                            ; 1                               ; Untyped                                                       ;
; SS                            ; 1                               ; Untyped                                                       ;
; C0_HIGH                       ; 0                               ; Untyped                                                       ;
; C1_HIGH                       ; 0                               ; Untyped                                                       ;
; C2_HIGH                       ; 0                               ; Untyped                                                       ;
; C3_HIGH                       ; 0                               ; Untyped                                                       ;
; C4_HIGH                       ; 0                               ; Untyped                                                       ;
; C5_HIGH                       ; 0                               ; Untyped                                                       ;
; C6_HIGH                       ; 0                               ; Untyped                                                       ;
; C7_HIGH                       ; 0                               ; Untyped                                                       ;
; C8_HIGH                       ; 0                               ; Untyped                                                       ;
; C9_HIGH                       ; 0                               ; Untyped                                                       ;
; C0_LOW                        ; 0                               ; Untyped                                                       ;
; C1_LOW                        ; 0                               ; Untyped                                                       ;
; C2_LOW                        ; 0                               ; Untyped                                                       ;
; C3_LOW                        ; 0                               ; Untyped                                                       ;
; C4_LOW                        ; 0                               ; Untyped                                                       ;
; C5_LOW                        ; 0                               ; Untyped                                                       ;
; C6_LOW                        ; 0                               ; Untyped                                                       ;
; C7_LOW                        ; 0                               ; Untyped                                                       ;
; C8_LOW                        ; 0                               ; Untyped                                                       ;
; C9_LOW                        ; 0                               ; Untyped                                                       ;
; C0_INITIAL                    ; 0                               ; Untyped                                                       ;
; C1_INITIAL                    ; 0                               ; Untyped                                                       ;
; C2_INITIAL                    ; 0                               ; Untyped                                                       ;
; C3_INITIAL                    ; 0                               ; Untyped                                                       ;
; C4_INITIAL                    ; 0                               ; Untyped                                                       ;
; C5_INITIAL                    ; 0                               ; Untyped                                                       ;
; C6_INITIAL                    ; 0                               ; Untyped                                                       ;
; C7_INITIAL                    ; 0                               ; Untyped                                                       ;
; C8_INITIAL                    ; 0                               ; Untyped                                                       ;
; C9_INITIAL                    ; 0                               ; Untyped                                                       ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C0_PH                         ; 0                               ; Untyped                                                       ;
; C1_PH                         ; 0                               ; Untyped                                                       ;
; C2_PH                         ; 0                               ; Untyped                                                       ;
; C3_PH                         ; 0                               ; Untyped                                                       ;
; C4_PH                         ; 0                               ; Untyped                                                       ;
; C5_PH                         ; 0                               ; Untyped                                                       ;
; C6_PH                         ; 0                               ; Untyped                                                       ;
; C7_PH                         ; 0                               ; Untyped                                                       ;
; C8_PH                         ; 0                               ; Untyped                                                       ;
; C9_PH                         ; 0                               ; Untyped                                                       ;
; L0_HIGH                       ; 1                               ; Untyped                                                       ;
; L1_HIGH                       ; 1                               ; Untyped                                                       ;
; G0_HIGH                       ; 1                               ; Untyped                                                       ;
; G1_HIGH                       ; 1                               ; Untyped                                                       ;
; G2_HIGH                       ; 1                               ; Untyped                                                       ;
; G3_HIGH                       ; 1                               ; Untyped                                                       ;
; E0_HIGH                       ; 1                               ; Untyped                                                       ;
; E1_HIGH                       ; 1                               ; Untyped                                                       ;
; E2_HIGH                       ; 1                               ; Untyped                                                       ;
; E3_HIGH                       ; 1                               ; Untyped                                                       ;
; L0_LOW                        ; 1                               ; Untyped                                                       ;
; L1_LOW                        ; 1                               ; Untyped                                                       ;
; G0_LOW                        ; 1                               ; Untyped                                                       ;
; G1_LOW                        ; 1                               ; Untyped                                                       ;
; G2_LOW                        ; 1                               ; Untyped                                                       ;
; G3_LOW                        ; 1                               ; Untyped                                                       ;
; E0_LOW                        ; 1                               ; Untyped                                                       ;
; E1_LOW                        ; 1                               ; Untyped                                                       ;
; E2_LOW                        ; 1                               ; Untyped                                                       ;
; E3_LOW                        ; 1                               ; Untyped                                                       ;
; L0_INITIAL                    ; 1                               ; Untyped                                                       ;
; L1_INITIAL                    ; 1                               ; Untyped                                                       ;
; G0_INITIAL                    ; 1                               ; Untyped                                                       ;
; G1_INITIAL                    ; 1                               ; Untyped                                                       ;
; G2_INITIAL                    ; 1                               ; Untyped                                                       ;
; G3_INITIAL                    ; 1                               ; Untyped                                                       ;
; E0_INITIAL                    ; 1                               ; Untyped                                                       ;
; E1_INITIAL                    ; 1                               ; Untyped                                                       ;
; E2_INITIAL                    ; 1                               ; Untyped                                                       ;
; E3_INITIAL                    ; 1                               ; Untyped                                                       ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; L0_PH                         ; 0                               ; Untyped                                                       ;
; L1_PH                         ; 0                               ; Untyped                                                       ;
; G0_PH                         ; 0                               ; Untyped                                                       ;
; G1_PH                         ; 0                               ; Untyped                                                       ;
; G2_PH                         ; 0                               ; Untyped                                                       ;
; G3_PH                         ; 0                               ; Untyped                                                       ;
; E0_PH                         ; 0                               ; Untyped                                                       ;
; E1_PH                         ; 0                               ; Untyped                                                       ;
; E2_PH                         ; 0                               ; Untyped                                                       ;
; E3_PH                         ; 0                               ; Untyped                                                       ;
; M_PH                          ; 0                               ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                    ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; CBXI_PARAMETER                ; Clock_100_PLL_altpll            ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                    ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                                ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M1:M1_unit|lpm_mult:Mult3          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 47           ; Untyped             ;
; LPM_WIDTHR                                     ; 47           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_9dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M1:M1_unit|lpm_mult:Mult2          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 48           ; Untyped             ;
; LPM_WIDTHR                                     ; 48           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_bdt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M1:M1_unit|lpm_mult:Mult1          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 49           ; Untyped             ;
; LPM_WIDTHR                                     ; 49           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ddt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M1:M1_unit|lpm_mult:Mult0          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 49           ; Untyped             ;
; LPM_WIDTHR                                     ; 49           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_ddt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M2:M2_unit|lpm_mult:Mult2          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 48           ; Untyped             ;
; LPM_WIDTHR                                     ; 48           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M2:M2_unit|lpm_mult:Mult0          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 48           ; Untyped             ;
; LPM_WIDTHR                                     ; 48           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M2:M2_unit|lpm_mult:Mult1          ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 48           ; Untyped             ;
; LPM_WIDTHR                                     ; 48           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                ;
; Entity Instance                           ; M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 32                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 32                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 32                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 32                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 32                                                                               ;
;     -- NUMWORDS_B                         ; 256                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Value                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                  ;
; Entity Instance               ; SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                    ;
+---------------------------------------+---------------------------+
; Name                                  ; Value                     ;
+---------------------------------------+---------------------------+
; Number of entity instances            ; 7                         ;
; Entity Instance                       ; M1:M1_unit|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 15                        ;
;     -- LPM_WIDTHB                     ; 32                        ;
;     -- LPM_WIDTHP                     ; 47                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
; Entity Instance                       ; M1:M1_unit|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                        ;
;     -- LPM_WIDTHB                     ; 32                        ;
;     -- LPM_WIDTHP                     ; 48                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
; Entity Instance                       ; M1:M1_unit|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                        ;
;     -- LPM_WIDTHB                     ; 32                        ;
;     -- LPM_WIDTHP                     ; 49                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
; Entity Instance                       ; M1:M1_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                        ;
;     -- LPM_WIDTHB                     ; 32                        ;
;     -- LPM_WIDTHP                     ; 49                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
; Entity Instance                       ; M2:M2_unit|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                        ;
;     -- LPM_WIDTHB                     ; 32                        ;
;     -- LPM_WIDTHP                     ; 48                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
; Entity Instance                       ; M2:M2_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                        ;
;     -- LPM_WIDTHB                     ; 32                        ;
;     -- LPM_WIDTHP                     ; 48                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
; Entity Instance                       ; M2:M2_unit|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                        ;
;     -- LPM_WIDTHB                     ; 32                        ;
;     -- LPM_WIDTHP                     ; 48                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
+---------------------------------------+---------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "convert_hex_to_seven_segment:unit3" ;
+-----------------+-------+----------+---------------------------+
; Port            ; Type  ; Severity ; Details                   ;
+-----------------+-------+----------+---------------------------+
; hex_value[3..2] ; Input ; Info     ; Stuck at GND              ;
+-----------------+-------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX"                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"     ;
+---------------------------+-------+----------+--------------+
; Port                      ; Type  ; Severity ; Details      ;
+---------------------------+-------+----------+--------------+
; SRAM_base_address[17..16] ; Input ; Info     ; Stuck at VCC ;
; SRAM_base_address[12..9]  ; Input ; Info     ; Stuck at VCC ;
; SRAM_base_address[8..0]   ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[15]     ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[14]     ; Input ; Info     ; Stuck at VCC ;
; SRAM_base_address[13]     ; Input ; Info     ; Stuck at GND ;
+---------------------------+-------+----------+--------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX" ;
+-----------+-------+----------+---------------------------------------------+
; Port      ; Type  ; Severity ; Details                                     ;
+-----------+-------+----------+---------------------------------------------+
; data_b    ; Input ; Info     ; Stuck at GND                                ;
; wren_b    ; Input ; Info     ; Stuck at GND                                ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                ;
+-----------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP" ;
+-----------+-------+----------+-----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                       ;
+-----------+-------+----------+-----------------------------------------------+
; data_b    ; Input ; Info     ; Stuck at GND                                  ;
; wren_b    ; Input ; Info     ; Stuck at GND                                  ;
; byteena_b ; Input ; Info     ; Stuck at VCC                                  ;
+-----------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M2:M2_unit|M3:M3_unit"                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; SRAM_we_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "M2:M2_unit|dual_port_RAMW:RAM_instS" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                        ;
; wren_b ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "M2:M2_unit|dual_port_RAMC:RAM_instC" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                        ;
; data_b ; Input ; Info     ; Stuck at GND                        ;
; wren_a ; Input ; Info     ; Stuck at GND                        ;
; wren_b ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M2:M2_unit|dual_port_RAMT:RAM_instT"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "M2:M2_unit"                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Y_finished_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; U_finished_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 160                         ;
; cycloneiii_ff         ; 1989                        ;
;     CLR               ; 243                         ;
;     CLR SCLR          ; 44                          ;
;     CLR SLD           ; 32                          ;
;     ENA CLR           ; 1287                        ;
;     ENA CLR SCLR      ; 87                          ;
;     ENA CLR SCLR SLD  ; 107                         ;
;     ENA CLR SLD       ; 189                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 4980                        ;
;     arith             ; 1636                        ;
;         2 data inputs ; 568                         ;
;         3 data inputs ; 1068                        ;
;     normal            ; 3344                        ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 77                          ;
;         2 data inputs ; 300                         ;
;         3 data inputs ; 1067                        ;
;         4 data inputs ; 1888                        ;
; cycloneiii_mac_mult   ; 14                          ;
; cycloneiii_mac_out    ; 14                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 152                         ;
;                       ;                             ;
; Max LUT depth         ; 12.80                       ;
; Average LUT depth     ; 4.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Nov 25 20:30:57 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/Clock_100_PLL.v
    Info (12023): Found entity 1: Clock_100_PLL File: /home/hughek26/Desktop/project-group-80-thursday/rtl/Clock_100_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/convert_hex_to_seven_segment.sv
    Info (12023): Found entity 1: convert_hex_to_seven_segment File: /home/hughek26/Desktop/project-group-80-thursday/rtl/convert_hex_to_seven_segment.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv
    Info (12023): Found entity 1: project File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/UART_receive_controller.sv
    Info (12023): Found entity 1: UART_receive_controller File: /home/hughek26/Desktop/project-group-80-thursday/rtl/UART_receive_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/SRAM_controller.sv
    Info (12023): Found entity 1: SRAM_controller File: /home/hughek26/Desktop/project-group-80-thursday/rtl/SRAM_controller.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/VGA_controller.sv
    Info (12023): Found entity 1: VGA_controller File: /home/hughek26/Desktop/project-group-80-thursday/rtl/VGA_controller.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/PB_controller.sv
    Info (12023): Found entity 1: PB_controller File: /home/hughek26/Desktop/project-group-80-thursday/rtl/PB_controller.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/UART_SRAM_interface.sv
    Info (12023): Found entity 1: UART_SRAM_interface File: /home/hughek26/Desktop/project-group-80-thursday/rtl/UART_SRAM_interface.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/VGA_SRAM_interface.sv
    Info (12023): Found entity 1: VGA_SRAM_interface File: /home/hughek26/Desktop/project-group-80-thursday/rtl/VGA_SRAM_interface.sv Line: 17
Warning (12019): Can't analyze file -- file M1.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv
    Info (12023): Found entity 1: M1 File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv
    Info (12023): Found entity 1: M2 File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 6
Warning (12019): Can't analyze file -- file ../rtl/dual_port_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/FetchSP.sv
    Info (12023): Found entity 1: FetchSP File: /home/hughek26/Desktop/project-group-80-thursday/rtl/FetchSP.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMSP.v
    Info (12023): Found entity 1: dual_port_RAMSP File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMSP.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMC.v
    Info (12023): Found entity 1: dual_port_RAMC File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMC.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMW.v
    Info (12023): Found entity 1: dual_port_RAMW File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMW.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMT.v
    Info (12023): Found entity 1: dual_port_RAMT File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMT.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/ComputeS.sv
    Info (12023): Found entity 1: ComputeS File: /home/hughek26/Desktop/project-group-80-thursday/rtl/ComputeS.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/ComputeT.sv
    Info (12023): Found entity 1: ComputeT File: /home/hughek26/Desktop/project-group-80-thursday/rtl/ComputeT.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/WriteS.sv
    Info (12023): Found entity 1: WriteS File: /home/hughek26/Desktop/project-group-80-thursday/rtl/WriteS.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/M3.sv
    Info (12023): Found entity 1: M3 File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M3.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/ZZ_counter.sv
    Info (12023): Found entity 1: ZZ_counter File: /home/hughek26/Desktop/project-group-80-thursday/rtl/ZZ_counter.sv Line: 6
Warning (12019): Can't analyze file -- file ../rtl/dual_port_RAMX_test.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/Decoder.sv
    Info (12023): Found entity 1: Decoder File: /home/hughek26/Desktop/project-group-80-thursday/rtl/Decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMX.v
    Info (12023): Found entity 1: dual_port_RAMX File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMX.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/hughek26/Desktop/project-group-80-thursday/rtl/FetchSPX.sv
    Info (12023): Found entity 1: FetchSPX File: /home/hughek26/Desktop/project-group-80-thursday/rtl/FetchSPX.sv Line: 6
Info (12127): Elaborating entity "project" for the top level hierarchy
Info (12128): Elaborating entity "PB_controller" for hierarchy "PB_controller:PB_unit" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 103
Info (12128): Elaborating entity "M1" for hierarchy "M1:M1_unit" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 114
Info (12128): Elaborating entity "M2" for hierarchy "M2:M2_unit" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 127
Info (12128): Elaborating entity "dual_port_RAMT" for hierarchy "M2:M2_unit|dual_port_RAMT:RAM_instT" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMT.v Line: 62
Info (12130): Elaborated megafunction instantiation "M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMT.v Line: 62
Info (12133): Instantiated megafunction "M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component" with the following parameter: File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMT.v Line: 62
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/RAM_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rlk2.tdf
    Info (12023): Found entity 1: altsyncram_rlk2 File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_rlk2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rlk2" for hierarchy "M2:M2_unit|dual_port_RAMT:RAM_instT|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated" File: /usr/local/bin/Quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAMC" for hierarchy "M2:M2_unit|dual_port_RAMC:RAM_instC" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 200
Info (12128): Elaborating entity "altsyncram" for hierarchy "M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMC.v Line: 62
Info (12130): Elaborated megafunction instantiation "M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMC.v Line: 62
Info (12133): Instantiated megafunction "M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component" with the following parameter: File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMC.v Line: 62
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/RAM_init_C.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trk2.tdf
    Info (12023): Found entity 1: altsyncram_trk2 File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_trk2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_trk2" for hierarchy "M2:M2_unit|dual_port_RAMC:RAM_instC|altsyncram:altsyncram_component|altsyncram_trk2:auto_generated" File: /usr/local/bin/Quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAMW" for hierarchy "M2:M2_unit|dual_port_RAMW:RAM_instS" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 212
Info (12128): Elaborating entity "M3" for hierarchy "M2:M2_unit|M3:M3_unit" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 228
Info (12128): Elaborating entity "Decoder" for hierarchy "M2:M2_unit|M3:M3_unit|Decoder:decoder_inst" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M3.sv Line: 82
Info (10264): Verilog HDL Case Statement information at Decoder.sv(180): all case item expressions in this case statement are onehot File: /home/hughek26/Desktop/project-group-80-thursday/rtl/Decoder.sv Line: 180
Info (12128): Elaborating entity "dual_port_RAMSP" for hierarchy "M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M3.sv Line: 109
Info (12128): Elaborating entity "altsyncram" for hierarchy "M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMSP.v Line: 68
Info (12130): Elaborated megafunction instantiation "M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMSP.v Line: 68
Info (12133): Instantiated megafunction "M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component" with the following parameter: File: /home/hughek26/Desktop/project-group-80-thursday/rtl/dual_port_RAMSP.v Line: 68
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../rtl/RAM_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ers2.tdf
    Info (12023): Found entity 1: altsyncram_ers2 File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_ers2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ers2" for hierarchy "M2:M2_unit|M3:M3_unit|dual_port_RAMSP:RAM_instSP|altsyncram:altsyncram_component|altsyncram_ers2:auto_generated" File: /usr/local/bin/Quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAMX" for hierarchy "M2:M2_unit|M3:M3_unit|dual_port_RAMX:RAM_instX" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M3.sv Line: 123
Info (12128): Elaborating entity "ComputeT" for hierarchy "M2:M2_unit|ComputeT:ComputeT_unit" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 258
Warning (10036): Verilog HDL or VHDL warning at ComputeT.sv(52): object "last_row_set" assigned a value but never read File: /home/hughek26/Desktop/project-group-80-thursday/rtl/ComputeT.sv Line: 52
Warning (10036): Verilog HDL or VHDL warning at ComputeT.sv(65): object "T_base_address" assigned a value but never read File: /home/hughek26/Desktop/project-group-80-thursday/rtl/ComputeT.sv Line: 65
Info (12128): Elaborating entity "ComputeS" for hierarchy "M2:M2_unit|ComputeS:ComputeS_unit" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 285
Info (12128): Elaborating entity "WriteS" for hierarchy "M2:M2_unit|WriteS:WS" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 303
Info (12128): Elaborating entity "VGA_SRAM_interface" for hierarchy "VGA_SRAM_interface:VGA_unit" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 146
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/VGA_SRAM_interface.sv Line: 65
Info (12128): Elaborating entity "UART_SRAM_interface" for hierarchy "UART_SRAM_interface:UART_unit" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 160
Warning (10036): Verilog HDL or VHDL warning at UART_SRAM_interface.sv(37): object "new_line_count" assigned a value but never read File: /home/hughek26/Desktop/project-group-80-thursday/rtl/UART_SRAM_interface.sv Line: 37
Info (12128): Elaborating entity "UART_receive_controller" for hierarchy "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/UART_SRAM_interface.sv Line: 55
Info (12128): Elaborating entity "SRAM_controller" for hierarchy "SRAM_controller:SRAM_unit" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 178
Info (12128): Elaborating entity "Clock_100_PLL" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/SRAM_controller.sv Line: 61
Info (12128): Elaborating entity "altpll" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/Clock_100_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/Clock_100_PLL.v Line: 104
Info (12133): Instantiated megafunction "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" with the following parameter: File: /home/hughek26/Desktop/project-group-80-thursday/rtl/Clock_100_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_100_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/Clock_100_PLL_altpll.v
    Info (12023): Found entity 1: Clock_100_PLL_altpll File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/Clock_100_PLL_altpll.v Line: 31
Info (12128): Elaborating entity "Clock_100_PLL_altpll" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated" File: /usr/local/bin/Quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "convert_hex_to_seven_segment" for hierarchy "convert_hex_to_seven_segment:unit7" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 278
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated|q_a[24]" File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_rlk2.tdf Line: 881
        Warning (14320): Synthesized away node "M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated|q_a[25]" File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_rlk2.tdf Line: 916
        Warning (14320): Synthesized away node "M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated|q_a[26]" File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_rlk2.tdf Line: 951
        Warning (14320): Synthesized away node "M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated|q_a[27]" File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_rlk2.tdf Line: 986
        Warning (14320): Synthesized away node "M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated|q_a[28]" File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_rlk2.tdf Line: 1021
        Warning (14320): Synthesized away node "M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated|q_a[29]" File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_rlk2.tdf Line: 1056
        Warning (14320): Synthesized away node "M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated|q_a[30]" File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_rlk2.tdf Line: 1091
        Warning (14320): Synthesized away node "M2:M2_unit|dual_port_RAMW:RAM_instS|altsyncram:altsyncram_component|altsyncram_rlk2:auto_generated|q_a[31]" File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/altsyncram_rlk2.tdf Line: 1126
Info (278001): Inferred 7 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "M1:M1_unit|Mult3" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 566
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "M1:M1_unit|Mult2" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 565
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "M1:M1_unit|Mult1" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 564
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "M1:M1_unit|Mult0" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 563
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "M2:M2_unit|Mult2" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 46
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "M2:M2_unit|Mult0" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 44
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "M2:M2_unit|Mult1" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 45
Info (12130): Elaborated megafunction instantiation "M1:M1_unit|lpm_mult:Mult3" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 566
Info (12133): Instantiated megafunction "M1:M1_unit|lpm_mult:Mult3" with the following parameter: File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 566
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "47"
    Info (12134): Parameter "LPM_WIDTHR" = "47"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9dt.tdf
    Info (12023): Found entity 1: mult_9dt File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/mult_9dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "M1:M1_unit|lpm_mult:Mult2" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 565
Info (12133): Instantiated megafunction "M1:M1_unit|lpm_mult:Mult2" with the following parameter: File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 565
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf
    Info (12023): Found entity 1: mult_bdt File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/mult_bdt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "M1:M1_unit|lpm_mult:Mult1" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 564
Info (12133): Instantiated megafunction "M1:M1_unit|lpm_mult:Mult1" with the following parameter: File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 564
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "49"
    Info (12134): Parameter "LPM_WIDTHR" = "49"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ddt.tdf
    Info (12023): Found entity 1: mult_ddt File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/mult_ddt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "M1:M1_unit|lpm_mult:Mult0" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 563
Info (12133): Instantiated megafunction "M1:M1_unit|lpm_mult:Mult0" with the following parameter: File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M1.sv Line: 563
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "49"
    Info (12134): Parameter "LPM_WIDTHR" = "49"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "M2:M2_unit|lpm_mult:Mult2" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 46
Info (12133): Instantiated megafunction "M2:M2_unit|lpm_mult:Mult2" with the following parameter: File: /home/hughek26/Desktop/project-group-80-thursday/rtl/M2.sv Line: 46
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: /home/hughek26/Desktop/project-group-80-thursday/syn/db/mult_86t.tdf Line: 31
Info (13014): Ignored 294 buffer(s)
    Info (13019): Ignored 294 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/hughek26/Desktop/project-group-80-thursday/rtl/WriteS.sv Line: 13
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][1]" is stuck at GND File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 24
    Warning (13410): Pin "VGA_SYNC_O" is stuck at GND File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 32
    Warning (13410): Pin "SRAM_ADDRESS_O[18]" is stuck at GND File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 39
    Warning (13410): Pin "SRAM_ADDRESS_O[19]" is stuck at GND File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 39
    Warning (13410): Pin "UART_TX_O" is stuck at VCC File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 49
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "M2:M2_unit|M3:M3_unit|Decoder:decoder_inst|bitstream_buffer[0]~62" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/Decoder.sv Line: 254
Info (144001): Generated suppressed messages file /home/hughek26/Desktop/project-group-80-thursday/syn/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SWITCH_I[0]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[1]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[2]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[3]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[4]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[5]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[6]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[7]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[8]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[9]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[10]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[11]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[12]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[13]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[14]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[15]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
    Warning (15610): No output dependent on input pin "SWITCH_I[16]" File: /home/hughek26/Desktop/project-group-80-thursday/rtl/project.sv Line: 21
Info (21057): Implemented 5818 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 120 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 5477 logic cells
    Info (21064): Implemented 152 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 28 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 1061 megabytes
    Info: Processing ended: Tue Nov 25 20:31:16 2025
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/hughek26/Desktop/project-group-80-thursday/syn/output_files/project.map.smsg.


