{"Source Block": ["verilog-ethernet/rtl/eth_phy_10g_rx_if.v@153:173@HdlStmProcess", "    .state_out(prbs31_state)\n);\n\ninteger i;\n\nalways @* begin\n    rx_error_count_1_temp = 0;\n    rx_error_count_2_temp = 0;\n    for (i = 0; i < DATA_WIDTH; i = i + 1) begin\n        if (i & 1) begin\n            rx_error_count_1_temp = rx_error_count_1_temp + prbs31_data[i];\n        end else begin\n            rx_error_count_2_temp = rx_error_count_2_temp + prbs31_data[i];\n        end\n    end\nend\n\nalways @(posedge clk) begin\n    scrambler_state_reg <= scrambler_state;\n\n    encoded_rx_data_reg <= SCRAMBLER_DISABLE ? serdes_rx_data_int : descrambled_rx_data;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[161, "    for (i = 0; i < DATA_WIDTH; i = i + 1) begin\n"]], "Add": [[161, "    for (i = 0; i < DATA_WIDTH+HDR_WIDTH; i = i + 1) begin\n"]]}}