INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Achitech/vivado/PR_6/PR_6.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Achitech/vivado/PR_6/PR_6.srcs/sources_1/new/delitel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delitel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Achitech/vivado/PR_6/PR_6.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
