

================================================================
== Vivado HLS Report for 'concatenate1d_single_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config17_s'
================================================================
* Date:           Fri Feb  3 02:28:05 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.616 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      774|      774| 3.096 us | 3.096 us |  774|  774|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConcatLoop1  |      256|      256|         2|          1|          1|   256|    yes   |
        |- ConcatLoop2  |      128|      128|         2|          1|          1|   128|    yes   |
        |- OutputLoop   |      384|      384|         2|          1|          1|   384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      91|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        1|      -|        0|       0|    0|
|Multiplexer          |        -|      -|        -|     203|    -|
|Register             |        -|      -|       61|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        1|      0|       61|     294|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                                      Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |out_data_V_U  |concatenate1d_single_ap_fixed_ap_fixed_ap_fixed_8_2_5_3_0_config17_s_out_data_V  |        1|  0|   0|    0|   384|    8|     1|         3072|
    +--------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                                                                 |        1|  0|   0|    0|   384|    8|     1|         3072|
    +--------------+---------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_177_p2                     |     +    |      0|  0|   8|           8|           1|
    |i_7_fu_201_p2                     |     +    |      0|  0|   9|           9|           1|
    |i_fu_160_p2                       |     +    |      0|  0|   9|           9|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln481_fu_154_p2              |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln486_fu_171_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln491_fu_195_p2              |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  91|          68|          47|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  41|          8|    1|          8|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_124_p4  |   9|          2|    9|         18|
    |data1_V_V_blk_n               |   9|          2|    1|          2|
    |data2_V_V_blk_n               |   9|          2|    1|          2|
    |i1_0_reg_132                  |   9|          2|    8|         16|
    |i2_0_reg_143                  |   9|          2|    9|         18|
    |i_0_reg_120                   |   9|          2|    9|         18|
    |out_data_V_address0           |  21|          4|    9|         36|
    |out_data_V_d0                 |  15|          3|    8|         24|
    |real_start                    |   9|          2|    1|          2|
    |res_V_V_blk_n                 |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 203|         42|   61|        157|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  7|   0|    7|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |  1|   0|    1|          0|
    |i1_0_reg_132             |  8|   0|    8|          0|
    |i2_0_reg_143             |  9|   0|    9|          0|
    |i_0_reg_120              |  9|   0|    9|          0|
    |i_reg_216                |  9|   0|    9|          0|
    |icmp_ln481_reg_212       |  1|   0|    1|          0|
    |icmp_ln486_reg_221       |  1|   0|    1|          0|
    |icmp_ln491_reg_235       |  1|   0|    1|          0|
    |or_ln_reg_230            |  8|   0|    9|          1|
    |start_once_reg           |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 61|   0|   62|          1|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | concatenate1d_single<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config17> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | concatenate1d_single<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config17> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | concatenate1d_single<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config17> | return value |
|start_full_n       |  in |    1| ap_ctrl_hs | concatenate1d_single<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config17> | return value |
|ap_done            | out |    1| ap_ctrl_hs | concatenate1d_single<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config17> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | concatenate1d_single<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config17> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | concatenate1d_single<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config17> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | concatenate1d_single<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config17> | return value |
|start_out          | out |    1| ap_ctrl_hs | concatenate1d_single<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config17> | return value |
|start_write        | out |    1| ap_ctrl_hs | concatenate1d_single<ap_fixed,ap_fixed,ap_fixed<8,2,5,3,0>,config17> | return value |
|data1_V_V_dout     |  in |    8|   ap_fifo  |                               data1_V_V                              |    pointer   |
|data1_V_V_empty_n  |  in |    1|   ap_fifo  |                               data1_V_V                              |    pointer   |
|data1_V_V_read     | out |    1|   ap_fifo  |                               data1_V_V                              |    pointer   |
|data2_V_V_dout     |  in |    8|   ap_fifo  |                               data2_V_V                              |    pointer   |
|data2_V_V_empty_n  |  in |    1|   ap_fifo  |                               data2_V_V                              |    pointer   |
|data2_V_V_read     | out |    1|   ap_fifo  |                               data2_V_V                              |    pointer   |
|res_V_V_din        | out |    8|   ap_fifo  |                                res_V_V                               |    pointer   |
|res_V_V_full_n     |  in |    1|   ap_fifo  |                                res_V_V                               |    pointer   |
|res_V_V_write      | out |    1|   ap_fifo  |                                res_V_V                               |    pointer   |
+-------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

