# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: new/Nexys-4-DDR-Master.xdc

# IP: c:/Users/juan_/Documents/FPGA/IP/eucHW_0_7/eucHW_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==eucHW_0 || ORIG_REF_NAME==eucHW_0} -quiet] -quiet

# XDC: c:/Users/juan_/Documents/FPGA/IP/eucHW_0_7/constraints/eucHW_ooc.xdc
