# 8-Bit-Non-Pipelined-Processor
Design and Simulate a simple 8-bit processor without pipelining in Verilog HDL
