
Embedded_System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001283c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002178  080129e0  080129e0  000229e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014b58  08014b58  0003020c  2**0
                  CONTENTS
  4 .ARM          00000008  08014b58  08014b58  00024b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014b60  08014b60  0003020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014b60  08014b60  00024b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014b64  08014b64  00024b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08014b68  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c4c  2000020c  08014d74  0003020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004e58  08014d74  00034e58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025f52  00000000  00000000  0003023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000537c  00000000  00000000  0005618e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d98  00000000  00000000  0005b510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001bb0  00000000  00000000  0005d2a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c4b5  00000000  00000000  0005ee58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000295f8  00000000  00000000  0007b30d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ffeb  00000000  00000000  000a4905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001448f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000092bc  00000000  00000000  00144940  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000020c 	.word	0x2000020c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080129c4 	.word	0x080129c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000210 	.word	0x20000210
 80001dc:	080129c4 	.word	0x080129c4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Touch_binary */
  Touch_binaryHandle = osSemaphoreNew(1, 1, &Touch_binary_attributes);
 800100c:	4a21      	ldr	r2, [pc, #132]	; (8001094 <MX_FREERTOS_Init+0x8c>)
 800100e:	2101      	movs	r1, #1
 8001010:	2001      	movs	r0, #1
 8001012:	f008 fc8a 	bl	800992a <osSemaphoreNew>
 8001016:	4603      	mov	r3, r0
 8001018:	4a1f      	ldr	r2, [pc, #124]	; (8001098 <MX_FREERTOS_Init+0x90>)
 800101a:	6013      	str	r3, [r2, #0]

  /* creation of Uart_binary */
  Uart_binaryHandle = osSemaphoreNew(1, 1, &Uart_binary_attributes);
 800101c:	4a1f      	ldr	r2, [pc, #124]	; (800109c <MX_FREERTOS_Init+0x94>)
 800101e:	2101      	movs	r1, #1
 8001020:	2001      	movs	r0, #1
 8001022:	f008 fc82 	bl	800992a <osSemaphoreNew>
 8001026:	4603      	mov	r3, r0
 8001028:	4a1d      	ldr	r2, [pc, #116]	; (80010a0 <MX_FREERTOS_Init+0x98>)
 800102a:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of Timer02 */
  Timer02Handle = osTimerNew(LCD_Timeout, osTimerOnce, NULL, &Timer02_attributes);
 800102c:	4b1d      	ldr	r3, [pc, #116]	; (80010a4 <MX_FREERTOS_Init+0x9c>)
 800102e:	2200      	movs	r2, #0
 8001030:	2100      	movs	r1, #0
 8001032:	481d      	ldr	r0, [pc, #116]	; (80010a8 <MX_FREERTOS_Init+0xa0>)
 8001034:	f008 fb98 	bl	8009768 <osTimerNew>
 8001038:	4603      	mov	r3, r0
 800103a:	4a1c      	ldr	r2, [pc, #112]	; (80010ac <MX_FREERTOS_Init+0xa4>)
 800103c:	6013      	str	r3, [r2, #0]

  /* creation of Timer03 */
  Timer03Handle = osTimerNew(Measure_Timer, osTimerPeriodic, NULL, &Timer03_attributes);
 800103e:	4b1c      	ldr	r3, [pc, #112]	; (80010b0 <MX_FREERTOS_Init+0xa8>)
 8001040:	2200      	movs	r2, #0
 8001042:	2101      	movs	r1, #1
 8001044:	481b      	ldr	r0, [pc, #108]	; (80010b4 <MX_FREERTOS_Init+0xac>)
 8001046:	f008 fb8f 	bl	8009768 <osTimerNew>
 800104a:	4603      	mov	r3, r0
 800104c:	4a1a      	ldr	r2, [pc, #104]	; (80010b8 <MX_FREERTOS_Init+0xb0>)
 800104e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of SuperQueue */
  SuperQueueHandle = osMessageQueueNew (64, sizeof(uint16_t), &SuperQueue_attributes);
 8001050:	4a1a      	ldr	r2, [pc, #104]	; (80010bc <MX_FREERTOS_Init+0xb4>)
 8001052:	2102      	movs	r1, #2
 8001054:	2040      	movs	r0, #64	; 0x40
 8001056:	f008 fd87 	bl	8009b68 <osMessageQueueNew>
 800105a:	4603      	mov	r3, r0
 800105c:	4a18      	ldr	r2, [pc, #96]	; (80010c0 <MX_FREERTOS_Init+0xb8>)
 800105e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LCD */
  LCDHandle = osThreadNew(LCD_task, NULL, &LCD_attributes);
 8001060:	4a18      	ldr	r2, [pc, #96]	; (80010c4 <MX_FREERTOS_Init+0xbc>)
 8001062:	2100      	movs	r1, #0
 8001064:	4818      	ldr	r0, [pc, #96]	; (80010c8 <MX_FREERTOS_Init+0xc0>)
 8001066:	f008 fa7b 	bl	8009560 <osThreadNew>
 800106a:	4603      	mov	r3, r0
 800106c:	4a17      	ldr	r2, [pc, #92]	; (80010cc <MX_FREERTOS_Init+0xc4>)
 800106e:	6013      	str	r3, [r2, #0]

  /* creation of IRQ */
  IRQHandle = osThreadNew(IRQ_task, NULL, &IRQ_attributes);
 8001070:	4a17      	ldr	r2, [pc, #92]	; (80010d0 <MX_FREERTOS_Init+0xc8>)
 8001072:	2100      	movs	r1, #0
 8001074:	4817      	ldr	r0, [pc, #92]	; (80010d4 <MX_FREERTOS_Init+0xcc>)
 8001076:	f008 fa73 	bl	8009560 <osThreadNew>
 800107a:	4603      	mov	r3, r0
 800107c:	4a16      	ldr	r2, [pc, #88]	; (80010d8 <MX_FREERTOS_Init+0xd0>)
 800107e:	6013      	str	r3, [r2, #0]

  /* creation of Uart_user */
  Uart_userHandle = osThreadNew(Uart_task, NULL, &Uart_user_attributes);
 8001080:	4a16      	ldr	r2, [pc, #88]	; (80010dc <MX_FREERTOS_Init+0xd4>)
 8001082:	2100      	movs	r1, #0
 8001084:	4816      	ldr	r0, [pc, #88]	; (80010e0 <MX_FREERTOS_Init+0xd8>)
 8001086:	f008 fa6b 	bl	8009560 <osThreadNew>
 800108a:	4603      	mov	r3, r0
 800108c:	4a15      	ldr	r2, [pc, #84]	; (80010e4 <MX_FREERTOS_Init+0xdc>)
 800108e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}
 8001094:	0801317c 	.word	0x0801317c
 8001098:	200002a4 	.word	0x200002a4
 800109c:	0801318c 	.word	0x0801318c
 80010a0:	200002a8 	.word	0x200002a8
 80010a4:	0801315c 	.word	0x0801315c
 80010a8:	080016e1 	.word	0x080016e1
 80010ac:	2000029c 	.word	0x2000029c
 80010b0:	0801316c 	.word	0x0801316c
 80010b4:	0800172d 	.word	0x0800172d
 80010b8:	200002a0 	.word	0x200002a0
 80010bc:	08013144 	.word	0x08013144
 80010c0:	20000298 	.word	0x20000298
 80010c4:	080130d8 	.word	0x080130d8
 80010c8:	080010e9 	.word	0x080010e9
 80010cc:	2000028c 	.word	0x2000028c
 80010d0:	080130fc 	.word	0x080130fc
 80010d4:	08001531 	.word	0x08001531
 80010d8:	20000290 	.word	0x20000290
 80010dc:	08013120 	.word	0x08013120
 80010e0:	0800165d 	.word	0x0800165d
 80010e4:	20000294 	.word	0x20000294

080010e8 <LCD_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_LCD_task */
void LCD_task(void *argument)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08c      	sub	sp, #48	; 0x30
 80010ec:	af04      	add	r7, sp, #16
 80010ee:	6078      	str	r0, [r7, #4]
	char Strgbpm[4] ;
	char Strgspo2[4];
//	char *payload = {0};

	//Display
	ILI9341_Unselect();
 80010f0:	f001 fa4c 	bl	800258c <ILI9341_Unselect>
	ILI9341_TouchUnselect();
 80010f4:	f001 fe2a 	bl	8002d4c <ILI9341_TouchUnselect>
	ILI9341_Init();
 80010f8:	f001 fafa 	bl	80026f0 <ILI9341_Init>
	ILI9341_FillScreen(ILI9341_BLACK);
 80010fc:	2000      	movs	r0, #0
 80010fe:	f001 fe13 	bl	8002d28 <ILI9341_FillScreen>
	//Background
	ILI9341_WriteString(10, 10, "Embedded Design System 20231", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 8001102:	4bbb      	ldr	r3, [pc, #748]	; (80013f0 <LCD_task+0x308>)
 8001104:	2200      	movs	r2, #0
 8001106:	9202      	str	r2, [sp, #8]
 8001108:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800110c:	9201      	str	r2, [sp, #4]
 800110e:	685a      	ldr	r2, [r3, #4]
 8001110:	9200      	str	r2, [sp, #0]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4ab7      	ldr	r2, [pc, #732]	; (80013f4 <LCD_task+0x30c>)
 8001116:	210a      	movs	r1, #10
 8001118:	200a      	movs	r0, #10
 800111a:	f001 fd4a 	bl	8002bb2 <ILI9341_WriteString>
	ILI9341_WriteString(30, 40, "20202647", Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 800111e:	4bb6      	ldr	r3, [pc, #728]	; (80013f8 <LCD_task+0x310>)
 8001120:	2200      	movs	r2, #0
 8001122:	9202      	str	r2, [sp, #8]
 8001124:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001128:	9201      	str	r2, [sp, #4]
 800112a:	685a      	ldr	r2, [r3, #4]
 800112c:	9200      	str	r2, [sp, #0]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4ab2      	ldr	r2, [pc, #712]	; (80013fc <LCD_task+0x314>)
 8001132:	2128      	movs	r1, #40	; 0x28
 8001134:	201e      	movs	r0, #30
 8001136:	f001 fd3c 	bl	8002bb2 <ILI9341_WriteString>
	ILI9341_WriteString(235, 40, "20202543", Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 800113a:	4baf      	ldr	r3, [pc, #700]	; (80013f8 <LCD_task+0x310>)
 800113c:	2200      	movs	r2, #0
 800113e:	9202      	str	r2, [sp, #8]
 8001140:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001144:	9201      	str	r2, [sp, #4]
 8001146:	685a      	ldr	r2, [r3, #4]
 8001148:	9200      	str	r2, [sp, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4aac      	ldr	r2, [pc, #688]	; (8001400 <LCD_task+0x318>)
 800114e:	2128      	movs	r1, #40	; 0x28
 8001150:	20eb      	movs	r0, #235	; 0xeb
 8001152:	f001 fd2e 	bl	8002bb2 <ILI9341_WriteString>
	ILI9341_DrawLine(0, 55, 320, 55, ILI9341_WHITE);
 8001156:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	2337      	movs	r3, #55	; 0x37
 800115e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001162:	2137      	movs	r1, #55	; 0x37
 8001164:	2000      	movs	r0, #0
 8001166:	f001 fc2a 	bl	80029be <ILI9341_DrawLine>
	ILI9341_DrawLine(0, 200, 320, 200, ILI9341_WHITE);
 800116a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800116e:	9300      	str	r3, [sp, #0]
 8001170:	23c8      	movs	r3, #200	; 0xc8
 8001172:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001176:	21c8      	movs	r1, #200	; 0xc8
 8001178:	2000      	movs	r0, #0
 800117a:	f001 fc20 	bl	80029be <ILI9341_DrawLine>
	ILI9341_DrawLine(250, 55, 250, 200, ILI9341_WHITE);
 800117e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	23c8      	movs	r3, #200	; 0xc8
 8001186:	22fa      	movs	r2, #250	; 0xfa
 8001188:	2137      	movs	r1, #55	; 0x37
 800118a:	20fa      	movs	r0, #250	; 0xfa
 800118c:	f001 fc17 	bl	80029be <ILI9341_DrawLine>
	ILI9341_WriteString(10, 180, "Mode:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 8001190:	4b97      	ldr	r3, [pc, #604]	; (80013f0 <LCD_task+0x308>)
 8001192:	2200      	movs	r2, #0
 8001194:	9202      	str	r2, [sp, #8]
 8001196:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800119a:	9201      	str	r2, [sp, #4]
 800119c:	685a      	ldr	r2, [r3, #4]
 800119e:	9200      	str	r2, [sp, #0]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a98      	ldr	r2, [pc, #608]	; (8001404 <LCD_task+0x31c>)
 80011a4:	21b4      	movs	r1, #180	; 0xb4
 80011a6:	200a      	movs	r0, #10
 80011a8:	f001 fd03 	bl	8002bb2 <ILI9341_WriteString>
	ILI9341_WriteString(150, 180, "Hello", Font_11x18, ILI9341_YELLOW, ILI9341_BLACK);
 80011ac:	4b90      	ldr	r3, [pc, #576]	; (80013f0 <LCD_task+0x308>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	9202      	str	r2, [sp, #8]
 80011b2:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80011b6:	9201      	str	r2, [sp, #4]
 80011b8:	685a      	ldr	r2, [r3, #4]
 80011ba:	9200      	str	r2, [sp, #0]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a92      	ldr	r2, [pc, #584]	; (8001408 <LCD_task+0x320>)
 80011c0:	21b4      	movs	r1, #180	; 0xb4
 80011c2:	2096      	movs	r0, #150	; 0x96
 80011c4:	f001 fcf5 	bl	8002bb2 <ILI9341_WriteString>
	ILI9341_WriteString(100, 210, "MANDEVICES", Font_11x18, ILI9341_RED, ILI9341_BLACK);
 80011c8:	4b89      	ldr	r3, [pc, #548]	; (80013f0 <LCD_task+0x308>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	9202      	str	r2, [sp, #8]
 80011ce:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80011d2:	9201      	str	r2, [sp, #4]
 80011d4:	685a      	ldr	r2, [r3, #4]
 80011d6:	9200      	str	r2, [sp, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a8c      	ldr	r2, [pc, #560]	; (800140c <LCD_task+0x324>)
 80011dc:	21d2      	movs	r1, #210	; 0xd2
 80011de:	2064      	movs	r0, #100	; 0x64
 80011e0:	f001 fce7 	bl	8002bb2 <ILI9341_WriteString>

	//Data
	ILI9341_WriteString(10, 60, "Temperature:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 80011e4:	4b82      	ldr	r3, [pc, #520]	; (80013f0 <LCD_task+0x308>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	9202      	str	r2, [sp, #8]
 80011ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011ee:	9201      	str	r2, [sp, #4]
 80011f0:	685a      	ldr	r2, [r3, #4]
 80011f2:	9200      	str	r2, [sp, #0]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a86      	ldr	r2, [pc, #536]	; (8001410 <LCD_task+0x328>)
 80011f8:	213c      	movs	r1, #60	; 0x3c
 80011fa:	200a      	movs	r0, #10
 80011fc:	f001 fcd9 	bl	8002bb2 <ILI9341_WriteString>
	ftoa(Node_1.Temperature, StrgTemp, 1);
 8001200:	4b84      	ldr	r3, [pc, #528]	; (8001414 <LCD_task+0x32c>)
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	f107 0318 	add.w	r3, r7, #24
 800120a:	2101      	movs	r1, #1
 800120c:	4618      	mov	r0, r3
 800120e:	eeb0 0a67 	vmov.f32	s0, s15
 8001212:	f001 f8d1 	bl	80023b8 <ftoa>
	ILI9341_WriteString(150, 60, StrgTemp, Font_11x18, ILI9341_ORANGE, ILI9341_BLACK);
 8001216:	4b76      	ldr	r3, [pc, #472]	; (80013f0 <LCD_task+0x308>)
 8001218:	f107 0118 	add.w	r1, r7, #24
 800121c:	2200      	movs	r2, #0
 800121e:	9202      	str	r2, [sp, #8]
 8001220:	f64f 5220 	movw	r2, #64800	; 0xfd20
 8001224:	9201      	str	r2, [sp, #4]
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	9200      	str	r2, [sp, #0]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	460a      	mov	r2, r1
 800122e:	213c      	movs	r1, #60	; 0x3c
 8001230:	2096      	movs	r0, #150	; 0x96
 8001232:	f001 fcbe 	bl	8002bb2 <ILI9341_WriteString>

	ILI9341_WriteString(10, 90, "Humidity:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 8001236:	4b6e      	ldr	r3, [pc, #440]	; (80013f0 <LCD_task+0x308>)
 8001238:	2200      	movs	r2, #0
 800123a:	9202      	str	r2, [sp, #8]
 800123c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001240:	9201      	str	r2, [sp, #4]
 8001242:	685a      	ldr	r2, [r3, #4]
 8001244:	9200      	str	r2, [sp, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a73      	ldr	r2, [pc, #460]	; (8001418 <LCD_task+0x330>)
 800124a:	215a      	movs	r1, #90	; 0x5a
 800124c:	200a      	movs	r0, #10
 800124e:	f001 fcb0 	bl	8002bb2 <ILI9341_WriteString>
	intToStr((int)Node_1.Humidity, StrgHumd, 2);
 8001252:	4b70      	ldr	r3, [pc, #448]	; (8001414 <LCD_task+0x32c>)
 8001254:	edd3 7a01 	vldr	s15, [r3, #4]
 8001258:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800125c:	f107 0314 	add.w	r3, r7, #20
 8001260:	2202      	movs	r2, #2
 8001262:	4619      	mov	r1, r3
 8001264:	ee17 0a90 	vmov	r0, s15
 8001268:	f001 f902 	bl	8002470 <intToStr>
	ILI9341_WriteString(150, 90, StrgHumd, Font_11x18, ILI9341_BLUE, ILI9341_BLACK);
 800126c:	4b60      	ldr	r3, [pc, #384]	; (80013f0 <LCD_task+0x308>)
 800126e:	f107 0114 	add.w	r1, r7, #20
 8001272:	2200      	movs	r2, #0
 8001274:	9202      	str	r2, [sp, #8]
 8001276:	221f      	movs	r2, #31
 8001278:	9201      	str	r2, [sp, #4]
 800127a:	685a      	ldr	r2, [r3, #4]
 800127c:	9200      	str	r2, [sp, #0]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	460a      	mov	r2, r1
 8001282:	215a      	movs	r1, #90	; 0x5a
 8001284:	2096      	movs	r0, #150	; 0x96
 8001286:	f001 fc94 	bl	8002bb2 <ILI9341_WriteString>
	ILI9341_WriteString(180, 90, "%", Font_11x18, ILI9341_BLUE, ILI9341_BLACK);
 800128a:	4b59      	ldr	r3, [pc, #356]	; (80013f0 <LCD_task+0x308>)
 800128c:	2200      	movs	r2, #0
 800128e:	9202      	str	r2, [sp, #8]
 8001290:	221f      	movs	r2, #31
 8001292:	9201      	str	r2, [sp, #4]
 8001294:	685a      	ldr	r2, [r3, #4]
 8001296:	9200      	str	r2, [sp, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a60      	ldr	r2, [pc, #384]	; (800141c <LCD_task+0x334>)
 800129c:	215a      	movs	r1, #90	; 0x5a
 800129e:	20b4      	movs	r0, #180	; 0xb4
 80012a0:	f001 fc87 	bl	8002bb2 <ILI9341_WriteString>

	ILI9341_WriteString(10, 120, "BPM:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 80012a4:	4b52      	ldr	r3, [pc, #328]	; (80013f0 <LCD_task+0x308>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	9202      	str	r2, [sp, #8]
 80012aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012ae:	9201      	str	r2, [sp, #4]
 80012b0:	685a      	ldr	r2, [r3, #4]
 80012b2:	9200      	str	r2, [sp, #0]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a5a      	ldr	r2, [pc, #360]	; (8001420 <LCD_task+0x338>)
 80012b8:	2178      	movs	r1, #120	; 0x78
 80012ba:	200a      	movs	r0, #10
 80012bc:	f001 fc79 	bl	8002bb2 <ILI9341_WriteString>
	intToStr(Node_1.bpm, Strgbpm, 2);
 80012c0:	4b54      	ldr	r3, [pc, #336]	; (8001414 <LCD_task+0x32c>)
 80012c2:	7a1b      	ldrb	r3, [r3, #8]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f107 0310 	add.w	r3, r7, #16
 80012ca:	2202      	movs	r2, #2
 80012cc:	4619      	mov	r1, r3
 80012ce:	f001 f8cf 	bl	8002470 <intToStr>
	ILI9341_WriteString(150, 120, Strgbpm, Font_11x18, ILI9341_GREEN, ILI9341_BLACK);
 80012d2:	4b47      	ldr	r3, [pc, #284]	; (80013f0 <LCD_task+0x308>)
 80012d4:	f107 0110 	add.w	r1, r7, #16
 80012d8:	2200      	movs	r2, #0
 80012da:	9202      	str	r2, [sp, #8]
 80012dc:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80012e0:	9201      	str	r2, [sp, #4]
 80012e2:	685a      	ldr	r2, [r3, #4]
 80012e4:	9200      	str	r2, [sp, #0]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	460a      	mov	r2, r1
 80012ea:	2178      	movs	r1, #120	; 0x78
 80012ec:	2096      	movs	r0, #150	; 0x96
 80012ee:	f001 fc60 	bl	8002bb2 <ILI9341_WriteString>

	ILI9341_WriteString(10, 150, "Spo2:", Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 80012f2:	4b3f      	ldr	r3, [pc, #252]	; (80013f0 <LCD_task+0x308>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	9202      	str	r2, [sp, #8]
 80012f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012fc:	9201      	str	r2, [sp, #4]
 80012fe:	685a      	ldr	r2, [r3, #4]
 8001300:	9200      	str	r2, [sp, #0]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a47      	ldr	r2, [pc, #284]	; (8001424 <LCD_task+0x33c>)
 8001306:	2196      	movs	r1, #150	; 0x96
 8001308:	200a      	movs	r0, #10
 800130a:	f001 fc52 	bl	8002bb2 <ILI9341_WriteString>
	intToStr(Node_1.spo2, Strgspo2, 2);
 800130e:	4b41      	ldr	r3, [pc, #260]	; (8001414 <LCD_task+0x32c>)
 8001310:	7a5b      	ldrb	r3, [r3, #9]
 8001312:	4618      	mov	r0, r3
 8001314:	f107 030c 	add.w	r3, r7, #12
 8001318:	2202      	movs	r2, #2
 800131a:	4619      	mov	r1, r3
 800131c:	f001 f8a8 	bl	8002470 <intToStr>
	ILI9341_WriteString(150, 150, Strgspo2, Font_11x18, ILI9341_PINK, ILI9341_BLACK);
 8001320:	4b33      	ldr	r3, [pc, #204]	; (80013f0 <LCD_task+0x308>)
 8001322:	f107 010c 	add.w	r1, r7, #12
 8001326:	2200      	movs	r2, #0
 8001328:	9202      	str	r2, [sp, #8]
 800132a:	f64f 021f 	movw	r2, #63519	; 0xf81f
 800132e:	9201      	str	r2, [sp, #4]
 8001330:	685a      	ldr	r2, [r3, #4]
 8001332:	9200      	str	r2, [sp, #0]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	460a      	mov	r2, r1
 8001338:	2196      	movs	r1, #150	; 0x96
 800133a:	2096      	movs	r0, #150	; 0x96
 800133c:	f001 fc39 	bl	8002bb2 <ILI9341_WriteString>
//			ILI9341_FillCircle(Button_1.pos_x, Button_1.pos_y, Button_1.shape_r, ILI9341_RED);
//			ILI9341_DrawCircle(Button_1.pos_x, Button_1.pos_y, Button_1.shape_r/4, ILI9341_BLACK);
//		}
	//start timer and softimer
	//osTimerStart(Timer01Handle, ActionPeriod);
	osTimerStart(Timer02Handle, Timeout);
 8001340:	4b39      	ldr	r3, [pc, #228]	; (8001428 <LCD_task+0x340>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f64e 2160 	movw	r1, #60000	; 0xea60
 8001348:	4618      	mov	r0, r3
 800134a:	f008 fa89 	bl	8009860 <osTimerStart>
	osTimerStart(Timer03Handle, MeasurePeriod);
 800134e:	4b37      	ldr	r3, [pc, #220]	; (800142c <LCD_task+0x344>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f241 3188 	movw	r1, #5000	; 0x1388
 8001356:	4618      	mov	r0, r3
 8001358:	f008 fa82 	bl	8009860 <osTimerStart>
	//ILI9341_WriteString(150, 180, "Start Timer", Font_11x18, ILI9341_PINK, ILI9341_BLACK);

	HAL_TIM_Base_Start_IT(&htim11);
 800135c:	4834      	ldr	r0, [pc, #208]	; (8001430 <LCD_task+0x348>)
 800135e:	f006 fcf5 	bl	8007d4c <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  for(;;)
  {
	osThreadSuspend(LCDHandle);
 8001362:	4b34      	ldr	r3, [pc, #208]	; (8001434 <LCD_task+0x34c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4618      	mov	r0, r3
 8001368:	f008 f98c 	bl	8009684 <osThreadSuspend>
	Time_keeper.LCD_Time[0] = HAL_GetTick();
 800136c:	f001 fe12 	bl	8002f94 <HAL_GetTick>
 8001370:	4603      	mov	r3, r0
 8001372:	4a31      	ldr	r2, [pc, #196]	; (8001438 <LCD_task+0x350>)
 8001374:	6013      	str	r3, [r2, #0]
	//Update

	ftoa(Node_1.Temperature, StrgTemp, 1);
 8001376:	4b27      	ldr	r3, [pc, #156]	; (8001414 <LCD_task+0x32c>)
 8001378:	edd3 7a00 	vldr	s15, [r3]
 800137c:	f107 0318 	add.w	r3, r7, #24
 8001380:	2101      	movs	r1, #1
 8001382:	4618      	mov	r0, r3
 8001384:	eeb0 0a67 	vmov.f32	s0, s15
 8001388:	f001 f816 	bl	80023b8 <ftoa>
	ILI9341_WriteString(150, 60, StrgTemp, Font_11x18, ILI9341_ORANGE, ILI9341_BLACK);
 800138c:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <LCD_task+0x308>)
 800138e:	f107 0118 	add.w	r1, r7, #24
 8001392:	2200      	movs	r2, #0
 8001394:	9202      	str	r2, [sp, #8]
 8001396:	f64f 5220 	movw	r2, #64800	; 0xfd20
 800139a:	9201      	str	r2, [sp, #4]
 800139c:	685a      	ldr	r2, [r3, #4]
 800139e:	9200      	str	r2, [sp, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	460a      	mov	r2, r1
 80013a4:	213c      	movs	r1, #60	; 0x3c
 80013a6:	2096      	movs	r0, #150	; 0x96
 80013a8:	f001 fc03 	bl	8002bb2 <ILI9341_WriteString>

	intToStr((int)Node_1.Humidity, StrgHumd, 2);
 80013ac:	4b19      	ldr	r3, [pc, #100]	; (8001414 <LCD_task+0x32c>)
 80013ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80013b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	2202      	movs	r2, #2
 80013bc:	4619      	mov	r1, r3
 80013be:	ee17 0a90 	vmov	r0, s15
 80013c2:	f001 f855 	bl	8002470 <intToStr>
	ILI9341_WriteString(150, 90, StrgHumd, Font_11x18, ILI9341_BLUE, ILI9341_BLACK);
 80013c6:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <LCD_task+0x308>)
 80013c8:	f107 0114 	add.w	r1, r7, #20
 80013cc:	2200      	movs	r2, #0
 80013ce:	9202      	str	r2, [sp, #8]
 80013d0:	221f      	movs	r2, #31
 80013d2:	9201      	str	r2, [sp, #4]
 80013d4:	685a      	ldr	r2, [r3, #4]
 80013d6:	9200      	str	r2, [sp, #0]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	460a      	mov	r2, r1
 80013dc:	215a      	movs	r1, #90	; 0x5a
 80013de:	2096      	movs	r0, #150	; 0x96
 80013e0:	f001 fbe7 	bl	8002bb2 <ILI9341_WriteString>
	ILI9341_WriteString(180, 90, "%", Font_11x18, ILI9341_BLUE, ILI9341_BLACK);
 80013e4:	4b02      	ldr	r3, [pc, #8]	; (80013f0 <LCD_task+0x308>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	9202      	str	r2, [sp, #8]
 80013ea:	221f      	movs	r2, #31
 80013ec:	e026      	b.n	800143c <LCD_task+0x354>
 80013ee:	bf00      	nop
 80013f0:	20000024 	.word	0x20000024
 80013f4:	08012a34 	.word	0x08012a34
 80013f8:	2000001c 	.word	0x2000001c
 80013fc:	08012a54 	.word	0x08012a54
 8001400:	08012a60 	.word	0x08012a60
 8001404:	08012a6c 	.word	0x08012a6c
 8001408:	08012a74 	.word	0x08012a74
 800140c:	08012a7c 	.word	0x08012a7c
 8001410:	08012a88 	.word	0x08012a88
 8001414:	20000228 	.word	0x20000228
 8001418:	08012a98 	.word	0x08012a98
 800141c:	08012aa4 	.word	0x08012aa4
 8001420:	08012aa8 	.word	0x08012aa8
 8001424:	08012ab0 	.word	0x08012ab0
 8001428:	2000029c 	.word	0x2000029c
 800142c:	200002a0 	.word	0x200002a0
 8001430:	200003a4 	.word	0x200003a4
 8001434:	2000028c 	.word	0x2000028c
 8001438:	20000234 	.word	0x20000234
 800143c:	9201      	str	r2, [sp, #4]
 800143e:	685a      	ldr	r2, [r3, #4]
 8001440:	9200      	str	r2, [sp, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a33      	ldr	r2, [pc, #204]	; (8001514 <LCD_task+0x42c>)
 8001446:	215a      	movs	r1, #90	; 0x5a
 8001448:	20b4      	movs	r0, #180	; 0xb4
 800144a:	f001 fbb2 	bl	8002bb2 <ILI9341_WriteString>

	intToStr(Node_1.bpm, Strgbpm, 2);
 800144e:	4b32      	ldr	r3, [pc, #200]	; (8001518 <LCD_task+0x430>)
 8001450:	7a1b      	ldrb	r3, [r3, #8]
 8001452:	4618      	mov	r0, r3
 8001454:	f107 0310 	add.w	r3, r7, #16
 8001458:	2202      	movs	r2, #2
 800145a:	4619      	mov	r1, r3
 800145c:	f001 f808 	bl	8002470 <intToStr>
	ILI9341_WriteString(150, 120, Strgbpm, Font_11x18, ILI9341_GREEN, ILI9341_BLACK);
 8001460:	4b2e      	ldr	r3, [pc, #184]	; (800151c <LCD_task+0x434>)
 8001462:	f107 0110 	add.w	r1, r7, #16
 8001466:	2200      	movs	r2, #0
 8001468:	9202      	str	r2, [sp, #8]
 800146a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800146e:	9201      	str	r2, [sp, #4]
 8001470:	685a      	ldr	r2, [r3, #4]
 8001472:	9200      	str	r2, [sp, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	460a      	mov	r2, r1
 8001478:	2178      	movs	r1, #120	; 0x78
 800147a:	2096      	movs	r0, #150	; 0x96
 800147c:	f001 fb99 	bl	8002bb2 <ILI9341_WriteString>

	intToStr(Node_1.spo2, Strgspo2, 2);
 8001480:	4b25      	ldr	r3, [pc, #148]	; (8001518 <LCD_task+0x430>)
 8001482:	7a5b      	ldrb	r3, [r3, #9]
 8001484:	4618      	mov	r0, r3
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	2202      	movs	r2, #2
 800148c:	4619      	mov	r1, r3
 800148e:	f000 ffef 	bl	8002470 <intToStr>
	ILI9341_WriteString(150, 150, Strgspo2, Font_11x18, ILI9341_PINK, ILI9341_BLACK);
 8001492:	4b22      	ldr	r3, [pc, #136]	; (800151c <LCD_task+0x434>)
 8001494:	f107 010c 	add.w	r1, r7, #12
 8001498:	2200      	movs	r2, #0
 800149a:	9202      	str	r2, [sp, #8]
 800149c:	f64f 021f 	movw	r2, #63519	; 0xf81f
 80014a0:	9201      	str	r2, [sp, #4]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	9200      	str	r2, [sp, #0]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	460a      	mov	r2, r1
 80014aa:	2196      	movs	r1, #150	; 0x96
 80014ac:	2096      	movs	r0, #150	; 0x96
 80014ae:	f001 fb80 	bl	8002bb2 <ILI9341_WriteString>
	//check button state
	if (Button_1.state == 1)
 80014b2:	4b1b      	ldr	r3, [pc, #108]	; (8001520 <LCD_task+0x438>)
 80014b4:	7b1b      	ldrb	r3, [r3, #12]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d00f      	beq.n	80014da <LCD_task+0x3f2>
		{
			ILI9341_WriteString(260, 120, "Bad ", Font_11x18, ILI9341_RED, ILI9341_BLACK);
 80014ba:	4b18      	ldr	r3, [pc, #96]	; (800151c <LCD_task+0x434>)
 80014bc:	2200      	movs	r2, #0
 80014be:	9202      	str	r2, [sp, #8]
 80014c0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80014c4:	9201      	str	r2, [sp, #4]
 80014c6:	685a      	ldr	r2, [r3, #4]
 80014c8:	9200      	str	r2, [sp, #0]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a15      	ldr	r2, [pc, #84]	; (8001524 <LCD_task+0x43c>)
 80014ce:	2178      	movs	r1, #120	; 0x78
 80014d0:	f44f 7082 	mov.w	r0, #260	; 0x104
 80014d4:	f001 fb6d 	bl	8002bb2 <ILI9341_WriteString>
 80014d8:	e00e      	b.n	80014f8 <LCD_task+0x410>
//			ILI9341_FillCircle(Button_1.pos_x, Button_1.pos_y + 0.5, Button_1.shape_r, ILI9341_BLUE);
//			ILI9341_DrawCircle(Button_1.pos_x, Button_1.pos_y, Button_1.shape_r/4, ILI9341_BLACK);
		}
	else
		{
			ILI9341_WriteString(260, 120 , "Good", Font_11x18, ILI9341_GREEN, ILI9341_BLACK);
 80014da:	4b10      	ldr	r3, [pc, #64]	; (800151c <LCD_task+0x434>)
 80014dc:	2200      	movs	r2, #0
 80014de:	9202      	str	r2, [sp, #8]
 80014e0:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80014e4:	9201      	str	r2, [sp, #4]
 80014e6:	685a      	ldr	r2, [r3, #4]
 80014e8:	9200      	str	r2, [sp, #0]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a0e      	ldr	r2, [pc, #56]	; (8001528 <LCD_task+0x440>)
 80014ee:	2178      	movs	r1, #120	; 0x78
 80014f0:	f44f 7082 	mov.w	r0, #260	; 0x104
 80014f4:	f001 fb5d 	bl	8002bb2 <ILI9341_WriteString>
//	sprintf(payload, "{temp}: %2.2f, {humd}: %2f %, {bpm}: %2d, {spo2}: %2d \r\n", Node_1.Temperature, Node_1.Humidity, Node_1.bpm, Node_1.spo2);
//	HAL_UART_Transmit(&huart2, (uint8_t *) payload, strlen(payload), 200);

//	memset(payload, 0, strlen(payload));

	Time_keeper.LCD_Time[1] = HAL_GetTick();
 80014f8:	f001 fd4c 	bl	8002f94 <HAL_GetTick>
 80014fc:	4603      	mov	r3, r0
 80014fe:	4a0b      	ldr	r2, [pc, #44]	; (800152c <LCD_task+0x444>)
 8001500:	6053      	str	r3, [r2, #4]
	Time_keeper.LCD_Time[2] = Time_keeper.LCD_Time[1] - Time_keeper.LCD_Time[0];
 8001502:	4b0a      	ldr	r3, [pc, #40]	; (800152c <LCD_task+0x444>)
 8001504:	685a      	ldr	r2, [r3, #4]
 8001506:	4b09      	ldr	r3, [pc, #36]	; (800152c <LCD_task+0x444>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	4a07      	ldr	r2, [pc, #28]	; (800152c <LCD_task+0x444>)
 800150e:	6093      	str	r3, [r2, #8]
	osThreadSuspend(LCDHandle);
 8001510:	e727      	b.n	8001362 <LCD_task+0x27a>
 8001512:	bf00      	nop
 8001514:	08012aa4 	.word	0x08012aa4
 8001518:	20000228 	.word	0x20000228
 800151c:	20000024 	.word	0x20000024
 8001520:	20000004 	.word	0x20000004
 8001524:	08012ab8 	.word	0x08012ab8
 8001528:	08012ac0 	.word	0x08012ac0
 800152c:	20000234 	.word	0x20000234

08001530 <IRQ_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_IRQ_task */
void IRQ_task(void *argument)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IRQ_task */
	uint32_t currentTick = 0, lastTick = 0;
 8001538:	2300      	movs	r3, #0
 800153a:	60bb      	str	r3, [r7, #8]
 800153c:	2300      	movs	r3, #0
 800153e:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	if (osSemaphoreAcquire(Touch_binaryHandle, portMAX_DELAY) == osOK)
 8001540:	4b3a      	ldr	r3, [pc, #232]	; (800162c <IRQ_task+0xfc>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f04f 31ff 	mov.w	r1, #4294967295
 8001548:	4618      	mov	r0, r3
 800154a:	f008 fa77 	bl	8009a3c <osSemaphoreAcquire>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d1f5      	bne.n	8001540 <IRQ_task+0x10>
	{
		Time_keeper.IRQ_Time[0] = HAL_GetTick();
 8001554:	f001 fd1e 	bl	8002f94 <HAL_GetTick>
 8001558:	4603      	mov	r3, r0
 800155a:	4a35      	ldr	r2, [pc, #212]	; (8001630 <IRQ_task+0x100>)
 800155c:	60d3      	str	r3, [r2, #12]
		osDelay(100);
 800155e:	2064      	movs	r0, #100	; 0x64
 8001560:	f008 f8d2 	bl	8009708 <osDelay>

		//debounce irq touch
		currentTick = HAL_GetTick();
 8001564:	f001 fd16 	bl	8002f94 <HAL_GetTick>
 8001568:	60b8      	str	r0, [r7, #8]
		if ((HAL_GPIO_ReadPin(T_IRQ_GPIO_Port, T_IRQ_Pin) == 0) && (currentTick - lastTick > 500))
 800156a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800156e:	4831      	ldr	r0, [pc, #196]	; (8001634 <IRQ_task+0x104>)
 8001570:	f002 fac4 	bl	8003afc <HAL_GPIO_ReadPin>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1e2      	bne.n	8001540 <IRQ_task+0x10>
 800157a:	68ba      	ldr	r2, [r7, #8]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001584:	d9dc      	bls.n	8001540 <IRQ_task+0x10>
		{
			osThreadResume(LCDHandle);
 8001586:	4b2c      	ldr	r3, [pc, #176]	; (8001638 <IRQ_task+0x108>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f008 f89b 	bl	80096c6 <osThreadResume>
			HAL_UART_Transmit(&huart2, (uint8_t *) "\x1b[32m[Action]: Touch\r\n", 24, 10);
 8001590:	230a      	movs	r3, #10
 8001592:	2218      	movs	r2, #24
 8001594:	4929      	ldr	r1, [pc, #164]	; (800163c <IRQ_task+0x10c>)
 8001596:	482a      	ldr	r0, [pc, #168]	; (8001640 <IRQ_task+0x110>)
 8001598:	f006 fee4 	bl	8008364 <HAL_UART_Transmit>
			lastTick = currentTick;
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	60fb      	str	r3, [r7, #12]

			//init spi touch
			HAL_SPI_DeInit(&hspi1);
 80015a0:	4828      	ldr	r0, [pc, #160]	; (8001644 <IRQ_task+0x114>)
 80015a2:	f005 ff8d 	bl	80074c0 <HAL_SPI_DeInit>
			hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80015a6:	4b27      	ldr	r3, [pc, #156]	; (8001644 <IRQ_task+0x114>)
 80015a8:	2230      	movs	r2, #48	; 0x30
 80015aa:	61da      	str	r2, [r3, #28]
			HAL_SPI_Init(&hspi1);
 80015ac:	4825      	ldr	r0, [pc, #148]	; (8001644 <IRQ_task+0x114>)
 80015ae:	f005 fdf3 	bl	8007198 <HAL_SPI_Init>
//			ILI9341_WriteString(x, y, "touch", Font_11x18, ILI9341_GREEN, ILI9341_BLACK);
//			HAL_SPI_DeInit(&hspi2);
//			hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
//			HAL_SPI_Init(&hspi2);
			//reset Timeout Timer
			osTimerStop(Timer02Handle);
 80015b2:	4b25      	ldr	r3, [pc, #148]	; (8001648 <IRQ_task+0x118>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f008 f980 	bl	80098bc <osTimerStop>
			osTimerStart(Timer02Handle, 100);
 80015bc:	4b22      	ldr	r3, [pc, #136]	; (8001648 <IRQ_task+0x118>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2164      	movs	r1, #100	; 0x64
 80015c2:	4618      	mov	r0, r3
 80015c4:	f008 f94c 	bl	8009860 <osTimerStart>

			//Handle touch
			if (Mode == SLEEP)
 80015c8:	4b20      	ldr	r3, [pc, #128]	; (800164c <IRQ_task+0x11c>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d113      	bne.n	80015f8 <IRQ_task+0xc8>
			{
				Mode = ACTIVE;
 80015d0:	4b1e      	ldr	r3, [pc, #120]	; (800164c <IRQ_task+0x11c>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, 1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2102      	movs	r1, #2
 80015da:	481d      	ldr	r0, [pc, #116]	; (8001650 <IRQ_task+0x120>)
 80015dc:	f002 fab4 	bl	8003b48 <HAL_GPIO_WritePin>
				HAL_UART_Transmit(&huart2, (uint8_t *) "\x1b[32m[Action]: Wake\r\n", 23, 10);
 80015e0:	230a      	movs	r3, #10
 80015e2:	2217      	movs	r2, #23
 80015e4:	491b      	ldr	r1, [pc, #108]	; (8001654 <IRQ_task+0x124>)
 80015e6:	4816      	ldr	r0, [pc, #88]	; (8001640 <IRQ_task+0x110>)
 80015e8:	f006 febc 	bl	8008364 <HAL_UART_Transmit>
				osThreadResume(LCDHandle);
 80015ec:	4b12      	ldr	r3, [pc, #72]	; (8001638 <IRQ_task+0x108>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4618      	mov	r0, r3
 80015f2:	f008 f868 	bl	80096c6 <osThreadResume>
 80015f6:	e005      	b.n	8001604 <IRQ_task+0xd4>
			}
			else
			{
				HAL_UART_Transmit(&huart2, (uint8_t *) "\x1b[32m[Action]: Active\r\n", 24, 10);
 80015f8:	230a      	movs	r3, #10
 80015fa:	2218      	movs	r2, #24
 80015fc:	4916      	ldr	r1, [pc, #88]	; (8001658 <IRQ_task+0x128>)
 80015fe:	4810      	ldr	r0, [pc, #64]	; (8001640 <IRQ_task+0x110>)
 8001600:	f006 feb0 	bl	8008364 <HAL_UART_Transmit>
			}
			osTimerStart(Timer02Handle, Timeout);
 8001604:	4b10      	ldr	r3, [pc, #64]	; (8001648 <IRQ_task+0x118>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f64e 2160 	movw	r1, #60000	; 0xea60
 800160c:	4618      	mov	r0, r3
 800160e:	f008 f927 	bl	8009860 <osTimerStart>
			Time_keeper.IRQ_Time[1] = HAL_GetTick();
 8001612:	f001 fcbf 	bl	8002f94 <HAL_GetTick>
 8001616:	4603      	mov	r3, r0
 8001618:	4a05      	ldr	r2, [pc, #20]	; (8001630 <IRQ_task+0x100>)
 800161a:	6113      	str	r3, [r2, #16]
			Time_keeper.IRQ_Time[2] = Time_keeper.IRQ_Time[1] - Time_keeper.IRQ_Time[0];
 800161c:	4b04      	ldr	r3, [pc, #16]	; (8001630 <IRQ_task+0x100>)
 800161e:	691a      	ldr	r2, [r3, #16]
 8001620:	4b03      	ldr	r3, [pc, #12]	; (8001630 <IRQ_task+0x100>)
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	4a02      	ldr	r2, [pc, #8]	; (8001630 <IRQ_task+0x100>)
 8001628:	6153      	str	r3, [r2, #20]
	if (osSemaphoreAcquire(Touch_binaryHandle, portMAX_DELAY) == osOK)
 800162a:	e789      	b.n	8001540 <IRQ_task+0x10>
 800162c:	200002a4 	.word	0x200002a4
 8001630:	20000234 	.word	0x20000234
 8001634:	40020000 	.word	0x40020000
 8001638:	2000028c 	.word	0x2000028c
 800163c:	08012ac8 	.word	0x08012ac8
 8001640:	200003ec 	.word	0x200003ec
 8001644:	20000300 	.word	0x20000300
 8001648:	2000029c 	.word	0x2000029c
 800164c:	20000000 	.word	0x20000000
 8001650:	40020400 	.word	0x40020400
 8001654:	08012ae0 	.word	0x08012ae0
 8001658:	08012af8 	.word	0x08012af8

0800165c <Uart_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Uart_task */
void Uart_task(void *argument)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Uart_task */

	HAL_UART_Transmit(&huart2, (uint8_t *) EDS_INFO, 282, 50);
 8001664:	2332      	movs	r3, #50	; 0x32
 8001666:	f44f 728d 	mov.w	r2, #282	; 0x11a
 800166a:	4916      	ldr	r1, [pc, #88]	; (80016c4 <Uart_task+0x68>)
 800166c:	4816      	ldr	r0, [pc, #88]	; (80016c8 <Uart_task+0x6c>)
 800166e:	f006 fe79 	bl	8008364 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t *) EDS_INFO_FM, 143, 50);
 8001672:	2332      	movs	r3, #50	; 0x32
 8001674:	228f      	movs	r2, #143	; 0x8f
 8001676:	4915      	ldr	r1, [pc, #84]	; (80016cc <Uart_task+0x70>)
 8001678:	4813      	ldr	r0, [pc, #76]	; (80016c8 <Uart_task+0x6c>)
 800167a:	f006 fe73 	bl	8008364 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t *) "[Action]: Init..\r\n", 18, 10);
 800167e:	230a      	movs	r3, #10
 8001680:	2212      	movs	r2, #18
 8001682:	4913      	ldr	r1, [pc, #76]	; (80016d0 <Uart_task+0x74>)
 8001684:	4810      	ldr	r0, [pc, #64]	; (80016c8 <Uart_task+0x6c>)
 8001686:	f006 fe6d 	bl	8008364 <HAL_UART_Transmit>
  /* Infinite loop */
  for(;;)
  {
	  if (osSemaphoreAcquire(Uart_binaryHandle, osWaitForever) == osOK)
 800168a:	4b12      	ldr	r3, [pc, #72]	; (80016d4 <Uart_task+0x78>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f04f 31ff 	mov.w	r1, #4294967295
 8001692:	4618      	mov	r0, r3
 8001694:	f008 f9d2 	bl	8009a3c <osSemaphoreAcquire>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1f5      	bne.n	800168a <Uart_task+0x2e>
		  {
		  	  HAL_UART_Transmit(&huart2, (uint8_t *) action, sizeof(action), 10);
 800169e:	230a      	movs	r3, #10
 80016a0:	2232      	movs	r2, #50	; 0x32
 80016a2:	490d      	ldr	r1, [pc, #52]	; (80016d8 <Uart_task+0x7c>)
 80016a4:	4808      	ldr	r0, [pc, #32]	; (80016c8 <Uart_task+0x6c>)
 80016a6:	f006 fe5d 	bl	8008364 <HAL_UART_Transmit>
		  	  memset(action, 0, sizeof(action));
 80016aa:	2232      	movs	r2, #50	; 0x32
 80016ac:	2100      	movs	r1, #0
 80016ae:	480a      	ldr	r0, [pc, #40]	; (80016d8 <Uart_task+0x7c>)
 80016b0:	f00b fe8f 	bl	800d3d2 <memset>
		  	  HAL_UART_Transmit(&huart2, (uint8_t *) "[Action]: Acquire\r\n", 19, 10);
 80016b4:	230a      	movs	r3, #10
 80016b6:	2213      	movs	r2, #19
 80016b8:	4908      	ldr	r1, [pc, #32]	; (80016dc <Uart_task+0x80>)
 80016ba:	4803      	ldr	r0, [pc, #12]	; (80016c8 <Uart_task+0x6c>)
 80016bc:	f006 fe52 	bl	8008364 <HAL_UART_Transmit>
	  if (osSemaphoreAcquire(Uart_binaryHandle, osWaitForever) == osOK)
 80016c0:	e7e3      	b.n	800168a <Uart_task+0x2e>
 80016c2:	bf00      	nop
 80016c4:	08012b10 	.word	0x08012b10
 80016c8:	200003ec 	.word	0x200003ec
 80016cc:	08012c2c 	.word	0x08012c2c
 80016d0:	08012cbc 	.word	0x08012cbc
 80016d4:	200002a8 	.word	0x200002a8
 80016d8:	20000258 	.word	0x20000258
 80016dc:	08012cd0 	.word	0x08012cd0

080016e0 <LCD_Timeout>:
  /* USER CODE END Uart_task */
}

/* LCD_Timeout function */
void LCD_Timeout(void *argument)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LCD_Timeout */
	HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, 0);
 80016e8:	2200      	movs	r2, #0
 80016ea:	2102      	movs	r1, #2
 80016ec:	480a      	ldr	r0, [pc, #40]	; (8001718 <LCD_Timeout+0x38>)
 80016ee:	f002 fa2b 	bl	8003b48 <HAL_GPIO_WritePin>
	Mode = SLEEP;
 80016f2:	4b0a      	ldr	r3, [pc, #40]	; (800171c <LCD_Timeout+0x3c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *) "\x1B[34m[Action]: Sleep\r\n", 24, 50);
 80016f8:	2332      	movs	r3, #50	; 0x32
 80016fa:	2218      	movs	r2, #24
 80016fc:	4908      	ldr	r1, [pc, #32]	; (8001720 <LCD_Timeout+0x40>)
 80016fe:	4809      	ldr	r0, [pc, #36]	; (8001724 <LCD_Timeout+0x44>)
 8001700:	f006 fe30 	bl	8008364 <HAL_UART_Transmit>
	osThreadSuspend(LCDHandle);
 8001704:	4b08      	ldr	r3, [pc, #32]	; (8001728 <LCD_Timeout+0x48>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4618      	mov	r0, r3
 800170a:	f007 ffbb 	bl	8009684 <osThreadSuspend>
  /* USER CODE END LCD_Timeout */
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40020400 	.word	0x40020400
 800171c:	20000000 	.word	0x20000000
 8001720:	08012ce4 	.word	0x08012ce4
 8001724:	200003ec 	.word	0x200003ec
 8001728:	2000028c 	.word	0x2000028c

0800172c <Measure_Timer>:

/* Measure_Timer function */
void Measure_Timer(void *argument)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af04      	add	r7, sp, #16
 8001732:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Measure_Timer */

	ILI9341_WriteString(150, 180, "Measure", Font_11x18, ILI9341_YELLOW, ILI9341_BLACK);
 8001734:	4b22      	ldr	r3, [pc, #136]	; (80017c0 <Measure_Timer+0x94>)
 8001736:	2200      	movs	r2, #0
 8001738:	9202      	str	r2, [sp, #8]
 800173a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800173e:	9201      	str	r2, [sp, #4]
 8001740:	685a      	ldr	r2, [r3, #4]
 8001742:	9200      	str	r2, [sp, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a1f      	ldr	r2, [pc, #124]	; (80017c4 <Measure_Timer+0x98>)
 8001748:	21b4      	movs	r1, #180	; 0xb4
 800174a:	2096      	movs	r0, #150	; 0x96
 800174c:	f001 fa31 	bl	8002bb2 <ILI9341_WriteString>
	Time_keeper.Measure_Time[0] = HAL_GetTick();
 8001750:	f001 fc20 	bl	8002f94 <HAL_GetTick>
 8001754:	4603      	mov	r3, r0
 8001756:	4a1c      	ldr	r2, [pc, #112]	; (80017c8 <Measure_Timer+0x9c>)
 8001758:	6193      	str	r3, [r2, #24]
	HAL_UART_Transmit(&huart2, (uint8_t *) "\x1B[31m[Action]: Measure\r\n", 26, 100);
 800175a:	2364      	movs	r3, #100	; 0x64
 800175c:	221a      	movs	r2, #26
 800175e:	491b      	ldr	r1, [pc, #108]	; (80017cc <Measure_Timer+0xa0>)
 8001760:	481b      	ldr	r0, [pc, #108]	; (80017d0 <Measure_Timer+0xa4>)
 8001762:	f006 fdff 	bl	8008364 <HAL_UART_Transmit>


	max30102_init();
 8001766:	f001 fafd 	bl	8002d64 <max30102_init>
   	//uint16_t Presence = DHT_Check_Response ();
//	uint8_t temp = DHT.Temperature;
//	sprintf(str, "temp: %ld\r\n", temp);


	Time_keeper.Measure_Time[1] = HAL_GetTick();
 800176a:	f001 fc13 	bl	8002f94 <HAL_GetTick>
 800176e:	4603      	mov	r3, r0
 8001770:	4a15      	ldr	r2, [pc, #84]	; (80017c8 <Measure_Timer+0x9c>)
 8001772:	61d3      	str	r3, [r2, #28]
	Time_keeper.Measure_Time[2] = Time_keeper.Measure_Time[1] - Time_keeper.Measure_Time[0];
 8001774:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <Measure_Timer+0x9c>)
 8001776:	69da      	ldr	r2, [r3, #28]
 8001778:	4b13      	ldr	r3, [pc, #76]	; (80017c8 <Measure_Timer+0x9c>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	4a12      	ldr	r2, [pc, #72]	; (80017c8 <Measure_Timer+0x9c>)
 8001780:	6213      	str	r3, [r2, #32]

	osDelay(1000);
 8001782:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001786:	f007 ffbf 	bl	8009708 <osDelay>
	ILI9341_WriteString(150, 180, "Idle   ", Font_11x18, ILI9341_YELLOW, ILI9341_BLACK);
 800178a:	4b0d      	ldr	r3, [pc, #52]	; (80017c0 <Measure_Timer+0x94>)
 800178c:	2200      	movs	r2, #0
 800178e:	9202      	str	r2, [sp, #8]
 8001790:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8001794:	9201      	str	r2, [sp, #4]
 8001796:	685a      	ldr	r2, [r3, #4]
 8001798:	9200      	str	r2, [sp, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a0d      	ldr	r2, [pc, #52]	; (80017d4 <Measure_Timer+0xa8>)
 800179e:	21b4      	movs	r1, #180	; 0xb4
 80017a0:	2096      	movs	r0, #150	; 0x96
 80017a2:	f001 fa06 	bl	8002bb2 <ILI9341_WriteString>
	if (Mode == ACTIVE)
 80017a6:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <Measure_Timer+0xac>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d104      	bne.n	80017b8 <Measure_Timer+0x8c>
		osThreadResume(LCDHandle);
 80017ae:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <Measure_Timer+0xb0>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f007 ff87 	bl	80096c6 <osThreadResume>
  /* USER CODE END Measure_Timer */
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000024 	.word	0x20000024
 80017c4:	08012cfc 	.word	0x08012cfc
 80017c8:	20000234 	.word	0x20000234
 80017cc:	08012d04 	.word	0x08012d04
 80017d0:	200003ec 	.word	0x200003ec
 80017d4:	08012d20 	.word	0x08012d20
 80017d8:	20000000 	.word	0x20000000
 80017dc:	2000028c 	.word	0x2000028c

080017e0 <HAL_GPIO_EXTI_Callback>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == T_IRQ_Pin)
 80017ea:	88fb      	ldrh	r3, [r7, #6]
 80017ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017f0:	d11f      	bne.n	8001832 <HAL_GPIO_EXTI_Callback+0x52>
  {
	  	Button_1.state = !Button_1.state;
 80017f2:	4b17      	ldr	r3, [pc, #92]	; (8001850 <HAL_GPIO_EXTI_Callback+0x70>)
 80017f4:	7b1b      	ldrb	r3, [r3, #12]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	bf14      	ite	ne
 80017fa:	2301      	movne	r3, #1
 80017fc:	2300      	moveq	r3, #0
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	f083 0301 	eor.w	r3, r3, #1
 8001804:	b2db      	uxtb	r3, r3
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	b2da      	uxtb	r2, r3
 800180c:	4b10      	ldr	r3, [pc, #64]	; (8001850 <HAL_GPIO_EXTI_Callback+0x70>)
 800180e:	731a      	strb	r2, [r3, #12]
	  	Node_1.Temperature = 22.5;
 8001810:	4b10      	ldr	r3, [pc, #64]	; (8001854 <HAL_GPIO_EXTI_Callback+0x74>)
 8001812:	4a11      	ldr	r2, [pc, #68]	; (8001858 <HAL_GPIO_EXTI_Callback+0x78>)
 8001814:	601a      	str	r2, [r3, #0]
	  	Node_1.bpm = 110;
 8001816:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <HAL_GPIO_EXTI_Callback+0x74>)
 8001818:	226e      	movs	r2, #110	; 0x6e
 800181a:	721a      	strb	r2, [r3, #8]
	  	Node_1.Humidity = 82.0;
 800181c:	4b0d      	ldr	r3, [pc, #52]	; (8001854 <HAL_GPIO_EXTI_Callback+0x74>)
 800181e:	4a0f      	ldr	r2, [pc, #60]	; (800185c <HAL_GPIO_EXTI_Callback+0x7c>)
 8001820:	605a      	str	r2, [r3, #4]
	  	Node_1.spo2 = 85;
 8001822:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <HAL_GPIO_EXTI_Callback+0x74>)
 8001824:	2255      	movs	r2, #85	; 0x55
 8001826:	725a      	strb	r2, [r3, #9]
		osSemaphoreRelease(Touch_binaryHandle);
 8001828:	4b0d      	ldr	r3, [pc, #52]	; (8001860 <HAL_GPIO_EXTI_Callback+0x80>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4618      	mov	r0, r3
 800182e:	f008 f957 	bl	8009ae0 <osSemaphoreRelease>
  }
  if (GPIO_Pin == IRQ_MAX_Pin)
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001838:	d105      	bne.n	8001846 <HAL_GPIO_EXTI_Callback+0x66>
  {
	  HAL_UART_Transmit(&huart2, (uint8_t *) "\x1B[31m[Action]: MAX \r\n", 24, 10);
 800183a:	230a      	movs	r3, #10
 800183c:	2218      	movs	r2, #24
 800183e:	4909      	ldr	r1, [pc, #36]	; (8001864 <HAL_GPIO_EXTI_Callback+0x84>)
 8001840:	4809      	ldr	r0, [pc, #36]	; (8001868 <HAL_GPIO_EXTI_Callback+0x88>)
 8001842:	f006 fd8f 	bl	8008364 <HAL_UART_Transmit>
  }
}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000004 	.word	0x20000004
 8001854:	20000228 	.word	0x20000228
 8001858:	41b40000 	.word	0x41b40000
 800185c:	42a40000 	.word	0x42a40000
 8001860:	200002a4 	.word	0x200002a4
 8001864:	08012d28 	.word	0x08012d28
 8001868:	200003ec 	.word	0x200003ec

0800186c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af04      	add	r7, sp, #16
 8001872:	6078      	str	r0, [r7, #4]

	if (huart == &huart2)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4a14      	ldr	r2, [pc, #80]	; (80018c8 <HAL_UART_RxCpltCallback+0x5c>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d121      	bne.n	80018c0 <HAL_UART_RxCpltCallback+0x54>
	{
		osSemaphoreRelease(Uart_binaryHandle);
 800187c:	4b13      	ldr	r3, [pc, #76]	; (80018cc <HAL_UART_RxCpltCallback+0x60>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f008 f92d 	bl	8009ae0 <osSemaphoreRelease>
		HAL_UART_Transmit(&huart2, (uint8_t *) "\x1B[31m[Action]: EXTI\r\n", 24, 10);
 8001886:	230a      	movs	r3, #10
 8001888:	2218      	movs	r2, #24
 800188a:	4911      	ldr	r1, [pc, #68]	; (80018d0 <HAL_UART_RxCpltCallback+0x64>)
 800188c:	480e      	ldr	r0, [pc, #56]	; (80018c8 <HAL_UART_RxCpltCallback+0x5c>)
 800188e:	f006 fd69 	bl	8008364 <HAL_UART_Transmit>
		ILI9341_WriteString(150, 180, "Uart   ", Font_11x18, ILI9341_YELLOW, ILI9341_BLACK);
 8001892:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <HAL_UART_RxCpltCallback+0x68>)
 8001894:	2200      	movs	r2, #0
 8001896:	9202      	str	r2, [sp, #8]
 8001898:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800189c:	9201      	str	r2, [sp, #4]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	9200      	str	r2, [sp, #0]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a0c      	ldr	r2, [pc, #48]	; (80018d8 <HAL_UART_RxCpltCallback+0x6c>)
 80018a6:	21b4      	movs	r1, #180	; 0xb4
 80018a8:	2096      	movs	r0, #150	; 0x96
 80018aa:	f001 f982 	bl	8002bb2 <ILI9341_WriteString>
		osDelay(1000);
 80018ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018b2:	f007 ff29 	bl	8009708 <osDelay>
		HAL_UART_Receive_IT(&huart2, (uint8_t*) action, sizeof(action));
 80018b6:	2232      	movs	r2, #50	; 0x32
 80018b8:	4908      	ldr	r1, [pc, #32]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 80018ba:	4803      	ldr	r0, [pc, #12]	; (80018c8 <HAL_UART_RxCpltCallback+0x5c>)
 80018bc:	f006 fde4 	bl	8008488 <HAL_UART_Receive_IT>
	}
}
 80018c0:	bf00      	nop
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	200003ec 	.word	0x200003ec
 80018cc:	200002a8 	.word	0x200002a8
 80018d0:	08012d40 	.word	0x08012d40
 80018d4:	20000024 	.word	0x20000024
 80018d8:	08012d58 	.word	0x08012d58
 80018dc:	20000258 	.word	0x20000258

080018e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08a      	sub	sp, #40	; 0x28
 80018e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e6:	f107 0314 	add.w	r3, r7, #20
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	60da      	str	r2, [r3, #12]
 80018f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	613b      	str	r3, [r7, #16]
 80018fa:	4b5d      	ldr	r3, [pc, #372]	; (8001a70 <MX_GPIO_Init+0x190>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	4a5c      	ldr	r2, [pc, #368]	; (8001a70 <MX_GPIO_Init+0x190>)
 8001900:	f043 0304 	orr.w	r3, r3, #4
 8001904:	6313      	str	r3, [r2, #48]	; 0x30
 8001906:	4b5a      	ldr	r3, [pc, #360]	; (8001a70 <MX_GPIO_Init+0x190>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	f003 0304 	and.w	r3, r3, #4
 800190e:	613b      	str	r3, [r7, #16]
 8001910:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	4b56      	ldr	r3, [pc, #344]	; (8001a70 <MX_GPIO_Init+0x190>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	4a55      	ldr	r2, [pc, #340]	; (8001a70 <MX_GPIO_Init+0x190>)
 800191c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001920:	6313      	str	r3, [r2, #48]	; 0x30
 8001922:	4b53      	ldr	r3, [pc, #332]	; (8001a70 <MX_GPIO_Init+0x190>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	4b4f      	ldr	r3, [pc, #316]	; (8001a70 <MX_GPIO_Init+0x190>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	4a4e      	ldr	r2, [pc, #312]	; (8001a70 <MX_GPIO_Init+0x190>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	6313      	str	r3, [r2, #48]	; 0x30
 800193e:	4b4c      	ldr	r3, [pc, #304]	; (8001a70 <MX_GPIO_Init+0x190>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	60bb      	str	r3, [r7, #8]
 8001948:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	607b      	str	r3, [r7, #4]
 800194e:	4b48      	ldr	r3, [pc, #288]	; (8001a70 <MX_GPIO_Init+0x190>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	4a47      	ldr	r2, [pc, #284]	; (8001a70 <MX_GPIO_Init+0x190>)
 8001954:	f043 0302 	orr.w	r3, r3, #2
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
 800195a:	4b45      	ldr	r3, [pc, #276]	; (8001a70 <MX_GPIO_Init+0x190>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|DHT_Pin, GPIO_PIN_RESET);
 8001966:	2200      	movs	r2, #0
 8001968:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800196c:	4841      	ldr	r0, [pc, #260]	; (8001a74 <MX_GPIO_Init+0x194>)
 800196e:	f002 f8eb 	bl	8003b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_LED_Pin|LCD_DC_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8001972:	2200      	movs	r2, #0
 8001974:	f240 3102 	movw	r1, #770	; 0x302
 8001978:	483f      	ldr	r0, [pc, #252]	; (8001a78 <MX_GPIO_Init+0x198>)
 800197a:	f002 f8e5 	bl	8003b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_SS_LCD_Pin|SPI1_SS_Touch_Pin, GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001984:	483d      	ldr	r0, [pc, #244]	; (8001a7c <MX_GPIO_Init+0x19c>)
 8001986:	f002 f8df 	bl	8003b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800198a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800198e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001990:	2301      	movs	r3, #1
 8001992:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001998:	2300      	movs	r3, #0
 800199a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	4619      	mov	r1, r3
 80019a2:	4834      	ldr	r0, [pc, #208]	; (8001a74 <MX_GPIO_Init+0x194>)
 80019a4:	f001 fd14 	bl	80033d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DHT_Pin;
 80019a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80019ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ae:	2301      	movs	r3, #1
 80019b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019b2:	2301      	movs	r3, #1
 80019b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b6:	2300      	movs	r3, #0
 80019b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DHT_GPIO_Port, &GPIO_InitStruct);
 80019ba:	f107 0314 	add.w	r3, r7, #20
 80019be:	4619      	mov	r1, r3
 80019c0:	482c      	ldr	r0, [pc, #176]	; (8001a74 <MX_GPIO_Init+0x194>)
 80019c2:	f001 fd05 	bl	80033d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_LED_Pin;
 80019c6:	2302      	movs	r3, #2
 80019c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ca:	2301      	movs	r3, #1
 80019cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2300      	movs	r3, #0
 80019d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_LED_GPIO_Port, &GPIO_InitStruct);
 80019d6:	f107 0314 	add.w	r3, r7, #20
 80019da:	4619      	mov	r1, r3
 80019dc:	4826      	ldr	r0, [pc, #152]	; (8001a78 <MX_GPIO_Init+0x198>)
 80019de:	f001 fcf7 	bl	80033d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IRQ_MAX_Pin;
 80019e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019e8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80019ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ee:	2301      	movs	r3, #1
 80019f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRQ_MAX_GPIO_Port, &GPIO_InitStruct);
 80019f2:	f107 0314 	add.w	r3, r7, #20
 80019f6:	4619      	mov	r1, r3
 80019f8:	481f      	ldr	r0, [pc, #124]	; (8001a78 <MX_GPIO_Init+0x198>)
 80019fa:	f001 fce9 	bl	80033d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = T_IRQ_Pin;
 80019fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a04:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001a08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(T_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4619      	mov	r1, r3
 8001a14:	4819      	ldr	r0, [pc, #100]	; (8001a7c <MX_GPIO_Init+0x19c>)
 8001a16:	f001 fcdb 	bl	80033d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_SS_LCD_Pin|SPI1_SS_Touch_Pin;
 8001a1a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a20:	2301      	movs	r3, #1
 8001a22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	4619      	mov	r1, r3
 8001a32:	4812      	ldr	r0, [pc, #72]	; (8001a7c <MX_GPIO_Init+0x19c>)
 8001a34:	f001 fccc 	bl	80033d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_RST_Pin;
 8001a38:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a42:	2301      	movs	r3, #1
 8001a44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a46:	2300      	movs	r3, #0
 8001a48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a4a:	f107 0314 	add.w	r3, r7, #20
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4809      	ldr	r0, [pc, #36]	; (8001a78 <MX_GPIO_Init+0x198>)
 8001a52:	f001 fcbd 	bl	80033d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2105      	movs	r1, #5
 8001a5a:	2017      	movs	r0, #23
 8001a5c:	f001 fbbc 	bl	80031d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a60:	2017      	movs	r0, #23
 8001a62:	f001 fbe5 	bl	8003230 <HAL_NVIC_EnableIRQ>

}
 8001a66:	bf00      	nop
 8001a68:	3728      	adds	r7, #40	; 0x28
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40020800 	.word	0x40020800
 8001a78:	40020400 	.word	0x40020400
 8001a7c:	40020000 	.word	0x40020000

08001a80 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a84:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <MX_I2C1_Init+0x50>)
 8001a86:	4a13      	ldr	r2, [pc, #76]	; (8001ad4 <MX_I2C1_Init+0x54>)
 8001a88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001a8a:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <MX_I2C1_Init+0x50>)
 8001a8c:	4a12      	ldr	r2, [pc, #72]	; (8001ad8 <MX_I2C1_Init+0x58>)
 8001a8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a90:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <MX_I2C1_Init+0x50>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a96:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <MX_I2C1_Init+0x50>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a9c:	4b0c      	ldr	r3, [pc, #48]	; (8001ad0 <MX_I2C1_Init+0x50>)
 8001a9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001aa2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001aa4:	4b0a      	ldr	r3, [pc, #40]	; (8001ad0 <MX_I2C1_Init+0x50>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001aaa:	4b09      	ldr	r3, [pc, #36]	; (8001ad0 <MX_I2C1_Init+0x50>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ab0:	4b07      	ldr	r3, [pc, #28]	; (8001ad0 <MX_I2C1_Init+0x50>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <MX_I2C1_Init+0x50>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001abc:	4804      	ldr	r0, [pc, #16]	; (8001ad0 <MX_I2C1_Init+0x50>)
 8001abe:	f002 f88d 	bl	8003bdc <HAL_I2C_Init>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ac8:	f000 f90e 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001acc:	bf00      	nop
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	200002ac 	.word	0x200002ac
 8001ad4:	40005400 	.word	0x40005400
 8001ad8:	00061a80 	.word	0x00061a80

08001adc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08a      	sub	sp, #40	; 0x28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a21      	ldr	r2, [pc, #132]	; (8001b80 <HAL_I2C_MspInit+0xa4>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d13b      	bne.n	8001b76 <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	4b20      	ldr	r3, [pc, #128]	; (8001b84 <HAL_I2C_MspInit+0xa8>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	4a1f      	ldr	r2, [pc, #124]	; (8001b84 <HAL_I2C_MspInit+0xa8>)
 8001b08:	f043 0302 	orr.w	r3, r3, #2
 8001b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0e:	4b1d      	ldr	r3, [pc, #116]	; (8001b84 <HAL_I2C_MspInit+0xa8>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b1a:	23c0      	movs	r3, #192	; 0xc0
 8001b1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b1e:	2312      	movs	r3, #18
 8001b20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b26:	2303      	movs	r3, #3
 8001b28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b2a:	2304      	movs	r3, #4
 8001b2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2e:	f107 0314 	add.w	r3, r7, #20
 8001b32:	4619      	mov	r1, r3
 8001b34:	4814      	ldr	r0, [pc, #80]	; (8001b88 <HAL_I2C_MspInit+0xac>)
 8001b36:	f001 fc4b 	bl	80033d0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <HAL_I2C_MspInit+0xa8>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	4a10      	ldr	r2, [pc, #64]	; (8001b84 <HAL_I2C_MspInit+0xa8>)
 8001b44:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b48:	6413      	str	r3, [r2, #64]	; 0x40
 8001b4a:	4b0e      	ldr	r3, [pc, #56]	; (8001b84 <HAL_I2C_MspInit+0xa8>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2105      	movs	r1, #5
 8001b5a:	201f      	movs	r0, #31
 8001b5c:	f001 fb3c 	bl	80031d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001b60:	201f      	movs	r0, #31
 8001b62:	f001 fb65 	bl	8003230 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2105      	movs	r1, #5
 8001b6a:	2020      	movs	r0, #32
 8001b6c:	f001 fb34 	bl	80031d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001b70:	2020      	movs	r0, #32
 8001b72:	f001 fb5d 	bl	8003230 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b76:	bf00      	nop
 8001b78:	3728      	adds	r7, #40	; 0x28
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40005400 	.word	0x40005400
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40020400 	.word	0x40020400

08001b8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b90:	f001 f9ca 	bl	8002f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b94:	f000 f81a 	bl	8001bcc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b98:	f7ff fea2 	bl	80018e0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001b9c:	f000 f8b4 	bl	8001d08 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001ba0:	f000 fb8e 	bl	80022c0 <MX_USART2_UART_Init>
  MX_TIM11_Init();
 8001ba4:	f000 fb40 	bl	8002228 <MX_TIM11_Init>
  MX_I2C1_Init();
 8001ba8:	f7ff ff6a 	bl	8001a80 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart2, (uint8_t*) action, sizeof(action));
 8001bac:	2232      	movs	r2, #50	; 0x32
 8001bae:	4905      	ldr	r1, [pc, #20]	; (8001bc4 <main+0x38>)
 8001bb0:	4805      	ldr	r0, [pc, #20]	; (8001bc8 <main+0x3c>)
 8001bb2:	f006 fc69 	bl	8008488 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001bb6:	f007 fc89 	bl	80094cc <osKernelInitialize>
  MX_FREERTOS_Init();
 8001bba:	f7ff fa25 	bl	8001008 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001bbe:	f007 fca9 	bl	8009514 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001bc2:	e7fe      	b.n	8001bc2 <main+0x36>
 8001bc4:	20000258 	.word	0x20000258
 8001bc8:	200003ec 	.word	0x200003ec

08001bcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b094      	sub	sp, #80	; 0x50
 8001bd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bd2:	f107 0320 	add.w	r3, r7, #32
 8001bd6:	2230      	movs	r2, #48	; 0x30
 8001bd8:	2100      	movs	r1, #0
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f00b fbf9 	bl	800d3d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001be0:	f107 030c 	add.w	r3, r7, #12
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	609a      	str	r2, [r3, #8]
 8001bec:	60da      	str	r2, [r3, #12]
 8001bee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	4b28      	ldr	r3, [pc, #160]	; (8001c98 <SystemClock_Config+0xcc>)
 8001bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf8:	4a27      	ldr	r2, [pc, #156]	; (8001c98 <SystemClock_Config+0xcc>)
 8001bfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bfe:	6413      	str	r3, [r2, #64]	; 0x40
 8001c00:	4b25      	ldr	r3, [pc, #148]	; (8001c98 <SystemClock_Config+0xcc>)
 8001c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	607b      	str	r3, [r7, #4]
 8001c10:	4b22      	ldr	r3, [pc, #136]	; (8001c9c <SystemClock_Config+0xd0>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001c18:	4a20      	ldr	r2, [pc, #128]	; (8001c9c <SystemClock_Config+0xd0>)
 8001c1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c1e:	6013      	str	r3, [r2, #0]
 8001c20:	4b1e      	ldr	r3, [pc, #120]	; (8001c9c <SystemClock_Config+0xd0>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c28:	607b      	str	r3, [r7, #4]
 8001c2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c30:	2301      	movs	r3, #1
 8001c32:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c34:	2310      	movs	r3, #16
 8001c36:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c38:	2302      	movs	r3, #2
 8001c3a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c40:	2308      	movs	r3, #8
 8001c42:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001c44:	2354      	movs	r3, #84	; 0x54
 8001c46:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c4c:	2304      	movs	r3, #4
 8001c4e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c50:	f107 0320 	add.w	r3, r7, #32
 8001c54:	4618      	mov	r0, r3
 8001c56:	f004 fcbd 	bl	80065d4 <HAL_RCC_OscConfig>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001c60:	f000 f842 	bl	8001ce8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c64:	230f      	movs	r3, #15
 8001c66:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c68:	2302      	movs	r3, #2
 8001c6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c7a:	f107 030c 	add.w	r3, r7, #12
 8001c7e:	2102      	movs	r1, #2
 8001c80:	4618      	mov	r0, r3
 8001c82:	f004 ffcf 	bl	8006c24 <HAL_RCC_ClockConfig>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001c8c:	f000 f82c 	bl	8001ce8 <Error_Handler>
  }
}
 8001c90:	bf00      	nop
 8001c92:	3750      	adds	r7, #80	; 0x50
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	40007000 	.word	0x40007000

08001ca0 <__io_putchar>:
	 set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10);
 8001ca8:	1d39      	adds	r1, r7, #4
 8001caa:	230a      	movs	r3, #10
 8001cac:	2201      	movs	r2, #1
 8001cae:	4804      	ldr	r0, [pc, #16]	; (8001cc0 <__io_putchar+0x20>)
 8001cb0:	f006 fb58 	bl	8008364 <HAL_UART_Transmit>
  return ch;
 8001cb4:	687b      	ldr	r3, [r7, #4]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	200003ec 	.word	0x200003ec

08001cc4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a04      	ldr	r2, [pc, #16]	; (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d101      	bne.n	8001cda <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001cd6:	f001 f949 	bl	8002f6c <HAL_IncTick>
  {
//	  HAL_TIM_Base_Stop_IT(htim);
//	  if (Button_1.state == false)
  }
  /* USER CODE END Callback 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40014400 	.word	0x40014400

08001ce8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cec:	b672      	cpsid	i
}
 8001cee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cf0:	e7fe      	b.n	8001cf0 <Error_Handler+0x8>

08001cf2 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	b083      	sub	sp, #12
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	6078      	str	r0, [r7, #4]
 8001cfa:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001d0c:	4b17      	ldr	r3, [pc, #92]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d0e:	4a18      	ldr	r2, [pc, #96]	; (8001d70 <MX_SPI1_Init+0x68>)
 8001d10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d12:	4b16      	ldr	r3, [pc, #88]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d14:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d1a:	4b14      	ldr	r3, [pc, #80]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d20:	4b12      	ldr	r3, [pc, #72]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d26:	4b11      	ldr	r3, [pc, #68]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d2c:	4b0f      	ldr	r3, [pc, #60]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d32:	4b0e      	ldr	r3, [pc, #56]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d38:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d3a:	4b0c      	ldr	r3, [pc, #48]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d40:	4b0a      	ldr	r3, [pc, #40]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d46:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d4c:	4b07      	ldr	r3, [pc, #28]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001d52:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d54:	220a      	movs	r2, #10
 8001d56:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001d58:	4804      	ldr	r0, [pc, #16]	; (8001d6c <MX_SPI1_Init+0x64>)
 8001d5a:	f005 fa1d 	bl	8007198 <HAL_SPI_Init>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001d64:	f7ff ffc0 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	20000300 	.word	0x20000300
 8001d70:	40013000 	.word	0x40013000

08001d74 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	; 0x28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
 8001d8a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a1d      	ldr	r2, [pc, #116]	; (8001e08 <HAL_SPI_MspInit+0x94>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d133      	bne.n	8001dfe <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	613b      	str	r3, [r7, #16]
 8001d9a:	4b1c      	ldr	r3, [pc, #112]	; (8001e0c <HAL_SPI_MspInit+0x98>)
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d9e:	4a1b      	ldr	r2, [pc, #108]	; (8001e0c <HAL_SPI_MspInit+0x98>)
 8001da0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001da4:	6453      	str	r3, [r2, #68]	; 0x44
 8001da6:	4b19      	ldr	r3, [pc, #100]	; (8001e0c <HAL_SPI_MspInit+0x98>)
 8001da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001daa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	4b15      	ldr	r3, [pc, #84]	; (8001e0c <HAL_SPI_MspInit+0x98>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	4a14      	ldr	r2, [pc, #80]	; (8001e0c <HAL_SPI_MspInit+0x98>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc2:	4b12      	ldr	r3, [pc, #72]	; (8001e0c <HAL_SPI_MspInit+0x98>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	60fb      	str	r3, [r7, #12]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001dce:	23e0      	movs	r3, #224	; 0xe0
 8001dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dde:	2305      	movs	r3, #5
 8001de0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de2:	f107 0314 	add.w	r3, r7, #20
 8001de6:	4619      	mov	r1, r3
 8001de8:	4809      	ldr	r0, [pc, #36]	; (8001e10 <HAL_SPI_MspInit+0x9c>)
 8001dea:	f001 faf1 	bl	80033d0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001dee:	2200      	movs	r2, #0
 8001df0:	2105      	movs	r1, #5
 8001df2:	2023      	movs	r0, #35	; 0x23
 8001df4:	f001 f9f0 	bl	80031d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001df8:	2023      	movs	r0, #35	; 0x23
 8001dfa:	f001 fa19 	bl	8003230 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001dfe:	bf00      	nop
 8001e00:	3728      	adds	r7, #40	; 0x28
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40013000 	.word	0x40013000
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40020000 	.word	0x40020000

08001e14 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a09      	ldr	r2, [pc, #36]	; (8001e48 <HAL_SPI_MspDeInit+0x34>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d10c      	bne.n	8001e40 <HAL_SPI_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001e26:	4b09      	ldr	r3, [pc, #36]	; (8001e4c <HAL_SPI_MspDeInit+0x38>)
 8001e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2a:	4a08      	ldr	r2, [pc, #32]	; (8001e4c <HAL_SPI_MspDeInit+0x38>)
 8001e2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e30:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8001e32:	21e0      	movs	r1, #224	; 0xe0
 8001e34:	4806      	ldr	r0, [pc, #24]	; (8001e50 <HAL_SPI_MspDeInit+0x3c>)
 8001e36:	f001 fd5f 	bl	80038f8 <HAL_GPIO_DeInit>

    /* SPI1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 8001e3a:	2023      	movs	r0, #35	; 0x23
 8001e3c:	f001 fa10 	bl	8003260 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }
}
 8001e40:	bf00      	nop
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40013000 	.word	0x40013000
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	40020000 	.word	0x40020000

08001e54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	607b      	str	r3, [r7, #4]
 8001e5e:	4b16      	ldr	r3, [pc, #88]	; (8001eb8 <HAL_MspInit+0x64>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e62:	4a15      	ldr	r2, [pc, #84]	; (8001eb8 <HAL_MspInit+0x64>)
 8001e64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e68:	6453      	str	r3, [r2, #68]	; 0x44
 8001e6a:	4b13      	ldr	r3, [pc, #76]	; (8001eb8 <HAL_MspInit+0x64>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e72:	607b      	str	r3, [r7, #4]
 8001e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	603b      	str	r3, [r7, #0]
 8001e7a:	4b0f      	ldr	r3, [pc, #60]	; (8001eb8 <HAL_MspInit+0x64>)
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7e:	4a0e      	ldr	r2, [pc, #56]	; (8001eb8 <HAL_MspInit+0x64>)
 8001e80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e84:	6413      	str	r3, [r2, #64]	; 0x40
 8001e86:	4b0c      	ldr	r3, [pc, #48]	; (8001eb8 <HAL_MspInit+0x64>)
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e92:	2200      	movs	r2, #0
 8001e94:	210f      	movs	r1, #15
 8001e96:	f06f 0001 	mvn.w	r0, #1
 8001e9a:	f001 f99d 	bl	80031d8 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 5, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2105      	movs	r1, #5
 8001ea2:	2001      	movs	r0, #1
 8001ea4:	f001 f998 	bl	80031d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	f001 f9c1 	bl	8003230 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40023800 	.word	0x40023800

08001ebc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08c      	sub	sp, #48	; 0x30
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	4b2e      	ldr	r3, [pc, #184]	; (8001f8c <HAL_InitTick+0xd0>)
 8001ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed4:	4a2d      	ldr	r2, [pc, #180]	; (8001f8c <HAL_InitTick+0xd0>)
 8001ed6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eda:	6453      	str	r3, [r2, #68]	; 0x44
 8001edc:	4b2b      	ldr	r3, [pc, #172]	; (8001f8c <HAL_InitTick+0xd0>)
 8001ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee4:	60bb      	str	r3, [r7, #8]
 8001ee6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ee8:	f107 020c 	add.w	r2, r7, #12
 8001eec:	f107 0310 	add.w	r3, r7, #16
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f005 f91e 	bl	8007134 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001ef8:	f005 f908 	bl	800710c <HAL_RCC_GetPCLK2Freq>
 8001efc:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f00:	4a23      	ldr	r2, [pc, #140]	; (8001f90 <HAL_InitTick+0xd4>)
 8001f02:	fba2 2303 	umull	r2, r3, r2, r3
 8001f06:	0c9b      	lsrs	r3, r3, #18
 8001f08:	3b01      	subs	r3, #1
 8001f0a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8001f0c:	4b21      	ldr	r3, [pc, #132]	; (8001f94 <HAL_InitTick+0xd8>)
 8001f0e:	4a22      	ldr	r2, [pc, #136]	; (8001f98 <HAL_InitTick+0xdc>)
 8001f10:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8001f12:	4b20      	ldr	r3, [pc, #128]	; (8001f94 <HAL_InitTick+0xd8>)
 8001f14:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f18:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8001f1a:	4a1e      	ldr	r2, [pc, #120]	; (8001f94 <HAL_InitTick+0xd8>)
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1e:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8001f20:	4b1c      	ldr	r3, [pc, #112]	; (8001f94 <HAL_InitTick+0xd8>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f26:	4b1b      	ldr	r3, [pc, #108]	; (8001f94 <HAL_InitTick+0xd8>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f2c:	4b19      	ldr	r3, [pc, #100]	; (8001f94 <HAL_InitTick+0xd8>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8001f32:	4818      	ldr	r0, [pc, #96]	; (8001f94 <HAL_InitTick+0xd8>)
 8001f34:	f005 fe44 	bl	8007bc0 <HAL_TIM_Base_Init>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001f3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d11b      	bne.n	8001f7e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8001f46:	4813      	ldr	r0, [pc, #76]	; (8001f94 <HAL_InitTick+0xd8>)
 8001f48:	f005 ff00 	bl	8007d4c <HAL_TIM_Base_Start_IT>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001f52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d111      	bne.n	8001f7e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001f5a:	2019      	movs	r0, #25
 8001f5c:	f001 f968 	bl	8003230 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b0f      	cmp	r3, #15
 8001f64:	d808      	bhi.n	8001f78 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001f66:	2200      	movs	r2, #0
 8001f68:	6879      	ldr	r1, [r7, #4]
 8001f6a:	2019      	movs	r0, #25
 8001f6c:	f001 f934 	bl	80031d8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f70:	4a0a      	ldr	r2, [pc, #40]	; (8001f9c <HAL_InitTick+0xe0>)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6013      	str	r3, [r2, #0]
 8001f76:	e002      	b.n	8001f7e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001f7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3730      	adds	r7, #48	; 0x30
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40023800 	.word	0x40023800
 8001f90:	431bde83 	.word	0x431bde83
 8001f94:	20000358 	.word	0x20000358
 8001f98:	40014400 	.word	0x40014400
 8001f9c:	2000002c 	.word	0x2000002c

08001fa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fa4:	e7fe      	b.n	8001fa4 <NMI_Handler+0x4>

08001fa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001faa:	e7fe      	b.n	8001faa <HardFault_Handler+0x4>

08001fac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb0:	e7fe      	b.n	8001fb0 <MemManage_Handler+0x4>

08001fb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fb6:	e7fe      	b.n	8001fb6 <BusFault_Handler+0x4>

08001fb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fbc:	e7fe      	b.n	8001fbc <UsageFault_Handler+0x4>

08001fbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8001fd0:	f004 fae6 	bl	80065a0 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8001fd4:	bf00      	nop
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(T_IRQ_Pin);
 8001fdc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001fe0:	f001 fde4 	bl	8003bac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001fe4:	bf00      	nop
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	if(timeout > 0)
 8001fec:	4b07      	ldr	r3, [pc, #28]	; (800200c <TIM1_UP_TIM10_IRQHandler+0x24>)
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d005      	beq.n	8002000 <TIM1_UP_TIM10_IRQHandler+0x18>
		timeout--;
 8001ff4:	4b05      	ldr	r3, [pc, #20]	; (800200c <TIM1_UP_TIM10_IRQHandler+0x24>)
 8001ff6:	881b      	ldrh	r3, [r3, #0]
 8001ff8:	3b01      	subs	r3, #1
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	4b03      	ldr	r3, [pc, #12]	; (800200c <TIM1_UP_TIM10_IRQHandler+0x24>)
 8001ffe:	801a      	strh	r2, [r3, #0]
  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002000:	4803      	ldr	r0, [pc, #12]	; (8002010 <TIM1_UP_TIM10_IRQHandler+0x28>)
 8002002:	f005 ff35 	bl	8007e70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20000430 	.word	0x20000430
 8002010:	20000358 	.word	0x20000358

08002014 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002018:	4802      	ldr	r0, [pc, #8]	; (8002024 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800201a:	f005 ff29 	bl	8007e70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	200003a4 	.word	0x200003a4

08002028 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800202c:	4802      	ldr	r0, [pc, #8]	; (8002038 <I2C1_EV_IRQHandler+0x10>)
 800202e:	f002 fb57 	bl	80046e0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	200002ac 	.word	0x200002ac

0800203c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002040:	4802      	ldr	r0, [pc, #8]	; (800204c <I2C1_ER_IRQHandler+0x10>)
 8002042:	f002 fcbe 	bl	80049c2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	200002ac 	.word	0x200002ac

08002050 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002054:	4802      	ldr	r0, [pc, #8]	; (8002060 <SPI1_IRQHandler+0x10>)
 8002056:	f005 fbcb 	bl	80077f0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	20000300 	.word	0x20000300

08002064 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002068:	4802      	ldr	r0, [pc, #8]	; (8002074 <USART2_IRQHandler+0x10>)
 800206a:	f006 fa3d 	bl	80084e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	200003ec 	.word	0x200003ec

08002078 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return 1;
 800207c:	2301      	movs	r3, #1
}
 800207e:	4618      	mov	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <_kill>:

int _kill(int pid, int sig)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002092:	f00b f86d 	bl	800d170 <__errno>
 8002096:	4603      	mov	r3, r0
 8002098:	2216      	movs	r2, #22
 800209a:	601a      	str	r2, [r3, #0]
  return -1;
 800209c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <_exit>:

void _exit (int status)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020b0:	f04f 31ff 	mov.w	r1, #4294967295
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f7ff ffe7 	bl	8002088 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020ba:	e7fe      	b.n	80020ba <_exit+0x12>

080020bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c8:	2300      	movs	r3, #0
 80020ca:	617b      	str	r3, [r7, #20]
 80020cc:	e00a      	b.n	80020e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020ce:	f3af 8000 	nop.w
 80020d2:	4601      	mov	r1, r0
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	1c5a      	adds	r2, r3, #1
 80020d8:	60ba      	str	r2, [r7, #8]
 80020da:	b2ca      	uxtb	r2, r1
 80020dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	3301      	adds	r3, #1
 80020e2:	617b      	str	r3, [r7, #20]
 80020e4:	697a      	ldr	r2, [r7, #20]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	dbf0      	blt.n	80020ce <_read+0x12>
  }

  return len;
 80020ec:	687b      	ldr	r3, [r7, #4]
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3718      	adds	r7, #24
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b086      	sub	sp, #24
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	60f8      	str	r0, [r7, #12]
 80020fe:	60b9      	str	r1, [r7, #8]
 8002100:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002102:	2300      	movs	r3, #0
 8002104:	617b      	str	r3, [r7, #20]
 8002106:	e009      	b.n	800211c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	1c5a      	adds	r2, r3, #1
 800210c:	60ba      	str	r2, [r7, #8]
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	4618      	mov	r0, r3
 8002112:	f7ff fdc5 	bl	8001ca0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	3301      	adds	r3, #1
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	429a      	cmp	r2, r3
 8002122:	dbf1      	blt.n	8002108 <_write+0x12>
  }
  return len;
 8002124:	687b      	ldr	r3, [r7, #4]
}
 8002126:	4618      	mov	r0, r3
 8002128:	3718      	adds	r7, #24
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <_close>:

int _close(int file)
{
 800212e:	b480      	push	{r7}
 8002130:	b083      	sub	sp, #12
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002136:	f04f 33ff 	mov.w	r3, #4294967295
}
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002156:	605a      	str	r2, [r3, #4]
  return 0;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr

08002166 <_isatty>:

int _isatty(int file)
{
 8002166:	b480      	push	{r7}
 8002168:	b083      	sub	sp, #12
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800216e:	2301      	movs	r3, #1
}
 8002170:	4618      	mov	r0, r3
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3714      	adds	r7, #20
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
	...

08002198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021a0:	4a14      	ldr	r2, [pc, #80]	; (80021f4 <_sbrk+0x5c>)
 80021a2:	4b15      	ldr	r3, [pc, #84]	; (80021f8 <_sbrk+0x60>)
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021ac:	4b13      	ldr	r3, [pc, #76]	; (80021fc <_sbrk+0x64>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d102      	bne.n	80021ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b4:	4b11      	ldr	r3, [pc, #68]	; (80021fc <_sbrk+0x64>)
 80021b6:	4a12      	ldr	r2, [pc, #72]	; (8002200 <_sbrk+0x68>)
 80021b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ba:	4b10      	ldr	r3, [pc, #64]	; (80021fc <_sbrk+0x64>)
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d207      	bcs.n	80021d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021c8:	f00a ffd2 	bl	800d170 <__errno>
 80021cc:	4603      	mov	r3, r0
 80021ce:	220c      	movs	r2, #12
 80021d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021d2:	f04f 33ff 	mov.w	r3, #4294967295
 80021d6:	e009      	b.n	80021ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021d8:	4b08      	ldr	r3, [pc, #32]	; (80021fc <_sbrk+0x64>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021de:	4b07      	ldr	r3, [pc, #28]	; (80021fc <_sbrk+0x64>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4413      	add	r3, r2
 80021e6:	4a05      	ldr	r2, [pc, #20]	; (80021fc <_sbrk+0x64>)
 80021e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ea:	68fb      	ldr	r3, [r7, #12]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3718      	adds	r7, #24
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20010000 	.word	0x20010000
 80021f8:	00000400 	.word	0x00000400
 80021fc:	200003a0 	.word	0x200003a0
 8002200:	20004e58 	.word	0x20004e58

08002204 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002208:	4b06      	ldr	r3, [pc, #24]	; (8002224 <SystemInit+0x20>)
 800220a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800220e:	4a05      	ldr	r2, [pc, #20]	; (8002224 <SystemInit+0x20>)
 8002210:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002214:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	e000ed00 	.word	0xe000ed00

08002228 <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800222c:	4b0e      	ldr	r3, [pc, #56]	; (8002268 <MX_TIM11_Init+0x40>)
 800222e:	4a0f      	ldr	r2, [pc, #60]	; (800226c <MX_TIM11_Init+0x44>)
 8002230:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 839;
 8002232:	4b0d      	ldr	r3, [pc, #52]	; (8002268 <MX_TIM11_Init+0x40>)
 8002234:	f240 3247 	movw	r2, #839	; 0x347
 8002238:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800223a:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <MX_TIM11_Init+0x40>)
 800223c:	2200      	movs	r2, #0
 800223e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 99;
 8002240:	4b09      	ldr	r3, [pc, #36]	; (8002268 <MX_TIM11_Init+0x40>)
 8002242:	2263      	movs	r2, #99	; 0x63
 8002244:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002246:	4b08      	ldr	r3, [pc, #32]	; (8002268 <MX_TIM11_Init+0x40>)
 8002248:	2200      	movs	r2, #0
 800224a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800224c:	4b06      	ldr	r3, [pc, #24]	; (8002268 <MX_TIM11_Init+0x40>)
 800224e:	2200      	movs	r2, #0
 8002250:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002252:	4805      	ldr	r0, [pc, #20]	; (8002268 <MX_TIM11_Init+0x40>)
 8002254:	f005 fcb4 	bl	8007bc0 <HAL_TIM_Base_Init>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800225e:	f7ff fd43 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	200003a4 	.word	0x200003a4
 800226c:	40014800 	.word	0x40014800

08002270 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a0e      	ldr	r2, [pc, #56]	; (80022b8 <HAL_TIM_Base_MspInit+0x48>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d115      	bne.n	80022ae <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002282:	2300      	movs	r3, #0
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	4b0d      	ldr	r3, [pc, #52]	; (80022bc <HAL_TIM_Base_MspInit+0x4c>)
 8002288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228a:	4a0c      	ldr	r2, [pc, #48]	; (80022bc <HAL_TIM_Base_MspInit+0x4c>)
 800228c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002290:	6453      	str	r3, [r2, #68]	; 0x44
 8002292:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <HAL_TIM_Base_MspInit+0x4c>)
 8002294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002296:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	68fb      	ldr	r3, [r7, #12]

    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 800229e:	2200      	movs	r2, #0
 80022a0:	2105      	movs	r1, #5
 80022a2:	201a      	movs	r0, #26
 80022a4:	f000 ff98 	bl	80031d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80022a8:	201a      	movs	r0, #26
 80022aa:	f000 ffc1 	bl	8003230 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80022ae:	bf00      	nop
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40014800 	.word	0x40014800
 80022bc:	40023800 	.word	0x40023800

080022c0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022c4:	4b11      	ldr	r3, [pc, #68]	; (800230c <MX_USART2_UART_Init+0x4c>)
 80022c6:	4a12      	ldr	r2, [pc, #72]	; (8002310 <MX_USART2_UART_Init+0x50>)
 80022c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022ca:	4b10      	ldr	r3, [pc, #64]	; (800230c <MX_USART2_UART_Init+0x4c>)
 80022cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022d2:	4b0e      	ldr	r3, [pc, #56]	; (800230c <MX_USART2_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022d8:	4b0c      	ldr	r3, [pc, #48]	; (800230c <MX_USART2_UART_Init+0x4c>)
 80022da:	2200      	movs	r2, #0
 80022dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022de:	4b0b      	ldr	r3, [pc, #44]	; (800230c <MX_USART2_UART_Init+0x4c>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022e4:	4b09      	ldr	r3, [pc, #36]	; (800230c <MX_USART2_UART_Init+0x4c>)
 80022e6:	220c      	movs	r2, #12
 80022e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ea:	4b08      	ldr	r3, [pc, #32]	; (800230c <MX_USART2_UART_Init+0x4c>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f0:	4b06      	ldr	r3, [pc, #24]	; (800230c <MX_USART2_UART_Init+0x4c>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022f6:	4805      	ldr	r0, [pc, #20]	; (800230c <MX_USART2_UART_Init+0x4c>)
 80022f8:	f005 ff7e 	bl	80081f8 <HAL_UART_Init>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002302:	f7ff fcf1 	bl	8001ce8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	200003ec 	.word	0x200003ec
 8002310:	40004400 	.word	0x40004400

08002314 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08a      	sub	sp, #40	; 0x28
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a1d      	ldr	r2, [pc, #116]	; (80023a8 <HAL_UART_MspInit+0x94>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d133      	bne.n	800239e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	4b1c      	ldr	r3, [pc, #112]	; (80023ac <HAL_UART_MspInit+0x98>)
 800233c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233e:	4a1b      	ldr	r2, [pc, #108]	; (80023ac <HAL_UART_MspInit+0x98>)
 8002340:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002344:	6413      	str	r3, [r2, #64]	; 0x40
 8002346:	4b19      	ldr	r3, [pc, #100]	; (80023ac <HAL_UART_MspInit+0x98>)
 8002348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800234a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800234e:	613b      	str	r3, [r7, #16]
 8002350:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	4b15      	ldr	r3, [pc, #84]	; (80023ac <HAL_UART_MspInit+0x98>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	4a14      	ldr	r2, [pc, #80]	; (80023ac <HAL_UART_MspInit+0x98>)
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	6313      	str	r3, [r2, #48]	; 0x30
 8002362:	4b12      	ldr	r3, [pc, #72]	; (80023ac <HAL_UART_MspInit+0x98>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800236e:	230c      	movs	r3, #12
 8002370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002372:	2302      	movs	r3, #2
 8002374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002376:	2300      	movs	r3, #0
 8002378:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237a:	2303      	movs	r3, #3
 800237c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800237e:	2307      	movs	r3, #7
 8002380:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002382:	f107 0314 	add.w	r3, r7, #20
 8002386:	4619      	mov	r1, r3
 8002388:	4809      	ldr	r0, [pc, #36]	; (80023b0 <HAL_UART_MspInit+0x9c>)
 800238a:	f001 f821 	bl	80033d0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 10, 0);
 800238e:	2200      	movs	r2, #0
 8002390:	210a      	movs	r1, #10
 8002392:	2026      	movs	r0, #38	; 0x26
 8002394:	f000 ff20 	bl	80031d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002398:	2026      	movs	r0, #38	; 0x26
 800239a:	f000 ff49 	bl	8003230 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800239e:	bf00      	nop
 80023a0:	3728      	adds	r7, #40	; 0x28
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40004400 	.word	0x40004400
 80023ac:	40023800 	.word	0x40023800
 80023b0:	40020000 	.word	0x40020000
 80023b4:	00000000 	.word	0x00000000

080023b8 <ftoa>:
#include "common.h"
#include <math.h>
#include <stdio.h>
// Converts a floating-point/double number to a string.
void ftoa(float n, char* res, int afterpoint)
{
 80023b8:	b5b0      	push	{r4, r5, r7, lr}
 80023ba:	b088      	sub	sp, #32
 80023bc:	af00      	add	r7, sp, #0
 80023be:	ed87 0a03 	vstr	s0, [r7, #12]
 80023c2:	60b8      	str	r0, [r7, #8]
 80023c4:	6079      	str	r1, [r7, #4]
    // Extract integer part
    int ipart = (int)n;
 80023c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80023ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023ce:	ee17 3a90 	vmov	r3, s15
 80023d2:	61fb      	str	r3, [r7, #28]
    // Extract floating part
    float fpart = n - (float)ipart;
 80023d4:	69fb      	ldr	r3, [r7, #28]
 80023d6:	ee07 3a90 	vmov	s15, r3
 80023da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023de:	ed97 7a03 	vldr	s14, [r7, #12]
 80023e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023e6:	edc7 7a06 	vstr	s15, [r7, #24]
    // convert integer part to string
    int i = intToStr(ipart, res, 0);
 80023ea:	2200      	movs	r2, #0
 80023ec:	68b9      	ldr	r1, [r7, #8]
 80023ee:	69f8      	ldr	r0, [r7, #28]
 80023f0:	f000 f83e 	bl	8002470 <intToStr>
 80023f4:	6178      	str	r0, [r7, #20]
    // check for display option after point
    if (afterpoint != 0)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d030      	beq.n	800245e <ftoa+0xa6>
    {
        res[i] = '.'; // add dot
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	4413      	add	r3, r2
 8002402:	222e      	movs	r2, #46	; 0x2e
 8002404:	701a      	strb	r2, [r3, #0]
        fpart = fpart * pow(10, afterpoint);
 8002406:	69b8      	ldr	r0, [r7, #24]
 8002408:	f7fe f8a6 	bl	8000558 <__aeabi_f2d>
 800240c:	4604      	mov	r4, r0
 800240e:	460d      	mov	r5, r1
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f7fe f88f 	bl	8000534 <__aeabi_i2d>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	ec43 2b11 	vmov	d1, r2, r3
 800241e:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8002468 <ftoa+0xb0>
 8002422:	f00f fbb3 	bl	8011b8c <pow>
 8002426:	ec53 2b10 	vmov	r2, r3, d0
 800242a:	4620      	mov	r0, r4
 800242c:	4629      	mov	r1, r5
 800242e:	f7fe f8eb 	bl	8000608 <__aeabi_dmul>
 8002432:	4602      	mov	r2, r0
 8002434:	460b      	mov	r3, r1
 8002436:	4610      	mov	r0, r2
 8002438:	4619      	mov	r1, r3
 800243a:	f7fe fbdd 	bl	8000bf8 <__aeabi_d2f>
 800243e:	4603      	mov	r3, r0
 8002440:	61bb      	str	r3, [r7, #24]
        intToStr((int)fpart, res + i + 1, afterpoint);
 8002442:	edd7 7a06 	vldr	s15, [r7, #24]
 8002446:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	3301      	adds	r3, #1
 800244e:	68ba      	ldr	r2, [r7, #8]
 8002450:	4413      	add	r3, r2
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	4619      	mov	r1, r3
 8002456:	ee17 0a90 	vmov	r0, s15
 800245a:	f000 f809 	bl	8002470 <intToStr>
    }
}
 800245e:	bf00      	nop
 8002460:	3720      	adds	r7, #32
 8002462:	46bd      	mov	sp, r7
 8002464:	bdb0      	pop	{r4, r5, r7, pc}
 8002466:	bf00      	nop
 8002468:	00000000 	.word	0x00000000
 800246c:	40240000 	.word	0x40240000

08002470 <intToStr>:

int intToStr(int x, char str[], int d)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
    int i = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	617b      	str	r3, [r7, #20]
    if (x == 0)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d126      	bne.n	80024d4 <intToStr+0x64>
    {
        str[i++] = '0';
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	1c5a      	adds	r2, r3, #1
 800248a:	617a      	str	r2, [r7, #20]
 800248c:	461a      	mov	r2, r3
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	4413      	add	r3, r2
 8002492:	2230      	movs	r2, #48	; 0x30
 8002494:	701a      	strb	r2, [r3, #0]
 8002496:	e029      	b.n	80024ec <intToStr+0x7c>
    }
    else
    {
        while (x)
        {
            str[i++] = (x % 10) + '0';
 8002498:	68fa      	ldr	r2, [r7, #12]
 800249a:	4b1d      	ldr	r3, [pc, #116]	; (8002510 <intToStr+0xa0>)
 800249c:	fb83 1302 	smull	r1, r3, r3, r2
 80024a0:	1099      	asrs	r1, r3, #2
 80024a2:	17d3      	asrs	r3, r2, #31
 80024a4:	1ac9      	subs	r1, r1, r3
 80024a6:	460b      	mov	r3, r1
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	440b      	add	r3, r1
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	1ad1      	subs	r1, r2, r3
 80024b0:	b2ca      	uxtb	r2, r1
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	1c59      	adds	r1, r3, #1
 80024b6:	6179      	str	r1, [r7, #20]
 80024b8:	4619      	mov	r1, r3
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	440b      	add	r3, r1
 80024be:	3230      	adds	r2, #48	; 0x30
 80024c0:	b2d2      	uxtb	r2, r2
 80024c2:	701a      	strb	r2, [r3, #0]
            x = x / 10;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	4a12      	ldr	r2, [pc, #72]	; (8002510 <intToStr+0xa0>)
 80024c8:	fb82 1203 	smull	r1, r2, r2, r3
 80024cc:	1092      	asrs	r2, r2, #2
 80024ce:	17db      	asrs	r3, r3, #31
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	60fb      	str	r3, [r7, #12]
        while (x)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1de      	bne.n	8002498 <intToStr+0x28>
        }
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 80024da:	e007      	b.n	80024ec <intToStr+0x7c>
        str[i++] = '0';
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	1c5a      	adds	r2, r3, #1
 80024e0:	617a      	str	r2, [r7, #20]
 80024e2:	461a      	mov	r2, r3
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	4413      	add	r3, r2
 80024e8:	2230      	movs	r2, #48	; 0x30
 80024ea:	701a      	strb	r2, [r3, #0]
    while (i < d)
 80024ec:	697a      	ldr	r2, [r7, #20]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	dbf3      	blt.n	80024dc <intToStr+0x6c>

    reverse(str, i);
 80024f4:	6979      	ldr	r1, [r7, #20]
 80024f6:	68b8      	ldr	r0, [r7, #8]
 80024f8:	f000 f80c 	bl	8002514 <reverse>
    str[i] = '\0';
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	4413      	add	r3, r2
 8002502:	2200      	movs	r2, #0
 8002504:	701a      	strb	r2, [r3, #0]
    return i;
 8002506:	697b      	ldr	r3, [r7, #20]
}
 8002508:	4618      	mov	r0, r3
 800250a:	3718      	adds	r7, #24
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	66666667 	.word	0x66666667

08002514 <reverse>:

void reverse(char* str, int len)
{
 8002514:	b480      	push	{r7}
 8002516:	b087      	sub	sp, #28
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
    int i = 0, j = len - 1, temp;
 800251e:	2300      	movs	r3, #0
 8002520:	617b      	str	r3, [r7, #20]
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	3b01      	subs	r3, #1
 8002526:	613b      	str	r3, [r7, #16]
    while (i < j)
 8002528:	e018      	b.n	800255c <reverse+0x48>
    {
        temp = str[i];
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	4413      	add	r3, r2
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	441a      	add	r2, r3
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	6879      	ldr	r1, [r7, #4]
 800253e:	440b      	add	r3, r1
 8002540:	7812      	ldrb	r2, [r2, #0]
 8002542:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	4413      	add	r3, r2
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	b2d2      	uxtb	r2, r2
 800254e:	701a      	strb	r2, [r3, #0]
        i++;
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	3301      	adds	r3, #1
 8002554:	617b      	str	r3, [r7, #20]
        j--;
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	3b01      	subs	r3, #1
 800255a:	613b      	str	r3, [r7, #16]
    while (i < j)
 800255c:	697a      	ldr	r2, [r7, #20]
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	429a      	cmp	r2, r3
 8002562:	dbe2      	blt.n	800252a <reverse+0x16>
    }
}
 8002564:	bf00      	nop
 8002566:	bf00      	nop
 8002568:	371c      	adds	r7, #28
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
	...

08002574 <ILI9341_Select>:
#include "stm32f4xx_hal.h"
#include "ili9341.h"


static void ILI9341_Select()
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8002578:	2200      	movs	r2, #0
 800257a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800257e:	4802      	ldr	r0, [pc, #8]	; (8002588 <ILI9341_Select+0x14>)
 8002580:	f001 fae2 	bl	8003b48 <HAL_GPIO_WritePin>

}
 8002584:	bf00      	nop
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40020000 	.word	0x40020000

0800258c <ILI9341_Unselect>:

void ILI9341_Unselect()
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 8002590:	2201      	movs	r2, #1
 8002592:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002596:	4802      	ldr	r0, [pc, #8]	; (80025a0 <ILI9341_Unselect+0x14>)
 8002598:	f001 fad6 	bl	8003b48 <HAL_GPIO_WritePin>
}
 800259c:	bf00      	nop
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40020000 	.word	0x40020000

080025a4 <ILI9341_Reset>:

static void ILI9341_Reset()
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
 80025a8:	2200      	movs	r2, #0
 80025aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025ae:	4807      	ldr	r0, [pc, #28]	; (80025cc <ILI9341_Reset+0x28>)
 80025b0:	f001 faca 	bl	8003b48 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80025b4:	200a      	movs	r0, #10
 80025b6:	f000 fcf9 	bl	8002fac <HAL_Delay>
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
 80025ba:	2201      	movs	r2, #1
 80025bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025c0:	4802      	ldr	r0, [pc, #8]	; (80025cc <ILI9341_Reset+0x28>)
 80025c2:	f001 fac1 	bl	8003b48 <HAL_GPIO_WritePin>
}
 80025c6:	bf00      	nop
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40020400 	.word	0x40020400

080025d0 <ILI9341_WriteCommand>:

static void ILI9341_WriteCommand(uint8_t cmd)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 80025da:	2200      	movs	r2, #0
 80025dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025e0:	4806      	ldr	r0, [pc, #24]	; (80025fc <ILI9341_WriteCommand+0x2c>)
 80025e2:	f001 fab1 	bl	8003b48 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80025e6:	1df9      	adds	r1, r7, #7
 80025e8:	f04f 33ff 	mov.w	r3, #4294967295
 80025ec:	2201      	movs	r2, #1
 80025ee:	4804      	ldr	r0, [pc, #16]	; (8002600 <ILI9341_WriteCommand+0x30>)
 80025f0:	f004 ffb2 	bl	8007558 <HAL_SPI_Transmit>
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40020400 	.word	0x40020400
 8002600:	20000300 	.word	0x20000300

08002604 <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t* buff, size_t buff_size)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b084      	sub	sp, #16
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 800260e:	2201      	movs	r2, #1
 8002610:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002614:	4810      	ldr	r0, [pc, #64]	; (8002658 <ILI9341_WriteData+0x54>)
 8002616:	f001 fa97 	bl	8003b48 <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 800261a:	e015      	b.n	8002648 <ILI9341_WriteData+0x44>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002622:	bf28      	it	cs
 8002624:	f44f 4300 	movcs.w	r3, #32768	; 0x8000
 8002628:	81fb      	strh	r3, [r7, #14]
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 800262a:	89fa      	ldrh	r2, [r7, #14]
 800262c:	f04f 33ff 	mov.w	r3, #4294967295
 8002630:	6879      	ldr	r1, [r7, #4]
 8002632:	480a      	ldr	r0, [pc, #40]	; (800265c <ILI9341_WriteData+0x58>)
 8002634:	f004 ff90 	bl	8007558 <HAL_SPI_Transmit>
        buff += chunk_size;
 8002638:	89fb      	ldrh	r3, [r7, #14]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	4413      	add	r3, r2
 800263e:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 8002640:	89fb      	ldrh	r3, [r7, #14]
 8002642:	683a      	ldr	r2, [r7, #0]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1e6      	bne.n	800261c <ILI9341_WriteData+0x18>
    }
}
 800264e:	bf00      	nop
 8002650:	bf00      	nop
 8002652:	3710      	adds	r7, #16
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	40020400 	.word	0x40020400
 800265c:	20000300 	.word	0x20000300

08002660 <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8002660:	b590      	push	{r4, r7, lr}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	4604      	mov	r4, r0
 8002668:	4608      	mov	r0, r1
 800266a:	4611      	mov	r1, r2
 800266c:	461a      	mov	r2, r3
 800266e:	4623      	mov	r3, r4
 8002670:	80fb      	strh	r3, [r7, #6]
 8002672:	4603      	mov	r3, r0
 8002674:	80bb      	strh	r3, [r7, #4]
 8002676:	460b      	mov	r3, r1
 8002678:	807b      	strh	r3, [r7, #2]
 800267a:	4613      	mov	r3, r2
 800267c:	803b      	strh	r3, [r7, #0]
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
 800267e:	202a      	movs	r0, #42	; 0x2a
 8002680:	f7ff ffa6 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8002684:	88fb      	ldrh	r3, [r7, #6]
 8002686:	0a1b      	lsrs	r3, r3, #8
 8002688:	b29b      	uxth	r3, r3
 800268a:	b2db      	uxtb	r3, r3
 800268c:	733b      	strb	r3, [r7, #12]
 800268e:	88fb      	ldrh	r3, [r7, #6]
 8002690:	b2db      	uxtb	r3, r3
 8002692:	737b      	strb	r3, [r7, #13]
 8002694:	887b      	ldrh	r3, [r7, #2]
 8002696:	0a1b      	lsrs	r3, r3, #8
 8002698:	b29b      	uxth	r3, r3
 800269a:	b2db      	uxtb	r3, r3
 800269c:	73bb      	strb	r3, [r7, #14]
 800269e:	887b      	ldrh	r3, [r7, #2]
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	73fb      	strb	r3, [r7, #15]
        ILI9341_WriteData(data, sizeof(data));
 80026a4:	f107 030c 	add.w	r3, r7, #12
 80026a8:	2104      	movs	r1, #4
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7ff ffaa 	bl	8002604 <ILI9341_WriteData>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
 80026b0:	202b      	movs	r0, #43	; 0x2b
 80026b2:	f7ff ff8d 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 80026b6:	88bb      	ldrh	r3, [r7, #4]
 80026b8:	0a1b      	lsrs	r3, r3, #8
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	723b      	strb	r3, [r7, #8]
 80026c0:	88bb      	ldrh	r3, [r7, #4]
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	727b      	strb	r3, [r7, #9]
 80026c6:	883b      	ldrh	r3, [r7, #0]
 80026c8:	0a1b      	lsrs	r3, r3, #8
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	72bb      	strb	r3, [r7, #10]
 80026d0:	883b      	ldrh	r3, [r7, #0]
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	72fb      	strb	r3, [r7, #11]
        ILI9341_WriteData(data, sizeof(data));
 80026d6:	f107 0308 	add.w	r3, r7, #8
 80026da:	2104      	movs	r1, #4
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff ff91 	bl	8002604 <ILI9341_WriteData>
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
 80026e2:	202c      	movs	r0, #44	; 0x2c
 80026e4:	f7ff ff74 	bl	80025d0 <ILI9341_WriteCommand>
}
 80026e8:	bf00      	nop
 80026ea:	3714      	adds	r7, #20
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd90      	pop	{r4, r7, pc}

080026f0 <ILI9341_Init>:

void ILI9341_Init()
{
 80026f0:	b590      	push	{r4, r7, lr}
 80026f2:	b09b      	sub	sp, #108	; 0x6c
 80026f4:	af00      	add	r7, sp, #0
    ILI9341_Select();
 80026f6:	f7ff ff3d 	bl	8002574 <ILI9341_Select>
    ILI9341_Reset();
 80026fa:	f7ff ff53 	bl	80025a4 <ILI9341_Reset>

    // command list is based on https://github.com/martnak/STM32-ILI9341

    // SOFTWARE RESET
    ILI9341_WriteCommand(0x01);
 80026fe:	2001      	movs	r0, #1
 8002700:	f7ff ff66 	bl	80025d0 <ILI9341_WriteCommand>
    HAL_Delay(500);
 8002704:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002708:	f000 fc50 	bl	8002fac <HAL_Delay>

    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
 800270c:	20cb      	movs	r0, #203	; 0xcb
 800270e:	f7ff ff5f 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 8002712:	4a8a      	ldr	r2, [pc, #552]	; (800293c <ILI9341_Init+0x24c>)
 8002714:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002718:	e892 0003 	ldmia.w	r2, {r0, r1}
 800271c:	6018      	str	r0, [r3, #0]
 800271e:	3304      	adds	r3, #4
 8002720:	7019      	strb	r1, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8002722:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002726:	2105      	movs	r1, #5
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff ff6b 	bl	8002604 <ILI9341_WriteData>
    }

    // POWER CONTROL B
    ILI9341_WriteCommand(0xCF);
 800272e:	20cf      	movs	r0, #207	; 0xcf
 8002730:	f7ff ff4e 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 8002734:	4a82      	ldr	r2, [pc, #520]	; (8002940 <ILI9341_Init+0x250>)
 8002736:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800273a:	6812      	ldr	r2, [r2, #0]
 800273c:	4611      	mov	r1, r2
 800273e:	8019      	strh	r1, [r3, #0]
 8002740:	3302      	adds	r3, #2
 8002742:	0c12      	lsrs	r2, r2, #16
 8002744:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8002746:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800274a:	2103      	movs	r1, #3
 800274c:	4618      	mov	r0, r3
 800274e:	f7ff ff59 	bl	8002604 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL A
    ILI9341_WriteCommand(0xE8);
 8002752:	20e8      	movs	r0, #232	; 0xe8
 8002754:	f7ff ff3c 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 8002758:	4a7a      	ldr	r2, [pc, #488]	; (8002944 <ILI9341_Init+0x254>)
 800275a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800275e:	6812      	ldr	r2, [r2, #0]
 8002760:	4611      	mov	r1, r2
 8002762:	8019      	strh	r1, [r3, #0]
 8002764:	3302      	adds	r3, #2
 8002766:	0c12      	lsrs	r2, r2, #16
 8002768:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 800276a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800276e:	2103      	movs	r1, #3
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff ff47 	bl	8002604 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
 8002776:	20ea      	movs	r0, #234	; 0xea
 8002778:	f7ff ff2a 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x00 };
 800277c:	2300      	movs	r3, #0
 800277e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
        ILI9341_WriteData(data, sizeof(data));
 8002782:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002786:	2102      	movs	r1, #2
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff ff3b 	bl	8002604 <ILI9341_WriteData>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
 800278e:	20ed      	movs	r0, #237	; 0xed
 8002790:	f7ff ff1e 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 8002794:	4b6c      	ldr	r3, [pc, #432]	; (8002948 <ILI9341_Init+0x258>)
 8002796:	653b      	str	r3, [r7, #80]	; 0x50
        ILI9341_WriteData(data, sizeof(data));
 8002798:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800279c:	2104      	movs	r1, #4
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff ff30 	bl	8002604 <ILI9341_WriteData>
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
 80027a4:	20f7      	movs	r0, #247	; 0xf7
 80027a6:	f7ff ff13 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x20 };
 80027aa:	2320      	movs	r3, #32
 80027ac:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
        ILI9341_WriteData(data, sizeof(data));
 80027b0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80027b4:	2101      	movs	r1, #1
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7ff ff24 	bl	8002604 <ILI9341_WriteData>
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
 80027bc:	20c0      	movs	r0, #192	; 0xc0
 80027be:	f7ff ff07 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x23 };
 80027c2:	2323      	movs	r3, #35	; 0x23
 80027c4:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
        ILI9341_WriteData(data, sizeof(data));
 80027c8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80027cc:	2101      	movs	r1, #1
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff ff18 	bl	8002604 <ILI9341_WriteData>
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
 80027d4:	20c1      	movs	r0, #193	; 0xc1
 80027d6:	f7ff fefb 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x10 };
 80027da:	2310      	movs	r3, #16
 80027dc:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
        ILI9341_WriteData(data, sizeof(data));
 80027e0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80027e4:	2101      	movs	r1, #1
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff ff0c 	bl	8002604 <ILI9341_WriteData>
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
 80027ec:	20c5      	movs	r0, #197	; 0xc5
 80027ee:	f7ff feef 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x3E, 0x28 };
 80027f2:	f642 033e 	movw	r3, #10302	; 0x283e
 80027f6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
        ILI9341_WriteData(data, sizeof(data));
 80027fa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027fe:	2102      	movs	r1, #2
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff feff 	bl	8002604 <ILI9341_WriteData>
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
 8002806:	20c7      	movs	r0, #199	; 0xc7
 8002808:	f7ff fee2 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x86 };
 800280c:	2386      	movs	r3, #134	; 0x86
 800280e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        ILI9341_WriteData(data, sizeof(data));
 8002812:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002816:	2101      	movs	r1, #1
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff fef3 	bl	8002604 <ILI9341_WriteData>
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 800281e:	2036      	movs	r0, #54	; 0x36
 8002820:	f7ff fed6 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x48 };
 8002824:	2348      	movs	r3, #72	; 0x48
 8002826:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
        ILI9341_WriteData(data, sizeof(data));
 800282a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800282e:	2101      	movs	r1, #1
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff fee7 	bl	8002604 <ILI9341_WriteData>
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
 8002836:	203a      	movs	r0, #58	; 0x3a
 8002838:	f7ff feca 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x55 };
 800283c:	2355      	movs	r3, #85	; 0x55
 800283e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        ILI9341_WriteData(data, sizeof(data));
 8002842:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002846:	2101      	movs	r1, #1
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff fedb 	bl	8002604 <ILI9341_WriteData>
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
 800284e:	20b1      	movs	r0, #177	; 0xb1
 8002850:	f7ff febe 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x18 };
 8002854:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002858:	863b      	strh	r3, [r7, #48]	; 0x30
        ILI9341_WriteData(data, sizeof(data));
 800285a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800285e:	2102      	movs	r1, #2
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff fecf 	bl	8002604 <ILI9341_WriteData>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
 8002866:	20b6      	movs	r0, #182	; 0xb6
 8002868:	f7ff feb2 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 800286c:	4a37      	ldr	r2, [pc, #220]	; (800294c <ILI9341_Init+0x25c>)
 800286e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002872:	6812      	ldr	r2, [r2, #0]
 8002874:	4611      	mov	r1, r2
 8002876:	8019      	strh	r1, [r3, #0]
 8002878:	3302      	adds	r3, #2
 800287a:	0c12      	lsrs	r2, r2, #16
 800287c:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 800287e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002882:	2103      	movs	r1, #3
 8002884:	4618      	mov	r0, r3
 8002886:	f7ff febd 	bl	8002604 <ILI9341_WriteData>
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
 800288a:	20f2      	movs	r0, #242	; 0xf2
 800288c:	f7ff fea0 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 8002890:	2300      	movs	r3, #0
 8002892:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        ILI9341_WriteData(data, sizeof(data));
 8002896:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800289a:	2101      	movs	r1, #1
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff feb1 	bl	8002604 <ILI9341_WriteData>
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
 80028a2:	2026      	movs	r0, #38	; 0x26
 80028a4:	f7ff fe94 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 80028a8:	2301      	movs	r3, #1
 80028aa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        ILI9341_WriteData(data, sizeof(data));
 80028ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028b2:	2101      	movs	r1, #1
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fea5 	bl	8002604 <ILI9341_WriteData>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
 80028ba:	20e0      	movs	r0, #224	; 0xe0
 80028bc:	f7ff fe88 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 80028c0:	4b23      	ldr	r3, [pc, #140]	; (8002950 <ILI9341_Init+0x260>)
 80028c2:	f107 0414 	add.w	r4, r7, #20
 80028c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028c8:	c407      	stmia	r4!, {r0, r1, r2}
 80028ca:	8023      	strh	r3, [r4, #0]
 80028cc:	3402      	adds	r4, #2
 80028ce:	0c1b      	lsrs	r3, r3, #16
 80028d0:	7023      	strb	r3, [r4, #0]
                            0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 };
        ILI9341_WriteData(data, sizeof(data));
 80028d2:	f107 0314 	add.w	r3, r7, #20
 80028d6:	210f      	movs	r1, #15
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff fe93 	bl	8002604 <ILI9341_WriteData>
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
 80028de:	20e1      	movs	r0, #225	; 0xe1
 80028e0:	f7ff fe76 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 80028e4:	4b1b      	ldr	r3, [pc, #108]	; (8002954 <ILI9341_Init+0x264>)
 80028e6:	1d3c      	adds	r4, r7, #4
 80028e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028ea:	c407      	stmia	r4!, {r0, r1, r2}
 80028ec:	8023      	strh	r3, [r4, #0]
 80028ee:	3402      	adds	r4, #2
 80028f0:	0c1b      	lsrs	r3, r3, #16
 80028f2:	7023      	strb	r3, [r4, #0]
                            0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F };
        ILI9341_WriteData(data, sizeof(data));
 80028f4:	1d3b      	adds	r3, r7, #4
 80028f6:	210f      	movs	r1, #15
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7ff fe83 	bl	8002604 <ILI9341_WriteData>
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
 80028fe:	2011      	movs	r0, #17
 8002900:	f7ff fe66 	bl	80025d0 <ILI9341_WriteCommand>
    HAL_Delay(120);
 8002904:	2078      	movs	r0, #120	; 0x78
 8002906:	f000 fb51 	bl	8002fac <HAL_Delay>

    // TURN ON DISPLAY
    ILI9341_WriteCommand(0x29);
 800290a:	2029      	movs	r0, #41	; 0x29
 800290c:	f7ff fe60 	bl	80025d0 <ILI9341_WriteCommand>

    // MADCTL
    ILI9341_WriteCommand(0x36);
 8002910:	2036      	movs	r0, #54	; 0x36
 8002912:	f7ff fe5d 	bl	80025d0 <ILI9341_WriteCommand>
    {
        uint8_t data[] = { ILI9341_ROTATION };
 8002916:	23e8      	movs	r3, #232	; 0xe8
 8002918:	703b      	strb	r3, [r7, #0]
        ILI9341_WriteData(data, sizeof(data));
 800291a:	463b      	mov	r3, r7
 800291c:	2101      	movs	r1, #1
 800291e:	4618      	mov	r0, r3
 8002920:	f7ff fe70 	bl	8002604 <ILI9341_WriteData>
    }

    ILI9341_Unselect();
 8002924:	f7ff fe32 	bl	800258c <ILI9341_Unselect>

    HAL_GPIO_WritePin(ILI9341_LED_GPIO_Port, ILI9341_LED_Pin, SET);
 8002928:	2201      	movs	r2, #1
 800292a:	2102      	movs	r1, #2
 800292c:	480a      	ldr	r0, [pc, #40]	; (8002958 <ILI9341_Init+0x268>)
 800292e:	f001 f90b 	bl	8003b48 <HAL_GPIO_WritePin>
}
 8002932:	bf00      	nop
 8002934:	376c      	adds	r7, #108	; 0x6c
 8002936:	46bd      	mov	sp, r7
 8002938:	bd90      	pop	{r4, r7, pc}
 800293a:	bf00      	nop
 800293c:	08012d60 	.word	0x08012d60
 8002940:	08012d68 	.word	0x08012d68
 8002944:	08012d6c 	.word	0x08012d6c
 8002948:	81120364 	.word	0x81120364
 800294c:	08012d70 	.word	0x08012d70
 8002950:	08012d74 	.word	0x08012d74
 8002954:	08012d84 	.word	0x08012d84
 8002958:	40020400 	.word	0x40020400

0800295c <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	80fb      	strh	r3, [r7, #6]
 8002966:	460b      	mov	r3, r1
 8002968:	80bb      	strh	r3, [r7, #4]
 800296a:	4613      	mov	r3, r2
 800296c:	807b      	strh	r3, [r7, #2]
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT))
 800296e:	88fb      	ldrh	r3, [r7, #6]
 8002970:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002974:	d21f      	bcs.n	80029b6 <ILI9341_DrawPixel+0x5a>
 8002976:	88bb      	ldrh	r3, [r7, #4]
 8002978:	2bef      	cmp	r3, #239	; 0xef
 800297a:	d81c      	bhi.n	80029b6 <ILI9341_DrawPixel+0x5a>
        return;

    ILI9341_Select();
 800297c:	f7ff fdfa 	bl	8002574 <ILI9341_Select>

    ILI9341_SetAddressWindow(x, y, x+1, y+1);
 8002980:	88fb      	ldrh	r3, [r7, #6]
 8002982:	3301      	adds	r3, #1
 8002984:	b29a      	uxth	r2, r3
 8002986:	88bb      	ldrh	r3, [r7, #4]
 8002988:	3301      	adds	r3, #1
 800298a:	b29b      	uxth	r3, r3
 800298c:	88b9      	ldrh	r1, [r7, #4]
 800298e:	88f8      	ldrh	r0, [r7, #6]
 8002990:	f7ff fe66 	bl	8002660 <ILI9341_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8002994:	887b      	ldrh	r3, [r7, #2]
 8002996:	0a1b      	lsrs	r3, r3, #8
 8002998:	b29b      	uxth	r3, r3
 800299a:	b2db      	uxtb	r3, r3
 800299c:	733b      	strb	r3, [r7, #12]
 800299e:	887b      	ldrh	r3, [r7, #2]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	737b      	strb	r3, [r7, #13]
    ILI9341_WriteData(data, sizeof(data));
 80029a4:	f107 030c 	add.w	r3, r7, #12
 80029a8:	2102      	movs	r1, #2
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff fe2a 	bl	8002604 <ILI9341_WriteData>

    ILI9341_Unselect();
 80029b0:	f7ff fdec 	bl	800258c <ILI9341_Unselect>
 80029b4:	e000      	b.n	80029b8 <ILI9341_DrawPixel+0x5c>
        return;
 80029b6:	bf00      	nop
}
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <ILI9341_DrawLine>:

void ILI9341_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 80029be:	b590      	push	{r4, r7, lr}
 80029c0:	b08d      	sub	sp, #52	; 0x34
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	4604      	mov	r4, r0
 80029c6:	4608      	mov	r0, r1
 80029c8:	4611      	mov	r1, r2
 80029ca:	461a      	mov	r2, r3
 80029cc:	4623      	mov	r3, r4
 80029ce:	80fb      	strh	r3, [r7, #6]
 80029d0:	4603      	mov	r3, r0
 80029d2:	80bb      	strh	r3, [r7, #4]
 80029d4:	460b      	mov	r3, r1
 80029d6:	807b      	strh	r3, [r7, #2]
 80029d8:	4613      	mov	r3, r2
 80029da:	803b      	strh	r3, [r7, #0]
    uint16_t t;
	int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 80029dc:	2300      	movs	r3, #0
 80029de:	62bb      	str	r3, [r7, #40]	; 0x28
 80029e0:	2300      	movs	r3, #0
 80029e2:	627b      	str	r3, [r7, #36]	; 0x24
	int incx, incy, uRow, uCol;

	delta_x = x2 - x1;
 80029e4:	887a      	ldrh	r2, [r7, #2]
 80029e6:	88fb      	ldrh	r3, [r7, #6]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	623b      	str	r3, [r7, #32]
	delta_y = y2 - y1;
 80029ec:	883a      	ldrh	r2, [r7, #0]
 80029ee:	88bb      	ldrh	r3, [r7, #4]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	61fb      	str	r3, [r7, #28]
	uRow = x1;
 80029f4:	88fb      	ldrh	r3, [r7, #6]
 80029f6:	60fb      	str	r3, [r7, #12]
	uCol = y1;
 80029f8:	88bb      	ldrh	r3, [r7, #4]
 80029fa:	60bb      	str	r3, [r7, #8]

	if (delta_x > 0)
 80029fc:	6a3b      	ldr	r3, [r7, #32]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	dd02      	ble.n	8002a08 <ILI9341_DrawLine+0x4a>
        incx = 1;
 8002a02:	2301      	movs	r3, #1
 8002a04:	617b      	str	r3, [r7, #20]
 8002a06:	e00b      	b.n	8002a20 <ILI9341_DrawLine+0x62>
	else if (delta_x == 0)
 8002a08:	6a3b      	ldr	r3, [r7, #32]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d102      	bne.n	8002a14 <ILI9341_DrawLine+0x56>
        incx = 0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	617b      	str	r3, [r7, #20]
 8002a12:	e005      	b.n	8002a20 <ILI9341_DrawLine+0x62>
	else
    {
        incx = -1;
 8002a14:	f04f 33ff 	mov.w	r3, #4294967295
 8002a18:	617b      	str	r3, [r7, #20]
        delta_x = -delta_x;
 8002a1a:	6a3b      	ldr	r3, [r7, #32]
 8002a1c:	425b      	negs	r3, r3
 8002a1e:	623b      	str	r3, [r7, #32]
    }

    if (delta_y > 0)
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	dd02      	ble.n	8002a2c <ILI9341_DrawLine+0x6e>
        incy = 1;
 8002a26:	2301      	movs	r3, #1
 8002a28:	613b      	str	r3, [r7, #16]
 8002a2a:	e00b      	b.n	8002a44 <ILI9341_DrawLine+0x86>
	else if (delta_y==0)
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d102      	bne.n	8002a38 <ILI9341_DrawLine+0x7a>
        incy = 0;
 8002a32:	2300      	movs	r3, #0
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	e005      	b.n	8002a44 <ILI9341_DrawLine+0x86>
	else
    {
        incy = -1;
 8002a38:	f04f 33ff 	mov.w	r3, #4294967295
 8002a3c:	613b      	str	r3, [r7, #16]
        delta_y = -delta_y;
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	425b      	negs	r3, r3
 8002a42:	61fb      	str	r3, [r7, #28]
    }

	if (delta_x > delta_y)
 8002a44:	6a3a      	ldr	r2, [r7, #32]
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	dd02      	ble.n	8002a52 <ILI9341_DrawLine+0x94>
        distance = delta_x;
 8002a4c:	6a3b      	ldr	r3, [r7, #32]
 8002a4e:	61bb      	str	r3, [r7, #24]
 8002a50:	e001      	b.n	8002a56 <ILI9341_DrawLine+0x98>
	else
        distance = delta_y;
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	61bb      	str	r3, [r7, #24]

	for(t = 0; t <= distance + 1; t++)
 8002a56:	2300      	movs	r3, #0
 8002a58:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002a5a:	e02b      	b.n	8002ab4 <ILI9341_DrawLine+0xf6>
	{
		ILI9341_DrawPixel(uRow, uCol, color);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	68ba      	ldr	r2, [r7, #8]
 8002a62:	b291      	uxth	r1, r2
 8002a64:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7ff ff77 	bl	800295c <ILI9341_DrawPixel>

		xerr += delta_x;
 8002a6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a70:	6a3b      	ldr	r3, [r7, #32]
 8002a72:	4413      	add	r3, r2
 8002a74:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr += delta_y;
 8002a76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	627b      	str	r3, [r7, #36]	; 0x24

		if (xerr > distance)
 8002a7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	dd07      	ble.n	8002a96 <ILI9341_DrawLine+0xd8>
		{
			xerr -= distance;
 8002a86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow += incx;
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	4413      	add	r3, r2
 8002a94:	60fb      	str	r3, [r7, #12]
		}
		if (yerr > distance)
 8002a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	dd07      	ble.n	8002aae <ILI9341_DrawLine+0xf0>
		{
			yerr -= distance;
 8002a9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	627b      	str	r3, [r7, #36]	; 0x24
			uCol += incy;
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	4413      	add	r3, r2
 8002aac:	60bb      	str	r3, [r7, #8]
	for(t = 0; t <= distance + 1; t++)
 8002aae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002ab4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	3301      	adds	r3, #1
 8002aba:	429a      	cmp	r2, r3
 8002abc:	ddce      	ble.n	8002a5c <ILI9341_DrawLine+0x9e>
		}
	}
}
 8002abe:	bf00      	nop
 8002ac0:	bf00      	nop
 8002ac2:	3734      	adds	r7, #52	; 0x34
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd90      	pop	{r4, r7, pc}

08002ac8 <ILI9341_WriteChar>:

static void ILI9341_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8002ac8:	b082      	sub	sp, #8
 8002aca:	b590      	push	{r4, r7, lr}
 8002acc:	b089      	sub	sp, #36	; 0x24
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	637b      	str	r3, [r7, #52]	; 0x34
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	80fb      	strh	r3, [r7, #6]
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	80bb      	strh	r3, [r7, #4]
 8002ada:	4613      	mov	r3, r2
 8002adc:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8002ade:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002ae2:	b29a      	uxth	r2, r3
 8002ae4:	88fb      	ldrh	r3, [r7, #6]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	3b01      	subs	r3, #1
 8002aec:	b29c      	uxth	r4, r3
 8002aee:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002af2:	b29a      	uxth	r2, r3
 8002af4:	88bb      	ldrh	r3, [r7, #4]
 8002af6:	4413      	add	r3, r2
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	3b01      	subs	r3, #1
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	88b9      	ldrh	r1, [r7, #4]
 8002b00:	88f8      	ldrh	r0, [r7, #6]
 8002b02:	4622      	mov	r2, r4
 8002b04:	f7ff fdac 	bl	8002660 <ILI9341_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8002b08:	2300      	movs	r3, #0
 8002b0a:	61fb      	str	r3, [r7, #28]
 8002b0c:	e043      	b.n	8002b96 <ILI9341_WriteChar+0xce>
        b = font.data[(ch - 32) * font.height + i];
 8002b0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b10:	78fb      	ldrb	r3, [r7, #3]
 8002b12:	3b20      	subs	r3, #32
 8002b14:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8002b18:	fb01 f303 	mul.w	r3, r1, r3
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	440b      	add	r3, r1
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	4413      	add	r3, r2
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	61bb      	str	r3, [r7, #24]
 8002b2e:	e029      	b.n	8002b84 <ILI9341_WriteChar+0xbc>
            if((b << j) & 0x8000)  {
 8002b30:	697a      	ldr	r2, [r7, #20]
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	fa02 f303 	lsl.w	r3, r2, r3
 8002b38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d00e      	beq.n	8002b5e <ILI9341_WriteChar+0x96>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8002b40:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002b42:	0a1b      	lsrs	r3, r3, #8
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	743b      	strb	r3, [r7, #16]
 8002b4a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	747b      	strb	r3, [r7, #17]
                ILI9341_WriteData(data, sizeof(data));
 8002b50:	f107 0310 	add.w	r3, r7, #16
 8002b54:	2102      	movs	r1, #2
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7ff fd54 	bl	8002604 <ILI9341_WriteData>
 8002b5c:	e00f      	b.n	8002b7e <ILI9341_WriteChar+0xb6>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8002b5e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002b62:	0a1b      	lsrs	r3, r3, #8
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	733b      	strb	r3, [r7, #12]
 8002b6a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	737b      	strb	r3, [r7, #13]
                ILI9341_WriteData(data, sizeof(data));
 8002b72:	f107 030c 	add.w	r3, r7, #12
 8002b76:	2102      	movs	r1, #2
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff fd43 	bl	8002604 <ILI9341_WriteData>
        for(j = 0; j < font.width; j++) {
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	3301      	adds	r3, #1
 8002b82:	61bb      	str	r3, [r7, #24]
 8002b84:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002b88:	461a      	mov	r2, r3
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d3cf      	bcc.n	8002b30 <ILI9341_WriteChar+0x68>
    for(i = 0; i < font.height; i++) {
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	3301      	adds	r3, #1
 8002b94:	61fb      	str	r3, [r7, #28]
 8002b96:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d3b5      	bcc.n	8002b0e <ILI9341_WriteChar+0x46>
            }
        }
    }
}
 8002ba2:	bf00      	nop
 8002ba4:	bf00      	nop
 8002ba6:	3724      	adds	r7, #36	; 0x24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002bae:	b002      	add	sp, #8
 8002bb0:	4770      	bx	lr

08002bb2 <ILI9341_WriteString>:

void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af04      	add	r7, sp, #16
 8002bba:	603a      	str	r2, [r7, #0]
 8002bbc:	617b      	str	r3, [r7, #20]
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	80fb      	strh	r3, [r7, #6]
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	80bb      	strh	r3, [r7, #4]
    ILI9341_Select();
 8002bc6:	f7ff fcd5 	bl	8002574 <ILI9341_Select>

    while(*str) {
 8002bca:	e02e      	b.n	8002c2a <ILI9341_WriteString+0x78>
        if(x + font.width >= ILI9341_WIDTH) {
 8002bcc:	88fb      	ldrh	r3, [r7, #6]
 8002bce:	7d3a      	ldrb	r2, [r7, #20]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002bd6:	db13      	blt.n	8002c00 <ILI9341_WriteString+0x4e>
            x = 0;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8002bdc:	7d7b      	ldrb	r3, [r7, #21]
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	88bb      	ldrh	r3, [r7, #4]
 8002be2:	4413      	add	r3, r2
 8002be4:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9341_HEIGHT) {
 8002be6:	88bb      	ldrh	r3, [r7, #4]
 8002be8:	7d7a      	ldrb	r2, [r7, #21]
 8002bea:	4413      	add	r3, r2
 8002bec:	2bef      	cmp	r3, #239	; 0xef
 8002bee:	dc21      	bgt.n	8002c34 <ILI9341_WriteString+0x82>
                break;
            }

            if(*str == ' ') {
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	2b20      	cmp	r3, #32
 8002bf6:	d103      	bne.n	8002c00 <ILI9341_WriteString+0x4e>
                // skip spaces in the beginning of the new line
                str++;
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	3301      	adds	r3, #1
 8002bfc:	603b      	str	r3, [r7, #0]
                continue;
 8002bfe:	e014      	b.n	8002c2a <ILI9341_WriteString+0x78>
            }
        }

        ILI9341_WriteChar(x, y, *str, font, color, bgcolor);
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	781a      	ldrb	r2, [r3, #0]
 8002c04:	88b9      	ldrh	r1, [r7, #4]
 8002c06:	88f8      	ldrh	r0, [r7, #6]
 8002c08:	8c3b      	ldrh	r3, [r7, #32]
 8002c0a:	9302      	str	r3, [sp, #8]
 8002c0c:	8bbb      	ldrh	r3, [r7, #28]
 8002c0e:	9301      	str	r3, [sp, #4]
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	f7ff ff57 	bl	8002ac8 <ILI9341_WriteChar>
        x += font.width;
 8002c1a:	7d3b      	ldrb	r3, [r7, #20]
 8002c1c:	b29a      	uxth	r2, r3
 8002c1e:	88fb      	ldrh	r3, [r7, #6]
 8002c20:	4413      	add	r3, r2
 8002c22:	80fb      	strh	r3, [r7, #6]
        str++;
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	3301      	adds	r3, #1
 8002c28:	603b      	str	r3, [r7, #0]
    while(*str) {
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1cc      	bne.n	8002bcc <ILI9341_WriteString+0x1a>
 8002c32:	e000      	b.n	8002c36 <ILI9341_WriteString+0x84>
                break;
 8002c34:	bf00      	nop
    }

    ILI9341_Unselect();
 8002c36:	f7ff fca9 	bl	800258c <ILI9341_Unselect>
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c44:	b002      	add	sp, #8
 8002c46:	4770      	bx	lr

08002c48 <ILI9341_FillRectangle>:
    ILI9341_DrawLine(x, y, x, y + h, color);
    ILI9341_DrawLine(x, y + h, x + w, y + h, color);
}

void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8002c48:	b590      	push	{r4, r7, lr}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	4604      	mov	r4, r0
 8002c50:	4608      	mov	r0, r1
 8002c52:	4611      	mov	r1, r2
 8002c54:	461a      	mov	r2, r3
 8002c56:	4623      	mov	r3, r4
 8002c58:	80fb      	strh	r3, [r7, #6]
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	80bb      	strh	r3, [r7, #4]
 8002c5e:	460b      	mov	r3, r1
 8002c60:	807b      	strh	r3, [r7, #2]
 8002c62:	4613      	mov	r3, r2
 8002c64:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8002c66:	88fb      	ldrh	r3, [r7, #6]
 8002c68:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002c6c:	d253      	bcs.n	8002d16 <ILI9341_FillRectangle+0xce>
 8002c6e:	88bb      	ldrh	r3, [r7, #4]
 8002c70:	2bef      	cmp	r3, #239	; 0xef
 8002c72:	d850      	bhi.n	8002d16 <ILI9341_FillRectangle+0xce>
    if((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 8002c74:	88fa      	ldrh	r2, [r7, #6]
 8002c76:	887b      	ldrh	r3, [r7, #2]
 8002c78:	4413      	add	r3, r2
 8002c7a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002c7e:	dd03      	ble.n	8002c88 <ILI9341_FillRectangle+0x40>
 8002c80:	88fb      	ldrh	r3, [r7, #6]
 8002c82:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 8002c86:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 8002c88:	88ba      	ldrh	r2, [r7, #4]
 8002c8a:	883b      	ldrh	r3, [r7, #0]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	2bf0      	cmp	r3, #240	; 0xf0
 8002c90:	dd03      	ble.n	8002c9a <ILI9341_FillRectangle+0x52>
 8002c92:	88bb      	ldrh	r3, [r7, #4]
 8002c94:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8002c98:	803b      	strh	r3, [r7, #0]

    ILI9341_Select();
 8002c9a:	f7ff fc6b 	bl	8002574 <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8002c9e:	88fa      	ldrh	r2, [r7, #6]
 8002ca0:	887b      	ldrh	r3, [r7, #2]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	3b01      	subs	r3, #1
 8002ca8:	b29c      	uxth	r4, r3
 8002caa:	88ba      	ldrh	r2, [r7, #4]
 8002cac:	883b      	ldrh	r3, [r7, #0]
 8002cae:	4413      	add	r3, r2
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	88b9      	ldrh	r1, [r7, #4]
 8002cb8:	88f8      	ldrh	r0, [r7, #6]
 8002cba:	4622      	mov	r2, r4
 8002cbc:	f7ff fcd0 	bl	8002660 <ILI9341_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8002cc0:	8c3b      	ldrh	r3, [r7, #32]
 8002cc2:	0a1b      	lsrs	r3, r3, #8
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	733b      	strb	r3, [r7, #12]
 8002cca:	8c3b      	ldrh	r3, [r7, #32]
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002cd6:	4812      	ldr	r0, [pc, #72]	; (8002d20 <ILI9341_FillRectangle+0xd8>)
 8002cd8:	f000 ff36 	bl	8003b48 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8002cdc:	883b      	ldrh	r3, [r7, #0]
 8002cde:	80bb      	strh	r3, [r7, #4]
 8002ce0:	e013      	b.n	8002d0a <ILI9341_FillRectangle+0xc2>
        for(x = w; x > 0; x--) {
 8002ce2:	887b      	ldrh	r3, [r7, #2]
 8002ce4:	80fb      	strh	r3, [r7, #6]
 8002ce6:	e00a      	b.n	8002cfe <ILI9341_FillRectangle+0xb6>
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8002ce8:	f107 010c 	add.w	r1, r7, #12
 8002cec:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf0:	2202      	movs	r2, #2
 8002cf2:	480c      	ldr	r0, [pc, #48]	; (8002d24 <ILI9341_FillRectangle+0xdc>)
 8002cf4:	f004 fc30 	bl	8007558 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8002cf8:	88fb      	ldrh	r3, [r7, #6]
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	80fb      	strh	r3, [r7, #6]
 8002cfe:	88fb      	ldrh	r3, [r7, #6]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1f1      	bne.n	8002ce8 <ILI9341_FillRectangle+0xa0>
    for(y = h; y > 0; y--) {
 8002d04:	88bb      	ldrh	r3, [r7, #4]
 8002d06:	3b01      	subs	r3, #1
 8002d08:	80bb      	strh	r3, [r7, #4]
 8002d0a:	88bb      	ldrh	r3, [r7, #4]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d1e8      	bne.n	8002ce2 <ILI9341_FillRectangle+0x9a>
        }
    }

    ILI9341_Unselect();
 8002d10:	f7ff fc3c 	bl	800258c <ILI9341_Unselect>
 8002d14:	e000      	b.n	8002d18 <ILI9341_FillRectangle+0xd0>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8002d16:	bf00      	nop
}
 8002d18:	3714      	adds	r7, #20
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd90      	pop	{r4, r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	40020400 	.word	0x40020400
 8002d24:	20000300 	.word	0x20000300

08002d28 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af02      	add	r7, sp, #8
 8002d2e:	4603      	mov	r3, r0
 8002d30:	80fb      	strh	r3, [r7, #6]
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, color);
 8002d32:	88fb      	ldrh	r3, [r7, #6]
 8002d34:	9300      	str	r3, [sp, #0]
 8002d36:	23f0      	movs	r3, #240	; 0xf0
 8002d38:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	2000      	movs	r0, #0
 8002d40:	f7ff ff82 	bl	8002c48 <ILI9341_FillRectangle>
}
 8002d44:	bf00      	nop
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <ILI9341_TouchUnselect>:

static void ILI9341_TouchSelect() {
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_RESET);
}

void ILI9341_TouchUnselect() {
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_TOUCH_CS_GPIO_Port, ILI9341_TOUCH_CS_Pin, GPIO_PIN_SET);
 8002d50:	2201      	movs	r2, #1
 8002d52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d56:	4802      	ldr	r0, [pc, #8]	; (8002d60 <ILI9341_TouchUnselect+0x14>)
 8002d58:	f000 fef6 	bl	8003b48 <HAL_GPIO_WritePin>
}
 8002d5c:	bf00      	nop
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40020000 	.word	0x40020000

08002d64 <max30102_init>:
#define RES_PART_ID 0xff

extern I2C_HandleTypeDef hi2c1;

void max30102_init()
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af02      	add	r7, sp, #8
    uint8_t data = 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	71fb      	strb	r3, [r7, #7]
    /*reset*/
    data = 0x40;
 8002d6e:	2340      	movs	r3, #64	; 0x40
 8002d70:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write_IT(&hi2c1, MAX30102_ADDR_WRITE, RES_MODE_CONFIGURATION, I2C_MEMADD_SIZE_8BIT, &data, 1);
 8002d72:	2301      	movs	r3, #1
 8002d74:	9301      	str	r3, [sp, #4]
 8002d76:	1dfb      	adds	r3, r7, #7
 8002d78:	9300      	str	r3, [sp, #0]
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	2209      	movs	r2, #9
 8002d7e:	21ae      	movs	r1, #174	; 0xae
 8002d80:	483d      	ldr	r0, [pc, #244]	; (8002e78 <max30102_init+0x114>)
 8002d82:	f001 fb29 	bl	80043d8 <HAL_I2C_Mem_Write_IT>
    do
    {
        HAL_I2C_Mem_Read_IT(&hi2c1, MAX30102_ADDR_READ, RES_MODE_CONFIGURATION, I2C_MEMADD_SIZE_8BIT, &data, 1);
 8002d86:	2301      	movs	r3, #1
 8002d88:	9301      	str	r3, [sp, #4]
 8002d8a:	1dfb      	adds	r3, r7, #7
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	2301      	movs	r3, #1
 8002d90:	2209      	movs	r2, #9
 8002d92:	21af      	movs	r1, #175	; 0xaf
 8002d94:	4838      	ldr	r0, [pc, #224]	; (8002e78 <max30102_init+0x114>)
 8002d96:	f001 fbdb 	bl	8004550 <HAL_I2C_Mem_Read_IT>
    } while (data & 0x40);
 8002d9a:	79fb      	ldrb	r3, [r7, #7]
 8002d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1f0      	bne.n	8002d86 <max30102_init+0x22>
    /**/
    data = 0x40;
 8002da4:	2340      	movs	r3, #64	; 0x40
 8002da6:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write_IT(&hi2c1, MAX30102_ADDR_WRITE, RES_INTERRUPT_ENABLE_1, I2C_MEMADD_SIZE_8BIT, &data, 1);
 8002da8:	2301      	movs	r3, #1
 8002daa:	9301      	str	r3, [sp, #4]
 8002dac:	1dfb      	adds	r3, r7, #7
 8002dae:	9300      	str	r3, [sp, #0]
 8002db0:	2301      	movs	r3, #1
 8002db2:	2202      	movs	r2, #2
 8002db4:	21ae      	movs	r1, #174	; 0xae
 8002db6:	4830      	ldr	r0, [pc, #192]	; (8002e78 <max30102_init+0x114>)
 8002db8:	f001 fb0e 	bl	80043d8 <HAL_I2C_Mem_Write_IT>
    //    /* */
    //    data = 0x80;
    //    HAL_I2C_Mem_Write(&, MAX30102_ADDR_WRITE, RES_INTERRUPT_ENABLE_1, I2C_MEMADD_SIZE_8BIT, &data, 1, 10);
    //    HAL_I2C_Mem_Write(&, MAX30102_ADDR_WRITE, RES_FIFO_CONFIGURATION, I2C_MEMADD_SIZE_8BIT, &data, 1, 10);
    /*16384 50Hz 18adc*/
    data = 0x63;
 8002dbc:	2363      	movs	r3, #99	; 0x63
 8002dbe:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write_IT(&hi2c1, MAX30102_ADDR_WRITE, RES_SPO2_CONFIGURATION, I2C_MEMADD_SIZE_8BIT, &data, 1);
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	9301      	str	r3, [sp, #4]
 8002dc4:	1dfb      	adds	r3, r7, #7
 8002dc6:	9300      	str	r3, [sp, #0]
 8002dc8:	2301      	movs	r3, #1
 8002dca:	220a      	movs	r2, #10
 8002dcc:	21ae      	movs	r1, #174	; 0xae
 8002dce:	482a      	ldr	r0, [pc, #168]	; (8002e78 <max30102_init+0x114>)
 8002dd0:	f001 fb02 	bl	80043d8 <HAL_I2C_Mem_Write_IT>
    /**/
    data = 0x47;
 8002dd4:	2347      	movs	r3, #71	; 0x47
 8002dd6:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write_IT(&hi2c1, MAX30102_ADDR_WRITE, RES_LED_PULSE_AMPLITUDE_1, I2C_MEMADD_SIZE_8BIT, &data, 1);
 8002dd8:	2301      	movs	r3, #1
 8002dda:	9301      	str	r3, [sp, #4]
 8002ddc:	1dfb      	adds	r3, r7, #7
 8002dde:	9300      	str	r3, [sp, #0]
 8002de0:	2301      	movs	r3, #1
 8002de2:	220c      	movs	r2, #12
 8002de4:	21ae      	movs	r1, #174	; 0xae
 8002de6:	4824      	ldr	r0, [pc, #144]	; (8002e78 <max30102_init+0x114>)
 8002de8:	f001 faf6 	bl	80043d8 <HAL_I2C_Mem_Write_IT>
    HAL_I2C_Mem_Write_IT(&hi2c1, MAX30102_ADDR_WRITE, RES_LED_PULSE_AMPLITUDE_2, I2C_MEMADD_SIZE_8BIT, &data, 1);
 8002dec:	2301      	movs	r3, #1
 8002dee:	9301      	str	r3, [sp, #4]
 8002df0:	1dfb      	adds	r3, r7, #7
 8002df2:	9300      	str	r3, [sp, #0]
 8002df4:	2301      	movs	r3, #1
 8002df6:	220d      	movs	r2, #13
 8002df8:	21ae      	movs	r1, #174	; 0xae
 8002dfa:	481f      	ldr	r0, [pc, #124]	; (8002e78 <max30102_init+0x114>)
 8002dfc:	f001 faec 	bl	80043d8 <HAL_I2C_Mem_Write_IT>
    HAL_I2C_Mem_Write_IT(&hi2c1, MAX30102_ADDR_WRITE, RES_PROXIMITY_MODE_LED_PULSE_AMPLITUDE, I2C_MEMADD_SIZE_8BIT, &data, 1);
 8002e00:	2301      	movs	r3, #1
 8002e02:	9301      	str	r3, [sp, #4]
 8002e04:	1dfb      	adds	r3, r7, #7
 8002e06:	9300      	str	r3, [sp, #0]
 8002e08:	2301      	movs	r3, #1
 8002e0a:	2210      	movs	r2, #16
 8002e0c:	21ae      	movs	r1, #174	; 0xae
 8002e0e:	481a      	ldr	r0, [pc, #104]	; (8002e78 <max30102_init+0x114>)
 8002e10:	f001 fae2 	bl	80043d8 <HAL_I2C_Mem_Write_IT>
    /*FIFO clear*/
    data = 0;
 8002e14:	2300      	movs	r3, #0
 8002e16:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write_IT(&hi2c1, MAX30102_ADDR_WRITE, RES_FIFO_WRITE_POINTER, I2C_MEMADD_SIZE_8BIT, &data, 1);
 8002e18:	2301      	movs	r3, #1
 8002e1a:	9301      	str	r3, [sp, #4]
 8002e1c:	1dfb      	adds	r3, r7, #7
 8002e1e:	9300      	str	r3, [sp, #0]
 8002e20:	2301      	movs	r3, #1
 8002e22:	2204      	movs	r2, #4
 8002e24:	21ae      	movs	r1, #174	; 0xae
 8002e26:	4814      	ldr	r0, [pc, #80]	; (8002e78 <max30102_init+0x114>)
 8002e28:	f001 fad6 	bl	80043d8 <HAL_I2C_Mem_Write_IT>
    HAL_I2C_Mem_Write_IT(&hi2c1, MAX30102_ADDR_WRITE, RES_OVERFLOW_COUNTER, I2C_MEMADD_SIZE_8BIT, &data, 1);
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	9301      	str	r3, [sp, #4]
 8002e30:	1dfb      	adds	r3, r7, #7
 8002e32:	9300      	str	r3, [sp, #0]
 8002e34:	2301      	movs	r3, #1
 8002e36:	2205      	movs	r2, #5
 8002e38:	21ae      	movs	r1, #174	; 0xae
 8002e3a:	480f      	ldr	r0, [pc, #60]	; (8002e78 <max30102_init+0x114>)
 8002e3c:	f001 facc 	bl	80043d8 <HAL_I2C_Mem_Write_IT>
    HAL_I2C_Mem_Write_IT(&hi2c1, MAX30102_ADDR_WRITE, RES_FIFO_READ_POINTER, I2C_MEMADD_SIZE_8BIT, &data, 1);
 8002e40:	2301      	movs	r3, #1
 8002e42:	9301      	str	r3, [sp, #4]
 8002e44:	1dfb      	adds	r3, r7, #7
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	2301      	movs	r3, #1
 8002e4a:	2206      	movs	r2, #6
 8002e4c:	21ae      	movs	r1, #174	; 0xae
 8002e4e:	480a      	ldr	r0, [pc, #40]	; (8002e78 <max30102_init+0x114>)
 8002e50:	f001 fac2 	bl	80043d8 <HAL_I2C_Mem_Write_IT>
    /*interrupt status clear*/
    max30102_getStatus();
 8002e54:	f000 f812 	bl	8002e7c <max30102_getStatus>
    // /**/
    // data = 1;
    // HAL_I2C_Mem_Write(&, MAX30102_ADDR_WRITE, RES_DIE_TEMPERATURE_CONFIG, I2C_MEMADD_SIZE_8BIT, &data, 1, 10);
    /*SPO2 Mode*/
    data = 0x03;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write_IT(&hi2c1, MAX30102_ADDR_WRITE, RES_MODE_CONFIGURATION, I2C_MEMADD_SIZE_8BIT, &data, 1);
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	9301      	str	r3, [sp, #4]
 8002e60:	1dfb      	adds	r3, r7, #7
 8002e62:	9300      	str	r3, [sp, #0]
 8002e64:	2301      	movs	r3, #1
 8002e66:	2209      	movs	r2, #9
 8002e68:	21ae      	movs	r1, #174	; 0xae
 8002e6a:	4803      	ldr	r0, [pc, #12]	; (8002e78 <max30102_init+0x114>)
 8002e6c:	f001 fab4 	bl	80043d8 <HAL_I2C_Mem_Write_IT>
}
 8002e70:	bf00      	nop
 8002e72:	3708      	adds	r7, #8
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	200002ac 	.word	0x200002ac

08002e7c <max30102_getStatus>:
        data[i].iRed = (((uint32_t)dataTemp[i * 6 + 3]) << 16 | ((uint32_t)dataTemp[i * 6 + 4]) << 8 | dataTemp[i * 6 + 5]) & 0x3ffff;
    }
}

uint8_t max30102_getStatus()
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af04      	add	r7, sp, #16
    uint8_t data = 0, dataTemp = 0;
 8002e82:	2300      	movs	r3, #0
 8002e84:	71fb      	strb	r3, [r7, #7]
 8002e86:	2300      	movs	r3, #0
 8002e88:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Read(&hi2c1, MAX30102_ADDR_READ, RES_INTERRUPT_STATUS_1, I2C_MEMADD_SIZE_8BIT, &dataTemp, 1, 10);
 8002e8a:	230a      	movs	r3, #10
 8002e8c:	9302      	str	r3, [sp, #8]
 8002e8e:	2301      	movs	r3, #1
 8002e90:	9301      	str	r3, [sp, #4]
 8002e92:	1dbb      	adds	r3, r7, #6
 8002e94:	9300      	str	r3, [sp, #0]
 8002e96:	2301      	movs	r3, #1
 8002e98:	2200      	movs	r2, #0
 8002e9a:	21af      	movs	r1, #175	; 0xaf
 8002e9c:	480c      	ldr	r0, [pc, #48]	; (8002ed0 <max30102_getStatus+0x54>)
 8002e9e:	f001 f869 	bl	8003f74 <HAL_I2C_Mem_Read>
    data = dataTemp;
 8002ea2:	79bb      	ldrb	r3, [r7, #6]
 8002ea4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Read(&hi2c1, MAX30102_ADDR_READ, RES_INTERRUPT_STATUS_2, I2C_MEMADD_SIZE_8BIT, &dataTemp, 1, 10);
 8002ea6:	230a      	movs	r3, #10
 8002ea8:	9302      	str	r3, [sp, #8]
 8002eaa:	2301      	movs	r3, #1
 8002eac:	9301      	str	r3, [sp, #4]
 8002eae:	1dbb      	adds	r3, r7, #6
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	21af      	movs	r1, #175	; 0xaf
 8002eb8:	4805      	ldr	r0, [pc, #20]	; (8002ed0 <max30102_getStatus+0x54>)
 8002eba:	f001 f85b 	bl	8003f74 <HAL_I2C_Mem_Read>
    return data | dataTemp;
 8002ebe:	79ba      	ldrb	r2, [r7, #6]
 8002ec0:	79fb      	ldrb	r3, [r7, #7]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	b2db      	uxtb	r3, r3
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3708      	adds	r7, #8
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	200002ac 	.word	0x200002ac

08002ed4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ed4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f0c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ed8:	480d      	ldr	r0, [pc, #52]	; (8002f10 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002eda:	490e      	ldr	r1, [pc, #56]	; (8002f14 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002edc:	4a0e      	ldr	r2, [pc, #56]	; (8002f18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ee0:	e002      	b.n	8002ee8 <LoopCopyDataInit>

08002ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ee6:	3304      	adds	r3, #4

08002ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002eec:	d3f9      	bcc.n	8002ee2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eee:	4a0b      	ldr	r2, [pc, #44]	; (8002f1c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002ef0:	4c0b      	ldr	r4, [pc, #44]	; (8002f20 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ef4:	e001      	b.n	8002efa <LoopFillZerobss>

08002ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ef8:	3204      	adds	r2, #4

08002efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002efc:	d3fb      	bcc.n	8002ef6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002efe:	f7ff f981 	bl	8002204 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f02:	f00a fa31 	bl	800d368 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f06:	f7fe fe41 	bl	8001b8c <main>
  bx  lr    
 8002f0a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f0c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002f10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f14:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 8002f18:	08014b68 	.word	0x08014b68
  ldr r2, =_sbss
 8002f1c:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 8002f20:	20004e58 	.word	0x20004e58

08002f24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f24:	e7fe      	b.n	8002f24 <ADC_IRQHandler>
	...

08002f28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f2c:	4b0e      	ldr	r3, [pc, #56]	; (8002f68 <HAL_Init+0x40>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a0d      	ldr	r2, [pc, #52]	; (8002f68 <HAL_Init+0x40>)
 8002f32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f38:	4b0b      	ldr	r3, [pc, #44]	; (8002f68 <HAL_Init+0x40>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a0a      	ldr	r2, [pc, #40]	; (8002f68 <HAL_Init+0x40>)
 8002f3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f44:	4b08      	ldr	r3, [pc, #32]	; (8002f68 <HAL_Init+0x40>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a07      	ldr	r2, [pc, #28]	; (8002f68 <HAL_Init+0x40>)
 8002f4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f50:	2003      	movs	r0, #3
 8002f52:	f000 f921 	bl	8003198 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f56:	2005      	movs	r0, #5
 8002f58:	f7fe ffb0 	bl	8001ebc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f5c:	f7fe ff7a 	bl	8001e54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	40023c00 	.word	0x40023c00

08002f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f70:	4b06      	ldr	r3, [pc, #24]	; (8002f8c <HAL_IncTick+0x20>)
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	461a      	mov	r2, r3
 8002f76:	4b06      	ldr	r3, [pc, #24]	; (8002f90 <HAL_IncTick+0x24>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	4a04      	ldr	r2, [pc, #16]	; (8002f90 <HAL_IncTick+0x24>)
 8002f7e:	6013      	str	r3, [r2, #0]
}
 8002f80:	bf00      	nop
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	20000030 	.word	0x20000030
 8002f90:	20000434 	.word	0x20000434

08002f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  return uwTick;
 8002f98:	4b03      	ldr	r3, [pc, #12]	; (8002fa8 <HAL_GetTick+0x14>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	20000434 	.word	0x20000434

08002fac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fb4:	f7ff ffee 	bl	8002f94 <HAL_GetTick>
 8002fb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc4:	d005      	beq.n	8002fd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fc6:	4b0a      	ldr	r3, [pc, #40]	; (8002ff0 <HAL_Delay+0x44>)
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	461a      	mov	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	4413      	add	r3, r2
 8002fd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002fd2:	bf00      	nop
 8002fd4:	f7ff ffde 	bl	8002f94 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	68fa      	ldr	r2, [r7, #12]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d8f7      	bhi.n	8002fd4 <HAL_Delay+0x28>
  {
  }
}
 8002fe4:	bf00      	nop
 8002fe6:	bf00      	nop
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	20000030 	.word	0x20000030

08002ff4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b085      	sub	sp, #20
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003004:	4b0c      	ldr	r3, [pc, #48]	; (8003038 <__NVIC_SetPriorityGrouping+0x44>)
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003010:	4013      	ands	r3, r2
 8003012:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800301c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003020:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003024:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003026:	4a04      	ldr	r2, [pc, #16]	; (8003038 <__NVIC_SetPriorityGrouping+0x44>)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	60d3      	str	r3, [r2, #12]
}
 800302c:	bf00      	nop
 800302e:	3714      	adds	r7, #20
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003040:	4b04      	ldr	r3, [pc, #16]	; (8003054 <__NVIC_GetPriorityGrouping+0x18>)
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	0a1b      	lsrs	r3, r3, #8
 8003046:	f003 0307 	and.w	r3, r3, #7
}
 800304a:	4618      	mov	r0, r3
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr
 8003054:	e000ed00 	.word	0xe000ed00

08003058 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	4603      	mov	r3, r0
 8003060:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003066:	2b00      	cmp	r3, #0
 8003068:	db0b      	blt.n	8003082 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800306a:	79fb      	ldrb	r3, [r7, #7]
 800306c:	f003 021f 	and.w	r2, r3, #31
 8003070:	4907      	ldr	r1, [pc, #28]	; (8003090 <__NVIC_EnableIRQ+0x38>)
 8003072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003076:	095b      	lsrs	r3, r3, #5
 8003078:	2001      	movs	r0, #1
 800307a:	fa00 f202 	lsl.w	r2, r0, r2
 800307e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003082:	bf00      	nop
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	e000e100 	.word	0xe000e100

08003094 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	4603      	mov	r3, r0
 800309c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800309e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	db12      	blt.n	80030cc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	f003 021f 	and.w	r2, r3, #31
 80030ac:	490a      	ldr	r1, [pc, #40]	; (80030d8 <__NVIC_DisableIRQ+0x44>)
 80030ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b2:	095b      	lsrs	r3, r3, #5
 80030b4:	2001      	movs	r0, #1
 80030b6:	fa00 f202 	lsl.w	r2, r0, r2
 80030ba:	3320      	adds	r3, #32
 80030bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80030c0:	f3bf 8f4f 	dsb	sy
}
 80030c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80030c6:	f3bf 8f6f 	isb	sy
}
 80030ca:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	e000e100 	.word	0xe000e100

080030dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	4603      	mov	r3, r0
 80030e4:	6039      	str	r1, [r7, #0]
 80030e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	db0a      	blt.n	8003106 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	b2da      	uxtb	r2, r3
 80030f4:	490c      	ldr	r1, [pc, #48]	; (8003128 <__NVIC_SetPriority+0x4c>)
 80030f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fa:	0112      	lsls	r2, r2, #4
 80030fc:	b2d2      	uxtb	r2, r2
 80030fe:	440b      	add	r3, r1
 8003100:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003104:	e00a      	b.n	800311c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	b2da      	uxtb	r2, r3
 800310a:	4908      	ldr	r1, [pc, #32]	; (800312c <__NVIC_SetPriority+0x50>)
 800310c:	79fb      	ldrb	r3, [r7, #7]
 800310e:	f003 030f 	and.w	r3, r3, #15
 8003112:	3b04      	subs	r3, #4
 8003114:	0112      	lsls	r2, r2, #4
 8003116:	b2d2      	uxtb	r2, r2
 8003118:	440b      	add	r3, r1
 800311a:	761a      	strb	r2, [r3, #24]
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr
 8003128:	e000e100 	.word	0xe000e100
 800312c:	e000ed00 	.word	0xe000ed00

08003130 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003130:	b480      	push	{r7}
 8003132:	b089      	sub	sp, #36	; 0x24
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	f1c3 0307 	rsb	r3, r3, #7
 800314a:	2b04      	cmp	r3, #4
 800314c:	bf28      	it	cs
 800314e:	2304      	movcs	r3, #4
 8003150:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	3304      	adds	r3, #4
 8003156:	2b06      	cmp	r3, #6
 8003158:	d902      	bls.n	8003160 <NVIC_EncodePriority+0x30>
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	3b03      	subs	r3, #3
 800315e:	e000      	b.n	8003162 <NVIC_EncodePriority+0x32>
 8003160:	2300      	movs	r3, #0
 8003162:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003164:	f04f 32ff 	mov.w	r2, #4294967295
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	43da      	mvns	r2, r3
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	401a      	ands	r2, r3
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003178:	f04f 31ff 	mov.w	r1, #4294967295
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	fa01 f303 	lsl.w	r3, r1, r3
 8003182:	43d9      	mvns	r1, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003188:	4313      	orrs	r3, r2
         );
}
 800318a:	4618      	mov	r0, r3
 800318c:	3724      	adds	r7, #36	; 0x24
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
	...

08003198 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b07      	cmp	r3, #7
 80031a4:	d00f      	beq.n	80031c6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b06      	cmp	r3, #6
 80031aa:	d00c      	beq.n	80031c6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b05      	cmp	r3, #5
 80031b0:	d009      	beq.n	80031c6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2b04      	cmp	r3, #4
 80031b6:	d006      	beq.n	80031c6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b03      	cmp	r3, #3
 80031bc:	d003      	beq.n	80031c6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80031be:	2190      	movs	r1, #144	; 0x90
 80031c0:	4804      	ldr	r0, [pc, #16]	; (80031d4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80031c2:	f7fe fd96 	bl	8001cf2 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7ff ff14 	bl	8002ff4 <__NVIC_SetPriorityGrouping>
}
 80031cc:	bf00      	nop
 80031ce:	3708      	adds	r7, #8
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	08012d94 	.word	0x08012d94

080031d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af00      	add	r7, sp, #0
 80031de:	4603      	mov	r3, r0
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
 80031e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2b0f      	cmp	r3, #15
 80031ee:	d903      	bls.n	80031f8 <HAL_NVIC_SetPriority+0x20>
 80031f0:	21a8      	movs	r1, #168	; 0xa8
 80031f2:	480e      	ldr	r0, [pc, #56]	; (800322c <HAL_NVIC_SetPriority+0x54>)
 80031f4:	f7fe fd7d 	bl	8001cf2 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	2b0f      	cmp	r3, #15
 80031fc:	d903      	bls.n	8003206 <HAL_NVIC_SetPriority+0x2e>
 80031fe:	21a9      	movs	r1, #169	; 0xa9
 8003200:	480a      	ldr	r0, [pc, #40]	; (800322c <HAL_NVIC_SetPriority+0x54>)
 8003202:	f7fe fd76 	bl	8001cf2 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003206:	f7ff ff19 	bl	800303c <__NVIC_GetPriorityGrouping>
 800320a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	68b9      	ldr	r1, [r7, #8]
 8003210:	6978      	ldr	r0, [r7, #20]
 8003212:	f7ff ff8d 	bl	8003130 <NVIC_EncodePriority>
 8003216:	4602      	mov	r2, r0
 8003218:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800321c:	4611      	mov	r1, r2
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff ff5c 	bl	80030dc <__NVIC_SetPriority>
}
 8003224:	bf00      	nop
 8003226:	3718      	adds	r7, #24
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	08012d94 	.word	0x08012d94

08003230 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800323a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323e:	2b00      	cmp	r3, #0
 8003240:	da03      	bge.n	800324a <HAL_NVIC_EnableIRQ+0x1a>
 8003242:	21bc      	movs	r1, #188	; 0xbc
 8003244:	4805      	ldr	r0, [pc, #20]	; (800325c <HAL_NVIC_EnableIRQ+0x2c>)
 8003246:	f7fe fd54 	bl	8001cf2 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800324a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff ff02 	bl	8003058 <__NVIC_EnableIRQ>
}
 8003254:	bf00      	nop
 8003256:	3708      	adds	r7, #8
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	08012d94 	.word	0x08012d94

08003260 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800326a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326e:	2b00      	cmp	r3, #0
 8003270:	da03      	bge.n	800327a <HAL_NVIC_DisableIRQ+0x1a>
 8003272:	21cc      	movs	r1, #204	; 0xcc
 8003274:	4805      	ldr	r0, [pc, #20]	; (800328c <HAL_NVIC_DisableIRQ+0x2c>)
 8003276:	f7fe fd3c 	bl	8001cf2 <assert_failed>
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800327a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff ff08 	bl	8003094 <__NVIC_DisableIRQ>
}
 8003284:	bf00      	nop
 8003286:	3708      	adds	r7, #8
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	08012d94 	.word	0x08012d94

08003290 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800329c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800329e:	f7ff fe79 	bl	8002f94 <HAL_GetTick>
 80032a2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d008      	beq.n	80032c2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2280      	movs	r2, #128	; 0x80
 80032b4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e052      	b.n	8003368 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0216 	bic.w	r2, r2, #22
 80032d0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	695a      	ldr	r2, [r3, #20]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032e0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d103      	bne.n	80032f2 <HAL_DMA_Abort+0x62>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d007      	beq.n	8003302 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f022 0208 	bic.w	r2, r2, #8
 8003300:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f022 0201 	bic.w	r2, r2, #1
 8003310:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003312:	e013      	b.n	800333c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003314:	f7ff fe3e 	bl	8002f94 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b05      	cmp	r3, #5
 8003320:	d90c      	bls.n	800333c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2220      	movs	r2, #32
 8003326:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2203      	movs	r2, #3
 800332c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e015      	b.n	8003368 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1e4      	bne.n	8003314 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800334e:	223f      	movs	r2, #63	; 0x3f
 8003350:	409a      	lsls	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3710      	adds	r7, #16
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d004      	beq.n	800338e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2280      	movs	r2, #128	; 0x80
 8003388:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e00c      	b.n	80033a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2205      	movs	r2, #5
 8003392:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f022 0201 	bic.w	r2, r2, #1
 80033a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033c2:	b2db      	uxtb	r3, r3
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b088      	sub	sp, #32
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033da:	2300      	movs	r3, #0
 80033dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033de:	2300      	movs	r3, #0
 80033e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033e2:	2300      	movs	r3, #0
 80033e4:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a33      	ldr	r2, [pc, #204]	; (80034b8 <HAL_GPIO_Init+0xe8>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d017      	beq.n	800341e <HAL_GPIO_Init+0x4e>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a32      	ldr	r2, [pc, #200]	; (80034bc <HAL_GPIO_Init+0xec>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d013      	beq.n	800341e <HAL_GPIO_Init+0x4e>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a31      	ldr	r2, [pc, #196]	; (80034c0 <HAL_GPIO_Init+0xf0>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d00f      	beq.n	800341e <HAL_GPIO_Init+0x4e>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a30      	ldr	r2, [pc, #192]	; (80034c4 <HAL_GPIO_Init+0xf4>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d00b      	beq.n	800341e <HAL_GPIO_Init+0x4e>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a2f      	ldr	r2, [pc, #188]	; (80034c8 <HAL_GPIO_Init+0xf8>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d007      	beq.n	800341e <HAL_GPIO_Init+0x4e>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a2e      	ldr	r2, [pc, #184]	; (80034cc <HAL_GPIO_Init+0xfc>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d003      	beq.n	800341e <HAL_GPIO_Init+0x4e>
 8003416:	21ac      	movs	r1, #172	; 0xac
 8003418:	482d      	ldr	r0, [pc, #180]	; (80034d0 <HAL_GPIO_Init+0x100>)
 800341a:	f7fe fc6a 	bl	8001cf2 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	b29b      	uxth	r3, r3
 8003424:	2b00      	cmp	r3, #0
 8003426:	d005      	beq.n	8003434 <HAL_GPIO_Init+0x64>
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	0c1b      	lsrs	r3, r3, #16
 800342e:	041b      	lsls	r3, r3, #16
 8003430:	2b00      	cmp	r3, #0
 8003432:	d003      	beq.n	800343c <HAL_GPIO_Init+0x6c>
 8003434:	21ad      	movs	r1, #173	; 0xad
 8003436:	4826      	ldr	r0, [pc, #152]	; (80034d0 <HAL_GPIO_Init+0x100>)
 8003438:	f7fe fc5b 	bl	8001cf2 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d035      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d031      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	2b11      	cmp	r3, #17
 8003452:	d02d      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	2b02      	cmp	r3, #2
 800345a:	d029      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	2b12      	cmp	r3, #18
 8003462:	d025      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 800346c:	d020      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8003476:	d01b      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8003480:	d016      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 800348a:	d011      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8003494:	d00c      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 800349e:	d007      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	2b03      	cmp	r3, #3
 80034a6:	d003      	beq.n	80034b0 <HAL_GPIO_Init+0xe0>
 80034a8:	21ae      	movs	r1, #174	; 0xae
 80034aa:	4809      	ldr	r0, [pc, #36]	; (80034d0 <HAL_GPIO_Init+0x100>)
 80034ac:	f7fe fc21 	bl	8001cf2 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034b0:	2300      	movs	r3, #0
 80034b2:	61fb      	str	r3, [r7, #28]
 80034b4:	e206      	b.n	80038c4 <HAL_GPIO_Init+0x4f4>
 80034b6:	bf00      	nop
 80034b8:	40020000 	.word	0x40020000
 80034bc:	40020400 	.word	0x40020400
 80034c0:	40020800 	.word	0x40020800
 80034c4:	40020c00 	.word	0x40020c00
 80034c8:	40021000 	.word	0x40021000
 80034cc:	40021c00 	.word	0x40021c00
 80034d0:	08012e08 	.word	0x08012e08
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034d4:	2201      	movs	r2, #1
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	4013      	ands	r3, r2
 80034e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	429a      	cmp	r2, r3
 80034ee:	f040 81e6 	bne.w	80038be <HAL_GPIO_Init+0x4ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f003 0303 	and.w	r3, r3, #3
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d005      	beq.n	800350a <HAL_GPIO_Init+0x13a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003506:	2b02      	cmp	r3, #2
 8003508:	d144      	bne.n	8003594 <HAL_GPIO_Init+0x1c4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	68db      	ldr	r3, [r3, #12]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00f      	beq.n	8003532 <HAL_GPIO_Init+0x162>
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	2b01      	cmp	r3, #1
 8003518:	d00b      	beq.n	8003532 <HAL_GPIO_Init+0x162>
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	2b02      	cmp	r3, #2
 8003520:	d007      	beq.n	8003532 <HAL_GPIO_Init+0x162>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	2b03      	cmp	r3, #3
 8003528:	d003      	beq.n	8003532 <HAL_GPIO_Init+0x162>
 800352a:	21c0      	movs	r1, #192	; 0xc0
 800352c:	4894      	ldr	r0, [pc, #592]	; (8003780 <HAL_GPIO_Init+0x3b0>)
 800352e:	f7fe fbe0 	bl	8001cf2 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	2203      	movs	r2, #3
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	43db      	mvns	r3, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4013      	ands	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	fa02 f303 	lsl.w	r3, r2, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4313      	orrs	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003568:	2201      	movs	r2, #1
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	43db      	mvns	r3, r3
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	4013      	ands	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	091b      	lsrs	r3, r3, #4
 800357e:	f003 0201 	and.w	r2, r3, #1
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	4313      	orrs	r3, r2
 800358c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 0303 	and.w	r3, r3, #3
 800359c:	2b03      	cmp	r3, #3
 800359e:	d027      	beq.n	80035f0 <HAL_GPIO_Init+0x220>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00b      	beq.n	80035c0 <HAL_GPIO_Init+0x1f0>
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d007      	beq.n	80035c0 <HAL_GPIO_Init+0x1f0>
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d003      	beq.n	80035c0 <HAL_GPIO_Init+0x1f0>
 80035b8:	21d1      	movs	r1, #209	; 0xd1
 80035ba:	4871      	ldr	r0, [pc, #452]	; (8003780 <HAL_GPIO_Init+0x3b0>)
 80035bc:	f7fe fb99 	bl	8001cf2 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	005b      	lsls	r3, r3, #1
 80035ca:	2203      	movs	r2, #3
 80035cc:	fa02 f303 	lsl.w	r3, r2, r3
 80035d0:	43db      	mvns	r3, r3
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	4013      	ands	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	fa02 f303 	lsl.w	r3, r2, r3
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f003 0303 	and.w	r3, r3, #3
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	f040 8098 	bne.w	800372e <HAL_GPIO_Init+0x35e>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d06f      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	2b0c      	cmp	r3, #12
 800360c:	d06b      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d067      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d063      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	691b      	ldr	r3, [r3, #16]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d05f      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d05b      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d057      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d053      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	691b      	ldr	r3, [r3, #16]
 8003642:	2b02      	cmp	r3, #2
 8003644:	d04f      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	2b02      	cmp	r3, #2
 800364c:	d04b      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	2b02      	cmp	r3, #2
 8003654:	d047      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	2b03      	cmp	r3, #3
 800365c:	d043      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	2b03      	cmp	r3, #3
 8003664:	d03f      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	2b03      	cmp	r3, #3
 800366c:	d03b      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	2b04      	cmp	r3, #4
 8003674:	d037      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	691b      	ldr	r3, [r3, #16]
 800367a:	2b04      	cmp	r3, #4
 800367c:	d033      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	2b04      	cmp	r3, #4
 8003684:	d02f      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	2b05      	cmp	r3, #5
 800368c:	d02b      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	691b      	ldr	r3, [r3, #16]
 8003692:	2b05      	cmp	r3, #5
 8003694:	d027      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	2b05      	cmp	r3, #5
 800369c:	d023      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	2b06      	cmp	r3, #6
 80036a4:	d01f      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	691b      	ldr	r3, [r3, #16]
 80036aa:	2b07      	cmp	r3, #7
 80036ac:	d01b      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	2b07      	cmp	r3, #7
 80036b4:	d017      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	2b08      	cmp	r3, #8
 80036bc:	d013      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	2b09      	cmp	r3, #9
 80036c4:	d00f      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	691b      	ldr	r3, [r3, #16]
 80036ca:	2b09      	cmp	r3, #9
 80036cc:	d00b      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	2b0a      	cmp	r3, #10
 80036d4:	d007      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	2b0f      	cmp	r3, #15
 80036dc:	d003      	beq.n	80036e6 <HAL_GPIO_Init+0x316>
 80036de:	21de      	movs	r1, #222	; 0xde
 80036e0:	4827      	ldr	r0, [pc, #156]	; (8003780 <HAL_GPIO_Init+0x3b0>)
 80036e2:	f7fe fb06 	bl	8001cf2 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	08da      	lsrs	r2, r3, #3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	3208      	adds	r2, #8
 80036ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	f003 0307 	and.w	r3, r3, #7
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	220f      	movs	r2, #15
 80036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003702:	43db      	mvns	r3, r3
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	4013      	ands	r3, r2
 8003708:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	691a      	ldr	r2, [r3, #16]
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	f003 0307 	and.w	r3, r3, #7
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	fa02 f303 	lsl.w	r3, r2, r3
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	4313      	orrs	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	08da      	lsrs	r2, r3, #3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	3208      	adds	r2, #8
 8003728:	69b9      	ldr	r1, [r7, #24]
 800372a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	2203      	movs	r2, #3
 800373a:	fa02 f303 	lsl.w	r3, r2, r3
 800373e:	43db      	mvns	r3, r3
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	4013      	ands	r3, r2
 8003744:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f003 0203 	and.w	r2, r3, #3
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	fa02 f303 	lsl.w	r3, r2, r3
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	4313      	orrs	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800376a:	2b00      	cmp	r3, #0
 800376c:	f000 80a7 	beq.w	80038be <HAL_GPIO_Init+0x4ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003770:	2300      	movs	r3, #0
 8003772:	60fb      	str	r3, [r7, #12]
 8003774:	4b03      	ldr	r3, [pc, #12]	; (8003784 <HAL_GPIO_Init+0x3b4>)
 8003776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003778:	4a02      	ldr	r2, [pc, #8]	; (8003784 <HAL_GPIO_Init+0x3b4>)
 800377a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800377e:	e003      	b.n	8003788 <HAL_GPIO_Init+0x3b8>
 8003780:	08012e08 	.word	0x08012e08
 8003784:	40023800 	.word	0x40023800
 8003788:	6453      	str	r3, [r2, #68]	; 0x44
 800378a:	4b53      	ldr	r3, [pc, #332]	; (80038d8 <HAL_GPIO_Init+0x508>)
 800378c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800378e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003792:	60fb      	str	r3, [r7, #12]
 8003794:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003796:	4a51      	ldr	r2, [pc, #324]	; (80038dc <HAL_GPIO_Init+0x50c>)
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	089b      	lsrs	r3, r3, #2
 800379c:	3302      	adds	r3, #2
 800379e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	f003 0303 	and.w	r3, r3, #3
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	220f      	movs	r2, #15
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43db      	mvns	r3, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4013      	ands	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a48      	ldr	r2, [pc, #288]	; (80038e0 <HAL_GPIO_Init+0x510>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d019      	beq.n	80037f6 <HAL_GPIO_Init+0x426>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a47      	ldr	r2, [pc, #284]	; (80038e4 <HAL_GPIO_Init+0x514>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d013      	beq.n	80037f2 <HAL_GPIO_Init+0x422>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a46      	ldr	r2, [pc, #280]	; (80038e8 <HAL_GPIO_Init+0x518>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d00d      	beq.n	80037ee <HAL_GPIO_Init+0x41e>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a45      	ldr	r2, [pc, #276]	; (80038ec <HAL_GPIO_Init+0x51c>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d007      	beq.n	80037ea <HAL_GPIO_Init+0x41a>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a44      	ldr	r2, [pc, #272]	; (80038f0 <HAL_GPIO_Init+0x520>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d101      	bne.n	80037e6 <HAL_GPIO_Init+0x416>
 80037e2:	2304      	movs	r3, #4
 80037e4:	e008      	b.n	80037f8 <HAL_GPIO_Init+0x428>
 80037e6:	2307      	movs	r3, #7
 80037e8:	e006      	b.n	80037f8 <HAL_GPIO_Init+0x428>
 80037ea:	2303      	movs	r3, #3
 80037ec:	e004      	b.n	80037f8 <HAL_GPIO_Init+0x428>
 80037ee:	2302      	movs	r3, #2
 80037f0:	e002      	b.n	80037f8 <HAL_GPIO_Init+0x428>
 80037f2:	2301      	movs	r3, #1
 80037f4:	e000      	b.n	80037f8 <HAL_GPIO_Init+0x428>
 80037f6:	2300      	movs	r3, #0
 80037f8:	69fa      	ldr	r2, [r7, #28]
 80037fa:	f002 0203 	and.w	r2, r2, #3
 80037fe:	0092      	lsls	r2, r2, #2
 8003800:	4093      	lsls	r3, r2
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	4313      	orrs	r3, r2
 8003806:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003808:	4934      	ldr	r1, [pc, #208]	; (80038dc <HAL_GPIO_Init+0x50c>)
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	089b      	lsrs	r3, r3, #2
 800380e:	3302      	adds	r3, #2
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003816:	4b37      	ldr	r3, [pc, #220]	; (80038f4 <HAL_GPIO_Init+0x524>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	43db      	mvns	r3, r3
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	4013      	ands	r3, r2
 8003824:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d003      	beq.n	800383a <HAL_GPIO_Init+0x46a>
        {
          temp |= iocurrent;
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	4313      	orrs	r3, r2
 8003838:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800383a:	4a2e      	ldr	r2, [pc, #184]	; (80038f4 <HAL_GPIO_Init+0x524>)
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003840:	4b2c      	ldr	r3, [pc, #176]	; (80038f4 <HAL_GPIO_Init+0x524>)
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	43db      	mvns	r3, r3
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	4013      	ands	r3, r2
 800384e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d003      	beq.n	8003864 <HAL_GPIO_Init+0x494>
        {
          temp |= iocurrent;
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	4313      	orrs	r3, r2
 8003862:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003864:	4a23      	ldr	r2, [pc, #140]	; (80038f4 <HAL_GPIO_Init+0x524>)
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800386a:	4b22      	ldr	r3, [pc, #136]	; (80038f4 <HAL_GPIO_Init+0x524>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	43db      	mvns	r3, r3
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	4013      	ands	r3, r2
 8003878:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d003      	beq.n	800388e <HAL_GPIO_Init+0x4be>
        {
          temp |= iocurrent;
 8003886:	69ba      	ldr	r2, [r7, #24]
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	4313      	orrs	r3, r2
 800388c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800388e:	4a19      	ldr	r2, [pc, #100]	; (80038f4 <HAL_GPIO_Init+0x524>)
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003894:	4b17      	ldr	r3, [pc, #92]	; (80038f4 <HAL_GPIO_Init+0x524>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	43db      	mvns	r3, r3
 800389e:	69ba      	ldr	r2, [r7, #24]
 80038a0:	4013      	ands	r3, r2
 80038a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d003      	beq.n	80038b8 <HAL_GPIO_Init+0x4e8>
        {
          temp |= iocurrent;
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038b8:	4a0e      	ldr	r2, [pc, #56]	; (80038f4 <HAL_GPIO_Init+0x524>)
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	3301      	adds	r3, #1
 80038c2:	61fb      	str	r3, [r7, #28]
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	2b0f      	cmp	r3, #15
 80038c8:	f67f ae04 	bls.w	80034d4 <HAL_GPIO_Init+0x104>
      }
    }
  }
}
 80038cc:	bf00      	nop
 80038ce:	bf00      	nop
 80038d0:	3720      	adds	r7, #32
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	40023800 	.word	0x40023800
 80038dc:	40013800 	.word	0x40013800
 80038e0:	40020000 	.word	0x40020000
 80038e4:	40020400 	.word	0x40020400
 80038e8:	40020800 	.word	0x40020800
 80038ec:	40020c00 	.word	0x40020c00
 80038f0:	40021000 	.word	0x40021000
 80038f4:	40013c00 	.word	0x40013c00

080038f8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b086      	sub	sp, #24
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003902:	2300      	movs	r3, #0
 8003904:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003906:	2300      	movs	r3, #0
 8003908:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800390a:	2300      	movs	r3, #0
 800390c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a71      	ldr	r2, [pc, #452]	; (8003ad8 <HAL_GPIO_DeInit+0x1e0>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d018      	beq.n	8003948 <HAL_GPIO_DeInit+0x50>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a70      	ldr	r2, [pc, #448]	; (8003adc <HAL_GPIO_DeInit+0x1e4>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d014      	beq.n	8003948 <HAL_GPIO_DeInit+0x50>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a6f      	ldr	r2, [pc, #444]	; (8003ae0 <HAL_GPIO_DeInit+0x1e8>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d010      	beq.n	8003948 <HAL_GPIO_DeInit+0x50>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a6e      	ldr	r2, [pc, #440]	; (8003ae4 <HAL_GPIO_DeInit+0x1ec>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d00c      	beq.n	8003948 <HAL_GPIO_DeInit+0x50>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a6d      	ldr	r2, [pc, #436]	; (8003ae8 <HAL_GPIO_DeInit+0x1f0>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d008      	beq.n	8003948 <HAL_GPIO_DeInit+0x50>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a6c      	ldr	r2, [pc, #432]	; (8003aec <HAL_GPIO_DeInit+0x1f4>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d004      	beq.n	8003948 <HAL_GPIO_DeInit+0x50>
 800393e:	f44f 7197 	mov.w	r1, #302	; 0x12e
 8003942:	486b      	ldr	r0, [pc, #428]	; (8003af0 <HAL_GPIO_DeInit+0x1f8>)
 8003944:	f7fe f9d5 	bl	8001cf2 <assert_failed>
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003948:	2300      	movs	r3, #0
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	e0bb      	b.n	8003ac6 <HAL_GPIO_DeInit+0x1ce>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800394e:	2201      	movs	r2, #1
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	fa02 f303 	lsl.w	r3, r2, r3
 8003956:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	4013      	ands	r3, r2
 800395e:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	429a      	cmp	r2, r3
 8003966:	f040 80ab 	bne.w	8003ac0 <HAL_GPIO_DeInit+0x1c8>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800396a:	4a62      	ldr	r2, [pc, #392]	; (8003af4 <HAL_GPIO_DeInit+0x1fc>)
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	089b      	lsrs	r3, r3, #2
 8003970:	3302      	adds	r3, #2
 8003972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003976:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	f003 0303 	and.w	r3, r3, #3
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	220f      	movs	r2, #15
 8003982:	fa02 f303 	lsl.w	r3, r2, r3
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	4013      	ands	r3, r2
 800398a:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	4a52      	ldr	r2, [pc, #328]	; (8003ad8 <HAL_GPIO_DeInit+0x1e0>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d019      	beq.n	80039c8 <HAL_GPIO_DeInit+0xd0>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	4a51      	ldr	r2, [pc, #324]	; (8003adc <HAL_GPIO_DeInit+0x1e4>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d013      	beq.n	80039c4 <HAL_GPIO_DeInit+0xcc>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a50      	ldr	r2, [pc, #320]	; (8003ae0 <HAL_GPIO_DeInit+0x1e8>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d00d      	beq.n	80039c0 <HAL_GPIO_DeInit+0xc8>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a4f      	ldr	r2, [pc, #316]	; (8003ae4 <HAL_GPIO_DeInit+0x1ec>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d007      	beq.n	80039bc <HAL_GPIO_DeInit+0xc4>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	4a4e      	ldr	r2, [pc, #312]	; (8003ae8 <HAL_GPIO_DeInit+0x1f0>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d101      	bne.n	80039b8 <HAL_GPIO_DeInit+0xc0>
 80039b4:	2304      	movs	r3, #4
 80039b6:	e008      	b.n	80039ca <HAL_GPIO_DeInit+0xd2>
 80039b8:	2307      	movs	r3, #7
 80039ba:	e006      	b.n	80039ca <HAL_GPIO_DeInit+0xd2>
 80039bc:	2303      	movs	r3, #3
 80039be:	e004      	b.n	80039ca <HAL_GPIO_DeInit+0xd2>
 80039c0:	2302      	movs	r3, #2
 80039c2:	e002      	b.n	80039ca <HAL_GPIO_DeInit+0xd2>
 80039c4:	2301      	movs	r3, #1
 80039c6:	e000      	b.n	80039ca <HAL_GPIO_DeInit+0xd2>
 80039c8:	2300      	movs	r3, #0
 80039ca:	697a      	ldr	r2, [r7, #20]
 80039cc:	f002 0203 	and.w	r2, r2, #3
 80039d0:	0092      	lsls	r2, r2, #2
 80039d2:	4093      	lsls	r3, r2
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	429a      	cmp	r2, r3
 80039d8:	d132      	bne.n	8003a40 <HAL_GPIO_DeInit+0x148>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80039da:	4b47      	ldr	r3, [pc, #284]	; (8003af8 <HAL_GPIO_DeInit+0x200>)
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	43db      	mvns	r3, r3
 80039e2:	4945      	ldr	r1, [pc, #276]	; (8003af8 <HAL_GPIO_DeInit+0x200>)
 80039e4:	4013      	ands	r3, r2
 80039e6:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80039e8:	4b43      	ldr	r3, [pc, #268]	; (8003af8 <HAL_GPIO_DeInit+0x200>)
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	43db      	mvns	r3, r3
 80039f0:	4941      	ldr	r1, [pc, #260]	; (8003af8 <HAL_GPIO_DeInit+0x200>)
 80039f2:	4013      	ands	r3, r2
 80039f4:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80039f6:	4b40      	ldr	r3, [pc, #256]	; (8003af8 <HAL_GPIO_DeInit+0x200>)
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	43db      	mvns	r3, r3
 80039fe:	493e      	ldr	r1, [pc, #248]	; (8003af8 <HAL_GPIO_DeInit+0x200>)
 8003a00:	4013      	ands	r3, r2
 8003a02:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003a04:	4b3c      	ldr	r3, [pc, #240]	; (8003af8 <HAL_GPIO_DeInit+0x200>)
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	493a      	ldr	r1, [pc, #232]	; (8003af8 <HAL_GPIO_DeInit+0x200>)
 8003a0e:	4013      	ands	r3, r2
 8003a10:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	f003 0303 	and.w	r3, r3, #3
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	220f      	movs	r2, #15
 8003a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a20:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003a22:	4a34      	ldr	r2, [pc, #208]	; (8003af4 <HAL_GPIO_DeInit+0x1fc>)
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	089b      	lsrs	r3, r3, #2
 8003a28:	3302      	adds	r3, #2
 8003a2a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	43da      	mvns	r2, r3
 8003a32:	4830      	ldr	r0, [pc, #192]	; (8003af4 <HAL_GPIO_DeInit+0x1fc>)
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	089b      	lsrs	r3, r3, #2
 8003a38:	400a      	ands	r2, r1
 8003a3a:	3302      	adds	r3, #2
 8003a3c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	005b      	lsls	r3, r3, #1
 8003a48:	2103      	movs	r1, #3
 8003a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a4e:	43db      	mvns	r3, r3
 8003a50:	401a      	ands	r2, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	08da      	lsrs	r2, r3, #3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	3208      	adds	r2, #8
 8003a5e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	f003 0307 	and.w	r3, r3, #7
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	220f      	movs	r2, #15
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	43db      	mvns	r3, r3
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	08d2      	lsrs	r2, r2, #3
 8003a76:	4019      	ands	r1, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	3208      	adds	r2, #8
 8003a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68da      	ldr	r2, [r3, #12]
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	2103      	movs	r1, #3
 8003a8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	401a      	ands	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685a      	ldr	r2, [r3, #4]
 8003a9a:	2101      	movs	r1, #1
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	401a      	ands	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	689a      	ldr	r2, [r3, #8]
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	2103      	movs	r1, #3
 8003ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	401a      	ands	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	617b      	str	r3, [r7, #20]
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	2b0f      	cmp	r3, #15
 8003aca:	f67f af40 	bls.w	800394e <HAL_GPIO_DeInit+0x56>
    }
  }
}
 8003ace:	bf00      	nop
 8003ad0:	bf00      	nop
 8003ad2:	3718      	adds	r7, #24
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40020000 	.word	0x40020000
 8003adc:	40020400 	.word	0x40020400
 8003ae0:	40020800 	.word	0x40020800
 8003ae4:	40020c00 	.word	0x40020c00
 8003ae8:	40021000 	.word	0x40021000
 8003aec:	40021c00 	.word	0x40021c00
 8003af0:	08012e08 	.word	0x08012e08
 8003af4:	40013800 	.word	0x40013800
 8003af8:	40013c00 	.word	0x40013c00

08003afc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	460b      	mov	r3, r1
 8003b06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003b08:	887b      	ldrh	r3, [r7, #2]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d004      	beq.n	8003b18 <HAL_GPIO_ReadPin+0x1c>
 8003b0e:	887b      	ldrh	r3, [r7, #2]
 8003b10:	0c1b      	lsrs	r3, r3, #16
 8003b12:	041b      	lsls	r3, r3, #16
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d004      	beq.n	8003b22 <HAL_GPIO_ReadPin+0x26>
 8003b18:	f44f 71be 	mov.w	r1, #380	; 0x17c
 8003b1c:	4809      	ldr	r0, [pc, #36]	; (8003b44 <HAL_GPIO_ReadPin+0x48>)
 8003b1e:	f7fe f8e8 	bl	8001cf2 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691a      	ldr	r2, [r3, #16]
 8003b26:	887b      	ldrh	r3, [r7, #2]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d002      	beq.n	8003b34 <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	73fb      	strb	r3, [r7, #15]
 8003b32:	e001      	b.n	8003b38 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b34:	2300      	movs	r3, #0
 8003b36:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3710      	adds	r7, #16
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	bf00      	nop
 8003b44:	08012e08 	.word	0x08012e08

08003b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	460b      	mov	r3, r1
 8003b52:	807b      	strh	r3, [r7, #2]
 8003b54:	4613      	mov	r3, r2
 8003b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003b58:	887b      	ldrh	r3, [r7, #2]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d004      	beq.n	8003b68 <HAL_GPIO_WritePin+0x20>
 8003b5e:	887b      	ldrh	r3, [r7, #2]
 8003b60:	0c1b      	lsrs	r3, r3, #16
 8003b62:	041b      	lsls	r3, r3, #16
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d004      	beq.n	8003b72 <HAL_GPIO_WritePin+0x2a>
 8003b68:	f240 119d 	movw	r1, #413	; 0x19d
 8003b6c:	480e      	ldr	r0, [pc, #56]	; (8003ba8 <HAL_GPIO_WritePin+0x60>)
 8003b6e:	f7fe f8c0 	bl	8001cf2 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003b72:	787b      	ldrb	r3, [r7, #1]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d007      	beq.n	8003b88 <HAL_GPIO_WritePin+0x40>
 8003b78:	787b      	ldrb	r3, [r7, #1]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d004      	beq.n	8003b88 <HAL_GPIO_WritePin+0x40>
 8003b7e:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8003b82:	4809      	ldr	r0, [pc, #36]	; (8003ba8 <HAL_GPIO_WritePin+0x60>)
 8003b84:	f7fe f8b5 	bl	8001cf2 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8003b88:	787b      	ldrb	r3, [r7, #1]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d003      	beq.n	8003b96 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b8e:	887a      	ldrh	r2, [r7, #2]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b94:	e003      	b.n	8003b9e <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b96:	887b      	ldrh	r3, [r7, #2]
 8003b98:	041a      	lsls	r2, r3, #16
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	619a      	str	r2, [r3, #24]
}
 8003b9e:	bf00      	nop
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	08012e08 	.word	0x08012e08

08003bac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003bb6:	4b08      	ldr	r3, [pc, #32]	; (8003bd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bb8:	695a      	ldr	r2, [r3, #20]
 8003bba:	88fb      	ldrh	r3, [r7, #6]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d006      	beq.n	8003bd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003bc2:	4a05      	ldr	r2, [pc, #20]	; (8003bd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bc4:	88fb      	ldrh	r3, [r7, #6]
 8003bc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003bc8:	88fb      	ldrh	r3, [r7, #6]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fd fe08 	bl	80017e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003bd0:	bf00      	nop
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40013c00 	.word	0x40013c00

08003bdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e1bd      	b.n	8003f6a <HAL_I2C_Init+0x38e>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a93      	ldr	r2, [pc, #588]	; (8003e40 <HAL_I2C_Init+0x264>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d00e      	beq.n	8003c16 <HAL_I2C_Init+0x3a>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a91      	ldr	r2, [pc, #580]	; (8003e44 <HAL_I2C_Init+0x268>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d009      	beq.n	8003c16 <HAL_I2C_Init+0x3a>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a90      	ldr	r2, [pc, #576]	; (8003e48 <HAL_I2C_Init+0x26c>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d004      	beq.n	8003c16 <HAL_I2C_Init+0x3a>
 8003c0c:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8003c10:	488e      	ldr	r0, [pc, #568]	; (8003e4c <HAL_I2C_Init+0x270>)
 8003c12:	f7fe f86e 	bl	8001cf2 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d004      	beq.n	8003c28 <HAL_I2C_Init+0x4c>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	4a8b      	ldr	r2, [pc, #556]	; (8003e50 <HAL_I2C_Init+0x274>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d904      	bls.n	8003c32 <HAL_I2C_Init+0x56>
 8003c28:	f240 11bf 	movw	r1, #447	; 0x1bf
 8003c2c:	4887      	ldr	r0, [pc, #540]	; (8003e4c <HAL_I2C_Init+0x270>)
 8003c2e:	f7fe f860 	bl	8001cf2 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d009      	beq.n	8003c4e <HAL_I2C_Init+0x72>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c42:	d004      	beq.n	8003c4e <HAL_I2C_Init+0x72>
 8003c44:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8003c48:	4880      	ldr	r0, [pc, #512]	; (8003e4c <HAL_I2C_Init+0x270>)
 8003c4a:	f7fe f852 	bl	8001cf2 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c56:	f023 0303 	bic.w	r3, r3, #3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d004      	beq.n	8003c68 <HAL_I2C_Init+0x8c>
 8003c5e:	f240 11c1 	movw	r1, #449	; 0x1c1
 8003c62:	487a      	ldr	r0, [pc, #488]	; (8003e4c <HAL_I2C_Init+0x270>)
 8003c64:	f7fe f845 	bl	8001cf2 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c70:	d009      	beq.n	8003c86 <HAL_I2C_Init+0xaa>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003c7a:	d004      	beq.n	8003c86 <HAL_I2C_Init+0xaa>
 8003c7c:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8003c80:	4872      	ldr	r0, [pc, #456]	; (8003e4c <HAL_I2C_Init+0x270>)
 8003c82:	f7fe f836 	bl	8001cf2 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d008      	beq.n	8003ca0 <HAL_I2C_Init+0xc4>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d004      	beq.n	8003ca0 <HAL_I2C_Init+0xc4>
 8003c96:	f240 11c3 	movw	r1, #451	; 0x1c3
 8003c9a:	486c      	ldr	r0, [pc, #432]	; (8003e4c <HAL_I2C_Init+0x270>)
 8003c9c:	f7fe f829 	bl	8001cf2 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	699b      	ldr	r3, [r3, #24]
 8003ca4:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d004      	beq.n	8003cb6 <HAL_I2C_Init+0xda>
 8003cac:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8003cb0:	4866      	ldr	r0, [pc, #408]	; (8003e4c <HAL_I2C_Init+0x270>)
 8003cb2:	f7fe f81e 	bl	8001cf2 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	69db      	ldr	r3, [r3, #28]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d008      	beq.n	8003cd0 <HAL_I2C_Init+0xf4>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	69db      	ldr	r3, [r3, #28]
 8003cc2:	2b40      	cmp	r3, #64	; 0x40
 8003cc4:	d004      	beq.n	8003cd0 <HAL_I2C_Init+0xf4>
 8003cc6:	f240 11c5 	movw	r1, #453	; 0x1c5
 8003cca:	4860      	ldr	r0, [pc, #384]	; (8003e4c <HAL_I2C_Init+0x270>)
 8003ccc:	f7fe f811 	bl	8001cf2 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d008      	beq.n	8003cea <HAL_I2C_Init+0x10e>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a1b      	ldr	r3, [r3, #32]
 8003cdc:	2b80      	cmp	r3, #128	; 0x80
 8003cde:	d004      	beq.n	8003cea <HAL_I2C_Init+0x10e>
 8003ce0:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8003ce4:	4859      	ldr	r0, [pc, #356]	; (8003e4c <HAL_I2C_Init+0x270>)
 8003ce6:	f7fe f804 	bl	8001cf2 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d106      	bne.n	8003d04 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f7fd feec 	bl	8001adc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2224      	movs	r2, #36	; 0x24
 8003d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 0201 	bic.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d3c:	f003 f9d2 	bl	80070e4 <HAL_RCC_GetPCLK1Freq>
 8003d40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	4a43      	ldr	r2, [pc, #268]	; (8003e54 <HAL_I2C_Init+0x278>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d807      	bhi.n	8003d5c <HAL_I2C_Init+0x180>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	4a42      	ldr	r2, [pc, #264]	; (8003e58 <HAL_I2C_Init+0x27c>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	bf94      	ite	ls
 8003d54:	2301      	movls	r3, #1
 8003d56:	2300      	movhi	r3, #0
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	e006      	b.n	8003d6a <HAL_I2C_Init+0x18e>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	4a3f      	ldr	r2, [pc, #252]	; (8003e5c <HAL_I2C_Init+0x280>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	bf94      	ite	ls
 8003d64:	2301      	movls	r3, #1
 8003d66:	2300      	movhi	r3, #0
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d001      	beq.n	8003d72 <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e0fb      	b.n	8003f6a <HAL_I2C_Init+0x38e>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	4a3a      	ldr	r2, [pc, #232]	; (8003e60 <HAL_I2C_Init+0x284>)
 8003d76:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7a:	0c9b      	lsrs	r3, r3, #18
 8003d7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68ba      	ldr	r2, [r7, #8]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	4a2c      	ldr	r2, [pc, #176]	; (8003e54 <HAL_I2C_Init+0x278>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d802      	bhi.n	8003dac <HAL_I2C_Init+0x1d0>
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	3301      	adds	r3, #1
 8003daa:	e009      	b.n	8003dc0 <HAL_I2C_Init+0x1e4>
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003db2:	fb02 f303 	mul.w	r3, r2, r3
 8003db6:	4a2b      	ldr	r2, [pc, #172]	; (8003e64 <HAL_I2C_Init+0x288>)
 8003db8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbc:	099b      	lsrs	r3, r3, #6
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	6812      	ldr	r2, [r2, #0]
 8003dc4:	430b      	orrs	r3, r1
 8003dc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	69db      	ldr	r3, [r3, #28]
 8003dce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003dd2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	491e      	ldr	r1, [pc, #120]	; (8003e54 <HAL_I2C_Init+0x278>)
 8003ddc:	428b      	cmp	r3, r1
 8003dde:	d819      	bhi.n	8003e14 <HAL_I2C_Init+0x238>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	1e59      	subs	r1, r3, #1
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dee:	1c59      	adds	r1, r3, #1
 8003df0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003df4:	400b      	ands	r3, r1
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00a      	beq.n	8003e10 <HAL_I2C_Init+0x234>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	1e59      	subs	r1, r3, #1
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	005b      	lsls	r3, r3, #1
 8003e04:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e08:	3301      	adds	r3, #1
 8003e0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e0e:	e065      	b.n	8003edc <HAL_I2C_Init+0x300>
 8003e10:	2304      	movs	r3, #4
 8003e12:	e063      	b.n	8003edc <HAL_I2C_Init+0x300>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d125      	bne.n	8003e68 <HAL_I2C_Init+0x28c>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	1e58      	subs	r0, r3, #1
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6859      	ldr	r1, [r3, #4]
 8003e24:	460b      	mov	r3, r1
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	440b      	add	r3, r1
 8003e2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e2e:	3301      	adds	r3, #1
 8003e30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	bf0c      	ite	eq
 8003e38:	2301      	moveq	r3, #1
 8003e3a:	2300      	movne	r3, #0
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	e026      	b.n	8003e8e <HAL_I2C_Init+0x2b2>
 8003e40:	40005400 	.word	0x40005400
 8003e44:	40005800 	.word	0x40005800
 8003e48:	40005c00 	.word	0x40005c00
 8003e4c:	08012e7c 	.word	0x08012e7c
 8003e50:	00061a80 	.word	0x00061a80
 8003e54:	000186a0 	.word	0x000186a0
 8003e58:	001e847f 	.word	0x001e847f
 8003e5c:	003d08ff 	.word	0x003d08ff
 8003e60:	431bde83 	.word	0x431bde83
 8003e64:	10624dd3 	.word	0x10624dd3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	1e58      	subs	r0, r3, #1
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6859      	ldr	r1, [r3, #4]
 8003e70:	460b      	mov	r3, r1
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	0099      	lsls	r1, r3, #2
 8003e78:	440b      	add	r3, r1
 8003e7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e7e:	3301      	adds	r3, #1
 8003e80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	bf0c      	ite	eq
 8003e88:	2301      	moveq	r3, #1
 8003e8a:	2300      	movne	r3, #0
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d001      	beq.n	8003e96 <HAL_I2C_Init+0x2ba>
 8003e92:	2301      	movs	r3, #1
 8003e94:	e022      	b.n	8003edc <HAL_I2C_Init+0x300>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d10e      	bne.n	8003ebc <HAL_I2C_Init+0x2e0>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	1e58      	subs	r0, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6859      	ldr	r1, [r3, #4]
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	005b      	lsls	r3, r3, #1
 8003eaa:	440b      	add	r3, r1
 8003eac:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003eba:	e00f      	b.n	8003edc <HAL_I2C_Init+0x300>
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	1e58      	subs	r0, r3, #1
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6859      	ldr	r1, [r3, #4]
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	0099      	lsls	r1, r3, #2
 8003ecc:	440b      	add	r3, r1
 8003ece:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ed2:	3301      	adds	r3, #1
 8003ed4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ed8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003edc:	6879      	ldr	r1, [r7, #4]
 8003ede:	6809      	ldr	r1, [r1, #0]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	69da      	ldr	r2, [r3, #28]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	431a      	orrs	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	430a      	orrs	r2, r1
 8003efe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f0a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	6911      	ldr	r1, [r2, #16]
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	68d2      	ldr	r2, [r2, #12]
 8003f16:	4311      	orrs	r1, r2
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	6812      	ldr	r2, [r2, #0]
 8003f1c:	430b      	orrs	r3, r1
 8003f1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	695a      	ldr	r2, [r3, #20]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	699b      	ldr	r3, [r3, #24]
 8003f32:	431a      	orrs	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f042 0201 	orr.w	r2, r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2220      	movs	r2, #32
 8003f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop

08003f74 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08c      	sub	sp, #48	; 0x30
 8003f78:	af02      	add	r7, sp, #8
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	4608      	mov	r0, r1
 8003f7e:	4611      	mov	r1, r2
 8003f80:	461a      	mov	r2, r3
 8003f82:	4603      	mov	r3, r0
 8003f84:	817b      	strh	r3, [r7, #10]
 8003f86:	460b      	mov	r3, r1
 8003f88:	813b      	strh	r3, [r7, #8]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f8e:	f7ff f801 	bl	8002f94 <HAL_GetTick>
 8003f92:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8003f94:	88fb      	ldrh	r3, [r7, #6]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d007      	beq.n	8003faa <HAL_I2C_Mem_Read+0x36>
 8003f9a:	88fb      	ldrh	r3, [r7, #6]
 8003f9c:	2b10      	cmp	r3, #16
 8003f9e:	d004      	beq.n	8003faa <HAL_I2C_Mem_Read+0x36>
 8003fa0:	f640 2134 	movw	r1, #2612	; 0xa34
 8003fa4:	4881      	ldr	r0, [pc, #516]	; (80041ac <HAL_I2C_Mem_Read+0x238>)
 8003fa6:	f7fd fea4 	bl	8001cf2 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b20      	cmp	r3, #32
 8003fb4:	f040 8209 	bne.w	80043ca <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	2319      	movs	r3, #25
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	497b      	ldr	r1, [pc, #492]	; (80041b0 <HAL_I2C_Mem_Read+0x23c>)
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f002 f902 	bl	80061cc <I2C_WaitOnFlagUntilTimeout>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d001      	beq.n	8003fd2 <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 8003fce:	2302      	movs	r3, #2
 8003fd0:	e1fc      	b.n	80043cc <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d101      	bne.n	8003fe0 <HAL_I2C_Mem_Read+0x6c>
 8003fdc:	2302      	movs	r3, #2
 8003fde:	e1f5      	b.n	80043cc <HAL_I2C_Mem_Read+0x458>
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d007      	beq.n	8004006 <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f042 0201 	orr.w	r2, r2, #1
 8004004:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004014:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2222      	movs	r2, #34	; 0x22
 800401a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2240      	movs	r2, #64	; 0x40
 8004022:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004030:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004036:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800403c:	b29a      	uxth	r2, r3
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	4a5b      	ldr	r2, [pc, #364]	; (80041b4 <HAL_I2C_Mem_Read+0x240>)
 8004046:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004048:	88f8      	ldrh	r0, [r7, #6]
 800404a:	893a      	ldrh	r2, [r7, #8]
 800404c:	8979      	ldrh	r1, [r7, #10]
 800404e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004050:	9301      	str	r3, [sp, #4]
 8004052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	4603      	mov	r3, r0
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f001 ff27 	bl	8005eac <I2C_RequestMemoryRead>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d001      	beq.n	8004068 <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e1b1      	b.n	80043cc <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800406c:	2b00      	cmp	r3, #0
 800406e:	d113      	bne.n	8004098 <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004070:	2300      	movs	r3, #0
 8004072:	623b      	str	r3, [r7, #32]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	695b      	ldr	r3, [r3, #20]
 800407a:	623b      	str	r3, [r7, #32]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	623b      	str	r3, [r7, #32]
 8004084:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004094:	601a      	str	r2, [r3, #0]
 8004096:	e185      	b.n	80043a4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800409c:	2b01      	cmp	r3, #1
 800409e:	d11b      	bne.n	80040d8 <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ae:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040b0:	2300      	movs	r3, #0
 80040b2:	61fb      	str	r3, [r7, #28]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	695b      	ldr	r3, [r3, #20]
 80040ba:	61fb      	str	r3, [r7, #28]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	61fb      	str	r3, [r7, #28]
 80040c4:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	e165      	b.n	80043a4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d11b      	bne.n	8004118 <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ee:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040fe:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004100:	2300      	movs	r3, #0
 8004102:	61bb      	str	r3, [r7, #24]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	61bb      	str	r3, [r7, #24]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	61bb      	str	r3, [r7, #24]
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	e145      	b.n	80043a4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004118:	2300      	movs	r3, #0
 800411a:	617b      	str	r3, [r7, #20]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	617b      	str	r3, [r7, #20]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	617b      	str	r3, [r7, #20]
 800412c:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800412e:	e139      	b.n	80043a4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004134:	2b03      	cmp	r3, #3
 8004136:	f200 80f2 	bhi.w	800431e <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800413e:	2b01      	cmp	r3, #1
 8004140:	d123      	bne.n	800418a <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004144:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f002 f98a 	bl	8006460 <I2C_WaitOnRXNEFlagUntilTimeout>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e13a      	b.n	80043cc <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	691a      	ldr	r2, [r3, #16]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004160:	b2d2      	uxtb	r2, r2
 8004162:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004168:	1c5a      	adds	r2, r3, #1
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004172:	3b01      	subs	r3, #1
 8004174:	b29a      	uxth	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800417e:	b29b      	uxth	r3, r3
 8004180:	3b01      	subs	r3, #1
 8004182:	b29a      	uxth	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004188:	e10c      	b.n	80043a4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800418e:	2b02      	cmp	r3, #2
 8004190:	d14f      	bne.n	8004232 <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004198:	2200      	movs	r2, #0
 800419a:	4907      	ldr	r1, [pc, #28]	; (80041b8 <HAL_I2C_Mem_Read+0x244>)
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f002 f815 	bl	80061cc <I2C_WaitOnFlagUntilTimeout>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d009      	beq.n	80041bc <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e10f      	b.n	80043cc <HAL_I2C_Mem_Read+0x458>
 80041ac:	08012e7c 	.word	0x08012e7c
 80041b0:	00100002 	.word	0x00100002
 80041b4:	ffff0000 	.word	0xffff0000
 80041b8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	691a      	ldr	r2, [r3, #16]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d6:	b2d2      	uxtb	r2, r2
 80041d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041de:	1c5a      	adds	r2, r3, #1
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041e8:	3b01      	subs	r3, #1
 80041ea:	b29a      	uxth	r2, r3
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	3b01      	subs	r3, #1
 80041f8:	b29a      	uxth	r2, r3
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	691a      	ldr	r2, [r3, #16]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004208:	b2d2      	uxtb	r2, r2
 800420a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004210:	1c5a      	adds	r2, r3, #1
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800421a:	3b01      	subs	r3, #1
 800421c:	b29a      	uxth	r2, r3
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004226:	b29b      	uxth	r3, r3
 8004228:	3b01      	subs	r3, #1
 800422a:	b29a      	uxth	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004230:	e0b8      	b.n	80043a4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004234:	9300      	str	r3, [sp, #0]
 8004236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004238:	2200      	movs	r2, #0
 800423a:	4966      	ldr	r1, [pc, #408]	; (80043d4 <HAL_I2C_Mem_Read+0x460>)
 800423c:	68f8      	ldr	r0, [r7, #12]
 800423e:	f001 ffc5 	bl	80061cc <I2C_WaitOnFlagUntilTimeout>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d001      	beq.n	800424c <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e0bf      	b.n	80043cc <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800425a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	691a      	ldr	r2, [r3, #16]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004266:	b2d2      	uxtb	r2, r2
 8004268:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426e:	1c5a      	adds	r2, r3, #1
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004278:	3b01      	subs	r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004284:	b29b      	uxth	r3, r3
 8004286:	3b01      	subs	r3, #1
 8004288:	b29a      	uxth	r2, r3
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800428e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004290:	9300      	str	r3, [sp, #0]
 8004292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004294:	2200      	movs	r2, #0
 8004296:	494f      	ldr	r1, [pc, #316]	; (80043d4 <HAL_I2C_Mem_Read+0x460>)
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f001 ff97 	bl	80061cc <I2C_WaitOnFlagUntilTimeout>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e091      	b.n	80043cc <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	691a      	ldr	r2, [r3, #16]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ca:	1c5a      	adds	r2, r3, #1
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042d4:	3b01      	subs	r3, #1
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	3b01      	subs	r3, #1
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	691a      	ldr	r2, [r3, #16]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	b2d2      	uxtb	r2, r2
 80042f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fc:	1c5a      	adds	r2, r3, #1
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004306:	3b01      	subs	r3, #1
 8004308:	b29a      	uxth	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004312:	b29b      	uxth	r3, r3
 8004314:	3b01      	subs	r3, #1
 8004316:	b29a      	uxth	r2, r3
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800431c:	e042      	b.n	80043a4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800431e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004320:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004322:	68f8      	ldr	r0, [r7, #12]
 8004324:	f002 f89c 	bl	8006460 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d001      	beq.n	8004332 <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e04c      	b.n	80043cc <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	691a      	ldr	r2, [r3, #16]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433c:	b2d2      	uxtb	r2, r2
 800433e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004344:	1c5a      	adds	r2, r3, #1
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800434e:	3b01      	subs	r3, #1
 8004350:	b29a      	uxth	r2, r3
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800435a:	b29b      	uxth	r3, r3
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	695b      	ldr	r3, [r3, #20]
 800436a:	f003 0304 	and.w	r3, r3, #4
 800436e:	2b04      	cmp	r3, #4
 8004370:	d118      	bne.n	80043a4 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	691a      	ldr	r2, [r3, #16]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437c:	b2d2      	uxtb	r2, r2
 800437e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004384:	1c5a      	adds	r2, r3, #1
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800438e:	3b01      	subs	r3, #1
 8004390:	b29a      	uxth	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800439a:	b29b      	uxth	r3, r3
 800439c:	3b01      	subs	r3, #1
 800439e:	b29a      	uxth	r2, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f47f aec1 	bne.w	8004130 <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2220      	movs	r2, #32
 80043b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80043c6:	2300      	movs	r3, #0
 80043c8:	e000      	b.n	80043cc <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80043ca:	2302      	movs	r3, #2
  }
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3728      	adds	r7, #40	; 0x28
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	00010004 	.word	0x00010004

080043d8 <HAL_I2C_Mem_Write_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b086      	sub	sp, #24
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	4608      	mov	r0, r1
 80043e2:	4611      	mov	r1, r2
 80043e4:	461a      	mov	r2, r3
 80043e6:	4603      	mov	r3, r0
 80043e8:	817b      	strh	r3, [r7, #10]
 80043ea:	460b      	mov	r3, r1
 80043ec:	813b      	strh	r3, [r7, #8]
 80043ee:	4613      	mov	r3, r2
 80043f0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80043f2:	2300      	movs	r3, #0
 80043f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80043f6:	88fb      	ldrh	r3, [r7, #6]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d007      	beq.n	800440c <HAL_I2C_Mem_Write_IT+0x34>
 80043fc:	88fb      	ldrh	r3, [r7, #6]
 80043fe:	2b10      	cmp	r3, #16
 8004400:	d004      	beq.n	800440c <HAL_I2C_Mem_Write_IT+0x34>
 8004402:	f640 312a 	movw	r1, #2858	; 0xb2a
 8004406:	484e      	ldr	r0, [pc, #312]	; (8004540 <HAL_I2C_Mem_Write_IT+0x168>)
 8004408:	f7fd fc73 	bl	8001cf2 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b20      	cmp	r3, #32
 8004416:	f040 808e 	bne.w	8004536 <HAL_I2C_Mem_Write_IT+0x15e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800441a:	4b4a      	ldr	r3, [pc, #296]	; (8004544 <HAL_I2C_Mem_Write_IT+0x16c>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	08db      	lsrs	r3, r3, #3
 8004420:	4a49      	ldr	r2, [pc, #292]	; (8004548 <HAL_I2C_Mem_Write_IT+0x170>)
 8004422:	fba2 2303 	umull	r2, r3, r2, r3
 8004426:	0a1a      	lsrs	r2, r3, #8
 8004428:	4613      	mov	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	4413      	add	r3, r2
 800442e:	009a      	lsls	r2, r3, #2
 8004430:	4413      	add	r3, r2
 8004432:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	3b01      	subs	r3, #1
 8004438:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d116      	bne.n	800446e <HAL_I2C_Mem_Write_IT+0x96>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2220      	movs	r2, #32
 800444a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445a:	f043 0220 	orr.w	r2, r3, #32
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e064      	b.n	8004538 <HAL_I2C_Mem_Write_IT+0x160>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	f003 0302 	and.w	r3, r3, #2
 8004478:	2b02      	cmp	r3, #2
 800447a:	d0db      	beq.n	8004434 <HAL_I2C_Mem_Write_IT+0x5c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004482:	2b01      	cmp	r3, #1
 8004484:	d101      	bne.n	800448a <HAL_I2C_Mem_Write_IT+0xb2>
 8004486:	2302      	movs	r3, #2
 8004488:	e056      	b.n	8004538 <HAL_I2C_Mem_Write_IT+0x160>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2201      	movs	r2, #1
 800448e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0301 	and.w	r3, r3, #1
 800449c:	2b01      	cmp	r3, #1
 800449e:	d007      	beq.n	80044b0 <HAL_I2C_Mem_Write_IT+0xd8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0201 	orr.w	r2, r2, #1
 80044ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2221      	movs	r2, #33	; 0x21
 80044c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2240      	movs	r2, #64	; 0x40
 80044cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	2200      	movs	r2, #0
 80044d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6a3a      	ldr	r2, [r7, #32]
 80044da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80044e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4a17      	ldr	r2, [pc, #92]	; (800454c <HAL_I2C_Mem_Write_IT+0x174>)
 80044f0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80044f2:	897a      	ldrh	r2, [r7, #10]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 80044f8:	893a      	ldrh	r2, [r7, #8]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 80044fe:	88fa      	ldrh	r2, [r7, #6]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	651a      	str	r2, [r3, #80]	; 0x50

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004518:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	685a      	ldr	r2, [r3, #4]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004530:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8004532:	2300      	movs	r3, #0
 8004534:	e000      	b.n	8004538 <HAL_I2C_Mem_Write_IT+0x160>
  }
  else
  {
    return HAL_BUSY;
 8004536:	2302      	movs	r3, #2
  }
}
 8004538:	4618      	mov	r0, r3
 800453a:	3718      	adds	r7, #24
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	08012e7c 	.word	0x08012e7c
 8004544:	20000018 	.word	0x20000018
 8004548:	14f8b589 	.word	0x14f8b589
 800454c:	ffff0000 	.word	0xffff0000

08004550 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b086      	sub	sp, #24
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	4608      	mov	r0, r1
 800455a:	4611      	mov	r1, r2
 800455c:	461a      	mov	r2, r3
 800455e:	4603      	mov	r3, r0
 8004560:	817b      	strh	r3, [r7, #10]
 8004562:	460b      	mov	r3, r1
 8004564:	813b      	strh	r3, [r7, #8]
 8004566:	4613      	mov	r3, r2
 8004568:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800456e:	88fb      	ldrh	r3, [r7, #6]
 8004570:	2b01      	cmp	r3, #1
 8004572:	d007      	beq.n	8004584 <HAL_I2C_Mem_Read_IT+0x34>
 8004574:	88fb      	ldrh	r3, [r7, #6]
 8004576:	2b10      	cmp	r3, #16
 8004578:	d004      	beq.n	8004584 <HAL_I2C_Mem_Read_IT+0x34>
 800457a:	f640 3182 	movw	r1, #2946	; 0xb82
 800457e:	4854      	ldr	r0, [pc, #336]	; (80046d0 <HAL_I2C_Mem_Read_IT+0x180>)
 8004580:	f7fd fbb7 	bl	8001cf2 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2b20      	cmp	r3, #32
 800458e:	f040 809a 	bne.w	80046c6 <HAL_I2C_Mem_Read_IT+0x176>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004592:	4b50      	ldr	r3, [pc, #320]	; (80046d4 <HAL_I2C_Mem_Read_IT+0x184>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	08db      	lsrs	r3, r3, #3
 8004598:	4a4f      	ldr	r2, [pc, #316]	; (80046d8 <HAL_I2C_Mem_Read_IT+0x188>)
 800459a:	fba2 2303 	umull	r2, r3, r2, r3
 800459e:	0a1a      	lsrs	r2, r3, #8
 80045a0:	4613      	mov	r3, r2
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	4413      	add	r3, r2
 80045a6:	009a      	lsls	r2, r3, #2
 80045a8:	4413      	add	r3, r2
 80045aa:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	3b01      	subs	r3, #1
 80045b0:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d116      	bne.n	80045e6 <HAL_I2C_Mem_Read_IT+0x96>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d2:	f043 0220 	orr.w	r2, r3, #32
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e070      	b.n	80046c8 <HAL_I2C_Mem_Read_IT+0x178>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	699b      	ldr	r3, [r3, #24]
 80045ec:	f003 0302 	and.w	r3, r3, #2
 80045f0:	2b02      	cmp	r3, #2
 80045f2:	d0db      	beq.n	80045ac <HAL_I2C_Mem_Read_IT+0x5c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d101      	bne.n	8004602 <HAL_I2C_Mem_Read_IT+0xb2>
 80045fe:	2302      	movs	r3, #2
 8004600:	e062      	b.n	80046c8 <HAL_I2C_Mem_Read_IT+0x178>
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2201      	movs	r2, #1
 8004606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b01      	cmp	r3, #1
 8004616:	d007      	beq.n	8004628 <HAL_I2C_Mem_Read_IT+0xd8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 0201 	orr.w	r2, r2, #1
 8004626:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004636:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2222      	movs	r2, #34	; 0x22
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2240      	movs	r2, #64	; 0x40
 8004644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6a3a      	ldr	r2, [r7, #32]
 8004652:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004658:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800465e:	b29a      	uxth	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4a1d      	ldr	r2, [pc, #116]	; (80046dc <HAL_I2C_Mem_Read_IT+0x18c>)
 8004668:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800466a:	897a      	ldrh	r2, [r7, #10]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8004670:	893a      	ldrh	r2, [r7, #8]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004676:	88fa      	ldrh	r2, [r7, #6]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681a      	ldr	r2, [r3, #0]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004690:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046a0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d007      	beq.n	80046c2 <HAL_I2C_Mem_Read_IT+0x172>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80046c0:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 80046c2:	2300      	movs	r3, #0
 80046c4:	e000      	b.n	80046c8 <HAL_I2C_Mem_Read_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 80046c6:	2302      	movs	r3, #2
  }
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3718      	adds	r7, #24
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	08012e7c 	.word	0x08012e7c
 80046d4:	20000018 	.word	0x20000018
 80046d8:	14f8b589 	.word	0x14f8b589
 80046dc:	ffff0000 	.word	0xffff0000

080046e0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b088      	sub	sp, #32
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004700:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004708:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800470a:	7bfb      	ldrb	r3, [r7, #15]
 800470c:	2b10      	cmp	r3, #16
 800470e:	d003      	beq.n	8004718 <HAL_I2C_EV_IRQHandler+0x38>
 8004710:	7bfb      	ldrb	r3, [r7, #15]
 8004712:	2b40      	cmp	r3, #64	; 0x40
 8004714:	f040 80c1 	bne.w	800489a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	695b      	ldr	r3, [r3, #20]
 8004726:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	d10d      	bne.n	800474e <HAL_I2C_EV_IRQHandler+0x6e>
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004738:	d003      	beq.n	8004742 <HAL_I2C_EV_IRQHandler+0x62>
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004740:	d101      	bne.n	8004746 <HAL_I2C_EV_IRQHandler+0x66>
 8004742:	2301      	movs	r3, #1
 8004744:	e000      	b.n	8004748 <HAL_I2C_EV_IRQHandler+0x68>
 8004746:	2300      	movs	r3, #0
 8004748:	2b01      	cmp	r3, #1
 800474a:	f000 8132 	beq.w	80049b2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00c      	beq.n	8004772 <HAL_I2C_EV_IRQHandler+0x92>
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	0a5b      	lsrs	r3, r3, #9
 800475c:	f003 0301 	and.w	r3, r3, #1
 8004760:	2b00      	cmp	r3, #0
 8004762:	d006      	beq.n	8004772 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f001 ff00 	bl	800656a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 fd83 	bl	8005276 <I2C_Master_SB>
 8004770:	e092      	b.n	8004898 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	08db      	lsrs	r3, r3, #3
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d009      	beq.n	8004792 <HAL_I2C_EV_IRQHandler+0xb2>
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	0a5b      	lsrs	r3, r3, #9
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d003      	beq.n	8004792 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fdf9 	bl	8005382 <I2C_Master_ADD10>
 8004790:	e082      	b.n	8004898 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	085b      	lsrs	r3, r3, #1
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b00      	cmp	r3, #0
 800479c:	d009      	beq.n	80047b2 <HAL_I2C_EV_IRQHandler+0xd2>
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	0a5b      	lsrs	r3, r3, #9
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 fe13 	bl	80053d6 <I2C_Master_ADDR>
 80047b0:	e072      	b.n	8004898 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	089b      	lsrs	r3, r3, #2
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d03b      	beq.n	8004836 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047cc:	f000 80f3 	beq.w	80049b6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	09db      	lsrs	r3, r3, #7
 80047d4:	f003 0301 	and.w	r3, r3, #1
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d00f      	beq.n	80047fc <HAL_I2C_EV_IRQHandler+0x11c>
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	0a9b      	lsrs	r3, r3, #10
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d009      	beq.n	80047fc <HAL_I2C_EV_IRQHandler+0x11c>
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	089b      	lsrs	r3, r3, #2
 80047ec:	f003 0301 	and.w	r3, r3, #1
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d103      	bne.n	80047fc <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 f9f3 	bl	8004be0 <I2C_MasterTransmit_TXE>
 80047fa:	e04d      	b.n	8004898 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	089b      	lsrs	r3, r3, #2
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	2b00      	cmp	r3, #0
 8004806:	f000 80d6 	beq.w	80049b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	0a5b      	lsrs	r3, r3, #9
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	2b00      	cmp	r3, #0
 8004814:	f000 80cf 	beq.w	80049b6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004818:	7bbb      	ldrb	r3, [r7, #14]
 800481a:	2b21      	cmp	r3, #33	; 0x21
 800481c:	d103      	bne.n	8004826 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 fa7a 	bl	8004d18 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004824:	e0c7      	b.n	80049b6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004826:	7bfb      	ldrb	r3, [r7, #15]
 8004828:	2b40      	cmp	r3, #64	; 0x40
 800482a:	f040 80c4 	bne.w	80049b6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 fae8 	bl	8004e04 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004834:	e0bf      	b.n	80049b6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004840:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004844:	f000 80b7 	beq.w	80049b6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	099b      	lsrs	r3, r3, #6
 800484c:	f003 0301 	and.w	r3, r3, #1
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00f      	beq.n	8004874 <HAL_I2C_EV_IRQHandler+0x194>
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	0a9b      	lsrs	r3, r3, #10
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d009      	beq.n	8004874 <HAL_I2C_EV_IRQHandler+0x194>
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	089b      	lsrs	r3, r3, #2
 8004864:	f003 0301 	and.w	r3, r3, #1
 8004868:	2b00      	cmp	r3, #0
 800486a:	d103      	bne.n	8004874 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f000 fb5d 	bl	8004f2c <I2C_MasterReceive_RXNE>
 8004872:	e011      	b.n	8004898 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	089b      	lsrs	r3, r3, #2
 8004878:	f003 0301 	and.w	r3, r3, #1
 800487c:	2b00      	cmp	r3, #0
 800487e:	f000 809a 	beq.w	80049b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	0a5b      	lsrs	r3, r3, #9
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	f000 8093 	beq.w	80049b6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 fc06 	bl	80050a2 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004896:	e08e      	b.n	80049b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004898:	e08d      	b.n	80049b6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d004      	beq.n	80048ac <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	695b      	ldr	r3, [r3, #20]
 80048a8:	61fb      	str	r3, [r7, #28]
 80048aa:	e007      	b.n	80048bc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	695b      	ldr	r3, [r3, #20]
 80048ba:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048bc:	69fb      	ldr	r3, [r7, #28]
 80048be:	085b      	lsrs	r3, r3, #1
 80048c0:	f003 0301 	and.w	r3, r3, #1
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d012      	beq.n	80048ee <HAL_I2C_EV_IRQHandler+0x20e>
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	0a5b      	lsrs	r3, r3, #9
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00c      	beq.n	80048ee <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d003      	beq.n	80048e4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	699b      	ldr	r3, [r3, #24]
 80048e2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80048e4:	69b9      	ldr	r1, [r7, #24]
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 ffc4 	bl	8005874 <I2C_Slave_ADDR>
 80048ec:	e066      	b.n	80049bc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	091b      	lsrs	r3, r3, #4
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d009      	beq.n	800490e <HAL_I2C_EV_IRQHandler+0x22e>
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	0a5b      	lsrs	r3, r3, #9
 80048fe:	f003 0301 	and.w	r3, r3, #1
 8004902:	2b00      	cmp	r3, #0
 8004904:	d003      	beq.n	800490e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f000 fffe 	bl	8005908 <I2C_Slave_STOPF>
 800490c:	e056      	b.n	80049bc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800490e:	7bbb      	ldrb	r3, [r7, #14]
 8004910:	2b21      	cmp	r3, #33	; 0x21
 8004912:	d002      	beq.n	800491a <HAL_I2C_EV_IRQHandler+0x23a>
 8004914:	7bbb      	ldrb	r3, [r7, #14]
 8004916:	2b29      	cmp	r3, #41	; 0x29
 8004918:	d125      	bne.n	8004966 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	09db      	lsrs	r3, r3, #7
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	2b00      	cmp	r3, #0
 8004924:	d00f      	beq.n	8004946 <HAL_I2C_EV_IRQHandler+0x266>
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	0a9b      	lsrs	r3, r3, #10
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	2b00      	cmp	r3, #0
 8004930:	d009      	beq.n	8004946 <HAL_I2C_EV_IRQHandler+0x266>
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	089b      	lsrs	r3, r3, #2
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b00      	cmp	r3, #0
 800493c:	d103      	bne.n	8004946 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 feda 	bl	80056f8 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004944:	e039      	b.n	80049ba <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	089b      	lsrs	r3, r3, #2
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	2b00      	cmp	r3, #0
 8004950:	d033      	beq.n	80049ba <HAL_I2C_EV_IRQHandler+0x2da>
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	0a5b      	lsrs	r3, r3, #9
 8004956:	f003 0301 	and.w	r3, r3, #1
 800495a:	2b00      	cmp	r3, #0
 800495c:	d02d      	beq.n	80049ba <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 ff07 	bl	8005772 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004964:	e029      	b.n	80049ba <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	099b      	lsrs	r3, r3, #6
 800496a:	f003 0301 	and.w	r3, r3, #1
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00f      	beq.n	8004992 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	0a9b      	lsrs	r3, r3, #10
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	2b00      	cmp	r3, #0
 800497c:	d009      	beq.n	8004992 <HAL_I2C_EV_IRQHandler+0x2b2>
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	089b      	lsrs	r3, r3, #2
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	2b00      	cmp	r3, #0
 8004988:	d103      	bne.n	8004992 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 ff12 	bl	80057b4 <I2C_SlaveReceive_RXNE>
 8004990:	e014      	b.n	80049bc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	089b      	lsrs	r3, r3, #2
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00e      	beq.n	80049bc <HAL_I2C_EV_IRQHandler+0x2dc>
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	0a5b      	lsrs	r3, r3, #9
 80049a2:	f003 0301 	and.w	r3, r3, #1
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d008      	beq.n	80049bc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 ff40 	bl	8005830 <I2C_SlaveReceive_BTF>
 80049b0:	e004      	b.n	80049bc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80049b2:	bf00      	nop
 80049b4:	e002      	b.n	80049bc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049b6:	bf00      	nop
 80049b8:	e000      	b.n	80049bc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80049ba:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80049bc:	3720      	adds	r7, #32
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b08a      	sub	sp, #40	; 0x28
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80049da:	2300      	movs	r3, #0
 80049dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049e4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80049e6:	6a3b      	ldr	r3, [r7, #32]
 80049e8:	0a1b      	lsrs	r3, r3, #8
 80049ea:	f003 0301 	and.w	r3, r3, #1
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d00e      	beq.n	8004a10 <HAL_I2C_ER_IRQHandler+0x4e>
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	0a1b      	lsrs	r3, r3, #8
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d008      	beq.n	8004a10 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80049fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a00:	f043 0301 	orr.w	r3, r3, #1
 8004a04:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004a0e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004a10:	6a3b      	ldr	r3, [r7, #32]
 8004a12:	0a5b      	lsrs	r3, r3, #9
 8004a14:	f003 0301 	and.w	r3, r3, #1
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00e      	beq.n	8004a3a <HAL_I2C_ER_IRQHandler+0x78>
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	0a1b      	lsrs	r3, r3, #8
 8004a20:	f003 0301 	and.w	r3, r3, #1
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d008      	beq.n	8004a3a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2a:	f043 0302 	orr.w	r3, r3, #2
 8004a2e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004a38:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004a3a:	6a3b      	ldr	r3, [r7, #32]
 8004a3c:	0a9b      	lsrs	r3, r3, #10
 8004a3e:	f003 0301 	and.w	r3, r3, #1
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d03f      	beq.n	8004ac6 <HAL_I2C_ER_IRQHandler+0x104>
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	0a1b      	lsrs	r3, r3, #8
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d039      	beq.n	8004ac6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004a52:	7efb      	ldrb	r3, [r7, #27]
 8004a54:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a64:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004a6c:	7ebb      	ldrb	r3, [r7, #26]
 8004a6e:	2b20      	cmp	r3, #32
 8004a70:	d112      	bne.n	8004a98 <HAL_I2C_ER_IRQHandler+0xd6>
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d10f      	bne.n	8004a98 <HAL_I2C_ER_IRQHandler+0xd6>
 8004a78:	7cfb      	ldrb	r3, [r7, #19]
 8004a7a:	2b21      	cmp	r3, #33	; 0x21
 8004a7c:	d008      	beq.n	8004a90 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004a7e:	7cfb      	ldrb	r3, [r7, #19]
 8004a80:	2b29      	cmp	r3, #41	; 0x29
 8004a82:	d005      	beq.n	8004a90 <HAL_I2C_ER_IRQHandler+0xce>
 8004a84:	7cfb      	ldrb	r3, [r7, #19]
 8004a86:	2b28      	cmp	r3, #40	; 0x28
 8004a88:	d106      	bne.n	8004a98 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2b21      	cmp	r3, #33	; 0x21
 8004a8e:	d103      	bne.n	8004a98 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f001 f869 	bl	8005b68 <I2C_Slave_AF>
 8004a96:	e016      	b.n	8004ac6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004aa0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa4:	f043 0304 	orr.w	r3, r3, #4
 8004aa8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004aaa:	7efb      	ldrb	r3, [r7, #27]
 8004aac:	2b10      	cmp	r3, #16
 8004aae:	d002      	beq.n	8004ab6 <HAL_I2C_ER_IRQHandler+0xf4>
 8004ab0:	7efb      	ldrb	r3, [r7, #27]
 8004ab2:	2b40      	cmp	r3, #64	; 0x40
 8004ab4:	d107      	bne.n	8004ac6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ac4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004ac6:	6a3b      	ldr	r3, [r7, #32]
 8004ac8:	0adb      	lsrs	r3, r3, #11
 8004aca:	f003 0301 	and.w	r3, r3, #1
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00e      	beq.n	8004af0 <HAL_I2C_ER_IRQHandler+0x12e>
 8004ad2:	69fb      	ldr	r3, [r7, #28]
 8004ad4:	0a1b      	lsrs	r3, r3, #8
 8004ad6:	f003 0301 	and.w	r3, r3, #1
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d008      	beq.n	8004af0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae0:	f043 0308 	orr.w	r3, r3, #8
 8004ae4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8004aee:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d008      	beq.n	8004b08 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afc:	431a      	orrs	r2, r3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f001 f8a0 	bl	8005c48 <I2C_ITError>
  }
}
 8004b08:	bf00      	nop
 8004b0a:	3728      	adds	r7, #40	; 0x28
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004b18:	bf00      	nop
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b083      	sub	sp, #12
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004b54:	bf00      	nop
 8004b56:	370c      	adds	r7, #12
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	460b      	mov	r3, r1
 8004b6a:	70fb      	strb	r3, [r7, #3]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr

08004b7c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004b84:	bf00      	nop
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b083      	sub	sp, #12
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004b98:	bf00      	nop
 8004b9a:	370c      	adds	r7, #12
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bee:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bf6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d150      	bne.n	8004ca8 <I2C_MasterTransmit_TXE+0xc8>
 8004c06:	7bfb      	ldrb	r3, [r7, #15]
 8004c08:	2b21      	cmp	r3, #33	; 0x21
 8004c0a:	d14d      	bne.n	8004ca8 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	2b08      	cmp	r3, #8
 8004c10:	d01d      	beq.n	8004c4e <I2C_MasterTransmit_TXE+0x6e>
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	2b20      	cmp	r3, #32
 8004c16:	d01a      	beq.n	8004c4e <I2C_MasterTransmit_TXE+0x6e>
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004c1e:	d016      	beq.n	8004c4e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	685a      	ldr	r2, [r3, #4]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004c2e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2211      	movs	r2, #17
 8004c34:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2220      	movs	r2, #32
 8004c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f7ff ff62 	bl	8004b10 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004c4c:	e060      	b.n	8004d10 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004c5c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c6c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2220      	movs	r2, #32
 8004c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b40      	cmp	r3, #64	; 0x40
 8004c86:	d107      	bne.n	8004c98 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f7ff ff7d 	bl	8004b90 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004c96:	e03b      	b.n	8004d10 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f7ff ff35 	bl	8004b10 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004ca6:	e033      	b.n	8004d10 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004ca8:	7bfb      	ldrb	r3, [r7, #15]
 8004caa:	2b21      	cmp	r3, #33	; 0x21
 8004cac:	d005      	beq.n	8004cba <I2C_MasterTransmit_TXE+0xda>
 8004cae:	7bbb      	ldrb	r3, [r7, #14]
 8004cb0:	2b40      	cmp	r3, #64	; 0x40
 8004cb2:	d12d      	bne.n	8004d10 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004cb4:	7bfb      	ldrb	r3, [r7, #15]
 8004cb6:	2b22      	cmp	r3, #34	; 0x22
 8004cb8:	d12a      	bne.n	8004d10 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d108      	bne.n	8004cd6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	685a      	ldr	r2, [r3, #4]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cd2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004cd4:	e01c      	b.n	8004d10 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b40      	cmp	r3, #64	; 0x40
 8004ce0:	d103      	bne.n	8004cea <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 f88e 	bl	8004e04 <I2C_MemoryTransmit_TXE_BTF>
}
 8004ce8:	e012      	b.n	8004d10 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cee:	781a      	ldrb	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfa:	1c5a      	adds	r2, r3, #1
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	3b01      	subs	r3, #1
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004d0e:	e7ff      	b.n	8004d10 <I2C_MasterTransmit_TXE+0x130>
 8004d10:	bf00      	nop
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d24:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	2b21      	cmp	r3, #33	; 0x21
 8004d30:	d164      	bne.n	8004dfc <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d012      	beq.n	8004d62 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d40:	781a      	ldrb	r2, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4c:	1c5a      	adds	r2, r3, #1
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d56:	b29b      	uxth	r3, r3
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	b29a      	uxth	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004d60:	e04c      	b.n	8004dfc <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2b08      	cmp	r3, #8
 8004d66:	d01d      	beq.n	8004da4 <I2C_MasterTransmit_BTF+0x8c>
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2b20      	cmp	r3, #32
 8004d6c:	d01a      	beq.n	8004da4 <I2C_MasterTransmit_BTF+0x8c>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d74:	d016      	beq.n	8004da4 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	685a      	ldr	r2, [r3, #4]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d84:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2211      	movs	r2, #17
 8004d8a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2220      	movs	r2, #32
 8004d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f7ff feb7 	bl	8004b10 <HAL_I2C_MasterTxCpltCallback>
}
 8004da2:	e02b      	b.n	8004dfc <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004db2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dc2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2220      	movs	r2, #32
 8004dce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b40      	cmp	r3, #64	; 0x40
 8004ddc:	d107      	bne.n	8004dee <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f7ff fed2 	bl	8004b90 <HAL_I2C_MemTxCpltCallback>
}
 8004dec:	e006      	b.n	8004dfc <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f7ff fe8a 	bl	8004b10 <HAL_I2C_MasterTxCpltCallback>
}
 8004dfc:	bf00      	nop
 8004dfe:	3710      	adds	r7, #16
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e12:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d11d      	bne.n	8004e58 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d10b      	bne.n	8004e3c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e28:	b2da      	uxtb	r2, r3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e34:	1c9a      	adds	r2, r3, #2
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004e3a:	e073      	b.n	8004f24 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	121b      	asrs	r3, r3, #8
 8004e44:	b2da      	uxtb	r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e50:	1c5a      	adds	r2, r3, #1
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004e56:	e065      	b.n	8004f24 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d10b      	bne.n	8004e78 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e64:	b2da      	uxtb	r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004e76:	e055      	b.n	8004f24 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d151      	bne.n	8004f24 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004e80:	7bfb      	ldrb	r3, [r7, #15]
 8004e82:	2b22      	cmp	r3, #34	; 0x22
 8004e84:	d10d      	bne.n	8004ea2 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e94:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e9a:	1c5a      	adds	r2, r3, #1
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004ea0:	e040      	b.n	8004f24 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d015      	beq.n	8004ed8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004eac:	7bfb      	ldrb	r3, [r7, #15]
 8004eae:	2b21      	cmp	r3, #33	; 0x21
 8004eb0:	d112      	bne.n	8004ed8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb6:	781a      	ldrb	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec2:	1c5a      	adds	r2, r3, #1
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	b29a      	uxth	r2, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004ed6:	e025      	b.n	8004f24 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d120      	bne.n	8004f24 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004ee2:	7bfb      	ldrb	r3, [r7, #15]
 8004ee4:	2b21      	cmp	r3, #33	; 0x21
 8004ee6:	d11d      	bne.n	8004f24 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685a      	ldr	r2, [r3, #4]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004ef6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f06:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2220      	movs	r2, #32
 8004f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f7ff fe36 	bl	8004b90 <HAL_I2C_MemTxCpltCallback>
}
 8004f24:	bf00      	nop
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b22      	cmp	r3, #34	; 0x22
 8004f3e:	f040 80ac 	bne.w	800509a <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2b03      	cmp	r3, #3
 8004f4e:	d921      	bls.n	8004f94 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	691a      	ldr	r2, [r3, #16]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5a:	b2d2      	uxtb	r2, r2
 8004f5c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f62:	1c5a      	adds	r2, r3, #1
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	b29a      	uxth	r2, r3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	2b03      	cmp	r3, #3
 8004f7e:	f040 808c 	bne.w	800509a <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	685a      	ldr	r2, [r3, #4]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f90:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004f92:	e082      	b.n	800509a <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d075      	beq.n	8005088 <I2C_MasterReceive_RXNE+0x15c>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d002      	beq.n	8004fa8 <I2C_MasterReceive_RXNE+0x7c>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d16f      	bne.n	8005088 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f001 fa27 	bl	80063fc <I2C_WaitOnSTOPRequestThroughIT>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d142      	bne.n	800503a <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fc2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	685a      	ldr	r2, [r3, #4]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004fd2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	691a      	ldr	r2, [r3, #16]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fde:	b2d2      	uxtb	r2, r2
 8004fe0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe6:	1c5a      	adds	r2, r3, #1
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	b29a      	uxth	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005008:	b2db      	uxtb	r3, r3
 800500a:	2b40      	cmp	r3, #64	; 0x40
 800500c:	d10a      	bne.n	8005024 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f7ff fdc1 	bl	8004ba4 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005022:	e03a      	b.n	800509a <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2212      	movs	r2, #18
 8005030:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f7ff fd76 	bl	8004b24 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005038:	e02f      	b.n	800509a <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	685a      	ldr	r2, [r3, #4]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005048:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	691a      	ldr	r2, [r3, #16]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005054:	b2d2      	uxtb	r2, r2
 8005056:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800505c:	1c5a      	adds	r2, r3, #1
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005066:	b29b      	uxth	r3, r3
 8005068:	3b01      	subs	r3, #1
 800506a:	b29a      	uxth	r2, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2220      	movs	r2, #32
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f7ff fd99 	bl	8004bb8 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005086:	e008      	b.n	800509a <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005096:	605a      	str	r2, [r3, #4]
}
 8005098:	e7ff      	b.n	800509a <I2C_MasterReceive_RXNE+0x16e>
 800509a:	bf00      	nop
 800509c:	3710      	adds	r7, #16
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b084      	sub	sp, #16
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ae:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	2b04      	cmp	r3, #4
 80050b8:	d11b      	bne.n	80050f2 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	685a      	ldr	r2, [r3, #4]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050c8:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	691a      	ldr	r2, [r3, #16]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d4:	b2d2      	uxtb	r2, r2
 80050d6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050dc:	1c5a      	adds	r2, r3, #1
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	3b01      	subs	r3, #1
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80050f0:	e0bd      	b.n	800526e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	2b03      	cmp	r3, #3
 80050fa:	d129      	bne.n	8005150 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800510a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2b04      	cmp	r3, #4
 8005110:	d00a      	beq.n	8005128 <I2C_MasterReceive_BTF+0x86>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2b02      	cmp	r3, #2
 8005116:	d007      	beq.n	8005128 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005126:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	691a      	ldr	r2, [r3, #16]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005132:	b2d2      	uxtb	r2, r2
 8005134:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	1c5a      	adds	r2, r3, #1
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005144:	b29b      	uxth	r3, r3
 8005146:	3b01      	subs	r3, #1
 8005148:	b29a      	uxth	r2, r3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800514e:	e08e      	b.n	800526e <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005154:	b29b      	uxth	r3, r3
 8005156:	2b02      	cmp	r3, #2
 8005158:	d176      	bne.n	8005248 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2b01      	cmp	r3, #1
 800515e:	d002      	beq.n	8005166 <I2C_MasterReceive_BTF+0xc4>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2b10      	cmp	r3, #16
 8005164:	d108      	bne.n	8005178 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	e019      	b.n	80051ac <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2b04      	cmp	r3, #4
 800517c:	d002      	beq.n	8005184 <I2C_MasterReceive_BTF+0xe2>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2b02      	cmp	r3, #2
 8005182:	d108      	bne.n	8005196 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	e00a      	b.n	80051ac <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2b10      	cmp	r3, #16
 800519a:	d007      	beq.n	80051ac <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051aa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	691a      	ldr	r2, [r3, #16]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b6:	b2d2      	uxtb	r2, r2
 80051b8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051be:	1c5a      	adds	r2, r3, #1
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	3b01      	subs	r3, #1
 80051cc:	b29a      	uxth	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	691a      	ldr	r2, [r3, #16]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051dc:	b2d2      	uxtb	r2, r2
 80051de:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e4:	1c5a      	adds	r2, r3, #1
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	3b01      	subs	r3, #1
 80051f2:	b29a      	uxth	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005206:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2220      	movs	r2, #32
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005216:	b2db      	uxtb	r3, r3
 8005218:	2b40      	cmp	r3, #64	; 0x40
 800521a:	d10a      	bne.n	8005232 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f7ff fcba 	bl	8004ba4 <HAL_I2C_MemRxCpltCallback>
}
 8005230:	e01d      	b.n	800526e <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2212      	movs	r2, #18
 800523e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f7ff fc6f 	bl	8004b24 <HAL_I2C_MasterRxCpltCallback>
}
 8005246:	e012      	b.n	800526e <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	691a      	ldr	r2, [r3, #16]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005252:	b2d2      	uxtb	r2, r2
 8005254:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800525a:	1c5a      	adds	r2, r3, #1
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005264:	b29b      	uxth	r3, r3
 8005266:	3b01      	subs	r3, #1
 8005268:	b29a      	uxth	r2, r3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800526e:	bf00      	nop
 8005270:	3710      	adds	r7, #16
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}

08005276 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005276:	b480      	push	{r7}
 8005278:	b083      	sub	sp, #12
 800527a:	af00      	add	r7, sp, #0
 800527c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005284:	b2db      	uxtb	r3, r3
 8005286:	2b40      	cmp	r3, #64	; 0x40
 8005288:	d117      	bne.n	80052ba <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800528e:	2b00      	cmp	r3, #0
 8005290:	d109      	bne.n	80052a6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005296:	b2db      	uxtb	r3, r3
 8005298:	461a      	mov	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80052a2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80052a4:	e067      	b.n	8005376 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	f043 0301 	orr.w	r3, r3, #1
 80052b0:	b2da      	uxtb	r2, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	611a      	str	r2, [r3, #16]
}
 80052b8:	e05d      	b.n	8005376 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052c2:	d133      	bne.n	800532c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	2b21      	cmp	r3, #33	; 0x21
 80052ce:	d109      	bne.n	80052e4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	461a      	mov	r2, r3
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80052e0:	611a      	str	r2, [r3, #16]
 80052e2:	e008      	b.n	80052f6 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	f043 0301 	orr.w	r3, r3, #1
 80052ee:	b2da      	uxtb	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d004      	beq.n	8005308 <I2C_Master_SB+0x92>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005304:	2b00      	cmp	r3, #0
 8005306:	d108      	bne.n	800531a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800530c:	2b00      	cmp	r3, #0
 800530e:	d032      	beq.n	8005376 <I2C_Master_SB+0x100>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005316:	2b00      	cmp	r3, #0
 8005318:	d02d      	beq.n	8005376 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	685a      	ldr	r2, [r3, #4]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005328:	605a      	str	r2, [r3, #4]
}
 800532a:	e024      	b.n	8005376 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005330:	2b00      	cmp	r3, #0
 8005332:	d10e      	bne.n	8005352 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005338:	b29b      	uxth	r3, r3
 800533a:	11db      	asrs	r3, r3, #7
 800533c:	b2db      	uxtb	r3, r3
 800533e:	f003 0306 	and.w	r3, r3, #6
 8005342:	b2db      	uxtb	r3, r3
 8005344:	f063 030f 	orn	r3, r3, #15
 8005348:	b2da      	uxtb	r2, r3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	611a      	str	r2, [r3, #16]
}
 8005350:	e011      	b.n	8005376 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005356:	2b01      	cmp	r3, #1
 8005358:	d10d      	bne.n	8005376 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800535e:	b29b      	uxth	r3, r3
 8005360:	11db      	asrs	r3, r3, #7
 8005362:	b2db      	uxtb	r3, r3
 8005364:	f003 0306 	and.w	r3, r3, #6
 8005368:	b2db      	uxtb	r3, r3
 800536a:	f063 030e 	orn	r3, r3, #14
 800536e:	b2da      	uxtb	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	611a      	str	r2, [r3, #16]
}
 8005376:	bf00      	nop
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr

08005382 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005382:	b480      	push	{r7}
 8005384:	b083      	sub	sp, #12
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800538e:	b2da      	uxtb	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800539a:	2b00      	cmp	r3, #0
 800539c:	d004      	beq.n	80053a8 <I2C_Master_ADD10+0x26>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d108      	bne.n	80053ba <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00c      	beq.n	80053ca <I2C_Master_ADD10+0x48>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d007      	beq.n	80053ca <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	685a      	ldr	r2, [r3, #4]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053c8:	605a      	str	r2, [r3, #4]
  }
}
 80053ca:	bf00      	nop
 80053cc:	370c      	adds	r7, #12
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr

080053d6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80053d6:	b480      	push	{r7}
 80053d8:	b091      	sub	sp, #68	; 0x44
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ec:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f2:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	2b22      	cmp	r3, #34	; 0x22
 80053fe:	f040 8169 	bne.w	80056d4 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005406:	2b00      	cmp	r3, #0
 8005408:	d10f      	bne.n	800542a <I2C_Master_ADDR+0x54>
 800540a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800540e:	2b40      	cmp	r3, #64	; 0x40
 8005410:	d10b      	bne.n	800542a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005412:	2300      	movs	r3, #0
 8005414:	633b      	str	r3, [r7, #48]	; 0x30
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	695b      	ldr	r3, [r3, #20]
 800541c:	633b      	str	r3, [r7, #48]	; 0x30
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	633b      	str	r3, [r7, #48]	; 0x30
 8005426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005428:	e160      	b.n	80056ec <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800542e:	2b00      	cmp	r3, #0
 8005430:	d11d      	bne.n	800546e <I2C_Master_ADDR+0x98>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800543a:	d118      	bne.n	800546e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800543c:	2300      	movs	r3, #0
 800543e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005450:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005460:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005466:	1c5a      	adds	r2, r3, #1
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	651a      	str	r2, [r3, #80]	; 0x50
 800546c:	e13e      	b.n	80056ec <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005472:	b29b      	uxth	r3, r3
 8005474:	2b00      	cmp	r3, #0
 8005476:	d113      	bne.n	80054a0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005478:	2300      	movs	r3, #0
 800547a:	62bb      	str	r3, [r7, #40]	; 0x28
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	62bb      	str	r3, [r7, #40]	; 0x28
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	62bb      	str	r3, [r7, #40]	; 0x28
 800548c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800549c:	601a      	str	r2, [r3, #0]
 800549e:	e115      	b.n	80056cc <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	f040 808a 	bne.w	80055c0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80054ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ae:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80054b2:	d137      	bne.n	8005524 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054c2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054d2:	d113      	bne.n	80054fc <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054e2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054e4:	2300      	movs	r3, #0
 80054e6:	627b      	str	r3, [r7, #36]	; 0x24
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	695b      	ldr	r3, [r3, #20]
 80054ee:	627b      	str	r3, [r7, #36]	; 0x24
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	699b      	ldr	r3, [r3, #24]
 80054f6:	627b      	str	r3, [r7, #36]	; 0x24
 80054f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fa:	e0e7      	b.n	80056cc <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054fc:	2300      	movs	r3, #0
 80054fe:	623b      	str	r3, [r7, #32]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	695b      	ldr	r3, [r3, #20]
 8005506:	623b      	str	r3, [r7, #32]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	623b      	str	r3, [r7, #32]
 8005510:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005520:	601a      	str	r2, [r3, #0]
 8005522:	e0d3      	b.n	80056cc <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005526:	2b08      	cmp	r3, #8
 8005528:	d02e      	beq.n	8005588 <I2C_Master_ADDR+0x1b2>
 800552a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800552c:	2b20      	cmp	r3, #32
 800552e:	d02b      	beq.n	8005588 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005532:	2b12      	cmp	r3, #18
 8005534:	d102      	bne.n	800553c <I2C_Master_ADDR+0x166>
 8005536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005538:	2b01      	cmp	r3, #1
 800553a:	d125      	bne.n	8005588 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800553c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800553e:	2b04      	cmp	r3, #4
 8005540:	d00e      	beq.n	8005560 <I2C_Master_ADDR+0x18a>
 8005542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005544:	2b02      	cmp	r3, #2
 8005546:	d00b      	beq.n	8005560 <I2C_Master_ADDR+0x18a>
 8005548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800554a:	2b10      	cmp	r3, #16
 800554c:	d008      	beq.n	8005560 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800555c:	601a      	str	r2, [r3, #0]
 800555e:	e007      	b.n	8005570 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800556e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005570:	2300      	movs	r3, #0
 8005572:	61fb      	str	r3, [r7, #28]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	61fb      	str	r3, [r7, #28]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	699b      	ldr	r3, [r3, #24]
 8005582:	61fb      	str	r3, [r7, #28]
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	e0a1      	b.n	80056cc <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005596:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005598:	2300      	movs	r3, #0
 800559a:	61bb      	str	r3, [r7, #24]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	61bb      	str	r3, [r7, #24]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	699b      	ldr	r3, [r3, #24]
 80055aa:	61bb      	str	r3, [r7, #24]
 80055ac:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055bc:	601a      	str	r2, [r3, #0]
 80055be:	e085      	b.n	80056cc <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d14d      	bne.n	8005666 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80055ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055cc:	2b04      	cmp	r3, #4
 80055ce:	d016      	beq.n	80055fe <I2C_Master_ADDR+0x228>
 80055d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d013      	beq.n	80055fe <I2C_Master_ADDR+0x228>
 80055d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055d8:	2b10      	cmp	r3, #16
 80055da:	d010      	beq.n	80055fe <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055ea:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055fa:	601a      	str	r2, [r3, #0]
 80055fc:	e007      	b.n	800560e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800560c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005618:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800561c:	d117      	bne.n	800564e <I2C_Master_ADDR+0x278>
 800561e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005620:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005624:	d00b      	beq.n	800563e <I2C_Master_ADDR+0x268>
 8005626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005628:	2b01      	cmp	r3, #1
 800562a:	d008      	beq.n	800563e <I2C_Master_ADDR+0x268>
 800562c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800562e:	2b08      	cmp	r3, #8
 8005630:	d005      	beq.n	800563e <I2C_Master_ADDR+0x268>
 8005632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005634:	2b10      	cmp	r3, #16
 8005636:	d002      	beq.n	800563e <I2C_Master_ADDR+0x268>
 8005638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800563a:	2b20      	cmp	r3, #32
 800563c:	d107      	bne.n	800564e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800564c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800564e:	2300      	movs	r3, #0
 8005650:	617b      	str	r3, [r7, #20]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	695b      	ldr	r3, [r3, #20]
 8005658:	617b      	str	r3, [r7, #20]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	699b      	ldr	r3, [r3, #24]
 8005660:	617b      	str	r3, [r7, #20]
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	e032      	b.n	80056cc <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005674:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005680:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005684:	d117      	bne.n	80056b6 <I2C_Master_ADDR+0x2e0>
 8005686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005688:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800568c:	d00b      	beq.n	80056a6 <I2C_Master_ADDR+0x2d0>
 800568e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005690:	2b01      	cmp	r3, #1
 8005692:	d008      	beq.n	80056a6 <I2C_Master_ADDR+0x2d0>
 8005694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005696:	2b08      	cmp	r3, #8
 8005698:	d005      	beq.n	80056a6 <I2C_Master_ADDR+0x2d0>
 800569a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800569c:	2b10      	cmp	r3, #16
 800569e:	d002      	beq.n	80056a6 <I2C_Master_ADDR+0x2d0>
 80056a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056a2:	2b20      	cmp	r3, #32
 80056a4:	d107      	bne.n	80056b6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80056b4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056b6:	2300      	movs	r3, #0
 80056b8:	613b      	str	r3, [r7, #16]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	613b      	str	r3, [r7, #16]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	613b      	str	r3, [r7, #16]
 80056ca:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80056d2:	e00b      	b.n	80056ec <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056d4:	2300      	movs	r3, #0
 80056d6:	60fb      	str	r3, [r7, #12]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	60fb      	str	r3, [r7, #12]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	60fb      	str	r3, [r7, #12]
 80056e8:	68fb      	ldr	r3, [r7, #12]
}
 80056ea:	e7ff      	b.n	80056ec <I2C_Master_ADDR+0x316>
 80056ec:	bf00      	nop
 80056ee:	3744      	adds	r7, #68	; 0x44
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr

080056f8 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005706:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800570c:	b29b      	uxth	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d02b      	beq.n	800576a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005716:	781a      	ldrb	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005722:	1c5a      	adds	r2, r3, #1
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800572c:	b29b      	uxth	r3, r3
 800572e:	3b01      	subs	r3, #1
 8005730:	b29a      	uxth	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800573a:	b29b      	uxth	r3, r3
 800573c:	2b00      	cmp	r3, #0
 800573e:	d114      	bne.n	800576a <I2C_SlaveTransmit_TXE+0x72>
 8005740:	7bfb      	ldrb	r3, [r7, #15]
 8005742:	2b29      	cmp	r3, #41	; 0x29
 8005744:	d111      	bne.n	800576a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	685a      	ldr	r2, [r3, #4]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005754:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2221      	movs	r2, #33	; 0x21
 800575a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2228      	movs	r2, #40	; 0x28
 8005760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f7ff f9e7 	bl	8004b38 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800576a:	bf00      	nop
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005772:	b480      	push	{r7}
 8005774:	b083      	sub	sp, #12
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800577e:	b29b      	uxth	r3, r3
 8005780:	2b00      	cmp	r3, #0
 8005782:	d011      	beq.n	80057a8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005788:	781a      	ldrb	r2, [r3, #0]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005794:	1c5a      	adds	r2, r3, #1
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800579e:	b29b      	uxth	r3, r3
 80057a0:	3b01      	subs	r3, #1
 80057a2:	b29a      	uxth	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80057a8:	bf00      	nop
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057c2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d02c      	beq.n	8005828 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	691a      	ldr	r2, [r3, #16]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d8:	b2d2      	uxtb	r2, r2
 80057da:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e0:	1c5a      	adds	r2, r3, #1
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	3b01      	subs	r3, #1
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d114      	bne.n	8005828 <I2C_SlaveReceive_RXNE+0x74>
 80057fe:	7bfb      	ldrb	r3, [r7, #15]
 8005800:	2b2a      	cmp	r3, #42	; 0x2a
 8005802:	d111      	bne.n	8005828 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	685a      	ldr	r2, [r3, #4]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005812:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2222      	movs	r2, #34	; 0x22
 8005818:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2228      	movs	r2, #40	; 0x28
 800581e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f7ff f992 	bl	8004b4c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005828:	bf00      	nop
 800582a:	3710      	adds	r7, #16
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}

08005830 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005830:	b480      	push	{r7}
 8005832:	b083      	sub	sp, #12
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800583c:	b29b      	uxth	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d012      	beq.n	8005868 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	691a      	ldr	r2, [r3, #16]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584c:	b2d2      	uxtb	r2, r2
 800584e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005854:	1c5a      	adds	r2, r3, #1
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800585e:	b29b      	uxth	r3, r3
 8005860:	3b01      	subs	r3, #1
 8005862:	b29a      	uxth	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005868:	bf00      	nop
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800587e:	2300      	movs	r3, #0
 8005880:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005888:	b2db      	uxtb	r3, r3
 800588a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800588e:	2b28      	cmp	r3, #40	; 0x28
 8005890:	d127      	bne.n	80058e2 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	685a      	ldr	r2, [r3, #4]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058a0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	089b      	lsrs	r3, r3, #2
 80058a6:	f003 0301 	and.w	r3, r3, #1
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80058ae:	2301      	movs	r3, #1
 80058b0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	09db      	lsrs	r3, r3, #7
 80058b6:	f003 0301 	and.w	r3, r3, #1
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d103      	bne.n	80058c6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	81bb      	strh	r3, [r7, #12]
 80058c4:	e002      	b.n	80058cc <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	699b      	ldr	r3, [r3, #24]
 80058ca:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80058d4:	89ba      	ldrh	r2, [r7, #12]
 80058d6:	7bfb      	ldrb	r3, [r7, #15]
 80058d8:	4619      	mov	r1, r3
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f7ff f940 	bl	8004b60 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80058e0:	e00e      	b.n	8005900 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058e2:	2300      	movs	r3, #0
 80058e4:	60bb      	str	r3, [r7, #8]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	695b      	ldr	r3, [r3, #20]
 80058ec:	60bb      	str	r3, [r7, #8]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	60bb      	str	r3, [r7, #8]
 80058f6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005900:	bf00      	nop
 8005902:	3710      	adds	r7, #16
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005916:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	685a      	ldr	r2, [r3, #4]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005926:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005928:	2300      	movs	r3, #0
 800592a:	60bb      	str	r3, [r7, #8]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	60bb      	str	r3, [r7, #8]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f042 0201 	orr.w	r2, r2, #1
 8005942:	601a      	str	r2, [r3, #0]
 8005944:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005954:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005960:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005964:	d172      	bne.n	8005a4c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005966:	7bfb      	ldrb	r3, [r7, #15]
 8005968:	2b22      	cmp	r3, #34	; 0x22
 800596a:	d002      	beq.n	8005972 <I2C_Slave_STOPF+0x6a>
 800596c:	7bfb      	ldrb	r3, [r7, #15]
 800596e:	2b2a      	cmp	r3, #42	; 0x2a
 8005970:	d135      	bne.n	80059de <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	b29a      	uxth	r2, r3
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005984:	b29b      	uxth	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d005      	beq.n	8005996 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800598e:	f043 0204 	orr.w	r2, r3, #4
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059a4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7fd fd02 	bl	80033b4 <HAL_DMA_GetState>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d049      	beq.n	8005a4a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ba:	4a69      	ldr	r2, [pc, #420]	; (8005b60 <I2C_Slave_STOPF+0x258>)
 80059bc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7fd fcd4 	bl	8003370 <HAL_DMA_Abort_IT>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d03d      	beq.n	8005a4a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059d8:	4610      	mov	r0, r2
 80059da:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80059dc:	e035      	b.n	8005a4a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d005      	beq.n	8005a02 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fa:	f043 0204 	orr.w	r2, r3, #4
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	685a      	ldr	r2, [r3, #4]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a10:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a16:	4618      	mov	r0, r3
 8005a18:	f7fd fccc 	bl	80033b4 <HAL_DMA_GetState>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d014      	beq.n	8005a4c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a26:	4a4e      	ldr	r2, [pc, #312]	; (8005b60 <I2C_Slave_STOPF+0x258>)
 8005a28:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f7fd fc9e 	bl	8003370 <HAL_DMA_Abort_IT>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d008      	beq.n	8005a4c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005a44:	4610      	mov	r0, r2
 8005a46:	4798      	blx	r3
 8005a48:	e000      	b.n	8005a4c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005a4a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d03e      	beq.n	8005ad4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	695b      	ldr	r3, [r3, #20]
 8005a5c:	f003 0304 	and.w	r3, r3, #4
 8005a60:	2b04      	cmp	r3, #4
 8005a62:	d112      	bne.n	8005a8a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	691a      	ldr	r2, [r3, #16]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6e:	b2d2      	uxtb	r2, r2
 8005a70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a76:	1c5a      	adds	r2, r3, #1
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	3b01      	subs	r3, #1
 8005a84:	b29a      	uxth	r2, r3
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	695b      	ldr	r3, [r3, #20]
 8005a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a94:	2b40      	cmp	r3, #64	; 0x40
 8005a96:	d112      	bne.n	8005abe <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	691a      	ldr	r2, [r3, #16]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa2:	b2d2      	uxtb	r2, r2
 8005aa4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aaa:	1c5a      	adds	r2, r3, #1
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	3b01      	subs	r3, #1
 8005ab8:	b29a      	uxth	r2, r3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d005      	beq.n	8005ad4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005acc:	f043 0204 	orr.w	r2, r3, #4
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d003      	beq.n	8005ae4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 f8b3 	bl	8005c48 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005ae2:	e039      	b.n	8005b58 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005ae4:	7bfb      	ldrb	r3, [r7, #15]
 8005ae6:	2b2a      	cmp	r3, #42	; 0x2a
 8005ae8:	d109      	bne.n	8005afe <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2228      	movs	r2, #40	; 0x28
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f7ff f827 	bl	8004b4c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b28      	cmp	r3, #40	; 0x28
 8005b08:	d111      	bne.n	8005b2e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a15      	ldr	r2, [pc, #84]	; (8005b64 <I2C_Slave_STOPF+0x25c>)
 8005b0e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2220      	movs	r2, #32
 8005b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f7ff f828 	bl	8004b7c <HAL_I2C_ListenCpltCallback>
}
 8005b2c:	e014      	b.n	8005b58 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b32:	2b22      	cmp	r3, #34	; 0x22
 8005b34:	d002      	beq.n	8005b3c <I2C_Slave_STOPF+0x234>
 8005b36:	7bfb      	ldrb	r3, [r7, #15]
 8005b38:	2b22      	cmp	r3, #34	; 0x22
 8005b3a:	d10d      	bne.n	8005b58 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2220      	movs	r2, #32
 8005b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7fe fffa 	bl	8004b4c <HAL_I2C_SlaveRxCpltCallback>
}
 8005b58:	bf00      	nop
 8005b5a:	3710      	adds	r7, #16
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}
 8005b60:	0800607d 	.word	0x0800607d
 8005b64:	ffff0000 	.word	0xffff0000

08005b68 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b76:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	2b08      	cmp	r3, #8
 8005b82:	d002      	beq.n	8005b8a <I2C_Slave_AF+0x22>
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	2b20      	cmp	r3, #32
 8005b88:	d129      	bne.n	8005bde <I2C_Slave_AF+0x76>
 8005b8a:	7bfb      	ldrb	r3, [r7, #15]
 8005b8c:	2b28      	cmp	r3, #40	; 0x28
 8005b8e:	d126      	bne.n	8005bde <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a2c      	ldr	r2, [pc, #176]	; (8005c44 <I2C_Slave_AF+0xdc>)
 8005b94:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005ba4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005bae:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bbe:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2220      	movs	r2, #32
 8005bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f7fe ffd0 	bl	8004b7c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005bdc:	e02e      	b.n	8005c3c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005bde:	7bfb      	ldrb	r3, [r7, #15]
 8005be0:	2b21      	cmp	r3, #33	; 0x21
 8005be2:	d126      	bne.n	8005c32 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a17      	ldr	r2, [pc, #92]	; (8005c44 <I2C_Slave_AF+0xdc>)
 8005be8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2221      	movs	r2, #33	; 0x21
 8005bee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005c0e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c18:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c28:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7fe ff84 	bl	8004b38 <HAL_I2C_SlaveTxCpltCallback>
}
 8005c30:	e004      	b.n	8005c3c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c3a:	615a      	str	r2, [r3, #20]
}
 8005c3c:	bf00      	nop
 8005c3e:	3710      	adds	r7, #16
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}
 8005c44:	ffff0000 	.word	0xffff0000

08005c48 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c56:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c5e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005c60:	7bbb      	ldrb	r3, [r7, #14]
 8005c62:	2b10      	cmp	r3, #16
 8005c64:	d002      	beq.n	8005c6c <I2C_ITError+0x24>
 8005c66:	7bbb      	ldrb	r3, [r7, #14]
 8005c68:	2b40      	cmp	r3, #64	; 0x40
 8005c6a:	d10a      	bne.n	8005c82 <I2C_ITError+0x3a>
 8005c6c:	7bfb      	ldrb	r3, [r7, #15]
 8005c6e:	2b22      	cmp	r3, #34	; 0x22
 8005c70:	d107      	bne.n	8005c82 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c80:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005c82:	7bfb      	ldrb	r3, [r7, #15]
 8005c84:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005c88:	2b28      	cmp	r3, #40	; 0x28
 8005c8a:	d107      	bne.n	8005c9c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2228      	movs	r2, #40	; 0x28
 8005c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005c9a:	e015      	b.n	8005cc8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ca6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005caa:	d00a      	beq.n	8005cc2 <I2C_ITError+0x7a>
 8005cac:	7bfb      	ldrb	r3, [r7, #15]
 8005cae:	2b60      	cmp	r3, #96	; 0x60
 8005cb0:	d007      	beq.n	8005cc2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2220      	movs	r2, #32
 8005cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cd6:	d162      	bne.n	8005d9e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	685a      	ldr	r2, [r3, #4]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ce6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d020      	beq.n	8005d38 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cfa:	4a6a      	ldr	r2, [pc, #424]	; (8005ea4 <I2C_ITError+0x25c>)
 8005cfc:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7fd fb34 	bl	8003370 <HAL_DMA_Abort_IT>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f000 8089 	beq.w	8005e22 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f022 0201 	bic.w	r2, r2, #1
 8005d1e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2220      	movs	r2, #32
 8005d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d32:	4610      	mov	r0, r2
 8005d34:	4798      	blx	r3
 8005d36:	e074      	b.n	8005e22 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d3c:	4a59      	ldr	r2, [pc, #356]	; (8005ea4 <I2C_ITError+0x25c>)
 8005d3e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d44:	4618      	mov	r0, r3
 8005d46:	f7fd fb13 	bl	8003370 <HAL_DMA_Abort_IT>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d068      	beq.n	8005e22 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d5a:	2b40      	cmp	r3, #64	; 0x40
 8005d5c:	d10b      	bne.n	8005d76 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	691a      	ldr	r2, [r3, #16]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d68:	b2d2      	uxtb	r2, r2
 8005d6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d70:	1c5a      	adds	r2, r3, #1
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f022 0201 	bic.w	r2, r2, #1
 8005d84:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2220      	movs	r2, #32
 8005d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005d98:	4610      	mov	r0, r2
 8005d9a:	4798      	blx	r3
 8005d9c:	e041      	b.n	8005e22 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	2b60      	cmp	r3, #96	; 0x60
 8005da8:	d125      	bne.n	8005df6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2220      	movs	r2, #32
 8005dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dc2:	2b40      	cmp	r3, #64	; 0x40
 8005dc4:	d10b      	bne.n	8005dde <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	691a      	ldr	r2, [r3, #16]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd0:	b2d2      	uxtb	r2, r2
 8005dd2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd8:	1c5a      	adds	r2, r3, #1
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f022 0201 	bic.w	r2, r2, #1
 8005dec:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7fe feec 	bl	8004bcc <HAL_I2C_AbortCpltCallback>
 8005df4:	e015      	b.n	8005e22 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	695b      	ldr	r3, [r3, #20]
 8005dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e00:	2b40      	cmp	r3, #64	; 0x40
 8005e02:	d10b      	bne.n	8005e1c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	691a      	ldr	r2, [r3, #16]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0e:	b2d2      	uxtb	r2, r2
 8005e10:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e16:	1c5a      	adds	r2, r3, #1
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f7fe fecb 	bl	8004bb8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e26:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	f003 0301 	and.w	r3, r3, #1
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d10e      	bne.n	8005e50 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d109      	bne.n	8005e50 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d104      	bne.n	8005e50 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d007      	beq.n	8005e60 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	685a      	ldr	r2, [r3, #4]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e5e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e66:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e6c:	f003 0304 	and.w	r3, r3, #4
 8005e70:	2b04      	cmp	r3, #4
 8005e72:	d113      	bne.n	8005e9c <I2C_ITError+0x254>
 8005e74:	7bfb      	ldrb	r3, [r7, #15]
 8005e76:	2b28      	cmp	r3, #40	; 0x28
 8005e78:	d110      	bne.n	8005e9c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a0a      	ldr	r2, [pc, #40]	; (8005ea8 <I2C_ITError+0x260>)
 8005e7e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2220      	movs	r2, #32
 8005e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f7fe fe70 	bl	8004b7c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005e9c:	bf00      	nop
 8005e9e:	3710      	adds	r7, #16
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}
 8005ea4:	0800607d 	.word	0x0800607d
 8005ea8:	ffff0000 	.word	0xffff0000

08005eac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b088      	sub	sp, #32
 8005eb0:	af02      	add	r7, sp, #8
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	4608      	mov	r0, r1
 8005eb6:	4611      	mov	r1, r2
 8005eb8:	461a      	mov	r2, r3
 8005eba:	4603      	mov	r3, r0
 8005ebc:	817b      	strh	r3, [r7, #10]
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	813b      	strh	r3, [r7, #8]
 8005ec2:	4613      	mov	r3, r2
 8005ec4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ed4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ee4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	6a3b      	ldr	r3, [r7, #32]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f000 f96a 	bl	80061cc <I2C_WaitOnFlagUntilTimeout>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00d      	beq.n	8005f1a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f0c:	d103      	bne.n	8005f16 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f14:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e0aa      	b.n	8006070 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f1a:	897b      	ldrh	r3, [r7, #10]
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	461a      	mov	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005f28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2c:	6a3a      	ldr	r2, [r7, #32]
 8005f2e:	4952      	ldr	r1, [pc, #328]	; (8006078 <I2C_RequestMemoryRead+0x1cc>)
 8005f30:	68f8      	ldr	r0, [r7, #12]
 8005f32:	f000 f9a2 	bl	800627a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f36:	4603      	mov	r3, r0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d001      	beq.n	8005f40 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e097      	b.n	8006070 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f40:	2300      	movs	r3, #0
 8005f42:	617b      	str	r3, [r7, #20]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	617b      	str	r3, [r7, #20]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	699b      	ldr	r3, [r3, #24]
 8005f52:	617b      	str	r3, [r7, #20]
 8005f54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f58:	6a39      	ldr	r1, [r7, #32]
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f000 fa0c 	bl	8006378 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00d      	beq.n	8005f82 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6a:	2b04      	cmp	r3, #4
 8005f6c:	d107      	bne.n	8005f7e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e076      	b.n	8006070 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f82:	88fb      	ldrh	r3, [r7, #6]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d105      	bne.n	8005f94 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f88:	893b      	ldrh	r3, [r7, #8]
 8005f8a:	b2da      	uxtb	r2, r3
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	611a      	str	r2, [r3, #16]
 8005f92:	e021      	b.n	8005fd8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f94:	893b      	ldrh	r3, [r7, #8]
 8005f96:	0a1b      	lsrs	r3, r3, #8
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	b2da      	uxtb	r2, r3
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fa4:	6a39      	ldr	r1, [r7, #32]
 8005fa6:	68f8      	ldr	r0, [r7, #12]
 8005fa8:	f000 f9e6 	bl	8006378 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00d      	beq.n	8005fce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb6:	2b04      	cmp	r3, #4
 8005fb8:	d107      	bne.n	8005fca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fc8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e050      	b.n	8006070 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005fce:	893b      	ldrh	r3, [r7, #8]
 8005fd0:	b2da      	uxtb	r2, r3
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fda:	6a39      	ldr	r1, [r7, #32]
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f000 f9cb 	bl	8006378 <I2C_WaitOnTXEFlagUntilTimeout>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d00d      	beq.n	8006004 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fec:	2b04      	cmp	r3, #4
 8005fee:	d107      	bne.n	8006000 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ffe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	e035      	b.n	8006070 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006012:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006016:	9300      	str	r3, [sp, #0]
 8006018:	6a3b      	ldr	r3, [r7, #32]
 800601a:	2200      	movs	r2, #0
 800601c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006020:	68f8      	ldr	r0, [r7, #12]
 8006022:	f000 f8d3 	bl	80061cc <I2C_WaitOnFlagUntilTimeout>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00d      	beq.n	8006048 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006036:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800603a:	d103      	bne.n	8006044 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006042:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e013      	b.n	8006070 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006048:	897b      	ldrh	r3, [r7, #10]
 800604a:	b2db      	uxtb	r3, r3
 800604c:	f043 0301 	orr.w	r3, r3, #1
 8006050:	b2da      	uxtb	r2, r3
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605a:	6a3a      	ldr	r2, [r7, #32]
 800605c:	4906      	ldr	r1, [pc, #24]	; (8006078 <I2C_RequestMemoryRead+0x1cc>)
 800605e:	68f8      	ldr	r0, [r7, #12]
 8006060:	f000 f90b 	bl	800627a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006064:	4603      	mov	r3, r0
 8006066:	2b00      	cmp	r3, #0
 8006068:	d001      	beq.n	800606e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e000      	b.n	8006070 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800606e:	2300      	movs	r3, #0
}
 8006070:	4618      	mov	r0, r3
 8006072:	3718      	adds	r7, #24
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}
 8006078:	00010002 	.word	0x00010002

0800607c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b086      	sub	sp, #24
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006084:	2300      	movs	r3, #0
 8006086:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800608c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006094:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006096:	4b4b      	ldr	r3, [pc, #300]	; (80061c4 <I2C_DMAAbort+0x148>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	08db      	lsrs	r3, r3, #3
 800609c:	4a4a      	ldr	r2, [pc, #296]	; (80061c8 <I2C_DMAAbort+0x14c>)
 800609e:	fba2 2303 	umull	r2, r3, r2, r3
 80060a2:	0a1a      	lsrs	r2, r3, #8
 80060a4:	4613      	mov	r3, r2
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	4413      	add	r3, r2
 80060aa:	00da      	lsls	r2, r3, #3
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d106      	bne.n	80060c4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ba:	f043 0220 	orr.w	r2, r3, #32
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80060c2:	e00a      	b.n	80060da <I2C_DMAAbort+0x5e>
    }
    count--;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	3b01      	subs	r3, #1
 80060c8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060d8:	d0ea      	beq.n	80060b0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060e6:	2200      	movs	r2, #0
 80060e8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d003      	beq.n	80060fa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f6:	2200      	movs	r2, #0
 80060f8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006108:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	2200      	movs	r2, #0
 800610e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006114:	2b00      	cmp	r3, #0
 8006116:	d003      	beq.n	8006120 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800611c:	2200      	movs	r2, #0
 800611e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006124:	2b00      	cmp	r3, #0
 8006126:	d003      	beq.n	8006130 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800612c:	2200      	movs	r2, #0
 800612e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f022 0201 	bic.w	r2, r2, #1
 800613e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006146:	b2db      	uxtb	r3, r3
 8006148:	2b60      	cmp	r3, #96	; 0x60
 800614a:	d10e      	bne.n	800616a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	2220      	movs	r2, #32
 8006150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	2200      	movs	r2, #0
 8006158:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	2200      	movs	r2, #0
 8006160:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006162:	6978      	ldr	r0, [r7, #20]
 8006164:	f7fe fd32 	bl	8004bcc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006168:	e027      	b.n	80061ba <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800616a:	7cfb      	ldrb	r3, [r7, #19]
 800616c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006170:	2b28      	cmp	r3, #40	; 0x28
 8006172:	d117      	bne.n	80061a4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f042 0201 	orr.w	r2, r2, #1
 8006182:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006192:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	2200      	movs	r2, #0
 8006198:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	2228      	movs	r2, #40	; 0x28
 800619e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80061a2:	e007      	b.n	80061b4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	2220      	movs	r2, #32
 80061a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80061b4:	6978      	ldr	r0, [r7, #20]
 80061b6:	f7fe fcff 	bl	8004bb8 <HAL_I2C_ErrorCallback>
}
 80061ba:	bf00      	nop
 80061bc:	3718      	adds	r7, #24
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	20000018 	.word	0x20000018
 80061c8:	14f8b589 	.word	0x14f8b589

080061cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	603b      	str	r3, [r7, #0]
 80061d8:	4613      	mov	r3, r2
 80061da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061dc:	e025      	b.n	800622a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e4:	d021      	beq.n	800622a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061e6:	f7fc fed5 	bl	8002f94 <HAL_GetTick>
 80061ea:	4602      	mov	r2, r0
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	1ad3      	subs	r3, r2, r3
 80061f0:	683a      	ldr	r2, [r7, #0]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d302      	bcc.n	80061fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d116      	bne.n	800622a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2200      	movs	r2, #0
 8006200:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2220      	movs	r2, #32
 8006206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2200      	movs	r2, #0
 800620e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006216:	f043 0220 	orr.w	r2, r3, #32
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2200      	movs	r2, #0
 8006222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e023      	b.n	8006272 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	0c1b      	lsrs	r3, r3, #16
 800622e:	b2db      	uxtb	r3, r3
 8006230:	2b01      	cmp	r3, #1
 8006232:	d10d      	bne.n	8006250 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	695b      	ldr	r3, [r3, #20]
 800623a:	43da      	mvns	r2, r3
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	4013      	ands	r3, r2
 8006240:	b29b      	uxth	r3, r3
 8006242:	2b00      	cmp	r3, #0
 8006244:	bf0c      	ite	eq
 8006246:	2301      	moveq	r3, #1
 8006248:	2300      	movne	r3, #0
 800624a:	b2db      	uxtb	r3, r3
 800624c:	461a      	mov	r2, r3
 800624e:	e00c      	b.n	800626a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	43da      	mvns	r2, r3
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	4013      	ands	r3, r2
 800625c:	b29b      	uxth	r3, r3
 800625e:	2b00      	cmp	r3, #0
 8006260:	bf0c      	ite	eq
 8006262:	2301      	moveq	r3, #1
 8006264:	2300      	movne	r3, #0
 8006266:	b2db      	uxtb	r3, r3
 8006268:	461a      	mov	r2, r3
 800626a:	79fb      	ldrb	r3, [r7, #7]
 800626c:	429a      	cmp	r2, r3
 800626e:	d0b6      	beq.n	80061de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3710      	adds	r7, #16
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800627a:	b580      	push	{r7, lr}
 800627c:	b084      	sub	sp, #16
 800627e:	af00      	add	r7, sp, #0
 8006280:	60f8      	str	r0, [r7, #12]
 8006282:	60b9      	str	r1, [r7, #8]
 8006284:	607a      	str	r2, [r7, #4]
 8006286:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006288:	e051      	b.n	800632e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	695b      	ldr	r3, [r3, #20]
 8006290:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006294:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006298:	d123      	bne.n	80062e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062a8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80062b2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2220      	movs	r2, #32
 80062be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ce:	f043 0204 	orr.w	r2, r3, #4
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2200      	movs	r2, #0
 80062da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e046      	b.n	8006370 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e8:	d021      	beq.n	800632e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ea:	f7fc fe53 	bl	8002f94 <HAL_GetTick>
 80062ee:	4602      	mov	r2, r0
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d302      	bcc.n	8006300 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d116      	bne.n	800632e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2220      	movs	r2, #32
 800630a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631a:	f043 0220 	orr.w	r2, r3, #32
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e020      	b.n	8006370 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	0c1b      	lsrs	r3, r3, #16
 8006332:	b2db      	uxtb	r3, r3
 8006334:	2b01      	cmp	r3, #1
 8006336:	d10c      	bne.n	8006352 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	43da      	mvns	r2, r3
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	4013      	ands	r3, r2
 8006344:	b29b      	uxth	r3, r3
 8006346:	2b00      	cmp	r3, #0
 8006348:	bf14      	ite	ne
 800634a:	2301      	movne	r3, #1
 800634c:	2300      	moveq	r3, #0
 800634e:	b2db      	uxtb	r3, r3
 8006350:	e00b      	b.n	800636a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	699b      	ldr	r3, [r3, #24]
 8006358:	43da      	mvns	r2, r3
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	4013      	ands	r3, r2
 800635e:	b29b      	uxth	r3, r3
 8006360:	2b00      	cmp	r3, #0
 8006362:	bf14      	ite	ne
 8006364:	2301      	movne	r3, #1
 8006366:	2300      	moveq	r3, #0
 8006368:	b2db      	uxtb	r3, r3
 800636a:	2b00      	cmp	r3, #0
 800636c:	d18d      	bne.n	800628a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800636e:	2300      	movs	r3, #0
}
 8006370:	4618      	mov	r0, r3
 8006372:	3710      	adds	r7, #16
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}

08006378 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006384:	e02d      	b.n	80063e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	f000 f8c0 	bl	800650c <I2C_IsAcknowledgeFailed>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d001      	beq.n	8006396 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e02d      	b.n	80063f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800639c:	d021      	beq.n	80063e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800639e:	f7fc fdf9 	bl	8002f94 <HAL_GetTick>
 80063a2:	4602      	mov	r2, r0
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	68ba      	ldr	r2, [r7, #8]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d302      	bcc.n	80063b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d116      	bne.n	80063e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2220      	movs	r2, #32
 80063be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	f043 0220 	orr.w	r2, r3, #32
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	e007      	b.n	80063f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	695b      	ldr	r3, [r3, #20]
 80063e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ec:	2b80      	cmp	r3, #128	; 0x80
 80063ee:	d1ca      	bne.n	8006386 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
	...

080063fc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b085      	sub	sp, #20
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006404:	2300      	movs	r3, #0
 8006406:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006408:	4b13      	ldr	r3, [pc, #76]	; (8006458 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	08db      	lsrs	r3, r3, #3
 800640e:	4a13      	ldr	r2, [pc, #76]	; (800645c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006410:	fba2 2303 	umull	r2, r3, r2, r3
 8006414:	0a1a      	lsrs	r2, r3, #8
 8006416:	4613      	mov	r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	4413      	add	r3, r2
 800641c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	3b01      	subs	r3, #1
 8006422:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d107      	bne.n	800643a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800642e:	f043 0220 	orr.w	r2, r3, #32
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e008      	b.n	800644c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006444:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006448:	d0e9      	beq.n	800641e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800644a:	2300      	movs	r3, #0
}
 800644c:	4618      	mov	r0, r3
 800644e:	3714      	adds	r7, #20
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr
 8006458:	20000018 	.word	0x20000018
 800645c:	14f8b589 	.word	0x14f8b589

08006460 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b084      	sub	sp, #16
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800646c:	e042      	b.n	80064f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	695b      	ldr	r3, [r3, #20]
 8006474:	f003 0310 	and.w	r3, r3, #16
 8006478:	2b10      	cmp	r3, #16
 800647a:	d119      	bne.n	80064b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f06f 0210 	mvn.w	r2, #16
 8006484:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2220      	movs	r2, #32
 8006490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2200      	movs	r2, #0
 8006498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	e029      	b.n	8006504 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064b0:	f7fc fd70 	bl	8002f94 <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	68ba      	ldr	r2, [r7, #8]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d302      	bcc.n	80064c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d116      	bne.n	80064f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2220      	movs	r2, #32
 80064d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2200      	movs	r2, #0
 80064d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e0:	f043 0220 	orr.w	r2, r3, #32
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e007      	b.n	8006504 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064fe:	2b40      	cmp	r3, #64	; 0x40
 8006500:	d1b5      	bne.n	800646e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800651e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006522:	d11b      	bne.n	800655c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800652c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2220      	movs	r2, #32
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006548:	f043 0204 	orr.w	r2, r3, #4
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e000      	b.n	800655e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800655c:	2300      	movs	r3, #0
}
 800655e:	4618      	mov	r0, r3
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr

0800656a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800656a:	b480      	push	{r7}
 800656c:	b083      	sub	sp, #12
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006576:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800657a:	d103      	bne.n	8006584 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006582:	e007      	b.n	8006594 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006588:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800658c:	d102      	bne.n	8006594 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2208      	movs	r2, #8
 8006592:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006594:	bf00      	nop
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 80065a4:	4b06      	ldr	r3, [pc, #24]	; (80065c0 <HAL_PWR_PVD_IRQHandler+0x20>)
 80065a6:	695b      	ldr	r3, [r3, #20]
 80065a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d005      	beq.n	80065bc <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 80065b0:	f000 f808 	bl	80065c4 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 80065b4:	4b02      	ldr	r3, [pc, #8]	; (80065c0 <HAL_PWR_PVD_IRQHandler+0x20>)
 80065b6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80065ba:	615a      	str	r2, [r3, #20]
  }
}
 80065bc:	bf00      	nop
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	40013c00 	.word	0x40013c00

080065c4 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 80065c4:	b480      	push	{r7}
 80065c6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 80065c8:	bf00      	nop
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
	...

080065d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b086      	sub	sp, #24
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d101      	bne.n	80065e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e314      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	2b0f      	cmp	r3, #15
 80065ec:	d903      	bls.n	80065f6 <HAL_RCC_OscConfig+0x22>
 80065ee:	21e6      	movs	r1, #230	; 0xe6
 80065f0:	4897      	ldr	r0, [pc, #604]	; (8006850 <HAL_RCC_OscConfig+0x27c>)
 80065f2:	f7fb fb7e 	bl	8001cf2 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 0301 	and.w	r3, r3, #1
 80065fe:	2b00      	cmp	r3, #0
 8006600:	f000 8088 	beq.w	8006714 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d00d      	beq.n	8006628 <HAL_RCC_OscConfig+0x54>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006614:	d008      	beq.n	8006628 <HAL_RCC_OscConfig+0x54>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800661e:	d003      	beq.n	8006628 <HAL_RCC_OscConfig+0x54>
 8006620:	21eb      	movs	r1, #235	; 0xeb
 8006622:	488b      	ldr	r0, [pc, #556]	; (8006850 <HAL_RCC_OscConfig+0x27c>)
 8006624:	f7fb fb65 	bl	8001cf2 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006628:	4b8a      	ldr	r3, [pc, #552]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f003 030c 	and.w	r3, r3, #12
 8006630:	2b04      	cmp	r3, #4
 8006632:	d00c      	beq.n	800664e <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006634:	4b87      	ldr	r3, [pc, #540]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800663c:	2b08      	cmp	r3, #8
 800663e:	d112      	bne.n	8006666 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006640:	4b84      	ldr	r3, [pc, #528]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006648:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800664c:	d10b      	bne.n	8006666 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800664e:	4b81      	ldr	r3, [pc, #516]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006656:	2b00      	cmp	r3, #0
 8006658:	d05b      	beq.n	8006712 <HAL_RCC_OscConfig+0x13e>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d157      	bne.n	8006712 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e2d4      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800666e:	d106      	bne.n	800667e <HAL_RCC_OscConfig+0xaa>
 8006670:	4b78      	ldr	r3, [pc, #480]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a77      	ldr	r2, [pc, #476]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 8006676:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800667a:	6013      	str	r3, [r2, #0]
 800667c:	e01d      	b.n	80066ba <HAL_RCC_OscConfig+0xe6>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006686:	d10c      	bne.n	80066a2 <HAL_RCC_OscConfig+0xce>
 8006688:	4b72      	ldr	r3, [pc, #456]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a71      	ldr	r2, [pc, #452]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 800668e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006692:	6013      	str	r3, [r2, #0]
 8006694:	4b6f      	ldr	r3, [pc, #444]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a6e      	ldr	r2, [pc, #440]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 800669a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800669e:	6013      	str	r3, [r2, #0]
 80066a0:	e00b      	b.n	80066ba <HAL_RCC_OscConfig+0xe6>
 80066a2:	4b6c      	ldr	r3, [pc, #432]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a6b      	ldr	r2, [pc, #428]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 80066a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066ac:	6013      	str	r3, [r2, #0]
 80066ae:	4b69      	ldr	r3, [pc, #420]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a68      	ldr	r2, [pc, #416]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 80066b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066b8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d013      	beq.n	80066ea <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c2:	f7fc fc67 	bl	8002f94 <HAL_GetTick>
 80066c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066c8:	e008      	b.n	80066dc <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066ca:	f7fc fc63 	bl	8002f94 <HAL_GetTick>
 80066ce:	4602      	mov	r2, r0
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	2b64      	cmp	r3, #100	; 0x64
 80066d6:	d901      	bls.n	80066dc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80066d8:	2303      	movs	r3, #3
 80066da:	e299      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066dc:	4b5d      	ldr	r3, [pc, #372]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d0f0      	beq.n	80066ca <HAL_RCC_OscConfig+0xf6>
 80066e8:	e014      	b.n	8006714 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066ea:	f7fc fc53 	bl	8002f94 <HAL_GetTick>
 80066ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066f0:	e008      	b.n	8006704 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066f2:	f7fc fc4f 	bl	8002f94 <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	2b64      	cmp	r3, #100	; 0x64
 80066fe:	d901      	bls.n	8006704 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8006700:	2303      	movs	r3, #3
 8006702:	e285      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006704:	4b53      	ldr	r3, [pc, #332]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1f0      	bne.n	80066f2 <HAL_RCC_OscConfig+0x11e>
 8006710:	e000      	b.n	8006714 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006712:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0302 	and.w	r3, r3, #2
 800671c:	2b00      	cmp	r3, #0
 800671e:	d079      	beq.n	8006814 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d008      	beq.n	800673a <HAL_RCC_OscConfig+0x166>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	2b01      	cmp	r3, #1
 800672e:	d004      	beq.n	800673a <HAL_RCC_OscConfig+0x166>
 8006730:	f240 111d 	movw	r1, #285	; 0x11d
 8006734:	4846      	ldr	r0, [pc, #280]	; (8006850 <HAL_RCC_OscConfig+0x27c>)
 8006736:	f7fb fadc 	bl	8001cf2 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	2b1f      	cmp	r3, #31
 8006740:	d904      	bls.n	800674c <HAL_RCC_OscConfig+0x178>
 8006742:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8006746:	4842      	ldr	r0, [pc, #264]	; (8006850 <HAL_RCC_OscConfig+0x27c>)
 8006748:	f7fb fad3 	bl	8001cf2 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800674c:	4b41      	ldr	r3, [pc, #260]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	f003 030c 	and.w	r3, r3, #12
 8006754:	2b00      	cmp	r3, #0
 8006756:	d00b      	beq.n	8006770 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006758:	4b3e      	ldr	r3, [pc, #248]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006760:	2b08      	cmp	r3, #8
 8006762:	d11c      	bne.n	800679e <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006764:	4b3b      	ldr	r3, [pc, #236]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d116      	bne.n	800679e <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006770:	4b38      	ldr	r3, [pc, #224]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 0302 	and.w	r3, r3, #2
 8006778:	2b00      	cmp	r3, #0
 800677a:	d005      	beq.n	8006788 <HAL_RCC_OscConfig+0x1b4>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	2b01      	cmp	r3, #1
 8006782:	d001      	beq.n	8006788 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	e243      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006788:	4b32      	ldr	r3, [pc, #200]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	691b      	ldr	r3, [r3, #16]
 8006794:	00db      	lsls	r3, r3, #3
 8006796:	492f      	ldr	r1, [pc, #188]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 8006798:	4313      	orrs	r3, r2
 800679a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800679c:	e03a      	b.n	8006814 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d020      	beq.n	80067e8 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80067a6:	4b2c      	ldr	r3, [pc, #176]	; (8006858 <HAL_RCC_OscConfig+0x284>)
 80067a8:	2201      	movs	r2, #1
 80067aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067ac:	f7fc fbf2 	bl	8002f94 <HAL_GetTick>
 80067b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067b2:	e008      	b.n	80067c6 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067b4:	f7fc fbee 	bl	8002f94 <HAL_GetTick>
 80067b8:	4602      	mov	r2, r0
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	2b02      	cmp	r3, #2
 80067c0:	d901      	bls.n	80067c6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e224      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067c6:	4b23      	ldr	r3, [pc, #140]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f003 0302 	and.w	r3, r3, #2
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d0f0      	beq.n	80067b4 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067d2:	4b20      	ldr	r3, [pc, #128]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	00db      	lsls	r3, r3, #3
 80067e0:	491c      	ldr	r1, [pc, #112]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 80067e2:	4313      	orrs	r3, r2
 80067e4:	600b      	str	r3, [r1, #0]
 80067e6:	e015      	b.n	8006814 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067e8:	4b1b      	ldr	r3, [pc, #108]	; (8006858 <HAL_RCC_OscConfig+0x284>)
 80067ea:	2200      	movs	r2, #0
 80067ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067ee:	f7fc fbd1 	bl	8002f94 <HAL_GetTick>
 80067f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067f4:	e008      	b.n	8006808 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067f6:	f7fc fbcd 	bl	8002f94 <HAL_GetTick>
 80067fa:	4602      	mov	r2, r0
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	2b02      	cmp	r3, #2
 8006802:	d901      	bls.n	8006808 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8006804:	2303      	movs	r3, #3
 8006806:	e203      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006808:	4b12      	ldr	r3, [pc, #72]	; (8006854 <HAL_RCC_OscConfig+0x280>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f003 0302 	and.w	r3, r3, #2
 8006810:	2b00      	cmp	r3, #0
 8006812:	d1f0      	bne.n	80067f6 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0308 	and.w	r3, r3, #8
 800681c:	2b00      	cmp	r3, #0
 800681e:	d045      	beq.n	80068ac <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d008      	beq.n	800683a <HAL_RCC_OscConfig+0x266>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	695b      	ldr	r3, [r3, #20]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d004      	beq.n	800683a <HAL_RCC_OscConfig+0x266>
 8006830:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8006834:	4806      	ldr	r0, [pc, #24]	; (8006850 <HAL_RCC_OscConfig+0x27c>)
 8006836:	f7fb fa5c 	bl	8001cf2 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d01e      	beq.n	8006880 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006842:	4b06      	ldr	r3, [pc, #24]	; (800685c <HAL_RCC_OscConfig+0x288>)
 8006844:	2201      	movs	r2, #1
 8006846:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006848:	f7fc fba4 	bl	8002f94 <HAL_GetTick>
 800684c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800684e:	e010      	b.n	8006872 <HAL_RCC_OscConfig+0x29e>
 8006850:	08012ef0 	.word	0x08012ef0
 8006854:	40023800 	.word	0x40023800
 8006858:	42470000 	.word	0x42470000
 800685c:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006860:	f7fc fb98 	bl	8002f94 <HAL_GetTick>
 8006864:	4602      	mov	r2, r0
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	1ad3      	subs	r3, r2, r3
 800686a:	2b02      	cmp	r3, #2
 800686c:	d901      	bls.n	8006872 <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 800686e:	2303      	movs	r3, #3
 8006870:	e1ce      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006872:	4b5e      	ldr	r3, [pc, #376]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 8006874:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006876:	f003 0302 	and.w	r3, r3, #2
 800687a:	2b00      	cmp	r3, #0
 800687c:	d0f0      	beq.n	8006860 <HAL_RCC_OscConfig+0x28c>
 800687e:	e015      	b.n	80068ac <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006880:	4b5b      	ldr	r3, [pc, #364]	; (80069f0 <HAL_RCC_OscConfig+0x41c>)
 8006882:	2200      	movs	r2, #0
 8006884:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006886:	f7fc fb85 	bl	8002f94 <HAL_GetTick>
 800688a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800688c:	e008      	b.n	80068a0 <HAL_RCC_OscConfig+0x2cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800688e:	f7fc fb81 	bl	8002f94 <HAL_GetTick>
 8006892:	4602      	mov	r2, r0
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	2b02      	cmp	r3, #2
 800689a:	d901      	bls.n	80068a0 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 800689c:	2303      	movs	r3, #3
 800689e:	e1b7      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068a0:	4b52      	ldr	r3, [pc, #328]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 80068a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068a4:	f003 0302 	and.w	r3, r3, #2
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d1f0      	bne.n	800688e <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0304 	and.w	r3, r3, #4
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f000 80b0 	beq.w	8006a1a <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 80068ba:	2300      	movs	r3, #0
 80068bc:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00c      	beq.n	80068e0 <HAL_RCC_OscConfig+0x30c>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d008      	beq.n	80068e0 <HAL_RCC_OscConfig+0x30c>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	2b05      	cmp	r3, #5
 80068d4:	d004      	beq.n	80068e0 <HAL_RCC_OscConfig+0x30c>
 80068d6:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 80068da:	4846      	ldr	r0, [pc, #280]	; (80069f4 <HAL_RCC_OscConfig+0x420>)
 80068dc:	f7fb fa09 	bl	8001cf2 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80068e0:	4b42      	ldr	r3, [pc, #264]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 80068e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d10f      	bne.n	800690c <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068ec:	2300      	movs	r3, #0
 80068ee:	60bb      	str	r3, [r7, #8]
 80068f0:	4b3e      	ldr	r3, [pc, #248]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 80068f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f4:	4a3d      	ldr	r2, [pc, #244]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 80068f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068fa:	6413      	str	r3, [r2, #64]	; 0x40
 80068fc:	4b3b      	ldr	r3, [pc, #236]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 80068fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006904:	60bb      	str	r3, [r7, #8]
 8006906:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006908:	2301      	movs	r3, #1
 800690a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800690c:	4b3a      	ldr	r3, [pc, #232]	; (80069f8 <HAL_RCC_OscConfig+0x424>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006914:	2b00      	cmp	r3, #0
 8006916:	d118      	bne.n	800694a <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006918:	4b37      	ldr	r3, [pc, #220]	; (80069f8 <HAL_RCC_OscConfig+0x424>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a36      	ldr	r2, [pc, #216]	; (80069f8 <HAL_RCC_OscConfig+0x424>)
 800691e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006922:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006924:	f7fc fb36 	bl	8002f94 <HAL_GetTick>
 8006928:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800692a:	e008      	b.n	800693e <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800692c:	f7fc fb32 	bl	8002f94 <HAL_GetTick>
 8006930:	4602      	mov	r2, r0
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	1ad3      	subs	r3, r2, r3
 8006936:	2b02      	cmp	r3, #2
 8006938:	d901      	bls.n	800693e <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 800693a:	2303      	movs	r3, #3
 800693c:	e168      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800693e:	4b2e      	ldr	r3, [pc, #184]	; (80069f8 <HAL_RCC_OscConfig+0x424>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006946:	2b00      	cmp	r3, #0
 8006948:	d0f0      	beq.n	800692c <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d106      	bne.n	8006960 <HAL_RCC_OscConfig+0x38c>
 8006952:	4b26      	ldr	r3, [pc, #152]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 8006954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006956:	4a25      	ldr	r2, [pc, #148]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 8006958:	f043 0301 	orr.w	r3, r3, #1
 800695c:	6713      	str	r3, [r2, #112]	; 0x70
 800695e:	e01c      	b.n	800699a <HAL_RCC_OscConfig+0x3c6>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	2b05      	cmp	r3, #5
 8006966:	d10c      	bne.n	8006982 <HAL_RCC_OscConfig+0x3ae>
 8006968:	4b20      	ldr	r3, [pc, #128]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 800696a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800696c:	4a1f      	ldr	r2, [pc, #124]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 800696e:	f043 0304 	orr.w	r3, r3, #4
 8006972:	6713      	str	r3, [r2, #112]	; 0x70
 8006974:	4b1d      	ldr	r3, [pc, #116]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 8006976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006978:	4a1c      	ldr	r2, [pc, #112]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 800697a:	f043 0301 	orr.w	r3, r3, #1
 800697e:	6713      	str	r3, [r2, #112]	; 0x70
 8006980:	e00b      	b.n	800699a <HAL_RCC_OscConfig+0x3c6>
 8006982:	4b1a      	ldr	r3, [pc, #104]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 8006984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006986:	4a19      	ldr	r2, [pc, #100]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 8006988:	f023 0301 	bic.w	r3, r3, #1
 800698c:	6713      	str	r3, [r2, #112]	; 0x70
 800698e:	4b17      	ldr	r3, [pc, #92]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 8006990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006992:	4a16      	ldr	r2, [pc, #88]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 8006994:	f023 0304 	bic.w	r3, r3, #4
 8006998:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d015      	beq.n	80069ce <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069a2:	f7fc faf7 	bl	8002f94 <HAL_GetTick>
 80069a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069a8:	e00a      	b.n	80069c0 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069aa:	f7fc faf3 	bl	8002f94 <HAL_GetTick>
 80069ae:	4602      	mov	r2, r0
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	1ad3      	subs	r3, r2, r3
 80069b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d901      	bls.n	80069c0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80069bc:	2303      	movs	r3, #3
 80069be:	e127      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069c0:	4b0a      	ldr	r3, [pc, #40]	; (80069ec <HAL_RCC_OscConfig+0x418>)
 80069c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069c4:	f003 0302 	and.w	r3, r3, #2
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d0ee      	beq.n	80069aa <HAL_RCC_OscConfig+0x3d6>
 80069cc:	e01c      	b.n	8006a08 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069ce:	f7fc fae1 	bl	8002f94 <HAL_GetTick>
 80069d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069d4:	e012      	b.n	80069fc <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80069d6:	f7fc fadd 	bl	8002f94 <HAL_GetTick>
 80069da:	4602      	mov	r2, r0
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d909      	bls.n	80069fc <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e111      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
 80069ec:	40023800 	.word	0x40023800
 80069f0:	42470e80 	.word	0x42470e80
 80069f4:	08012ef0 	.word	0x08012ef0
 80069f8:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80069fc:	4b86      	ldr	r3, [pc, #536]	; (8006c18 <HAL_RCC_OscConfig+0x644>)
 80069fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a00:	f003 0302 	and.w	r3, r3, #2
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1e6      	bne.n	80069d6 <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a08:	7dfb      	ldrb	r3, [r7, #23]
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d105      	bne.n	8006a1a <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a0e:	4b82      	ldr	r3, [pc, #520]	; (8006c18 <HAL_RCC_OscConfig+0x644>)
 8006a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a12:	4a81      	ldr	r2, [pc, #516]	; (8006c18 <HAL_RCC_OscConfig+0x644>)
 8006a14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a18:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	699b      	ldr	r3, [r3, #24]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d00c      	beq.n	8006a3c <HAL_RCC_OscConfig+0x468>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	2b01      	cmp	r3, #1
 8006a28:	d008      	beq.n	8006a3c <HAL_RCC_OscConfig+0x468>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	699b      	ldr	r3, [r3, #24]
 8006a2e:	2b02      	cmp	r3, #2
 8006a30:	d004      	beq.n	8006a3c <HAL_RCC_OscConfig+0x468>
 8006a32:	f240 11cd 	movw	r1, #461	; 0x1cd
 8006a36:	4879      	ldr	r0, [pc, #484]	; (8006c1c <HAL_RCC_OscConfig+0x648>)
 8006a38:	f7fb f95b 	bl	8001cf2 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	f000 80e4 	beq.w	8006c0e <HAL_RCC_OscConfig+0x63a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006a46:	4b74      	ldr	r3, [pc, #464]	; (8006c18 <HAL_RCC_OscConfig+0x644>)
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	f003 030c 	and.w	r3, r3, #12
 8006a4e:	2b08      	cmp	r3, #8
 8006a50:	f000 80a5 	beq.w	8006b9e <HAL_RCC_OscConfig+0x5ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	699b      	ldr	r3, [r3, #24]
 8006a58:	2b02      	cmp	r3, #2
 8006a5a:	f040 8089 	bne.w	8006b70 <HAL_RCC_OscConfig+0x59c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	69db      	ldr	r3, [r3, #28]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d009      	beq.n	8006a7a <HAL_RCC_OscConfig+0x4a6>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	69db      	ldr	r3, [r3, #28]
 8006a6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a6e:	d004      	beq.n	8006a7a <HAL_RCC_OscConfig+0x4a6>
 8006a70:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8006a74:	4869      	ldr	r0, [pc, #420]	; (8006c1c <HAL_RCC_OscConfig+0x648>)
 8006a76:	f7fb f93c 	bl	8001cf2 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	2b3f      	cmp	r3, #63	; 0x3f
 8006a80:	d904      	bls.n	8006a8c <HAL_RCC_OscConfig+0x4b8>
 8006a82:	f240 11d7 	movw	r1, #471	; 0x1d7
 8006a86:	4865      	ldr	r0, [pc, #404]	; (8006c1c <HAL_RCC_OscConfig+0x648>)
 8006a88:	f7fb f933 	bl	8001cf2 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a90:	2b31      	cmp	r3, #49	; 0x31
 8006a92:	d904      	bls.n	8006a9e <HAL_RCC_OscConfig+0x4ca>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a98:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8006a9c:	d904      	bls.n	8006aa8 <HAL_RCC_OscConfig+0x4d4>
 8006a9e:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8006aa2:	485e      	ldr	r0, [pc, #376]	; (8006c1c <HAL_RCC_OscConfig+0x648>)
 8006aa4:	f7fb f925 	bl	8001cf2 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aac:	2b02      	cmp	r3, #2
 8006aae:	d010      	beq.n	8006ad2 <HAL_RCC_OscConfig+0x4fe>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ab4:	2b04      	cmp	r3, #4
 8006ab6:	d00c      	beq.n	8006ad2 <HAL_RCC_OscConfig+0x4fe>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006abc:	2b06      	cmp	r3, #6
 8006abe:	d008      	beq.n	8006ad2 <HAL_RCC_OscConfig+0x4fe>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ac4:	2b08      	cmp	r3, #8
 8006ac6:	d004      	beq.n	8006ad2 <HAL_RCC_OscConfig+0x4fe>
 8006ac8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006acc:	4853      	ldr	r0, [pc, #332]	; (8006c1c <HAL_RCC_OscConfig+0x648>)
 8006ace:	f7fb f910 	bl	8001cf2 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d903      	bls.n	8006ae2 <HAL_RCC_OscConfig+0x50e>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ade:	2b0f      	cmp	r3, #15
 8006ae0:	d904      	bls.n	8006aec <HAL_RCC_OscConfig+0x518>
 8006ae2:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8006ae6:	484d      	ldr	r0, [pc, #308]	; (8006c1c <HAL_RCC_OscConfig+0x648>)
 8006ae8:	f7fb f903 	bl	8001cf2 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006aec:	4b4c      	ldr	r3, [pc, #304]	; (8006c20 <HAL_RCC_OscConfig+0x64c>)
 8006aee:	2200      	movs	r2, #0
 8006af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006af2:	f7fc fa4f 	bl	8002f94 <HAL_GetTick>
 8006af6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006af8:	e008      	b.n	8006b0c <HAL_RCC_OscConfig+0x538>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006afa:	f7fc fa4b 	bl	8002f94 <HAL_GetTick>
 8006afe:	4602      	mov	r2, r0
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	1ad3      	subs	r3, r2, r3
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	d901      	bls.n	8006b0c <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	e081      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b0c:	4b42      	ldr	r3, [pc, #264]	; (8006c18 <HAL_RCC_OscConfig+0x644>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d1f0      	bne.n	8006afa <HAL_RCC_OscConfig+0x526>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	69da      	ldr	r2, [r3, #28]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a1b      	ldr	r3, [r3, #32]
 8006b20:	431a      	orrs	r2, r3
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b26:	019b      	lsls	r3, r3, #6
 8006b28:	431a      	orrs	r2, r3
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b2e:	085b      	lsrs	r3, r3, #1
 8006b30:	3b01      	subs	r3, #1
 8006b32:	041b      	lsls	r3, r3, #16
 8006b34:	431a      	orrs	r2, r3
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b3a:	061b      	lsls	r3, r3, #24
 8006b3c:	4936      	ldr	r1, [pc, #216]	; (8006c18 <HAL_RCC_OscConfig+0x644>)
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b42:	4b37      	ldr	r3, [pc, #220]	; (8006c20 <HAL_RCC_OscConfig+0x64c>)
 8006b44:	2201      	movs	r2, #1
 8006b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b48:	f7fc fa24 	bl	8002f94 <HAL_GetTick>
 8006b4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b4e:	e008      	b.n	8006b62 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b50:	f7fc fa20 	bl	8002f94 <HAL_GetTick>
 8006b54:	4602      	mov	r2, r0
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	1ad3      	subs	r3, r2, r3
 8006b5a:	2b02      	cmp	r3, #2
 8006b5c:	d901      	bls.n	8006b62 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8006b5e:	2303      	movs	r3, #3
 8006b60:	e056      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b62:	4b2d      	ldr	r3, [pc, #180]	; (8006c18 <HAL_RCC_OscConfig+0x644>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d0f0      	beq.n	8006b50 <HAL_RCC_OscConfig+0x57c>
 8006b6e:	e04e      	b.n	8006c0e <HAL_RCC_OscConfig+0x63a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b70:	4b2b      	ldr	r3, [pc, #172]	; (8006c20 <HAL_RCC_OscConfig+0x64c>)
 8006b72:	2200      	movs	r2, #0
 8006b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b76:	f7fc fa0d 	bl	8002f94 <HAL_GetTick>
 8006b7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b7c:	e008      	b.n	8006b90 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b7e:	f7fc fa09 	bl	8002f94 <HAL_GetTick>
 8006b82:	4602      	mov	r2, r0
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	1ad3      	subs	r3, r2, r3
 8006b88:	2b02      	cmp	r3, #2
 8006b8a:	d901      	bls.n	8006b90 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8006b8c:	2303      	movs	r3, #3
 8006b8e:	e03f      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b90:	4b21      	ldr	r3, [pc, #132]	; (8006c18 <HAL_RCC_OscConfig+0x644>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d1f0      	bne.n	8006b7e <HAL_RCC_OscConfig+0x5aa>
 8006b9c:	e037      	b.n	8006c0e <HAL_RCC_OscConfig+0x63a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	699b      	ldr	r3, [r3, #24]
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d101      	bne.n	8006baa <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e032      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006baa:	4b1b      	ldr	r3, [pc, #108]	; (8006c18 <HAL_RCC_OscConfig+0x644>)
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d028      	beq.n	8006c0a <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bc2:	429a      	cmp	r2, r3
 8006bc4:	d121      	bne.n	8006c0a <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d11a      	bne.n	8006c0a <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006bda:	4013      	ands	r3, r2
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006be0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d111      	bne.n	8006c0a <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bf0:	085b      	lsrs	r3, r3, #1
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d107      	bne.n	8006c0a <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c04:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d001      	beq.n	8006c0e <HAL_RCC_OscConfig+0x63a>
#endif
        {
          return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e000      	b.n	8006c10 <HAL_RCC_OscConfig+0x63c>
        }
      }
    }
  }
  return HAL_OK;
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3718      	adds	r7, #24
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	40023800 	.word	0x40023800
 8006c1c:	08012ef0 	.word	0x08012ef0
 8006c20:	42470060 	.word	0x42470060

08006c24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b084      	sub	sp, #16
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d101      	bne.n	8006c38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e174      	b.n	8006f22 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d003      	beq.n	8006c48 <HAL_RCC_ClockConfig+0x24>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2b0f      	cmp	r3, #15
 8006c46:	d904      	bls.n	8006c52 <HAL_RCC_ClockConfig+0x2e>
 8006c48:	f240 215a 	movw	r1, #602	; 0x25a
 8006c4c:	487b      	ldr	r0, [pc, #492]	; (8006e3c <HAL_RCC_ClockConfig+0x218>)
 8006c4e:	f7fb f850 	bl	8001cf2 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d019      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x68>
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d016      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x68>
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	2b02      	cmp	r3, #2
 8006c62:	d013      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x68>
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	2b03      	cmp	r3, #3
 8006c68:	d010      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x68>
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	2b04      	cmp	r3, #4
 8006c6e:	d00d      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x68>
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	2b05      	cmp	r3, #5
 8006c74:	d00a      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x68>
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	2b06      	cmp	r3, #6
 8006c7a:	d007      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x68>
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	2b07      	cmp	r3, #7
 8006c80:	d004      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x68>
 8006c82:	f240 215b 	movw	r1, #603	; 0x25b
 8006c86:	486d      	ldr	r0, [pc, #436]	; (8006e3c <HAL_RCC_ClockConfig+0x218>)
 8006c88:	f7fb f833 	bl	8001cf2 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006c8c:	4b6c      	ldr	r3, [pc, #432]	; (8006e40 <HAL_RCC_ClockConfig+0x21c>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 0307 	and.w	r3, r3, #7
 8006c94:	683a      	ldr	r2, [r7, #0]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d90c      	bls.n	8006cb4 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c9a:	4b69      	ldr	r3, [pc, #420]	; (8006e40 <HAL_RCC_ClockConfig+0x21c>)
 8006c9c:	683a      	ldr	r2, [r7, #0]
 8006c9e:	b2d2      	uxtb	r2, r2
 8006ca0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ca2:	4b67      	ldr	r3, [pc, #412]	; (8006e40 <HAL_RCC_ClockConfig+0x21c>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f003 0307 	and.w	r3, r3, #7
 8006caa:	683a      	ldr	r2, [r7, #0]
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d001      	beq.n	8006cb4 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e136      	b.n	8006f22 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 0302 	and.w	r3, r3, #2
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d049      	beq.n	8006d54 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0304 	and.w	r3, r3, #4
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d005      	beq.n	8006cd8 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ccc:	4b5d      	ldr	r3, [pc, #372]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	4a5c      	ldr	r2, [pc, #368]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006cd2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006cd6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0308 	and.w	r3, r3, #8
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d005      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ce4:	4b57      	ldr	r3, [pc, #348]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	4a56      	ldr	r2, [pc, #344]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006cea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006cee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d024      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x11e>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	2b80      	cmp	r3, #128	; 0x80
 8006cfe:	d020      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x11e>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	2b90      	cmp	r3, #144	; 0x90
 8006d06:	d01c      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x11e>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	2ba0      	cmp	r3, #160	; 0xa0
 8006d0e:	d018      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x11e>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	2bb0      	cmp	r3, #176	; 0xb0
 8006d16:	d014      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x11e>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	2bc0      	cmp	r3, #192	; 0xc0
 8006d1e:	d010      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x11e>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	2bd0      	cmp	r3, #208	; 0xd0
 8006d26:	d00c      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x11e>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	2be0      	cmp	r3, #224	; 0xe0
 8006d2e:	d008      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x11e>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	2bf0      	cmp	r3, #240	; 0xf0
 8006d36:	d004      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x11e>
 8006d38:	f240 217e 	movw	r1, #638	; 0x27e
 8006d3c:	483f      	ldr	r0, [pc, #252]	; (8006e3c <HAL_RCC_ClockConfig+0x218>)
 8006d3e:	f7fa ffd8 	bl	8001cf2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d42:	4b40      	ldr	r3, [pc, #256]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	493d      	ldr	r1, [pc, #244]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006d50:	4313      	orrs	r3, r2
 8006d52:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 0301 	and.w	r3, r3, #1
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d059      	beq.n	8006e14 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d010      	beq.n	8006d8a <HAL_RCC_ClockConfig+0x166>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	2b01      	cmp	r3, #1
 8006d6e:	d00c      	beq.n	8006d8a <HAL_RCC_ClockConfig+0x166>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	2b02      	cmp	r3, #2
 8006d76:	d008      	beq.n	8006d8a <HAL_RCC_ClockConfig+0x166>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	2b03      	cmp	r3, #3
 8006d7e:	d004      	beq.n	8006d8a <HAL_RCC_ClockConfig+0x166>
 8006d80:	f240 2185 	movw	r1, #645	; 0x285
 8006d84:	482d      	ldr	r0, [pc, #180]	; (8006e3c <HAL_RCC_ClockConfig+0x218>)
 8006d86:	f7fa ffb4 	bl	8001cf2 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d107      	bne.n	8006da2 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d92:	4b2c      	ldr	r3, [pc, #176]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d119      	bne.n	8006dd2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e0bf      	b.n	8006f22 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	2b02      	cmp	r3, #2
 8006da8:	d003      	beq.n	8006db2 <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006dae:	2b03      	cmp	r3, #3
 8006db0:	d107      	bne.n	8006dc2 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006db2:	4b24      	ldr	r3, [pc, #144]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d109      	bne.n	8006dd2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e0af      	b.n	8006f22 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dc2:	4b20      	ldr	r3, [pc, #128]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f003 0302 	and.w	r3, r3, #2
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d101      	bne.n	8006dd2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e0a7      	b.n	8006f22 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006dd2:	4b1c      	ldr	r3, [pc, #112]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	f023 0203 	bic.w	r2, r3, #3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	4919      	ldr	r1, [pc, #100]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006de0:	4313      	orrs	r3, r2
 8006de2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006de4:	f7fc f8d6 	bl	8002f94 <HAL_GetTick>
 8006de8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dea:	e00a      	b.n	8006e02 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006dec:	f7fc f8d2 	bl	8002f94 <HAL_GetTick>
 8006df0:	4602      	mov	r2, r0
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	1ad3      	subs	r3, r2, r3
 8006df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d901      	bls.n	8006e02 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e08f      	b.n	8006f22 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e02:	4b10      	ldr	r3, [pc, #64]	; (8006e44 <HAL_RCC_ClockConfig+0x220>)
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f003 020c 	and.w	r2, r3, #12
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d1eb      	bne.n	8006dec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e14:	4b0a      	ldr	r3, [pc, #40]	; (8006e40 <HAL_RCC_ClockConfig+0x21c>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f003 0307 	and.w	r3, r3, #7
 8006e1c:	683a      	ldr	r2, [r7, #0]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d212      	bcs.n	8006e48 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e22:	4b07      	ldr	r3, [pc, #28]	; (8006e40 <HAL_RCC_ClockConfig+0x21c>)
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	b2d2      	uxtb	r2, r2
 8006e28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e2a:	4b05      	ldr	r3, [pc, #20]	; (8006e40 <HAL_RCC_ClockConfig+0x21c>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 0307 	and.w	r3, r3, #7
 8006e32:	683a      	ldr	r2, [r7, #0]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d007      	beq.n	8006e48 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e072      	b.n	8006f22 <HAL_RCC_ClockConfig+0x2fe>
 8006e3c:	08012ef0 	.word	0x08012ef0
 8006e40:	40023c00 	.word	0x40023c00
 8006e44:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 0304 	and.w	r3, r3, #4
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d025      	beq.n	8006ea0 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d018      	beq.n	8006e8e <HAL_RCC_ClockConfig+0x26a>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e64:	d013      	beq.n	8006e8e <HAL_RCC_ClockConfig+0x26a>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006e6e:	d00e      	beq.n	8006e8e <HAL_RCC_ClockConfig+0x26a>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8006e78:	d009      	beq.n	8006e8e <HAL_RCC_ClockConfig+0x26a>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8006e82:	d004      	beq.n	8006e8e <HAL_RCC_ClockConfig+0x26a>
 8006e84:	f240 21c3 	movw	r1, #707	; 0x2c3
 8006e88:	4828      	ldr	r0, [pc, #160]	; (8006f2c <HAL_RCC_ClockConfig+0x308>)
 8006e8a:	f7fa ff32 	bl	8001cf2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e8e:	4b28      	ldr	r3, [pc, #160]	; (8006f30 <HAL_RCC_ClockConfig+0x30c>)
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	4925      	ldr	r1, [pc, #148]	; (8006f30 <HAL_RCC_ClockConfig+0x30c>)
 8006e9c:	4313      	orrs	r3, r2
 8006e9e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f003 0308 	and.w	r3, r3, #8
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d026      	beq.n	8006efa <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	691b      	ldr	r3, [r3, #16]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d018      	beq.n	8006ee6 <HAL_RCC_ClockConfig+0x2c2>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	691b      	ldr	r3, [r3, #16]
 8006eb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ebc:	d013      	beq.n	8006ee6 <HAL_RCC_ClockConfig+0x2c2>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006ec6:	d00e      	beq.n	8006ee6 <HAL_RCC_ClockConfig+0x2c2>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8006ed0:	d009      	beq.n	8006ee6 <HAL_RCC_ClockConfig+0x2c2>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8006eda:	d004      	beq.n	8006ee6 <HAL_RCC_ClockConfig+0x2c2>
 8006edc:	f240 21ca 	movw	r1, #714	; 0x2ca
 8006ee0:	4812      	ldr	r0, [pc, #72]	; (8006f2c <HAL_RCC_ClockConfig+0x308>)
 8006ee2:	f7fa ff06 	bl	8001cf2 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ee6:	4b12      	ldr	r3, [pc, #72]	; (8006f30 <HAL_RCC_ClockConfig+0x30c>)
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	00db      	lsls	r3, r3, #3
 8006ef4:	490e      	ldr	r1, [pc, #56]	; (8006f30 <HAL_RCC_ClockConfig+0x30c>)
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006efa:	f000 f821 	bl	8006f40 <HAL_RCC_GetSysClockFreq>
 8006efe:	4602      	mov	r2, r0
 8006f00:	4b0b      	ldr	r3, [pc, #44]	; (8006f30 <HAL_RCC_ClockConfig+0x30c>)
 8006f02:	689b      	ldr	r3, [r3, #8]
 8006f04:	091b      	lsrs	r3, r3, #4
 8006f06:	f003 030f 	and.w	r3, r3, #15
 8006f0a:	490a      	ldr	r1, [pc, #40]	; (8006f34 <HAL_RCC_ClockConfig+0x310>)
 8006f0c:	5ccb      	ldrb	r3, [r1, r3]
 8006f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8006f12:	4a09      	ldr	r2, [pc, #36]	; (8006f38 <HAL_RCC_ClockConfig+0x314>)
 8006f14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006f16:	4b09      	ldr	r3, [pc, #36]	; (8006f3c <HAL_RCC_ClockConfig+0x318>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f7fa ffce 	bl	8001ebc <HAL_InitTick>

  return HAL_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	08012ef0 	.word	0x08012ef0
 8006f30:	40023800 	.word	0x40023800
 8006f34:	0801319c 	.word	0x0801319c
 8006f38:	20000018 	.word	0x20000018
 8006f3c:	2000002c 	.word	0x2000002c

08006f40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f44:	b090      	sub	sp, #64	; 0x40
 8006f46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006f48:	2300      	movs	r3, #0
 8006f4a:	637b      	str	r3, [r7, #52]	; 0x34
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f50:	2300      	movs	r3, #0
 8006f52:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006f54:	2300      	movs	r3, #0
 8006f56:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f58:	4b59      	ldr	r3, [pc, #356]	; (80070c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f003 030c 	and.w	r3, r3, #12
 8006f60:	2b08      	cmp	r3, #8
 8006f62:	d00d      	beq.n	8006f80 <HAL_RCC_GetSysClockFreq+0x40>
 8006f64:	2b08      	cmp	r3, #8
 8006f66:	f200 80a1 	bhi.w	80070ac <HAL_RCC_GetSysClockFreq+0x16c>
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d002      	beq.n	8006f74 <HAL_RCC_GetSysClockFreq+0x34>
 8006f6e:	2b04      	cmp	r3, #4
 8006f70:	d003      	beq.n	8006f7a <HAL_RCC_GetSysClockFreq+0x3a>
 8006f72:	e09b      	b.n	80070ac <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006f74:	4b53      	ldr	r3, [pc, #332]	; (80070c4 <HAL_RCC_GetSysClockFreq+0x184>)
 8006f76:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006f78:	e09b      	b.n	80070b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006f7a:	4b53      	ldr	r3, [pc, #332]	; (80070c8 <HAL_RCC_GetSysClockFreq+0x188>)
 8006f7c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006f7e:	e098      	b.n	80070b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f80:	4b4f      	ldr	r3, [pc, #316]	; (80070c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f88:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006f8a:	4b4d      	ldr	r3, [pc, #308]	; (80070c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d028      	beq.n	8006fe8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f96:	4b4a      	ldr	r3, [pc, #296]	; (80070c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	099b      	lsrs	r3, r3, #6
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	623b      	str	r3, [r7, #32]
 8006fa0:	627a      	str	r2, [r7, #36]	; 0x24
 8006fa2:	6a3b      	ldr	r3, [r7, #32]
 8006fa4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006fa8:	2100      	movs	r1, #0
 8006faa:	4b47      	ldr	r3, [pc, #284]	; (80070c8 <HAL_RCC_GetSysClockFreq+0x188>)
 8006fac:	fb03 f201 	mul.w	r2, r3, r1
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	fb00 f303 	mul.w	r3, r0, r3
 8006fb6:	4413      	add	r3, r2
 8006fb8:	4a43      	ldr	r2, [pc, #268]	; (80070c8 <HAL_RCC_GetSysClockFreq+0x188>)
 8006fba:	fba0 1202 	umull	r1, r2, r0, r2
 8006fbe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006fc0:	460a      	mov	r2, r1
 8006fc2:	62ba      	str	r2, [r7, #40]	; 0x28
 8006fc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fc6:	4413      	add	r3, r2
 8006fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006fca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fcc:	2200      	movs	r2, #0
 8006fce:	61bb      	str	r3, [r7, #24]
 8006fd0:	61fa      	str	r2, [r7, #28]
 8006fd2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fd6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006fda:	f7f9 fe5d 	bl	8000c98 <__aeabi_uldivmod>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	4613      	mov	r3, r2
 8006fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fe6:	e053      	b.n	8007090 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fe8:	4b35      	ldr	r3, [pc, #212]	; (80070c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	099b      	lsrs	r3, r3, #6
 8006fee:	2200      	movs	r2, #0
 8006ff0:	613b      	str	r3, [r7, #16]
 8006ff2:	617a      	str	r2, [r7, #20]
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006ffa:	f04f 0b00 	mov.w	fp, #0
 8006ffe:	4652      	mov	r2, sl
 8007000:	465b      	mov	r3, fp
 8007002:	f04f 0000 	mov.w	r0, #0
 8007006:	f04f 0100 	mov.w	r1, #0
 800700a:	0159      	lsls	r1, r3, #5
 800700c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007010:	0150      	lsls	r0, r2, #5
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	ebb2 080a 	subs.w	r8, r2, sl
 800701a:	eb63 090b 	sbc.w	r9, r3, fp
 800701e:	f04f 0200 	mov.w	r2, #0
 8007022:	f04f 0300 	mov.w	r3, #0
 8007026:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800702a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800702e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007032:	ebb2 0408 	subs.w	r4, r2, r8
 8007036:	eb63 0509 	sbc.w	r5, r3, r9
 800703a:	f04f 0200 	mov.w	r2, #0
 800703e:	f04f 0300 	mov.w	r3, #0
 8007042:	00eb      	lsls	r3, r5, #3
 8007044:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007048:	00e2      	lsls	r2, r4, #3
 800704a:	4614      	mov	r4, r2
 800704c:	461d      	mov	r5, r3
 800704e:	eb14 030a 	adds.w	r3, r4, sl
 8007052:	603b      	str	r3, [r7, #0]
 8007054:	eb45 030b 	adc.w	r3, r5, fp
 8007058:	607b      	str	r3, [r7, #4]
 800705a:	f04f 0200 	mov.w	r2, #0
 800705e:	f04f 0300 	mov.w	r3, #0
 8007062:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007066:	4629      	mov	r1, r5
 8007068:	028b      	lsls	r3, r1, #10
 800706a:	4621      	mov	r1, r4
 800706c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007070:	4621      	mov	r1, r4
 8007072:	028a      	lsls	r2, r1, #10
 8007074:	4610      	mov	r0, r2
 8007076:	4619      	mov	r1, r3
 8007078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800707a:	2200      	movs	r2, #0
 800707c:	60bb      	str	r3, [r7, #8]
 800707e:	60fa      	str	r2, [r7, #12]
 8007080:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007084:	f7f9 fe08 	bl	8000c98 <__aeabi_uldivmod>
 8007088:	4602      	mov	r2, r0
 800708a:	460b      	mov	r3, r1
 800708c:	4613      	mov	r3, r2
 800708e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007090:	4b0b      	ldr	r3, [pc, #44]	; (80070c0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	0c1b      	lsrs	r3, r3, #16
 8007096:	f003 0303 	and.w	r3, r3, #3
 800709a:	3301      	adds	r3, #1
 800709c:	005b      	lsls	r3, r3, #1
 800709e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80070a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80070a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80070a8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80070aa:	e002      	b.n	80070b2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80070ac:	4b05      	ldr	r3, [pc, #20]	; (80070c4 <HAL_RCC_GetSysClockFreq+0x184>)
 80070ae:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80070b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80070b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3740      	adds	r7, #64	; 0x40
 80070b8:	46bd      	mov	sp, r7
 80070ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070be:	bf00      	nop
 80070c0:	40023800 	.word	0x40023800
 80070c4:	00f42400 	.word	0x00f42400
 80070c8:	017d7840 	.word	0x017d7840

080070cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070cc:	b480      	push	{r7}
 80070ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070d0:	4b03      	ldr	r3, [pc, #12]	; (80070e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80070d2:	681b      	ldr	r3, [r3, #0]
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop
 80070e0:	20000018 	.word	0x20000018

080070e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80070e8:	f7ff fff0 	bl	80070cc <HAL_RCC_GetHCLKFreq>
 80070ec:	4602      	mov	r2, r0
 80070ee:	4b05      	ldr	r3, [pc, #20]	; (8007104 <HAL_RCC_GetPCLK1Freq+0x20>)
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	0a9b      	lsrs	r3, r3, #10
 80070f4:	f003 0307 	and.w	r3, r3, #7
 80070f8:	4903      	ldr	r1, [pc, #12]	; (8007108 <HAL_RCC_GetPCLK1Freq+0x24>)
 80070fa:	5ccb      	ldrb	r3, [r1, r3]
 80070fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007100:	4618      	mov	r0, r3
 8007102:	bd80      	pop	{r7, pc}
 8007104:	40023800 	.word	0x40023800
 8007108:	080131ac 	.word	0x080131ac

0800710c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007110:	f7ff ffdc 	bl	80070cc <HAL_RCC_GetHCLKFreq>
 8007114:	4602      	mov	r2, r0
 8007116:	4b05      	ldr	r3, [pc, #20]	; (800712c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	0b5b      	lsrs	r3, r3, #13
 800711c:	f003 0307 	and.w	r3, r3, #7
 8007120:	4903      	ldr	r1, [pc, #12]	; (8007130 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007122:	5ccb      	ldrb	r3, [r1, r3]
 8007124:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007128:	4618      	mov	r0, r3
 800712a:	bd80      	pop	{r7, pc}
 800712c:	40023800 	.word	0x40023800
 8007130:	080131ac 	.word	0x080131ac

08007134 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007134:	b480      	push	{r7}
 8007136:	b083      	sub	sp, #12
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	220f      	movs	r2, #15
 8007142:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007144:	4b12      	ldr	r3, [pc, #72]	; (8007190 <HAL_RCC_GetClockConfig+0x5c>)
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	f003 0203 	and.w	r2, r3, #3
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007150:	4b0f      	ldr	r3, [pc, #60]	; (8007190 <HAL_RCC_GetClockConfig+0x5c>)
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800715c:	4b0c      	ldr	r3, [pc, #48]	; (8007190 <HAL_RCC_GetClockConfig+0x5c>)
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007168:	4b09      	ldr	r3, [pc, #36]	; (8007190 <HAL_RCC_GetClockConfig+0x5c>)
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	08db      	lsrs	r3, r3, #3
 800716e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007176:	4b07      	ldr	r3, [pc, #28]	; (8007194 <HAL_RCC_GetClockConfig+0x60>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0207 	and.w	r2, r3, #7
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	601a      	str	r2, [r3, #0]
}
 8007182:	bf00      	nop
 8007184:	370c      	adds	r7, #12
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	40023800 	.word	0x40023800
 8007194:	40023c00 	.word	0x40023c00

08007198 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d101      	bne.n	80071aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e184      	b.n	80074b4 <HAL_SPI_Init+0x31c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4a72      	ldr	r2, [pc, #456]	; (8007378 <HAL_SPI_Init+0x1e0>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d013      	beq.n	80071dc <HAL_SPI_Init+0x44>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a70      	ldr	r2, [pc, #448]	; (800737c <HAL_SPI_Init+0x1e4>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d00e      	beq.n	80071dc <HAL_SPI_Init+0x44>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a6f      	ldr	r2, [pc, #444]	; (8007380 <HAL_SPI_Init+0x1e8>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d009      	beq.n	80071dc <HAL_SPI_Init+0x44>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a6d      	ldr	r2, [pc, #436]	; (8007384 <HAL_SPI_Init+0x1ec>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d004      	beq.n	80071dc <HAL_SPI_Init+0x44>
 80071d2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80071d6:	486c      	ldr	r0, [pc, #432]	; (8007388 <HAL_SPI_Init+0x1f0>)
 80071d8:	f7fa fd8b 	bl	8001cf2 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d009      	beq.n	80071f8 <HAL_SPI_Init+0x60>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071ec:	d004      	beq.n	80071f8 <HAL_SPI_Init+0x60>
 80071ee:	f240 1141 	movw	r1, #321	; 0x141
 80071f2:	4865      	ldr	r0, [pc, #404]	; (8007388 <HAL_SPI_Init+0x1f0>)
 80071f4:	f7fa fd7d 	bl	8001cf2 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d00e      	beq.n	800721e <HAL_SPI_Init+0x86>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007208:	d009      	beq.n	800721e <HAL_SPI_Init+0x86>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007212:	d004      	beq.n	800721e <HAL_SPI_Init+0x86>
 8007214:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8007218:	485b      	ldr	r0, [pc, #364]	; (8007388 <HAL_SPI_Init+0x1f0>)
 800721a:	f7fa fd6a 	bl	8001cf2 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007226:	d008      	beq.n	800723a <HAL_SPI_Init+0xa2>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	68db      	ldr	r3, [r3, #12]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d004      	beq.n	800723a <HAL_SPI_Init+0xa2>
 8007230:	f240 1143 	movw	r1, #323	; 0x143
 8007234:	4854      	ldr	r0, [pc, #336]	; (8007388 <HAL_SPI_Init+0x1f0>)
 8007236:	f7fa fd5c 	bl	8001cf2 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	699b      	ldr	r3, [r3, #24]
 800723e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007242:	d00d      	beq.n	8007260 <HAL_SPI_Init+0xc8>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	699b      	ldr	r3, [r3, #24]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d009      	beq.n	8007260 <HAL_SPI_Init+0xc8>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007254:	d004      	beq.n	8007260 <HAL_SPI_Init+0xc8>
 8007256:	f44f 71a2 	mov.w	r1, #324	; 0x144
 800725a:	484b      	ldr	r0, [pc, #300]	; (8007388 <HAL_SPI_Init+0x1f0>)
 800725c:	f7fa fd49 	bl	8001cf2 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	69db      	ldr	r3, [r3, #28]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d020      	beq.n	80072aa <HAL_SPI_Init+0x112>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	69db      	ldr	r3, [r3, #28]
 800726c:	2b08      	cmp	r3, #8
 800726e:	d01c      	beq.n	80072aa <HAL_SPI_Init+0x112>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	69db      	ldr	r3, [r3, #28]
 8007274:	2b10      	cmp	r3, #16
 8007276:	d018      	beq.n	80072aa <HAL_SPI_Init+0x112>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	69db      	ldr	r3, [r3, #28]
 800727c:	2b18      	cmp	r3, #24
 800727e:	d014      	beq.n	80072aa <HAL_SPI_Init+0x112>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	69db      	ldr	r3, [r3, #28]
 8007284:	2b20      	cmp	r3, #32
 8007286:	d010      	beq.n	80072aa <HAL_SPI_Init+0x112>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	69db      	ldr	r3, [r3, #28]
 800728c:	2b28      	cmp	r3, #40	; 0x28
 800728e:	d00c      	beq.n	80072aa <HAL_SPI_Init+0x112>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	69db      	ldr	r3, [r3, #28]
 8007294:	2b30      	cmp	r3, #48	; 0x30
 8007296:	d008      	beq.n	80072aa <HAL_SPI_Init+0x112>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	69db      	ldr	r3, [r3, #28]
 800729c:	2b38      	cmp	r3, #56	; 0x38
 800729e:	d004      	beq.n	80072aa <HAL_SPI_Init+0x112>
 80072a0:	f240 1145 	movw	r1, #325	; 0x145
 80072a4:	4838      	ldr	r0, [pc, #224]	; (8007388 <HAL_SPI_Init+0x1f0>)
 80072a6:	f7fa fd24 	bl	8001cf2 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6a1b      	ldr	r3, [r3, #32]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d008      	beq.n	80072c4 <HAL_SPI_Init+0x12c>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6a1b      	ldr	r3, [r3, #32]
 80072b6:	2b80      	cmp	r3, #128	; 0x80
 80072b8:	d004      	beq.n	80072c4 <HAL_SPI_Init+0x12c>
 80072ba:	f44f 71a3 	mov.w	r1, #326	; 0x146
 80072be:	4832      	ldr	r0, [pc, #200]	; (8007388 <HAL_SPI_Init+0x1f0>)
 80072c0:	f7fa fd17 	bl	8001cf2 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d008      	beq.n	80072de <HAL_SPI_Init+0x146>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d0:	2b10      	cmp	r3, #16
 80072d2:	d004      	beq.n	80072de <HAL_SPI_Init+0x146>
 80072d4:	f240 1147 	movw	r1, #327	; 0x147
 80072d8:	482b      	ldr	r0, [pc, #172]	; (8007388 <HAL_SPI_Init+0x1f0>)
 80072da:	f7fa fd0a 	bl	8001cf2 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d152      	bne.n	800738c <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d008      	beq.n	8007300 <HAL_SPI_Init+0x168>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	691b      	ldr	r3, [r3, #16]
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	d004      	beq.n	8007300 <HAL_SPI_Init+0x168>
 80072f6:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80072fa:	4823      	ldr	r0, [pc, #140]	; (8007388 <HAL_SPI_Init+0x1f0>)
 80072fc:	f7fa fcf9 	bl	8001cf2 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	695b      	ldr	r3, [r3, #20]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d008      	beq.n	800731a <HAL_SPI_Init+0x182>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	695b      	ldr	r3, [r3, #20]
 800730c:	2b01      	cmp	r3, #1
 800730e:	d004      	beq.n	800731a <HAL_SPI_Init+0x182>
 8007310:	f240 114b 	movw	r1, #331	; 0x14b
 8007314:	481c      	ldr	r0, [pc, #112]	; (8007388 <HAL_SPI_Init+0x1f0>)
 8007316:	f7fa fcec 	bl	8001cf2 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007322:	d125      	bne.n	8007370 <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	69db      	ldr	r3, [r3, #28]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d05a      	beq.n	80073e2 <HAL_SPI_Init+0x24a>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	69db      	ldr	r3, [r3, #28]
 8007330:	2b08      	cmp	r3, #8
 8007332:	d056      	beq.n	80073e2 <HAL_SPI_Init+0x24a>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	69db      	ldr	r3, [r3, #28]
 8007338:	2b10      	cmp	r3, #16
 800733a:	d052      	beq.n	80073e2 <HAL_SPI_Init+0x24a>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	69db      	ldr	r3, [r3, #28]
 8007340:	2b18      	cmp	r3, #24
 8007342:	d04e      	beq.n	80073e2 <HAL_SPI_Init+0x24a>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	69db      	ldr	r3, [r3, #28]
 8007348:	2b20      	cmp	r3, #32
 800734a:	d04a      	beq.n	80073e2 <HAL_SPI_Init+0x24a>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	69db      	ldr	r3, [r3, #28]
 8007350:	2b28      	cmp	r3, #40	; 0x28
 8007352:	d046      	beq.n	80073e2 <HAL_SPI_Init+0x24a>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	69db      	ldr	r3, [r3, #28]
 8007358:	2b30      	cmp	r3, #48	; 0x30
 800735a:	d042      	beq.n	80073e2 <HAL_SPI_Init+0x24a>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	69db      	ldr	r3, [r3, #28]
 8007360:	2b38      	cmp	r3, #56	; 0x38
 8007362:	d03e      	beq.n	80073e2 <HAL_SPI_Init+0x24a>
 8007364:	f240 114f 	movw	r1, #335	; 0x14f
 8007368:	4807      	ldr	r0, [pc, #28]	; (8007388 <HAL_SPI_Init+0x1f0>)
 800736a:	f7fa fcc2 	bl	8001cf2 <assert_failed>
 800736e:	e038      	b.n	80073e2 <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	61da      	str	r2, [r3, #28]
 8007376:	e034      	b.n	80073e2 <HAL_SPI_Init+0x24a>
 8007378:	40013000 	.word	0x40013000
 800737c:	40003800 	.word	0x40003800
 8007380:	40003c00 	.word	0x40003c00
 8007384:	40013400 	.word	0x40013400
 8007388:	08012f64 	.word	0x08012f64
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	69db      	ldr	r3, [r3, #28]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d020      	beq.n	80073d6 <HAL_SPI_Init+0x23e>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	69db      	ldr	r3, [r3, #28]
 8007398:	2b08      	cmp	r3, #8
 800739a:	d01c      	beq.n	80073d6 <HAL_SPI_Init+0x23e>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	69db      	ldr	r3, [r3, #28]
 80073a0:	2b10      	cmp	r3, #16
 80073a2:	d018      	beq.n	80073d6 <HAL_SPI_Init+0x23e>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	69db      	ldr	r3, [r3, #28]
 80073a8:	2b18      	cmp	r3, #24
 80073aa:	d014      	beq.n	80073d6 <HAL_SPI_Init+0x23e>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	69db      	ldr	r3, [r3, #28]
 80073b0:	2b20      	cmp	r3, #32
 80073b2:	d010      	beq.n	80073d6 <HAL_SPI_Init+0x23e>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	69db      	ldr	r3, [r3, #28]
 80073b8:	2b28      	cmp	r3, #40	; 0x28
 80073ba:	d00c      	beq.n	80073d6 <HAL_SPI_Init+0x23e>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	69db      	ldr	r3, [r3, #28]
 80073c0:	2b30      	cmp	r3, #48	; 0x30
 80073c2:	d008      	beq.n	80073d6 <HAL_SPI_Init+0x23e>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	69db      	ldr	r3, [r3, #28]
 80073c8:	2b38      	cmp	r3, #56	; 0x38
 80073ca:	d004      	beq.n	80073d6 <HAL_SPI_Init+0x23e>
 80073cc:	f240 1159 	movw	r1, #345	; 0x159
 80073d0:	483a      	ldr	r0, [pc, #232]	; (80074bc <HAL_SPI_Init+0x324>)
 80073d2:	f7fa fc8e 	bl	8001cf2 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d106      	bne.n	8007402 <HAL_SPI_Init+0x26a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2200      	movs	r2, #0
 80073f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f7fa fcb9 	bl	8001d74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2202      	movs	r2, #2
 8007406:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007418:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800742a:	431a      	orrs	r2, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007434:	431a      	orrs	r2, r3
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	f003 0302 	and.w	r3, r3, #2
 800743e:	431a      	orrs	r2, r3
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	695b      	ldr	r3, [r3, #20]
 8007444:	f003 0301 	and.w	r3, r3, #1
 8007448:	431a      	orrs	r2, r3
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	699b      	ldr	r3, [r3, #24]
 800744e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007452:	431a      	orrs	r2, r3
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	69db      	ldr	r3, [r3, #28]
 8007458:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800745c:	431a      	orrs	r2, r3
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6a1b      	ldr	r3, [r3, #32]
 8007462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007466:	ea42 0103 	orr.w	r1, r2, r3
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800746e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	430a      	orrs	r2, r1
 8007478:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	699b      	ldr	r3, [r3, #24]
 800747e:	0c1b      	lsrs	r3, r3, #16
 8007480:	f003 0104 	and.w	r1, r3, #4
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007488:	f003 0210 	and.w	r2, r3, #16
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	430a      	orrs	r2, r1
 8007492:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	69da      	ldr	r2, [r3, #28]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074a2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2201      	movs	r2, #1
 80074ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80074b2:	2300      	movs	r3, #0
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3708      	adds	r7, #8
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}
 80074bc:	08012f64 	.word	0x08012f64

080074c0 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b082      	sub	sp, #8
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d101      	bne.n	80074d2 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e033      	b.n	800753a <HAL_SPI_DeInit+0x7a>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a1b      	ldr	r2, [pc, #108]	; (8007544 <HAL_SPI_DeInit+0x84>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d013      	beq.n	8007504 <HAL_SPI_DeInit+0x44>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a19      	ldr	r2, [pc, #100]	; (8007548 <HAL_SPI_DeInit+0x88>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d00e      	beq.n	8007504 <HAL_SPI_DeInit+0x44>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a18      	ldr	r2, [pc, #96]	; (800754c <HAL_SPI_DeInit+0x8c>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d009      	beq.n	8007504 <HAL_SPI_DeInit+0x44>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a16      	ldr	r2, [pc, #88]	; (8007550 <HAL_SPI_DeInit+0x90>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d004      	beq.n	8007504 <HAL_SPI_DeInit+0x44>
 80074fa:	f44f 71df 	mov.w	r1, #446	; 0x1be
 80074fe:	4815      	ldr	r0, [pc, #84]	; (8007554 <HAL_SPI_DeInit+0x94>)
 8007500:	f7fa fbf7 	bl	8001cf2 <assert_failed>

  hspi->State = HAL_SPI_STATE_BUSY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2202      	movs	r2, #2
 8007508:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800751a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f7fa fc79 	bl	8001e14 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2200      	movs	r2, #0
 8007526:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2200      	movs	r2, #0
 8007534:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007538:	2300      	movs	r3, #0
}
 800753a:	4618      	mov	r0, r3
 800753c:	3708      	adds	r7, #8
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	40013000 	.word	0x40013000
 8007548:	40003800 	.word	0x40003800
 800754c:	40003c00 	.word	0x40003c00
 8007550:	40013400 	.word	0x40013400
 8007554:	08012f64 	.word	0x08012f64

08007558 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b088      	sub	sp, #32
 800755c:	af00      	add	r7, sp, #0
 800755e:	60f8      	str	r0, [r7, #12]
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	603b      	str	r3, [r7, #0]
 8007564:	4613      	mov	r3, r2
 8007566:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007568:	2300      	movs	r3, #0
 800756a:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d009      	beq.n	8007588 <HAL_SPI_Transmit+0x30>
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800757c:	d004      	beq.n	8007588 <HAL_SPI_Transmit+0x30>
 800757e:	f44f 7142 	mov.w	r1, #776	; 0x308
 8007582:	4880      	ldr	r0, [pc, #512]	; (8007784 <HAL_SPI_Transmit+0x22c>)
 8007584:	f7fa fbb5 	bl	8001cf2 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800758e:	2b01      	cmp	r3, #1
 8007590:	d101      	bne.n	8007596 <HAL_SPI_Transmit+0x3e>
 8007592:	2302      	movs	r3, #2
 8007594:	e128      	b.n	80077e8 <HAL_SPI_Transmit+0x290>
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2201      	movs	r2, #1
 800759a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800759e:	f7fb fcf9 	bl	8002f94 <HAL_GetTick>
 80075a2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80075a4:	88fb      	ldrh	r3, [r7, #6]
 80075a6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d002      	beq.n	80075ba <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 80075b4:	2302      	movs	r3, #2
 80075b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80075b8:	e10d      	b.n	80077d6 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d002      	beq.n	80075c6 <HAL_SPI_Transmit+0x6e>
 80075c0:	88fb      	ldrh	r3, [r7, #6]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d102      	bne.n	80075cc <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80075ca:	e104      	b.n	80077d6 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2203      	movs	r2, #3
 80075d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2200      	movs	r2, #0
 80075d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	68ba      	ldr	r2, [r7, #8]
 80075de:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	88fa      	ldrh	r2, [r7, #6]
 80075e4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	88fa      	ldrh	r2, [r7, #6]
 80075ea:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2200      	movs	r2, #0
 80075f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2200      	movs	r2, #0
 80075f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2200      	movs	r2, #0
 8007602:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2200      	movs	r2, #0
 8007608:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007612:	d10f      	bne.n	8007634 <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007622:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007632:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800763e:	2b40      	cmp	r3, #64	; 0x40
 8007640:	d007      	beq.n	8007652 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007650:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800765a:	d14b      	bne.n	80076f4 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d002      	beq.n	800766a <HAL_SPI_Transmit+0x112>
 8007664:	8afb      	ldrh	r3, [r7, #22]
 8007666:	2b01      	cmp	r3, #1
 8007668:	d13e      	bne.n	80076e8 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800766e:	881a      	ldrh	r2, [r3, #0]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800767a:	1c9a      	adds	r2, r3, #2
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007684:	b29b      	uxth	r3, r3
 8007686:	3b01      	subs	r3, #1
 8007688:	b29a      	uxth	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800768e:	e02b      	b.n	80076e8 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f003 0302 	and.w	r3, r3, #2
 800769a:	2b02      	cmp	r3, #2
 800769c:	d112      	bne.n	80076c4 <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076a2:	881a      	ldrh	r2, [r3, #0]
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ae:	1c9a      	adds	r2, r3, #2
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	3b01      	subs	r3, #1
 80076bc:	b29a      	uxth	r2, r3
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	86da      	strh	r2, [r3, #54]	; 0x36
 80076c2:	e011      	b.n	80076e8 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80076c4:	f7fb fc66 	bl	8002f94 <HAL_GetTick>
 80076c8:	4602      	mov	r2, r0
 80076ca:	69bb      	ldr	r3, [r7, #24]
 80076cc:	1ad3      	subs	r3, r2, r3
 80076ce:	683a      	ldr	r2, [r7, #0]
 80076d0:	429a      	cmp	r2, r3
 80076d2:	d803      	bhi.n	80076dc <HAL_SPI_Transmit+0x184>
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076da:	d102      	bne.n	80076e2 <HAL_SPI_Transmit+0x18a>
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d102      	bne.n	80076e8 <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 80076e2:	2303      	movs	r3, #3
 80076e4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80076e6:	e076      	b.n	80077d6 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1ce      	bne.n	8007690 <HAL_SPI_Transmit+0x138>
 80076f2:	e04e      	b.n	8007792 <HAL_SPI_Transmit+0x23a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d002      	beq.n	8007702 <HAL_SPI_Transmit+0x1aa>
 80076fc:	8afb      	ldrh	r3, [r7, #22]
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d142      	bne.n	8007788 <HAL_SPI_Transmit+0x230>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	330c      	adds	r3, #12
 800770c:	7812      	ldrb	r2, [r2, #0]
 800770e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007714:	1c5a      	adds	r2, r3, #1
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800771e:	b29b      	uxth	r3, r3
 8007720:	3b01      	subs	r3, #1
 8007722:	b29a      	uxth	r2, r3
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007728:	e02e      	b.n	8007788 <HAL_SPI_Transmit+0x230>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	689b      	ldr	r3, [r3, #8]
 8007730:	f003 0302 	and.w	r3, r3, #2
 8007734:	2b02      	cmp	r3, #2
 8007736:	d113      	bne.n	8007760 <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	330c      	adds	r3, #12
 8007742:	7812      	ldrb	r2, [r2, #0]
 8007744:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800774a:	1c5a      	adds	r2, r3, #1
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007754:	b29b      	uxth	r3, r3
 8007756:	3b01      	subs	r3, #1
 8007758:	b29a      	uxth	r2, r3
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	86da      	strh	r2, [r3, #54]	; 0x36
 800775e:	e013      	b.n	8007788 <HAL_SPI_Transmit+0x230>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007760:	f7fb fc18 	bl	8002f94 <HAL_GetTick>
 8007764:	4602      	mov	r2, r0
 8007766:	69bb      	ldr	r3, [r7, #24]
 8007768:	1ad3      	subs	r3, r2, r3
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	429a      	cmp	r2, r3
 800776e:	d803      	bhi.n	8007778 <HAL_SPI_Transmit+0x220>
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007776:	d102      	bne.n	800777e <HAL_SPI_Transmit+0x226>
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d104      	bne.n	8007788 <HAL_SPI_Transmit+0x230>
        {
          errorcode = HAL_TIMEOUT;
 800777e:	2303      	movs	r3, #3
 8007780:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007782:	e028      	b.n	80077d6 <HAL_SPI_Transmit+0x27e>
 8007784:	08012f64 	.word	0x08012f64
    while (hspi->TxXferCount > 0U)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800778c:	b29b      	uxth	r3, r3
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1cb      	bne.n	800772a <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007792:	69ba      	ldr	r2, [r7, #24]
 8007794:	6839      	ldr	r1, [r7, #0]
 8007796:	68f8      	ldr	r0, [r7, #12]
 8007798:	f000 f9d0 	bl	8007b3c <SPI_EndRxTxTransaction>
 800779c:	4603      	mov	r3, r0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d002      	beq.n	80077a8 <HAL_SPI_Transmit+0x250>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2220      	movs	r2, #32
 80077a6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d10a      	bne.n	80077c6 <HAL_SPI_Transmit+0x26e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077b0:	2300      	movs	r3, #0
 80077b2:	613b      	str	r3, [r7, #16]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68db      	ldr	r3, [r3, #12]
 80077ba:	613b      	str	r3, [r7, #16]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	613b      	str	r3, [r7, #16]
 80077c4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d002      	beq.n	80077d4 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	77fb      	strb	r3, [r7, #31]
 80077d2:	e000      	b.n	80077d6 <HAL_SPI_Transmit+0x27e>
  }

error:
 80077d4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2201      	movs	r2, #1
 80077da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80077e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3720      	adds	r7, #32
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b088      	sub	sp, #32
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	099b      	lsrs	r3, r3, #6
 800780c:	f003 0301 	and.w	r3, r3, #1
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10f      	bne.n	8007834 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007814:	69bb      	ldr	r3, [r7, #24]
 8007816:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00a      	beq.n	8007834 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800781e:	69fb      	ldr	r3, [r7, #28]
 8007820:	099b      	lsrs	r3, r3, #6
 8007822:	f003 0301 	and.w	r3, r3, #1
 8007826:	2b00      	cmp	r3, #0
 8007828:	d004      	beq.n	8007834 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	4798      	blx	r3
    return;
 8007832:	e0d7      	b.n	80079e4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	085b      	lsrs	r3, r3, #1
 8007838:	f003 0301 	and.w	r3, r3, #1
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00a      	beq.n	8007856 <HAL_SPI_IRQHandler+0x66>
 8007840:	69fb      	ldr	r3, [r7, #28]
 8007842:	09db      	lsrs	r3, r3, #7
 8007844:	f003 0301 	and.w	r3, r3, #1
 8007848:	2b00      	cmp	r3, #0
 800784a:	d004      	beq.n	8007856 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	4798      	blx	r3
    return;
 8007854:	e0c6      	b.n	80079e4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	095b      	lsrs	r3, r3, #5
 800785a:	f003 0301 	and.w	r3, r3, #1
 800785e:	2b00      	cmp	r3, #0
 8007860:	d10c      	bne.n	800787c <HAL_SPI_IRQHandler+0x8c>
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	099b      	lsrs	r3, r3, #6
 8007866:	f003 0301 	and.w	r3, r3, #1
 800786a:	2b00      	cmp	r3, #0
 800786c:	d106      	bne.n	800787c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	0a1b      	lsrs	r3, r3, #8
 8007872:	f003 0301 	and.w	r3, r3, #1
 8007876:	2b00      	cmp	r3, #0
 8007878:	f000 80b4 	beq.w	80079e4 <HAL_SPI_IRQHandler+0x1f4>
 800787c:	69fb      	ldr	r3, [r7, #28]
 800787e:	095b      	lsrs	r3, r3, #5
 8007880:	f003 0301 	and.w	r3, r3, #1
 8007884:	2b00      	cmp	r3, #0
 8007886:	f000 80ad 	beq.w	80079e4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	099b      	lsrs	r3, r3, #6
 800788e:	f003 0301 	and.w	r3, r3, #1
 8007892:	2b00      	cmp	r3, #0
 8007894:	d023      	beq.n	80078de <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800789c:	b2db      	uxtb	r3, r3
 800789e:	2b03      	cmp	r3, #3
 80078a0:	d011      	beq.n	80078c6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078a6:	f043 0204 	orr.w	r2, r3, #4
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078ae:	2300      	movs	r3, #0
 80078b0:	617b      	str	r3, [r7, #20]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	68db      	ldr	r3, [r3, #12]
 80078b8:	617b      	str	r3, [r7, #20]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	617b      	str	r3, [r7, #20]
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	e00b      	b.n	80078de <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078c6:	2300      	movs	r3, #0
 80078c8:	613b      	str	r3, [r7, #16]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	613b      	str	r3, [r7, #16]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	613b      	str	r3, [r7, #16]
 80078da:	693b      	ldr	r3, [r7, #16]
        return;
 80078dc:	e082      	b.n	80079e4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80078de:	69bb      	ldr	r3, [r7, #24]
 80078e0:	095b      	lsrs	r3, r3, #5
 80078e2:	f003 0301 	and.w	r3, r3, #1
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d014      	beq.n	8007914 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ee:	f043 0201 	orr.w	r2, r3, #1
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80078f6:	2300      	movs	r3, #0
 80078f8:	60fb      	str	r3, [r7, #12]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	60fb      	str	r3, [r7, #12]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007910:	601a      	str	r2, [r3, #0]
 8007912:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	0a1b      	lsrs	r3, r3, #8
 8007918:	f003 0301 	and.w	r3, r3, #1
 800791c:	2b00      	cmp	r3, #0
 800791e:	d00c      	beq.n	800793a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007924:	f043 0208 	orr.w	r2, r3, #8
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800792c:	2300      	movs	r3, #0
 800792e:	60bb      	str	r3, [r7, #8]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	60bb      	str	r3, [r7, #8]
 8007938:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800793e:	2b00      	cmp	r3, #0
 8007940:	d04f      	beq.n	80079e2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	685a      	ldr	r2, [r3, #4]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007950:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2201      	movs	r2, #1
 8007956:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800795a:	69fb      	ldr	r3, [r7, #28]
 800795c:	f003 0302 	and.w	r3, r3, #2
 8007960:	2b00      	cmp	r3, #0
 8007962:	d104      	bne.n	800796e <HAL_SPI_IRQHandler+0x17e>
 8007964:	69fb      	ldr	r3, [r7, #28]
 8007966:	f003 0301 	and.w	r3, r3, #1
 800796a:	2b00      	cmp	r3, #0
 800796c:	d034      	beq.n	80079d8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	685a      	ldr	r2, [r3, #4]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f022 0203 	bic.w	r2, r2, #3
 800797c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007982:	2b00      	cmp	r3, #0
 8007984:	d011      	beq.n	80079aa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800798a:	4a18      	ldr	r2, [pc, #96]	; (80079ec <HAL_SPI_IRQHandler+0x1fc>)
 800798c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007992:	4618      	mov	r0, r3
 8007994:	f7fb fcec 	bl	8003370 <HAL_DMA_Abort_IT>
 8007998:	4603      	mov	r3, r0
 800799a:	2b00      	cmp	r3, #0
 800799c:	d005      	beq.n	80079aa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d016      	beq.n	80079e0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079b6:	4a0d      	ldr	r2, [pc, #52]	; (80079ec <HAL_SPI_IRQHandler+0x1fc>)
 80079b8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079be:	4618      	mov	r0, r3
 80079c0:	f7fb fcd6 	bl	8003370 <HAL_DMA_Abort_IT>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00a      	beq.n	80079e0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80079d6:	e003      	b.n	80079e0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f000 f809 	bl	80079f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80079de:	e000      	b.n	80079e2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80079e0:	bf00      	nop
    return;
 80079e2:	bf00      	nop
  }
}
 80079e4:	3720      	adds	r7, #32
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	08007a05 	.word	0x08007a05

080079f0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80079f8:	bf00      	nop
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b084      	sub	sp, #16
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a10:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2200      	movs	r2, #0
 8007a16:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007a1e:	68f8      	ldr	r0, [r7, #12]
 8007a20:	f7ff ffe6 	bl	80079f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007a24:	bf00      	nop
 8007a26:	3710      	adds	r7, #16
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b088      	sub	sp, #32
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	603b      	str	r3, [r7, #0]
 8007a38:	4613      	mov	r3, r2
 8007a3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007a3c:	f7fb faaa 	bl	8002f94 <HAL_GetTick>
 8007a40:	4602      	mov	r2, r0
 8007a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a44:	1a9b      	subs	r3, r3, r2
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	4413      	add	r3, r2
 8007a4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007a4c:	f7fb faa2 	bl	8002f94 <HAL_GetTick>
 8007a50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007a52:	4b39      	ldr	r3, [pc, #228]	; (8007b38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	015b      	lsls	r3, r3, #5
 8007a58:	0d1b      	lsrs	r3, r3, #20
 8007a5a:	69fa      	ldr	r2, [r7, #28]
 8007a5c:	fb02 f303 	mul.w	r3, r2, r3
 8007a60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a62:	e054      	b.n	8007b0e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a6a:	d050      	beq.n	8007b0e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007a6c:	f7fb fa92 	bl	8002f94 <HAL_GetTick>
 8007a70:	4602      	mov	r2, r0
 8007a72:	69bb      	ldr	r3, [r7, #24]
 8007a74:	1ad3      	subs	r3, r2, r3
 8007a76:	69fa      	ldr	r2, [r7, #28]
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d902      	bls.n	8007a82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007a7c:	69fb      	ldr	r3, [r7, #28]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d13d      	bne.n	8007afe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	685a      	ldr	r2, [r3, #4]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007a90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a9a:	d111      	bne.n	8007ac0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007aa4:	d004      	beq.n	8007ab0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007aae:	d107      	bne.n	8007ac0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	681a      	ldr	r2, [r3, #0]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007abe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ac4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ac8:	d10f      	bne.n	8007aea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ad8:	601a      	str	r2, [r3, #0]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681a      	ldr	r2, [r3, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ae8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2201      	movs	r2, #1
 8007aee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	2200      	movs	r2, #0
 8007af6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007afa:	2303      	movs	r3, #3
 8007afc:	e017      	b.n	8007b2e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d101      	bne.n	8007b08 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007b04:	2300      	movs	r3, #0
 8007b06:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	689a      	ldr	r2, [r3, #8]
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	4013      	ands	r3, r2
 8007b18:	68ba      	ldr	r2, [r7, #8]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	bf0c      	ite	eq
 8007b1e:	2301      	moveq	r3, #1
 8007b20:	2300      	movne	r3, #0
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	461a      	mov	r2, r3
 8007b26:	79fb      	ldrb	r3, [r7, #7]
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d19b      	bne.n	8007a64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007b2c:	2300      	movs	r3, #0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3720      	adds	r7, #32
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	20000018 	.word	0x20000018

08007b3c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b088      	sub	sp, #32
 8007b40:	af02      	add	r7, sp, #8
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007b48:	4b1b      	ldr	r3, [pc, #108]	; (8007bb8 <SPI_EndRxTxTransaction+0x7c>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a1b      	ldr	r2, [pc, #108]	; (8007bbc <SPI_EndRxTxTransaction+0x80>)
 8007b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b52:	0d5b      	lsrs	r3, r3, #21
 8007b54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007b58:	fb02 f303 	mul.w	r3, r2, r3
 8007b5c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	685b      	ldr	r3, [r3, #4]
 8007b62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007b66:	d112      	bne.n	8007b8e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	9300      	str	r3, [sp, #0]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	2180      	movs	r1, #128	; 0x80
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f7ff ff5a 	bl	8007a2c <SPI_WaitFlagStateUntilTimeout>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d016      	beq.n	8007bac <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b82:	f043 0220 	orr.w	r2, r3, #32
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007b8a:	2303      	movs	r3, #3
 8007b8c:	e00f      	b.n	8007bae <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d00a      	beq.n	8007baa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	3b01      	subs	r3, #1
 8007b98:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ba4:	2b80      	cmp	r3, #128	; 0x80
 8007ba6:	d0f2      	beq.n	8007b8e <SPI_EndRxTxTransaction+0x52>
 8007ba8:	e000      	b.n	8007bac <SPI_EndRxTxTransaction+0x70>
        break;
 8007baa:	bf00      	nop
  }

  return HAL_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3718      	adds	r7, #24
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}
 8007bb6:	bf00      	nop
 8007bb8:	20000018 	.word	0x20000018
 8007bbc:	165e9f81 	.word	0x165e9f81

08007bc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b082      	sub	sp, #8
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d101      	bne.n	8007bd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e0a7      	b.n	8007d22 <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a55      	ldr	r2, [pc, #340]	; (8007d2c <HAL_TIM_Base_Init+0x16c>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d027      	beq.n	8007c2c <HAL_TIM_Base_Init+0x6c>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007be4:	d022      	beq.n	8007c2c <HAL_TIM_Base_Init+0x6c>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a51      	ldr	r2, [pc, #324]	; (8007d30 <HAL_TIM_Base_Init+0x170>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d01d      	beq.n	8007c2c <HAL_TIM_Base_Init+0x6c>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a4f      	ldr	r2, [pc, #316]	; (8007d34 <HAL_TIM_Base_Init+0x174>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d018      	beq.n	8007c2c <HAL_TIM_Base_Init+0x6c>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a4e      	ldr	r2, [pc, #312]	; (8007d38 <HAL_TIM_Base_Init+0x178>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d013      	beq.n	8007c2c <HAL_TIM_Base_Init+0x6c>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a4c      	ldr	r2, [pc, #304]	; (8007d3c <HAL_TIM_Base_Init+0x17c>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d00e      	beq.n	8007c2c <HAL_TIM_Base_Init+0x6c>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a4b      	ldr	r2, [pc, #300]	; (8007d40 <HAL_TIM_Base_Init+0x180>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d009      	beq.n	8007c2c <HAL_TIM_Base_Init+0x6c>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a49      	ldr	r2, [pc, #292]	; (8007d44 <HAL_TIM_Base_Init+0x184>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d004      	beq.n	8007c2c <HAL_TIM_Base_Init+0x6c>
 8007c22:	f240 1113 	movw	r1, #275	; 0x113
 8007c26:	4848      	ldr	r0, [pc, #288]	; (8007d48 <HAL_TIM_Base_Init+0x188>)
 8007c28:	f7fa f863 	bl	8001cf2 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	689b      	ldr	r3, [r3, #8]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d014      	beq.n	8007c5e <HAL_TIM_Base_Init+0x9e>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	2b10      	cmp	r3, #16
 8007c3a:	d010      	beq.n	8007c5e <HAL_TIM_Base_Init+0x9e>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	2b20      	cmp	r3, #32
 8007c42:	d00c      	beq.n	8007c5e <HAL_TIM_Base_Init+0x9e>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	2b40      	cmp	r3, #64	; 0x40
 8007c4a:	d008      	beq.n	8007c5e <HAL_TIM_Base_Init+0x9e>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	2b60      	cmp	r3, #96	; 0x60
 8007c52:	d004      	beq.n	8007c5e <HAL_TIM_Base_Init+0x9e>
 8007c54:	f44f 718a 	mov.w	r1, #276	; 0x114
 8007c58:	483b      	ldr	r0, [pc, #236]	; (8007d48 <HAL_TIM_Base_Init+0x188>)
 8007c5a:	f7fa f84a 	bl	8001cf2 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d00e      	beq.n	8007c84 <HAL_TIM_Base_Init+0xc4>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	691b      	ldr	r3, [r3, #16]
 8007c6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c6e:	d009      	beq.n	8007c84 <HAL_TIM_Base_Init+0xc4>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	691b      	ldr	r3, [r3, #16]
 8007c74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c78:	d004      	beq.n	8007c84 <HAL_TIM_Base_Init+0xc4>
 8007c7a:	f240 1115 	movw	r1, #277	; 0x115
 8007c7e:	4832      	ldr	r0, [pc, #200]	; (8007d48 <HAL_TIM_Base_Init+0x188>)
 8007c80:	f7fa f837 	bl	8001cf2 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	699b      	ldr	r3, [r3, #24]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d008      	beq.n	8007c9e <HAL_TIM_Base_Init+0xde>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	699b      	ldr	r3, [r3, #24]
 8007c90:	2b80      	cmp	r3, #128	; 0x80
 8007c92:	d004      	beq.n	8007c9e <HAL_TIM_Base_Init+0xde>
 8007c94:	f44f 718b 	mov.w	r1, #278	; 0x116
 8007c98:	482b      	ldr	r0, [pc, #172]	; (8007d48 <HAL_TIM_Base_Init+0x188>)
 8007c9a:	f7fa f82a 	bl	8001cf2 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d106      	bne.n	8007cb8 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f7fa fadc 	bl	8002270 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2202      	movs	r2, #2
 8007cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681a      	ldr	r2, [r3, #0]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	3304      	adds	r3, #4
 8007cc8:	4619      	mov	r1, r3
 8007cca:	4610      	mov	r0, r2
 8007ccc:	f000 fa00 	bl	80080d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2201      	movs	r2, #1
 8007cec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2201      	movs	r2, #1
 8007d04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d20:	2300      	movs	r3, #0
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3708      	adds	r7, #8
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	40010000 	.word	0x40010000
 8007d30:	40000400 	.word	0x40000400
 8007d34:	40000800 	.word	0x40000800
 8007d38:	40000c00 	.word	0x40000c00
 8007d3c:	40014000 	.word	0x40014000
 8007d40:	40014400 	.word	0x40014400
 8007d44:	40014800 	.word	0x40014800
 8007d48:	08012fd8 	.word	0x08012fd8

08007d4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a3d      	ldr	r2, [pc, #244]	; (8007e50 <HAL_TIM_Base_Start_IT+0x104>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d027      	beq.n	8007dae <HAL_TIM_Base_Start_IT+0x62>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d66:	d022      	beq.n	8007dae <HAL_TIM_Base_Start_IT+0x62>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a39      	ldr	r2, [pc, #228]	; (8007e54 <HAL_TIM_Base_Start_IT+0x108>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d01d      	beq.n	8007dae <HAL_TIM_Base_Start_IT+0x62>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a38      	ldr	r2, [pc, #224]	; (8007e58 <HAL_TIM_Base_Start_IT+0x10c>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d018      	beq.n	8007dae <HAL_TIM_Base_Start_IT+0x62>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a36      	ldr	r2, [pc, #216]	; (8007e5c <HAL_TIM_Base_Start_IT+0x110>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d013      	beq.n	8007dae <HAL_TIM_Base_Start_IT+0x62>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a35      	ldr	r2, [pc, #212]	; (8007e60 <HAL_TIM_Base_Start_IT+0x114>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d00e      	beq.n	8007dae <HAL_TIM_Base_Start_IT+0x62>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a33      	ldr	r2, [pc, #204]	; (8007e64 <HAL_TIM_Base_Start_IT+0x118>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d009      	beq.n	8007dae <HAL_TIM_Base_Start_IT+0x62>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a32      	ldr	r2, [pc, #200]	; (8007e68 <HAL_TIM_Base_Start_IT+0x11c>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d004      	beq.n	8007dae <HAL_TIM_Base_Start_IT+0x62>
 8007da4:	f240 11cf 	movw	r1, #463	; 0x1cf
 8007da8:	4830      	ldr	r0, [pc, #192]	; (8007e6c <HAL_TIM_Base_Start_IT+0x120>)
 8007daa:	f7f9 ffa2 	bl	8001cf2 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007db4:	b2db      	uxtb	r3, r3
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d001      	beq.n	8007dbe <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e044      	b.n	8007e48 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2202      	movs	r2, #2
 8007dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	68da      	ldr	r2, [r3, #12]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f042 0201 	orr.w	r2, r2, #1
 8007dd4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4a1d      	ldr	r2, [pc, #116]	; (8007e50 <HAL_TIM_Base_Start_IT+0x104>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d018      	beq.n	8007e12 <HAL_TIM_Base_Start_IT+0xc6>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007de8:	d013      	beq.n	8007e12 <HAL_TIM_Base_Start_IT+0xc6>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a19      	ldr	r2, [pc, #100]	; (8007e54 <HAL_TIM_Base_Start_IT+0x108>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d00e      	beq.n	8007e12 <HAL_TIM_Base_Start_IT+0xc6>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a17      	ldr	r2, [pc, #92]	; (8007e58 <HAL_TIM_Base_Start_IT+0x10c>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d009      	beq.n	8007e12 <HAL_TIM_Base_Start_IT+0xc6>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a16      	ldr	r2, [pc, #88]	; (8007e5c <HAL_TIM_Base_Start_IT+0x110>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d004      	beq.n	8007e12 <HAL_TIM_Base_Start_IT+0xc6>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a14      	ldr	r2, [pc, #80]	; (8007e60 <HAL_TIM_Base_Start_IT+0x114>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d111      	bne.n	8007e36 <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	f003 0307 	and.w	r3, r3, #7
 8007e1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2b06      	cmp	r3, #6
 8007e22:	d010      	beq.n	8007e46 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f042 0201 	orr.w	r2, r2, #1
 8007e32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e34:	e007      	b.n	8007e46 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f042 0201 	orr.w	r2, r2, #1
 8007e44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e46:	2300      	movs	r3, #0
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3710      	adds	r7, #16
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	40010000 	.word	0x40010000
 8007e54:	40000400 	.word	0x40000400
 8007e58:	40000800 	.word	0x40000800
 8007e5c:	40000c00 	.word	0x40000c00
 8007e60:	40014000 	.word	0x40014000
 8007e64:	40014400 	.word	0x40014400
 8007e68:	40014800 	.word	0x40014800
 8007e6c:	08012fd8 	.word	0x08012fd8

08007e70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	691b      	ldr	r3, [r3, #16]
 8007e7e:	f003 0302 	and.w	r3, r3, #2
 8007e82:	2b02      	cmp	r3, #2
 8007e84:	d122      	bne.n	8007ecc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	f003 0302 	and.w	r3, r3, #2
 8007e90:	2b02      	cmp	r3, #2
 8007e92:	d11b      	bne.n	8007ecc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f06f 0202 	mvn.w	r2, #2
 8007e9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2201      	movs	r2, #1
 8007ea2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	699b      	ldr	r3, [r3, #24]
 8007eaa:	f003 0303 	and.w	r3, r3, #3
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d003      	beq.n	8007eba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 f8ee 	bl	8008094 <HAL_TIM_IC_CaptureCallback>
 8007eb8:	e005      	b.n	8007ec6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 f8e0 	bl	8008080 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 f8f1 	bl	80080a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	691b      	ldr	r3, [r3, #16]
 8007ed2:	f003 0304 	and.w	r3, r3, #4
 8007ed6:	2b04      	cmp	r3, #4
 8007ed8:	d122      	bne.n	8007f20 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	f003 0304 	and.w	r3, r3, #4
 8007ee4:	2b04      	cmp	r3, #4
 8007ee6:	d11b      	bne.n	8007f20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f06f 0204 	mvn.w	r2, #4
 8007ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2202      	movs	r2, #2
 8007ef6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	699b      	ldr	r3, [r3, #24]
 8007efe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d003      	beq.n	8007f0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f000 f8c4 	bl	8008094 <HAL_TIM_IC_CaptureCallback>
 8007f0c:	e005      	b.n	8007f1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 f8b6 	bl	8008080 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 f8c7 	bl	80080a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	691b      	ldr	r3, [r3, #16]
 8007f26:	f003 0308 	and.w	r3, r3, #8
 8007f2a:	2b08      	cmp	r3, #8
 8007f2c:	d122      	bne.n	8007f74 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	68db      	ldr	r3, [r3, #12]
 8007f34:	f003 0308 	and.w	r3, r3, #8
 8007f38:	2b08      	cmp	r3, #8
 8007f3a:	d11b      	bne.n	8007f74 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f06f 0208 	mvn.w	r2, #8
 8007f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2204      	movs	r2, #4
 8007f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	69db      	ldr	r3, [r3, #28]
 8007f52:	f003 0303 	and.w	r3, r3, #3
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d003      	beq.n	8007f62 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 f89a 	bl	8008094 <HAL_TIM_IC_CaptureCallback>
 8007f60:	e005      	b.n	8007f6e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 f88c 	bl	8008080 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 f89d 	bl	80080a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	691b      	ldr	r3, [r3, #16]
 8007f7a:	f003 0310 	and.w	r3, r3, #16
 8007f7e:	2b10      	cmp	r3, #16
 8007f80:	d122      	bne.n	8007fc8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	f003 0310 	and.w	r3, r3, #16
 8007f8c:	2b10      	cmp	r3, #16
 8007f8e:	d11b      	bne.n	8007fc8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f06f 0210 	mvn.w	r2, #16
 8007f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2208      	movs	r2, #8
 8007f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	69db      	ldr	r3, [r3, #28]
 8007fa6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d003      	beq.n	8007fb6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 f870 	bl	8008094 <HAL_TIM_IC_CaptureCallback>
 8007fb4:	e005      	b.n	8007fc2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f862 	bl	8008080 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f000 f873 	bl	80080a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	691b      	ldr	r3, [r3, #16]
 8007fce:	f003 0301 	and.w	r3, r3, #1
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	d10e      	bne.n	8007ff4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68db      	ldr	r3, [r3, #12]
 8007fdc:	f003 0301 	and.w	r3, r3, #1
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d107      	bne.n	8007ff4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f06f 0201 	mvn.w	r2, #1
 8007fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f7f9 fe68 	bl	8001cc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	691b      	ldr	r3, [r3, #16]
 8007ffa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ffe:	2b80      	cmp	r3, #128	; 0x80
 8008000:	d10e      	bne.n	8008020 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	68db      	ldr	r3, [r3, #12]
 8008008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800800c:	2b80      	cmp	r3, #128	; 0x80
 800800e:	d107      	bne.n	8008020 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f000 f8e2 	bl	80081e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	691b      	ldr	r3, [r3, #16]
 8008026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800802a:	2b40      	cmp	r3, #64	; 0x40
 800802c:	d10e      	bne.n	800804c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	68db      	ldr	r3, [r3, #12]
 8008034:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008038:	2b40      	cmp	r3, #64	; 0x40
 800803a:	d107      	bne.n	800804c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 f838 	bl	80080bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	691b      	ldr	r3, [r3, #16]
 8008052:	f003 0320 	and.w	r3, r3, #32
 8008056:	2b20      	cmp	r3, #32
 8008058:	d10e      	bne.n	8008078 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	f003 0320 	and.w	r3, r3, #32
 8008064:	2b20      	cmp	r3, #32
 8008066:	d107      	bne.n	8008078 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f06f 0220 	mvn.w	r2, #32
 8008070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 f8ac 	bl	80081d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008078:	bf00      	nop
 800807a:	3708      	adds	r7, #8
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008080:	b480      	push	{r7}
 8008082:	b083      	sub	sp, #12
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008088:	bf00      	nop
 800808a:	370c      	adds	r7, #12
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr

08008094 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008094:	b480      	push	{r7}
 8008096:	b083      	sub	sp, #12
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800809c:	bf00      	nop
 800809e:	370c      	adds	r7, #12
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr

080080a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80080b0:	bf00      	nop
 80080b2:	370c      	adds	r7, #12
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr

080080bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80080c4:	bf00      	nop
 80080c6:	370c      	adds	r7, #12
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b085      	sub	sp, #20
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
 80080d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	4a34      	ldr	r2, [pc, #208]	; (80081b4 <TIM_Base_SetConfig+0xe4>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d00f      	beq.n	8008108 <TIM_Base_SetConfig+0x38>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080ee:	d00b      	beq.n	8008108 <TIM_Base_SetConfig+0x38>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4a31      	ldr	r2, [pc, #196]	; (80081b8 <TIM_Base_SetConfig+0xe8>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d007      	beq.n	8008108 <TIM_Base_SetConfig+0x38>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	4a30      	ldr	r2, [pc, #192]	; (80081bc <TIM_Base_SetConfig+0xec>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d003      	beq.n	8008108 <TIM_Base_SetConfig+0x38>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4a2f      	ldr	r2, [pc, #188]	; (80081c0 <TIM_Base_SetConfig+0xf0>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d108      	bne.n	800811a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800810e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	68fa      	ldr	r2, [r7, #12]
 8008116:	4313      	orrs	r3, r2
 8008118:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4a25      	ldr	r2, [pc, #148]	; (80081b4 <TIM_Base_SetConfig+0xe4>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d01b      	beq.n	800815a <TIM_Base_SetConfig+0x8a>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008128:	d017      	beq.n	800815a <TIM_Base_SetConfig+0x8a>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	4a22      	ldr	r2, [pc, #136]	; (80081b8 <TIM_Base_SetConfig+0xe8>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d013      	beq.n	800815a <TIM_Base_SetConfig+0x8a>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	4a21      	ldr	r2, [pc, #132]	; (80081bc <TIM_Base_SetConfig+0xec>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d00f      	beq.n	800815a <TIM_Base_SetConfig+0x8a>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	4a20      	ldr	r2, [pc, #128]	; (80081c0 <TIM_Base_SetConfig+0xf0>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d00b      	beq.n	800815a <TIM_Base_SetConfig+0x8a>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	4a1f      	ldr	r2, [pc, #124]	; (80081c4 <TIM_Base_SetConfig+0xf4>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d007      	beq.n	800815a <TIM_Base_SetConfig+0x8a>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	4a1e      	ldr	r2, [pc, #120]	; (80081c8 <TIM_Base_SetConfig+0xf8>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d003      	beq.n	800815a <TIM_Base_SetConfig+0x8a>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	4a1d      	ldr	r2, [pc, #116]	; (80081cc <TIM_Base_SetConfig+0xfc>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d108      	bne.n	800816c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008160:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	4313      	orrs	r3, r2
 800816a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	695b      	ldr	r3, [r3, #20]
 8008176:	4313      	orrs	r3, r2
 8008178:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	68fa      	ldr	r2, [r7, #12]
 800817e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	689a      	ldr	r2, [r3, #8]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	4a08      	ldr	r2, [pc, #32]	; (80081b4 <TIM_Base_SetConfig+0xe4>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d103      	bne.n	80081a0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	691a      	ldr	r2, [r3, #16]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	615a      	str	r2, [r3, #20]
}
 80081a6:	bf00      	nop
 80081a8:	3714      	adds	r7, #20
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr
 80081b2:	bf00      	nop
 80081b4:	40010000 	.word	0x40010000
 80081b8:	40000400 	.word	0x40000400
 80081bc:	40000800 	.word	0x40000800
 80081c0:	40000c00 	.word	0x40000c00
 80081c4:	40014000 	.word	0x40014000
 80081c8:	40014400 	.word	0x40014400
 80081cc:	40014800 	.word	0x40014800

080081d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081d0:	b480      	push	{r7}
 80081d2:	b083      	sub	sp, #12
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081d8:	bf00      	nop
 80081da:	370c      	adds	r7, #12
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr

080081e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80081ec:	bf00      	nop
 80081ee:	370c      	adds	r7, #12
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b082      	sub	sp, #8
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d101      	bne.n	800820a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	e0a0      	b.n	800834c <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	699b      	ldr	r3, [r3, #24]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d02c      	beq.n	800826c <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4a4f      	ldr	r2, [pc, #316]	; (8008354 <HAL_UART_Init+0x15c>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d00e      	beq.n	800823a <HAL_UART_Init+0x42>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a4d      	ldr	r2, [pc, #308]	; (8008358 <HAL_UART_Init+0x160>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d009      	beq.n	800823a <HAL_UART_Init+0x42>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a4c      	ldr	r2, [pc, #304]	; (800835c <HAL_UART_Init+0x164>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d004      	beq.n	800823a <HAL_UART_Init+0x42>
 8008230:	f240 1173 	movw	r1, #371	; 0x173
 8008234:	484a      	ldr	r0, [pc, #296]	; (8008360 <HAL_UART_Init+0x168>)
 8008236:	f7f9 fd5c 	bl	8001cf2 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	699b      	ldr	r3, [r3, #24]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d028      	beq.n	8008294 <HAL_UART_Init+0x9c>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	699b      	ldr	r3, [r3, #24]
 8008246:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800824a:	d023      	beq.n	8008294 <HAL_UART_Init+0x9c>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	699b      	ldr	r3, [r3, #24]
 8008250:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008254:	d01e      	beq.n	8008294 <HAL_UART_Init+0x9c>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	699b      	ldr	r3, [r3, #24]
 800825a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800825e:	d019      	beq.n	8008294 <HAL_UART_Init+0x9c>
 8008260:	f44f 71ba 	mov.w	r1, #372	; 0x174
 8008264:	483e      	ldr	r0, [pc, #248]	; (8008360 <HAL_UART_Init+0x168>)
 8008266:	f7f9 fd44 	bl	8001cf2 <assert_failed>
 800826a:	e013      	b.n	8008294 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a38      	ldr	r2, [pc, #224]	; (8008354 <HAL_UART_Init+0x15c>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d00e      	beq.n	8008294 <HAL_UART_Init+0x9c>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a37      	ldr	r2, [pc, #220]	; (8008358 <HAL_UART_Init+0x160>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d009      	beq.n	8008294 <HAL_UART_Init+0x9c>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a35      	ldr	r2, [pc, #212]	; (800835c <HAL_UART_Init+0x164>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d004      	beq.n	8008294 <HAL_UART_Init+0x9c>
 800828a:	f44f 71bc 	mov.w	r1, #376	; 0x178
 800828e:	4834      	ldr	r0, [pc, #208]	; (8008360 <HAL_UART_Init+0x168>)
 8008290:	f7f9 fd2f 	bl	8001cf2 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d009      	beq.n	80082b0 <HAL_UART_Init+0xb8>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082a4:	d004      	beq.n	80082b0 <HAL_UART_Init+0xb8>
 80082a6:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 80082aa:	482d      	ldr	r0, [pc, #180]	; (8008360 <HAL_UART_Init+0x168>)
 80082ac:	f7f9 fd21 	bl	8001cf2 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	69db      	ldr	r3, [r3, #28]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d009      	beq.n	80082cc <HAL_UART_Init+0xd4>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	69db      	ldr	r3, [r3, #28]
 80082bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082c0:	d004      	beq.n	80082cc <HAL_UART_Init+0xd4>
 80082c2:	f240 117b 	movw	r1, #379	; 0x17b
 80082c6:	4826      	ldr	r0, [pc, #152]	; (8008360 <HAL_UART_Init+0x168>)
 80082c8:	f7f9 fd13 	bl	8001cf2 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d106      	bne.n	80082e6 <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f7fa f817 	bl	8002314 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2224      	movs	r2, #36	; 0x24
 80082ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68da      	ldr	r2, [r3, #12]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80082fc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 fde6 	bl	8008ed0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	691a      	ldr	r2, [r3, #16]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008312:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	695a      	ldr	r2, [r3, #20]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008322:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	68da      	ldr	r2, [r3, #12]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008332:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2220      	movs	r2, #32
 800833e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2220      	movs	r2, #32
 8008346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800834a:	2300      	movs	r3, #0
}
 800834c:	4618      	mov	r0, r3
 800834e:	3708      	adds	r7, #8
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}
 8008354:	40011000 	.word	0x40011000
 8008358:	40004400 	.word	0x40004400
 800835c:	40011400 	.word	0x40011400
 8008360:	0801304c 	.word	0x0801304c

08008364 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b08a      	sub	sp, #40	; 0x28
 8008368:	af02      	add	r7, sp, #8
 800836a:	60f8      	str	r0, [r7, #12]
 800836c:	60b9      	str	r1, [r7, #8]
 800836e:	603b      	str	r3, [r7, #0]
 8008370:	4613      	mov	r3, r2
 8008372:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008374:	2300      	movs	r3, #0
 8008376:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800837e:	b2db      	uxtb	r3, r3
 8008380:	2b20      	cmp	r3, #32
 8008382:	d17c      	bne.n	800847e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d002      	beq.n	8008390 <HAL_UART_Transmit+0x2c>
 800838a:	88fb      	ldrh	r3, [r7, #6]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d101      	bne.n	8008394 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008390:	2301      	movs	r3, #1
 8008392:	e075      	b.n	8008480 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800839a:	2b01      	cmp	r3, #1
 800839c:	d101      	bne.n	80083a2 <HAL_UART_Transmit+0x3e>
 800839e:	2302      	movs	r3, #2
 80083a0:	e06e      	b.n	8008480 <HAL_UART_Transmit+0x11c>
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2201      	movs	r2, #1
 80083a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2200      	movs	r2, #0
 80083ae:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2221      	movs	r2, #33	; 0x21
 80083b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80083b8:	f7fa fdec 	bl	8002f94 <HAL_GetTick>
 80083bc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	88fa      	ldrh	r2, [r7, #6]
 80083c2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	88fa      	ldrh	r2, [r7, #6]
 80083c8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083d2:	d108      	bne.n	80083e6 <HAL_UART_Transmit+0x82>
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	691b      	ldr	r3, [r3, #16]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d104      	bne.n	80083e6 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80083dc:	2300      	movs	r3, #0
 80083de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	61bb      	str	r3, [r7, #24]
 80083e4:	e003      	b.n	80083ee <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80083ea:	2300      	movs	r3, #0
 80083ec:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80083f6:	e02a      	b.n	800844e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	9300      	str	r3, [sp, #0]
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	2200      	movs	r2, #0
 8008400:	2180      	movs	r1, #128	; 0x80
 8008402:	68f8      	ldr	r0, [r7, #12]
 8008404:	f000 fb1e 	bl	8008a44 <UART_WaitOnFlagUntilTimeout>
 8008408:	4603      	mov	r3, r0
 800840a:	2b00      	cmp	r3, #0
 800840c:	d001      	beq.n	8008412 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800840e:	2303      	movs	r3, #3
 8008410:	e036      	b.n	8008480 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008412:	69fb      	ldr	r3, [r7, #28]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d10b      	bne.n	8008430 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008418:	69bb      	ldr	r3, [r7, #24]
 800841a:	881b      	ldrh	r3, [r3, #0]
 800841c:	461a      	mov	r2, r3
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008426:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008428:	69bb      	ldr	r3, [r7, #24]
 800842a:	3302      	adds	r3, #2
 800842c:	61bb      	str	r3, [r7, #24]
 800842e:	e007      	b.n	8008440 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008430:	69fb      	ldr	r3, [r7, #28]
 8008432:	781a      	ldrb	r2, [r3, #0]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800843a:	69fb      	ldr	r3, [r7, #28]
 800843c:	3301      	adds	r3, #1
 800843e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008444:	b29b      	uxth	r3, r3
 8008446:	3b01      	subs	r3, #1
 8008448:	b29a      	uxth	r2, r3
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008452:	b29b      	uxth	r3, r3
 8008454:	2b00      	cmp	r3, #0
 8008456:	d1cf      	bne.n	80083f8 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	9300      	str	r3, [sp, #0]
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	2200      	movs	r2, #0
 8008460:	2140      	movs	r1, #64	; 0x40
 8008462:	68f8      	ldr	r0, [r7, #12]
 8008464:	f000 faee 	bl	8008a44 <UART_WaitOnFlagUntilTimeout>
 8008468:	4603      	mov	r3, r0
 800846a:	2b00      	cmp	r3, #0
 800846c:	d001      	beq.n	8008472 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800846e:	2303      	movs	r3, #3
 8008470:	e006      	b.n	8008480 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2220      	movs	r2, #32
 8008476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800847a:	2300      	movs	r3, #0
 800847c:	e000      	b.n	8008480 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800847e:	2302      	movs	r3, #2
  }
}
 8008480:	4618      	mov	r0, r3
 8008482:	3720      	adds	r7, #32
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	4613      	mov	r3, r2
 8008494:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800849c:	b2db      	uxtb	r3, r3
 800849e:	2b20      	cmp	r3, #32
 80084a0:	d11d      	bne.n	80084de <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d002      	beq.n	80084ae <HAL_UART_Receive_IT+0x26>
 80084a8:	88fb      	ldrh	r3, [r7, #6]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d101      	bne.n	80084b2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80084ae:	2301      	movs	r3, #1
 80084b0:	e016      	b.n	80084e0 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084b8:	2b01      	cmp	r3, #1
 80084ba:	d101      	bne.n	80084c0 <HAL_UART_Receive_IT+0x38>
 80084bc:	2302      	movs	r3, #2
 80084be:	e00f      	b.n	80084e0 <HAL_UART_Receive_IT+0x58>
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2200      	movs	r2, #0
 80084cc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80084ce:	88fb      	ldrh	r3, [r7, #6]
 80084d0:	461a      	mov	r2, r3
 80084d2:	68b9      	ldr	r1, [r7, #8]
 80084d4:	68f8      	ldr	r0, [r7, #12]
 80084d6:	f000 fb23 	bl	8008b20 <UART_Start_Receive_IT>
 80084da:	4603      	mov	r3, r0
 80084dc:	e000      	b.n	80084e0 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80084de:	2302      	movs	r3, #2
  }
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3710      	adds	r7, #16
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}

080084e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b0ba      	sub	sp, #232	; 0xe8
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	695b      	ldr	r3, [r3, #20]
 800850a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800850e:	2300      	movs	r3, #0
 8008510:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008514:	2300      	movs	r3, #0
 8008516:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800851a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800851e:	f003 030f 	and.w	r3, r3, #15
 8008522:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008526:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800852a:	2b00      	cmp	r3, #0
 800852c:	d10f      	bne.n	800854e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800852e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008532:	f003 0320 	and.w	r3, r3, #32
 8008536:	2b00      	cmp	r3, #0
 8008538:	d009      	beq.n	800854e <HAL_UART_IRQHandler+0x66>
 800853a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800853e:	f003 0320 	and.w	r3, r3, #32
 8008542:	2b00      	cmp	r3, #0
 8008544:	d003      	beq.n	800854e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f000 fc07 	bl	8008d5a <UART_Receive_IT>
      return;
 800854c:	e256      	b.n	80089fc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800854e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008552:	2b00      	cmp	r3, #0
 8008554:	f000 80de 	beq.w	8008714 <HAL_UART_IRQHandler+0x22c>
 8008558:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800855c:	f003 0301 	and.w	r3, r3, #1
 8008560:	2b00      	cmp	r3, #0
 8008562:	d106      	bne.n	8008572 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008568:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800856c:	2b00      	cmp	r3, #0
 800856e:	f000 80d1 	beq.w	8008714 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008576:	f003 0301 	and.w	r3, r3, #1
 800857a:	2b00      	cmp	r3, #0
 800857c:	d00b      	beq.n	8008596 <HAL_UART_IRQHandler+0xae>
 800857e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008586:	2b00      	cmp	r3, #0
 8008588:	d005      	beq.n	8008596 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800858e:	f043 0201 	orr.w	r2, r3, #1
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800859a:	f003 0304 	and.w	r3, r3, #4
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00b      	beq.n	80085ba <HAL_UART_IRQHandler+0xd2>
 80085a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80085a6:	f003 0301 	and.w	r3, r3, #1
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d005      	beq.n	80085ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085b2:	f043 0202 	orr.w	r2, r3, #2
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80085ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085be:	f003 0302 	and.w	r3, r3, #2
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d00b      	beq.n	80085de <HAL_UART_IRQHandler+0xf6>
 80085c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80085ca:	f003 0301 	and.w	r3, r3, #1
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d005      	beq.n	80085de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d6:	f043 0204 	orr.w	r2, r3, #4
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80085de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085e2:	f003 0308 	and.w	r3, r3, #8
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d011      	beq.n	800860e <HAL_UART_IRQHandler+0x126>
 80085ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085ee:	f003 0320 	and.w	r3, r3, #32
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d105      	bne.n	8008602 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80085f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80085fa:	f003 0301 	and.w	r3, r3, #1
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d005      	beq.n	800860e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008606:	f043 0208 	orr.w	r2, r3, #8
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008612:	2b00      	cmp	r3, #0
 8008614:	f000 81ed 	beq.w	80089f2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800861c:	f003 0320 	and.w	r3, r3, #32
 8008620:	2b00      	cmp	r3, #0
 8008622:	d008      	beq.n	8008636 <HAL_UART_IRQHandler+0x14e>
 8008624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008628:	f003 0320 	and.w	r3, r3, #32
 800862c:	2b00      	cmp	r3, #0
 800862e:	d002      	beq.n	8008636 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f000 fb92 	bl	8008d5a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	695b      	ldr	r3, [r3, #20]
 800863c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008640:	2b40      	cmp	r3, #64	; 0x40
 8008642:	bf0c      	ite	eq
 8008644:	2301      	moveq	r3, #1
 8008646:	2300      	movne	r3, #0
 8008648:	b2db      	uxtb	r3, r3
 800864a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008652:	f003 0308 	and.w	r3, r3, #8
 8008656:	2b00      	cmp	r3, #0
 8008658:	d103      	bne.n	8008662 <HAL_UART_IRQHandler+0x17a>
 800865a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800865e:	2b00      	cmp	r3, #0
 8008660:	d04f      	beq.n	8008702 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f000 fa9a 	bl	8008b9c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	695b      	ldr	r3, [r3, #20]
 800866e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008672:	2b40      	cmp	r3, #64	; 0x40
 8008674:	d141      	bne.n	80086fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	3314      	adds	r3, #20
 800867c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008680:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008684:	e853 3f00 	ldrex	r3, [r3]
 8008688:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800868c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008690:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008694:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	3314      	adds	r3, #20
 800869e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80086a2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80086a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80086ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80086b2:	e841 2300 	strex	r3, r2, [r1]
 80086b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80086ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1d9      	bne.n	8008676 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d013      	beq.n	80086f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ce:	4a7d      	ldr	r2, [pc, #500]	; (80088c4 <HAL_UART_IRQHandler+0x3dc>)
 80086d0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d6:	4618      	mov	r0, r3
 80086d8:	f7fa fe4a 	bl	8003370 <HAL_DMA_Abort_IT>
 80086dc:	4603      	mov	r3, r0
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d016      	beq.n	8008710 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086e8:	687a      	ldr	r2, [r7, #4]
 80086ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80086ec:	4610      	mov	r0, r2
 80086ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086f0:	e00e      	b.n	8008710 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 f990 	bl	8008a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086f8:	e00a      	b.n	8008710 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 f98c 	bl	8008a18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008700:	e006      	b.n	8008710 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 f988 	bl	8008a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2200      	movs	r2, #0
 800870c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800870e:	e170      	b.n	80089f2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008710:	bf00      	nop
    return;
 8008712:	e16e      	b.n	80089f2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008718:	2b01      	cmp	r3, #1
 800871a:	f040 814a 	bne.w	80089b2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800871e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008722:	f003 0310 	and.w	r3, r3, #16
 8008726:	2b00      	cmp	r3, #0
 8008728:	f000 8143 	beq.w	80089b2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800872c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008730:	f003 0310 	and.w	r3, r3, #16
 8008734:	2b00      	cmp	r3, #0
 8008736:	f000 813c 	beq.w	80089b2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800873a:	2300      	movs	r3, #0
 800873c:	60bb      	str	r3, [r7, #8]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	60bb      	str	r3, [r7, #8]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	60bb      	str	r3, [r7, #8]
 800874e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	695b      	ldr	r3, [r3, #20]
 8008756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800875a:	2b40      	cmp	r3, #64	; 0x40
 800875c:	f040 80b4 	bne.w	80088c8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800876c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008770:	2b00      	cmp	r3, #0
 8008772:	f000 8140 	beq.w	80089f6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800877a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800877e:	429a      	cmp	r2, r3
 8008780:	f080 8139 	bcs.w	80089f6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800878a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008790:	69db      	ldr	r3, [r3, #28]
 8008792:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008796:	f000 8088 	beq.w	80088aa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	330c      	adds	r3, #12
 80087a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80087a8:	e853 3f00 	ldrex	r3, [r3]
 80087ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80087b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80087b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	330c      	adds	r3, #12
 80087c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80087c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80087ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80087d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80087d6:	e841 2300 	strex	r3, r2, [r1]
 80087da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80087de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d1d9      	bne.n	800879a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	3314      	adds	r3, #20
 80087ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80087f0:	e853 3f00 	ldrex	r3, [r3]
 80087f4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80087f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80087f8:	f023 0301 	bic.w	r3, r3, #1
 80087fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	3314      	adds	r3, #20
 8008806:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800880a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800880e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008810:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008812:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008816:	e841 2300 	strex	r3, r2, [r1]
 800881a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800881c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800881e:	2b00      	cmp	r3, #0
 8008820:	d1e1      	bne.n	80087e6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	3314      	adds	r3, #20
 8008828:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800882c:	e853 3f00 	ldrex	r3, [r3]
 8008830:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008832:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008834:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008838:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	3314      	adds	r3, #20
 8008842:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008846:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008848:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800884c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800884e:	e841 2300 	strex	r3, r2, [r1]
 8008852:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008854:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008856:	2b00      	cmp	r3, #0
 8008858:	d1e3      	bne.n	8008822 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2220      	movs	r2, #32
 800885e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2200      	movs	r2, #0
 8008866:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	330c      	adds	r3, #12
 800886e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008870:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008872:	e853 3f00 	ldrex	r3, [r3]
 8008876:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800887a:	f023 0310 	bic.w	r3, r3, #16
 800887e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	330c      	adds	r3, #12
 8008888:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800888c:	65ba      	str	r2, [r7, #88]	; 0x58
 800888e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008890:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008892:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008894:	e841 2300 	strex	r3, r2, [r1]
 8008898:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800889a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800889c:	2b00      	cmp	r3, #0
 800889e:	d1e3      	bne.n	8008868 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a4:	4618      	mov	r0, r3
 80088a6:	f7fa fcf3 	bl	8003290 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80088b2:	b29b      	uxth	r3, r3
 80088b4:	1ad3      	subs	r3, r2, r3
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	4619      	mov	r1, r3
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f000 f8b6 	bl	8008a2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80088c0:	e099      	b.n	80089f6 <HAL_UART_IRQHandler+0x50e>
 80088c2:	bf00      	nop
 80088c4:	08008c63 	.word	0x08008c63
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80088d0:	b29b      	uxth	r3, r3
 80088d2:	1ad3      	subs	r3, r2, r3
 80088d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80088dc:	b29b      	uxth	r3, r3
 80088de:	2b00      	cmp	r3, #0
 80088e0:	f000 808b 	beq.w	80089fa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80088e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	f000 8086 	beq.w	80089fa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	330c      	adds	r3, #12
 80088f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088f8:	e853 3f00 	ldrex	r3, [r3]
 80088fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80088fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008900:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008904:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	330c      	adds	r3, #12
 800890e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008912:	647a      	str	r2, [r7, #68]	; 0x44
 8008914:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008916:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008918:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800891a:	e841 2300 	strex	r3, r2, [r1]
 800891e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008920:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1e3      	bne.n	80088ee <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	3314      	adds	r3, #20
 800892c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800892e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008930:	e853 3f00 	ldrex	r3, [r3]
 8008934:	623b      	str	r3, [r7, #32]
   return(result);
 8008936:	6a3b      	ldr	r3, [r7, #32]
 8008938:	f023 0301 	bic.w	r3, r3, #1
 800893c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	3314      	adds	r3, #20
 8008946:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800894a:	633a      	str	r2, [r7, #48]	; 0x30
 800894c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008950:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008952:	e841 2300 	strex	r3, r2, [r1]
 8008956:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800895a:	2b00      	cmp	r3, #0
 800895c:	d1e3      	bne.n	8008926 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2220      	movs	r2, #32
 8008962:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2200      	movs	r2, #0
 800896a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	330c      	adds	r3, #12
 8008972:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	e853 3f00 	ldrex	r3, [r3]
 800897a:	60fb      	str	r3, [r7, #12]
   return(result);
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f023 0310 	bic.w	r3, r3, #16
 8008982:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	330c      	adds	r3, #12
 800898c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008990:	61fa      	str	r2, [r7, #28]
 8008992:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008994:	69b9      	ldr	r1, [r7, #24]
 8008996:	69fa      	ldr	r2, [r7, #28]
 8008998:	e841 2300 	strex	r3, r2, [r1]
 800899c:	617b      	str	r3, [r7, #20]
   return(result);
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d1e3      	bne.n	800896c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80089a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80089a8:	4619      	mov	r1, r3
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 f83e 	bl	8008a2c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80089b0:	e023      	b.n	80089fa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80089b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d009      	beq.n	80089d2 <HAL_UART_IRQHandler+0x4ea>
 80089be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d003      	beq.n	80089d2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 f95d 	bl	8008c8a <UART_Transmit_IT>
    return;
 80089d0:	e014      	b.n	80089fc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80089d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00e      	beq.n	80089fc <HAL_UART_IRQHandler+0x514>
 80089de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80089e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d008      	beq.n	80089fc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 f99d 	bl	8008d2a <UART_EndTransmit_IT>
    return;
 80089f0:	e004      	b.n	80089fc <HAL_UART_IRQHandler+0x514>
    return;
 80089f2:	bf00      	nop
 80089f4:	e002      	b.n	80089fc <HAL_UART_IRQHandler+0x514>
      return;
 80089f6:	bf00      	nop
 80089f8:	e000      	b.n	80089fc <HAL_UART_IRQHandler+0x514>
      return;
 80089fa:	bf00      	nop
  }
}
 80089fc:	37e8      	adds	r7, #232	; 0xe8
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}
 8008a02:	bf00      	nop

08008a04 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b083      	sub	sp, #12
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008a0c:	bf00      	nop
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008a20:	bf00      	nop
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
 8008a34:	460b      	mov	r3, r1
 8008a36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a38:	bf00      	nop
 8008a3a:	370c      	adds	r7, #12
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b090      	sub	sp, #64	; 0x40
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	603b      	str	r3, [r7, #0]
 8008a50:	4613      	mov	r3, r2
 8008a52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a54:	e050      	b.n	8008af8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a5c:	d04c      	beq.n	8008af8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008a5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d007      	beq.n	8008a74 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a64:	f7fa fa96 	bl	8002f94 <HAL_GetTick>
 8008a68:	4602      	mov	r2, r0
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	1ad3      	subs	r3, r2, r3
 8008a6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a70:	429a      	cmp	r2, r3
 8008a72:	d241      	bcs.n	8008af8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	330c      	adds	r3, #12
 8008a7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a7e:	e853 3f00 	ldrex	r3, [r3]
 8008a82:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a86:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008a8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	330c      	adds	r3, #12
 8008a92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008a94:	637a      	str	r2, [r7, #52]	; 0x34
 8008a96:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008a9c:	e841 2300 	strex	r3, r2, [r1]
 8008aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d1e5      	bne.n	8008a74 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	3314      	adds	r3, #20
 8008aae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	e853 3f00 	ldrex	r3, [r3]
 8008ab6:	613b      	str	r3, [r7, #16]
   return(result);
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	f023 0301 	bic.w	r3, r3, #1
 8008abe:	63bb      	str	r3, [r7, #56]	; 0x38
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	3314      	adds	r3, #20
 8008ac6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ac8:	623a      	str	r2, [r7, #32]
 8008aca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008acc:	69f9      	ldr	r1, [r7, #28]
 8008ace:	6a3a      	ldr	r2, [r7, #32]
 8008ad0:	e841 2300 	strex	r3, r2, [r1]
 8008ad4:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ad6:	69bb      	ldr	r3, [r7, #24]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1e5      	bne.n	8008aa8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2220      	movs	r2, #32
 8008ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2220      	movs	r2, #32
 8008ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2200      	movs	r2, #0
 8008af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008af4:	2303      	movs	r3, #3
 8008af6:	e00f      	b.n	8008b18 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	4013      	ands	r3, r2
 8008b02:	68ba      	ldr	r2, [r7, #8]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	bf0c      	ite	eq
 8008b08:	2301      	moveq	r3, #1
 8008b0a:	2300      	movne	r3, #0
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	461a      	mov	r2, r3
 8008b10:	79fb      	ldrb	r3, [r7, #7]
 8008b12:	429a      	cmp	r2, r3
 8008b14:	d09f      	beq.n	8008a56 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008b16:	2300      	movs	r3, #0
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3740      	adds	r7, #64	; 0x40
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}

08008b20 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b085      	sub	sp, #20
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	60f8      	str	r0, [r7, #12]
 8008b28:	60b9      	str	r1, [r7, #8]
 8008b2a:	4613      	mov	r3, r2
 8008b2c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	68ba      	ldr	r2, [r7, #8]
 8008b32:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	88fa      	ldrh	r2, [r7, #6]
 8008b38:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	88fa      	ldrh	r2, [r7, #6]
 8008b3e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2200      	movs	r2, #0
 8008b44:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2222      	movs	r2, #34	; 0x22
 8008b4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	2200      	movs	r2, #0
 8008b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	691b      	ldr	r3, [r3, #16]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d007      	beq.n	8008b6e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	68da      	ldr	r2, [r3, #12]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b6c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	695a      	ldr	r2, [r3, #20]
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f042 0201 	orr.w	r2, r2, #1
 8008b7c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	68da      	ldr	r2, [r3, #12]
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f042 0220 	orr.w	r2, r2, #32
 8008b8c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3714      	adds	r7, #20
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr

08008b9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b095      	sub	sp, #84	; 0x54
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	330c      	adds	r3, #12
 8008baa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bae:	e853 3f00 	ldrex	r3, [r3]
 8008bb2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bb6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008bba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	330c      	adds	r3, #12
 8008bc2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008bc4:	643a      	str	r2, [r7, #64]	; 0x40
 8008bc6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008bca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008bcc:	e841 2300 	strex	r3, r2, [r1]
 8008bd0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d1e5      	bne.n	8008ba4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	3314      	adds	r3, #20
 8008bde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be0:	6a3b      	ldr	r3, [r7, #32]
 8008be2:	e853 3f00 	ldrex	r3, [r3]
 8008be6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008be8:	69fb      	ldr	r3, [r7, #28]
 8008bea:	f023 0301 	bic.w	r3, r3, #1
 8008bee:	64bb      	str	r3, [r7, #72]	; 0x48
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	3314      	adds	r3, #20
 8008bf6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bf8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008bfa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bfc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008bfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c00:	e841 2300 	strex	r3, r2, [r1]
 8008c04:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d1e5      	bne.n	8008bd8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d119      	bne.n	8008c48 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	330c      	adds	r3, #12
 8008c1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	e853 3f00 	ldrex	r3, [r3]
 8008c22:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	f023 0310 	bic.w	r3, r3, #16
 8008c2a:	647b      	str	r3, [r7, #68]	; 0x44
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	330c      	adds	r3, #12
 8008c32:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c34:	61ba      	str	r2, [r7, #24]
 8008c36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c38:	6979      	ldr	r1, [r7, #20]
 8008c3a:	69ba      	ldr	r2, [r7, #24]
 8008c3c:	e841 2300 	strex	r3, r2, [r1]
 8008c40:	613b      	str	r3, [r7, #16]
   return(result);
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d1e5      	bne.n	8008c14 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2220      	movs	r2, #32
 8008c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2200      	movs	r2, #0
 8008c54:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008c56:	bf00      	nop
 8008c58:	3754      	adds	r7, #84	; 0x54
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr

08008c62 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c62:	b580      	push	{r7, lr}
 8008c64:	b084      	sub	sp, #16
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c6e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2200      	movs	r2, #0
 8008c74:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c7c:	68f8      	ldr	r0, [r7, #12]
 8008c7e:	f7ff fecb 	bl	8008a18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c82:	bf00      	nop
 8008c84:	3710      	adds	r7, #16
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}

08008c8a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008c8a:	b480      	push	{r7}
 8008c8c:	b085      	sub	sp, #20
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c98:	b2db      	uxtb	r3, r3
 8008c9a:	2b21      	cmp	r3, #33	; 0x21
 8008c9c:	d13e      	bne.n	8008d1c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	689b      	ldr	r3, [r3, #8]
 8008ca2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ca6:	d114      	bne.n	8008cd2 <UART_Transmit_IT+0x48>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	691b      	ldr	r3, [r3, #16]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d110      	bne.n	8008cd2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6a1b      	ldr	r3, [r3, #32]
 8008cb4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	881b      	ldrh	r3, [r3, #0]
 8008cba:	461a      	mov	r2, r3
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cc4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6a1b      	ldr	r3, [r3, #32]
 8008cca:	1c9a      	adds	r2, r3, #2
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	621a      	str	r2, [r3, #32]
 8008cd0:	e008      	b.n	8008ce4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6a1b      	ldr	r3, [r3, #32]
 8008cd6:	1c59      	adds	r1, r3, #1
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	6211      	str	r1, [r2, #32]
 8008cdc:	781a      	ldrb	r2, [r3, #0]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	3b01      	subs	r3, #1
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	687a      	ldr	r2, [r7, #4]
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d10f      	bne.n	8008d18 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	68da      	ldr	r2, [r3, #12]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d06:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	68da      	ldr	r2, [r3, #12]
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d16:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	e000      	b.n	8008d1e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008d1c:	2302      	movs	r3, #2
  }
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3714      	adds	r7, #20
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr

08008d2a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d2a:	b580      	push	{r7, lr}
 8008d2c:	b082      	sub	sp, #8
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	68da      	ldr	r2, [r3, #12]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d40:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2220      	movs	r2, #32
 8008d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f7ff fe5a 	bl	8008a04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008d50:	2300      	movs	r3, #0
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3708      	adds	r7, #8
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}

08008d5a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008d5a:	b580      	push	{r7, lr}
 8008d5c:	b08c      	sub	sp, #48	; 0x30
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d68:	b2db      	uxtb	r3, r3
 8008d6a:	2b22      	cmp	r3, #34	; 0x22
 8008d6c:	f040 80ab 	bne.w	8008ec6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	689b      	ldr	r3, [r3, #8]
 8008d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d78:	d117      	bne.n	8008daa <UART_Receive_IT+0x50>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	691b      	ldr	r3, [r3, #16]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d113      	bne.n	8008daa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008d82:	2300      	movs	r3, #0
 8008d84:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d8a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	b29b      	uxth	r3, r3
 8008d94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d98:	b29a      	uxth	r2, r3
 8008d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d9c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008da2:	1c9a      	adds	r2, r3, #2
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	629a      	str	r2, [r3, #40]	; 0x28
 8008da8:	e026      	b.n	8008df8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dae:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008db0:	2300      	movs	r3, #0
 8008db2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	689b      	ldr	r3, [r3, #8]
 8008db8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dbc:	d007      	beq.n	8008dce <UART_Receive_IT+0x74>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	689b      	ldr	r3, [r3, #8]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d10a      	bne.n	8008ddc <UART_Receive_IT+0x82>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	691b      	ldr	r3, [r3, #16]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d106      	bne.n	8008ddc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	b2da      	uxtb	r2, r3
 8008dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dd8:	701a      	strb	r2, [r3, #0]
 8008dda:	e008      	b.n	8008dee <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008de8:	b2da      	uxtb	r2, r3
 8008dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dec:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008df2:	1c5a      	adds	r2, r3, #1
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008dfc:	b29b      	uxth	r3, r3
 8008dfe:	3b01      	subs	r3, #1
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	4619      	mov	r1, r3
 8008e06:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d15a      	bne.n	8008ec2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	68da      	ldr	r2, [r3, #12]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f022 0220 	bic.w	r2, r2, #32
 8008e1a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	68da      	ldr	r2, [r3, #12]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e2a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	695a      	ldr	r2, [r3, #20]
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f022 0201 	bic.w	r2, r2, #1
 8008e3a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2220      	movs	r2, #32
 8008e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d135      	bne.n	8008eb8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	330c      	adds	r3, #12
 8008e58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	e853 3f00 	ldrex	r3, [r3]
 8008e60:	613b      	str	r3, [r7, #16]
   return(result);
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	f023 0310 	bic.w	r3, r3, #16
 8008e68:	627b      	str	r3, [r7, #36]	; 0x24
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	330c      	adds	r3, #12
 8008e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e72:	623a      	str	r2, [r7, #32]
 8008e74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e76:	69f9      	ldr	r1, [r7, #28]
 8008e78:	6a3a      	ldr	r2, [r7, #32]
 8008e7a:	e841 2300 	strex	r3, r2, [r1]
 8008e7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e80:	69bb      	ldr	r3, [r7, #24]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d1e5      	bne.n	8008e52 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f003 0310 	and.w	r3, r3, #16
 8008e90:	2b10      	cmp	r3, #16
 8008e92:	d10a      	bne.n	8008eaa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e94:	2300      	movs	r3, #0
 8008e96:	60fb      	str	r3, [r7, #12]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	60fb      	str	r3, [r7, #12]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	60fb      	str	r3, [r7, #12]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008eae:	4619      	mov	r1, r3
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f7ff fdbb 	bl	8008a2c <HAL_UARTEx_RxEventCallback>
 8008eb6:	e002      	b.n	8008ebe <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f7f8 fcd7 	bl	800186c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	e002      	b.n	8008ec8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	e000      	b.n	8008ec8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008ec6:	2302      	movs	r3, #2
  }
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3730      	adds	r7, #48	; 0x30
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ed4:	b0c0      	sub	sp, #256	; 0x100
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8008edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ee0:	685a      	ldr	r2, [r3, #4]
 8008ee2:	4bcf      	ldr	r3, [pc, #828]	; (8009220 <UART_SetConfig+0x350>)
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d904      	bls.n	8008ef2 <UART_SetConfig+0x22>
 8008ee8:	f640 6161 	movw	r1, #3681	; 0xe61
 8008eec:	48cd      	ldr	r0, [pc, #820]	; (8009224 <UART_SetConfig+0x354>)
 8008eee:	f7f8 ff00 	bl	8001cf2 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8008ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ef6:	68db      	ldr	r3, [r3, #12]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d00a      	beq.n	8008f12 <UART_SetConfig+0x42>
 8008efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f00:	68db      	ldr	r3, [r3, #12]
 8008f02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f06:	d004      	beq.n	8008f12 <UART_SetConfig+0x42>
 8008f08:	f640 6162 	movw	r1, #3682	; 0xe62
 8008f0c:	48c5      	ldr	r0, [pc, #788]	; (8009224 <UART_SetConfig+0x354>)
 8008f0e:	f7f8 fef0 	bl	8001cf2 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8008f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f16:	691b      	ldr	r3, [r3, #16]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d010      	beq.n	8008f3e <UART_SetConfig+0x6e>
 8008f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f20:	691b      	ldr	r3, [r3, #16]
 8008f22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f26:	d00a      	beq.n	8008f3e <UART_SetConfig+0x6e>
 8008f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f2c:	691b      	ldr	r3, [r3, #16]
 8008f2e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008f32:	d004      	beq.n	8008f3e <UART_SetConfig+0x6e>
 8008f34:	f640 6163 	movw	r1, #3683	; 0xe63
 8008f38:	48ba      	ldr	r0, [pc, #744]	; (8009224 <UART_SetConfig+0x354>)
 8008f3a:	f7f8 feda 	bl	8001cf2 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8008f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f42:	695a      	ldr	r2, [r3, #20]
 8008f44:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8008f48:	4013      	ands	r3, r2
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d104      	bne.n	8008f58 <UART_SetConfig+0x88>
 8008f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f52:	695b      	ldr	r3, [r3, #20]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d104      	bne.n	8008f62 <UART_SetConfig+0x92>
 8008f58:	f640 6164 	movw	r1, #3684	; 0xe64
 8008f5c:	48b1      	ldr	r0, [pc, #708]	; (8009224 <UART_SetConfig+0x354>)
 8008f5e:	f7f8 fec8 	bl	8001cf2 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	691b      	ldr	r3, [r3, #16]
 8008f6a:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f72:	68d9      	ldr	r1, [r3, #12]
 8008f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	ea40 0301 	orr.w	r3, r0, r1
 8008f7e:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f84:	689a      	ldr	r2, [r3, #8]
 8008f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f8a:	691b      	ldr	r3, [r3, #16]
 8008f8c:	431a      	orrs	r2, r3
 8008f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f92:	695b      	ldr	r3, [r3, #20]
 8008f94:	431a      	orrs	r2, r3
 8008f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f9a:	69db      	ldr	r3, [r3, #28]
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008fae:	f021 010c 	bic.w	r1, r1, #12
 8008fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fb6:	681a      	ldr	r2, [r3, #0]
 8008fb8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008fbc:	430b      	orrs	r3, r1
 8008fbe:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	695b      	ldr	r3, [r3, #20]
 8008fc8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fd0:	6999      	ldr	r1, [r3, #24]
 8008fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fd6:	681a      	ldr	r2, [r3, #0]
 8008fd8:	ea40 0301 	orr.w	r3, r0, r1
 8008fdc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fe2:	681a      	ldr	r2, [r3, #0]
 8008fe4:	4b90      	ldr	r3, [pc, #576]	; (8009228 <UART_SetConfig+0x358>)
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d005      	beq.n	8008ff6 <UART_SetConfig+0x126>
 8008fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fee:	681a      	ldr	r2, [r3, #0]
 8008ff0:	4b8e      	ldr	r3, [pc, #568]	; (800922c <UART_SetConfig+0x35c>)
 8008ff2:	429a      	cmp	r2, r3
 8008ff4:	d104      	bne.n	8009000 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ff6:	f7fe f889 	bl	800710c <HAL_RCC_GetPCLK2Freq>
 8008ffa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008ffe:	e003      	b.n	8009008 <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009000:	f7fe f870 	bl	80070e4 <HAL_RCC_GetPCLK1Freq>
 8009004:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800900c:	69db      	ldr	r3, [r3, #28]
 800900e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009012:	f040 810f 	bne.w	8009234 <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800901a:	2200      	movs	r2, #0
 800901c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009020:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009024:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009028:	4622      	mov	r2, r4
 800902a:	462b      	mov	r3, r5
 800902c:	1891      	adds	r1, r2, r2
 800902e:	65b9      	str	r1, [r7, #88]	; 0x58
 8009030:	415b      	adcs	r3, r3
 8009032:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009034:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009038:	4621      	mov	r1, r4
 800903a:	eb12 0801 	adds.w	r8, r2, r1
 800903e:	4629      	mov	r1, r5
 8009040:	eb43 0901 	adc.w	r9, r3, r1
 8009044:	f04f 0200 	mov.w	r2, #0
 8009048:	f04f 0300 	mov.w	r3, #0
 800904c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009050:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009054:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009058:	4690      	mov	r8, r2
 800905a:	4699      	mov	r9, r3
 800905c:	4623      	mov	r3, r4
 800905e:	eb18 0303 	adds.w	r3, r8, r3
 8009062:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009066:	462b      	mov	r3, r5
 8009068:	eb49 0303 	adc.w	r3, r9, r3
 800906c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009074:	685b      	ldr	r3, [r3, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800907c:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009080:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009084:	460b      	mov	r3, r1
 8009086:	18db      	adds	r3, r3, r3
 8009088:	653b      	str	r3, [r7, #80]	; 0x50
 800908a:	4613      	mov	r3, r2
 800908c:	eb42 0303 	adc.w	r3, r2, r3
 8009090:	657b      	str	r3, [r7, #84]	; 0x54
 8009092:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009096:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800909a:	f7f7 fdfd 	bl	8000c98 <__aeabi_uldivmod>
 800909e:	4602      	mov	r2, r0
 80090a0:	460b      	mov	r3, r1
 80090a2:	4b63      	ldr	r3, [pc, #396]	; (8009230 <UART_SetConfig+0x360>)
 80090a4:	fba3 2302 	umull	r2, r3, r3, r2
 80090a8:	095b      	lsrs	r3, r3, #5
 80090aa:	011c      	lsls	r4, r3, #4
 80090ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090b0:	2200      	movs	r2, #0
 80090b2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80090b6:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80090ba:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80090be:	4642      	mov	r2, r8
 80090c0:	464b      	mov	r3, r9
 80090c2:	1891      	adds	r1, r2, r2
 80090c4:	64b9      	str	r1, [r7, #72]	; 0x48
 80090c6:	415b      	adcs	r3, r3
 80090c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090ca:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80090ce:	4641      	mov	r1, r8
 80090d0:	eb12 0a01 	adds.w	sl, r2, r1
 80090d4:	4649      	mov	r1, r9
 80090d6:	eb43 0b01 	adc.w	fp, r3, r1
 80090da:	f04f 0200 	mov.w	r2, #0
 80090de:	f04f 0300 	mov.w	r3, #0
 80090e2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80090e6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80090ea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80090ee:	4692      	mov	sl, r2
 80090f0:	469b      	mov	fp, r3
 80090f2:	4643      	mov	r3, r8
 80090f4:	eb1a 0303 	adds.w	r3, sl, r3
 80090f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80090fc:	464b      	mov	r3, r9
 80090fe:	eb4b 0303 	adc.w	r3, fp, r3
 8009102:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800910a:	685b      	ldr	r3, [r3, #4]
 800910c:	2200      	movs	r2, #0
 800910e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009112:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009116:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800911a:	460b      	mov	r3, r1
 800911c:	18db      	adds	r3, r3, r3
 800911e:	643b      	str	r3, [r7, #64]	; 0x40
 8009120:	4613      	mov	r3, r2
 8009122:	eb42 0303 	adc.w	r3, r2, r3
 8009126:	647b      	str	r3, [r7, #68]	; 0x44
 8009128:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800912c:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009130:	f7f7 fdb2 	bl	8000c98 <__aeabi_uldivmod>
 8009134:	4602      	mov	r2, r0
 8009136:	460b      	mov	r3, r1
 8009138:	4611      	mov	r1, r2
 800913a:	4b3d      	ldr	r3, [pc, #244]	; (8009230 <UART_SetConfig+0x360>)
 800913c:	fba3 2301 	umull	r2, r3, r3, r1
 8009140:	095b      	lsrs	r3, r3, #5
 8009142:	2264      	movs	r2, #100	; 0x64
 8009144:	fb02 f303 	mul.w	r3, r2, r3
 8009148:	1acb      	subs	r3, r1, r3
 800914a:	00db      	lsls	r3, r3, #3
 800914c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009150:	4b37      	ldr	r3, [pc, #220]	; (8009230 <UART_SetConfig+0x360>)
 8009152:	fba3 2302 	umull	r2, r3, r3, r2
 8009156:	095b      	lsrs	r3, r3, #5
 8009158:	005b      	lsls	r3, r3, #1
 800915a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800915e:	441c      	add	r4, r3
 8009160:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009164:	2200      	movs	r2, #0
 8009166:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800916a:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800916e:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009172:	4642      	mov	r2, r8
 8009174:	464b      	mov	r3, r9
 8009176:	1891      	adds	r1, r2, r2
 8009178:	63b9      	str	r1, [r7, #56]	; 0x38
 800917a:	415b      	adcs	r3, r3
 800917c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800917e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009182:	4641      	mov	r1, r8
 8009184:	1851      	adds	r1, r2, r1
 8009186:	6339      	str	r1, [r7, #48]	; 0x30
 8009188:	4649      	mov	r1, r9
 800918a:	414b      	adcs	r3, r1
 800918c:	637b      	str	r3, [r7, #52]	; 0x34
 800918e:	f04f 0200 	mov.w	r2, #0
 8009192:	f04f 0300 	mov.w	r3, #0
 8009196:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800919a:	4659      	mov	r1, fp
 800919c:	00cb      	lsls	r3, r1, #3
 800919e:	4651      	mov	r1, sl
 80091a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091a4:	4651      	mov	r1, sl
 80091a6:	00ca      	lsls	r2, r1, #3
 80091a8:	4610      	mov	r0, r2
 80091aa:	4619      	mov	r1, r3
 80091ac:	4603      	mov	r3, r0
 80091ae:	4642      	mov	r2, r8
 80091b0:	189b      	adds	r3, r3, r2
 80091b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80091b6:	464b      	mov	r3, r9
 80091b8:	460a      	mov	r2, r1
 80091ba:	eb42 0303 	adc.w	r3, r2, r3
 80091be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80091c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	2200      	movs	r2, #0
 80091ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80091ce:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80091d2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80091d6:	460b      	mov	r3, r1
 80091d8:	18db      	adds	r3, r3, r3
 80091da:	62bb      	str	r3, [r7, #40]	; 0x28
 80091dc:	4613      	mov	r3, r2
 80091de:	eb42 0303 	adc.w	r3, r2, r3
 80091e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80091e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80091e8:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80091ec:	f7f7 fd54 	bl	8000c98 <__aeabi_uldivmod>
 80091f0:	4602      	mov	r2, r0
 80091f2:	460b      	mov	r3, r1
 80091f4:	4b0e      	ldr	r3, [pc, #56]	; (8009230 <UART_SetConfig+0x360>)
 80091f6:	fba3 1302 	umull	r1, r3, r3, r2
 80091fa:	095b      	lsrs	r3, r3, #5
 80091fc:	2164      	movs	r1, #100	; 0x64
 80091fe:	fb01 f303 	mul.w	r3, r1, r3
 8009202:	1ad3      	subs	r3, r2, r3
 8009204:	00db      	lsls	r3, r3, #3
 8009206:	3332      	adds	r3, #50	; 0x32
 8009208:	4a09      	ldr	r2, [pc, #36]	; (8009230 <UART_SetConfig+0x360>)
 800920a:	fba2 2303 	umull	r2, r3, r2, r3
 800920e:	095b      	lsrs	r3, r3, #5
 8009210:	f003 0207 	and.w	r2, r3, #7
 8009214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	4422      	add	r2, r4
 800921c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800921e:	e108      	b.n	8009432 <UART_SetConfig+0x562>
 8009220:	00a037a0 	.word	0x00a037a0
 8009224:	0801304c 	.word	0x0801304c
 8009228:	40011000 	.word	0x40011000
 800922c:	40011400 	.word	0x40011400
 8009230:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009234:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009238:	2200      	movs	r2, #0
 800923a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800923e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009242:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009246:	4642      	mov	r2, r8
 8009248:	464b      	mov	r3, r9
 800924a:	1891      	adds	r1, r2, r2
 800924c:	6239      	str	r1, [r7, #32]
 800924e:	415b      	adcs	r3, r3
 8009250:	627b      	str	r3, [r7, #36]	; 0x24
 8009252:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009256:	4641      	mov	r1, r8
 8009258:	1854      	adds	r4, r2, r1
 800925a:	4649      	mov	r1, r9
 800925c:	eb43 0501 	adc.w	r5, r3, r1
 8009260:	f04f 0200 	mov.w	r2, #0
 8009264:	f04f 0300 	mov.w	r3, #0
 8009268:	00eb      	lsls	r3, r5, #3
 800926a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800926e:	00e2      	lsls	r2, r4, #3
 8009270:	4614      	mov	r4, r2
 8009272:	461d      	mov	r5, r3
 8009274:	4643      	mov	r3, r8
 8009276:	18e3      	adds	r3, r4, r3
 8009278:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800927c:	464b      	mov	r3, r9
 800927e:	eb45 0303 	adc.w	r3, r5, r3
 8009282:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800928a:	685b      	ldr	r3, [r3, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009292:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009296:	f04f 0200 	mov.w	r2, #0
 800929a:	f04f 0300 	mov.w	r3, #0
 800929e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80092a2:	4629      	mov	r1, r5
 80092a4:	008b      	lsls	r3, r1, #2
 80092a6:	4621      	mov	r1, r4
 80092a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092ac:	4621      	mov	r1, r4
 80092ae:	008a      	lsls	r2, r1, #2
 80092b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80092b4:	f7f7 fcf0 	bl	8000c98 <__aeabi_uldivmod>
 80092b8:	4602      	mov	r2, r0
 80092ba:	460b      	mov	r3, r1
 80092bc:	4b60      	ldr	r3, [pc, #384]	; (8009440 <UART_SetConfig+0x570>)
 80092be:	fba3 2302 	umull	r2, r3, r3, r2
 80092c2:	095b      	lsrs	r3, r3, #5
 80092c4:	011c      	lsls	r4, r3, #4
 80092c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80092ca:	2200      	movs	r2, #0
 80092cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80092d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80092d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80092d8:	4642      	mov	r2, r8
 80092da:	464b      	mov	r3, r9
 80092dc:	1891      	adds	r1, r2, r2
 80092de:	61b9      	str	r1, [r7, #24]
 80092e0:	415b      	adcs	r3, r3
 80092e2:	61fb      	str	r3, [r7, #28]
 80092e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80092e8:	4641      	mov	r1, r8
 80092ea:	1851      	adds	r1, r2, r1
 80092ec:	6139      	str	r1, [r7, #16]
 80092ee:	4649      	mov	r1, r9
 80092f0:	414b      	adcs	r3, r1
 80092f2:	617b      	str	r3, [r7, #20]
 80092f4:	f04f 0200 	mov.w	r2, #0
 80092f8:	f04f 0300 	mov.w	r3, #0
 80092fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009300:	4659      	mov	r1, fp
 8009302:	00cb      	lsls	r3, r1, #3
 8009304:	4651      	mov	r1, sl
 8009306:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800930a:	4651      	mov	r1, sl
 800930c:	00ca      	lsls	r2, r1, #3
 800930e:	4610      	mov	r0, r2
 8009310:	4619      	mov	r1, r3
 8009312:	4603      	mov	r3, r0
 8009314:	4642      	mov	r2, r8
 8009316:	189b      	adds	r3, r3, r2
 8009318:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800931c:	464b      	mov	r3, r9
 800931e:	460a      	mov	r2, r1
 8009320:	eb42 0303 	adc.w	r3, r2, r3
 8009324:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	67bb      	str	r3, [r7, #120]	; 0x78
 8009332:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009334:	f04f 0200 	mov.w	r2, #0
 8009338:	f04f 0300 	mov.w	r3, #0
 800933c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009340:	4649      	mov	r1, r9
 8009342:	008b      	lsls	r3, r1, #2
 8009344:	4641      	mov	r1, r8
 8009346:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800934a:	4641      	mov	r1, r8
 800934c:	008a      	lsls	r2, r1, #2
 800934e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009352:	f7f7 fca1 	bl	8000c98 <__aeabi_uldivmod>
 8009356:	4602      	mov	r2, r0
 8009358:	460b      	mov	r3, r1
 800935a:	4b39      	ldr	r3, [pc, #228]	; (8009440 <UART_SetConfig+0x570>)
 800935c:	fba3 1302 	umull	r1, r3, r3, r2
 8009360:	095b      	lsrs	r3, r3, #5
 8009362:	2164      	movs	r1, #100	; 0x64
 8009364:	fb01 f303 	mul.w	r3, r1, r3
 8009368:	1ad3      	subs	r3, r2, r3
 800936a:	011b      	lsls	r3, r3, #4
 800936c:	3332      	adds	r3, #50	; 0x32
 800936e:	4a34      	ldr	r2, [pc, #208]	; (8009440 <UART_SetConfig+0x570>)
 8009370:	fba2 2303 	umull	r2, r3, r2, r3
 8009374:	095b      	lsrs	r3, r3, #5
 8009376:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800937a:	441c      	add	r4, r3
 800937c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009380:	2200      	movs	r2, #0
 8009382:	673b      	str	r3, [r7, #112]	; 0x70
 8009384:	677a      	str	r2, [r7, #116]	; 0x74
 8009386:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800938a:	4642      	mov	r2, r8
 800938c:	464b      	mov	r3, r9
 800938e:	1891      	adds	r1, r2, r2
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	415b      	adcs	r3, r3
 8009394:	60fb      	str	r3, [r7, #12]
 8009396:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800939a:	4641      	mov	r1, r8
 800939c:	1851      	adds	r1, r2, r1
 800939e:	6039      	str	r1, [r7, #0]
 80093a0:	4649      	mov	r1, r9
 80093a2:	414b      	adcs	r3, r1
 80093a4:	607b      	str	r3, [r7, #4]
 80093a6:	f04f 0200 	mov.w	r2, #0
 80093aa:	f04f 0300 	mov.w	r3, #0
 80093ae:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80093b2:	4659      	mov	r1, fp
 80093b4:	00cb      	lsls	r3, r1, #3
 80093b6:	4651      	mov	r1, sl
 80093b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093bc:	4651      	mov	r1, sl
 80093be:	00ca      	lsls	r2, r1, #3
 80093c0:	4610      	mov	r0, r2
 80093c2:	4619      	mov	r1, r3
 80093c4:	4603      	mov	r3, r0
 80093c6:	4642      	mov	r2, r8
 80093c8:	189b      	adds	r3, r3, r2
 80093ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80093cc:	464b      	mov	r3, r9
 80093ce:	460a      	mov	r2, r1
 80093d0:	eb42 0303 	adc.w	r3, r2, r3
 80093d4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80093d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	2200      	movs	r2, #0
 80093de:	663b      	str	r3, [r7, #96]	; 0x60
 80093e0:	667a      	str	r2, [r7, #100]	; 0x64
 80093e2:	f04f 0200 	mov.w	r2, #0
 80093e6:	f04f 0300 	mov.w	r3, #0
 80093ea:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80093ee:	4649      	mov	r1, r9
 80093f0:	008b      	lsls	r3, r1, #2
 80093f2:	4641      	mov	r1, r8
 80093f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093f8:	4641      	mov	r1, r8
 80093fa:	008a      	lsls	r2, r1, #2
 80093fc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009400:	f7f7 fc4a 	bl	8000c98 <__aeabi_uldivmod>
 8009404:	4602      	mov	r2, r0
 8009406:	460b      	mov	r3, r1
 8009408:	4b0d      	ldr	r3, [pc, #52]	; (8009440 <UART_SetConfig+0x570>)
 800940a:	fba3 1302 	umull	r1, r3, r3, r2
 800940e:	095b      	lsrs	r3, r3, #5
 8009410:	2164      	movs	r1, #100	; 0x64
 8009412:	fb01 f303 	mul.w	r3, r1, r3
 8009416:	1ad3      	subs	r3, r2, r3
 8009418:	011b      	lsls	r3, r3, #4
 800941a:	3332      	adds	r3, #50	; 0x32
 800941c:	4a08      	ldr	r2, [pc, #32]	; (8009440 <UART_SetConfig+0x570>)
 800941e:	fba2 2303 	umull	r2, r3, r2, r3
 8009422:	095b      	lsrs	r3, r3, #5
 8009424:	f003 020f 	and.w	r2, r3, #15
 8009428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4422      	add	r2, r4
 8009430:	609a      	str	r2, [r3, #8]
}
 8009432:	bf00      	nop
 8009434:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009438:	46bd      	mov	sp, r7
 800943a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800943e:	bf00      	nop
 8009440:	51eb851f 	.word	0x51eb851f

08009444 <__NVIC_SetPriority>:
{
 8009444:	b480      	push	{r7}
 8009446:	b083      	sub	sp, #12
 8009448:	af00      	add	r7, sp, #0
 800944a:	4603      	mov	r3, r0
 800944c:	6039      	str	r1, [r7, #0]
 800944e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009454:	2b00      	cmp	r3, #0
 8009456:	db0a      	blt.n	800946e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	b2da      	uxtb	r2, r3
 800945c:	490c      	ldr	r1, [pc, #48]	; (8009490 <__NVIC_SetPriority+0x4c>)
 800945e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009462:	0112      	lsls	r2, r2, #4
 8009464:	b2d2      	uxtb	r2, r2
 8009466:	440b      	add	r3, r1
 8009468:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800946c:	e00a      	b.n	8009484 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	b2da      	uxtb	r2, r3
 8009472:	4908      	ldr	r1, [pc, #32]	; (8009494 <__NVIC_SetPriority+0x50>)
 8009474:	79fb      	ldrb	r3, [r7, #7]
 8009476:	f003 030f 	and.w	r3, r3, #15
 800947a:	3b04      	subs	r3, #4
 800947c:	0112      	lsls	r2, r2, #4
 800947e:	b2d2      	uxtb	r2, r2
 8009480:	440b      	add	r3, r1
 8009482:	761a      	strb	r2, [r3, #24]
}
 8009484:	bf00      	nop
 8009486:	370c      	adds	r7, #12
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr
 8009490:	e000e100 	.word	0xe000e100
 8009494:	e000ed00 	.word	0xe000ed00

08009498 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009498:	b580      	push	{r7, lr}
 800949a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800949c:	4b05      	ldr	r3, [pc, #20]	; (80094b4 <SysTick_Handler+0x1c>)
 800949e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80094a0:	f003 f856 	bl	800c550 <xTaskGetSchedulerState>
 80094a4:	4603      	mov	r3, r0
 80094a6:	2b01      	cmp	r3, #1
 80094a8:	d001      	beq.n	80094ae <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80094aa:	f001 f865 	bl	800a578 <xPortSysTickHandler>
  }
}
 80094ae:	bf00      	nop
 80094b0:	bd80      	pop	{r7, pc}
 80094b2:	bf00      	nop
 80094b4:	e000e010 	.word	0xe000e010

080094b8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80094b8:	b580      	push	{r7, lr}
 80094ba:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80094bc:	2100      	movs	r1, #0
 80094be:	f06f 0004 	mvn.w	r0, #4
 80094c2:	f7ff ffbf 	bl	8009444 <__NVIC_SetPriority>
#endif
}
 80094c6:	bf00      	nop
 80094c8:	bd80      	pop	{r7, pc}
	...

080094cc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80094cc:	b480      	push	{r7}
 80094ce:	b083      	sub	sp, #12
 80094d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80094d2:	f3ef 8305 	mrs	r3, IPSR
 80094d6:	603b      	str	r3, [r7, #0]
  return(result);
 80094d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d003      	beq.n	80094e6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80094de:	f06f 0305 	mvn.w	r3, #5
 80094e2:	607b      	str	r3, [r7, #4]
 80094e4:	e00c      	b.n	8009500 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80094e6:	4b0a      	ldr	r3, [pc, #40]	; (8009510 <osKernelInitialize+0x44>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d105      	bne.n	80094fa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80094ee:	4b08      	ldr	r3, [pc, #32]	; (8009510 <osKernelInitialize+0x44>)
 80094f0:	2201      	movs	r2, #1
 80094f2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80094f4:	2300      	movs	r3, #0
 80094f6:	607b      	str	r3, [r7, #4]
 80094f8:	e002      	b.n	8009500 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80094fa:	f04f 33ff 	mov.w	r3, #4294967295
 80094fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009500:	687b      	ldr	r3, [r7, #4]
}
 8009502:	4618      	mov	r0, r3
 8009504:	370c      	adds	r7, #12
 8009506:	46bd      	mov	sp, r7
 8009508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950c:	4770      	bx	lr
 800950e:	bf00      	nop
 8009510:	20000438 	.word	0x20000438

08009514 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009514:	b580      	push	{r7, lr}
 8009516:	b082      	sub	sp, #8
 8009518:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800951a:	f3ef 8305 	mrs	r3, IPSR
 800951e:	603b      	str	r3, [r7, #0]
  return(result);
 8009520:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009522:	2b00      	cmp	r3, #0
 8009524:	d003      	beq.n	800952e <osKernelStart+0x1a>
    stat = osErrorISR;
 8009526:	f06f 0305 	mvn.w	r3, #5
 800952a:	607b      	str	r3, [r7, #4]
 800952c:	e010      	b.n	8009550 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800952e:	4b0b      	ldr	r3, [pc, #44]	; (800955c <osKernelStart+0x48>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	2b01      	cmp	r3, #1
 8009534:	d109      	bne.n	800954a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009536:	f7ff ffbf 	bl	80094b8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800953a:	4b08      	ldr	r3, [pc, #32]	; (800955c <osKernelStart+0x48>)
 800953c:	2202      	movs	r2, #2
 800953e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009540:	f002 fbaa 	bl	800bc98 <vTaskStartScheduler>
      stat = osOK;
 8009544:	2300      	movs	r3, #0
 8009546:	607b      	str	r3, [r7, #4]
 8009548:	e002      	b.n	8009550 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800954a:	f04f 33ff 	mov.w	r3, #4294967295
 800954e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009550:	687b      	ldr	r3, [r7, #4]
}
 8009552:	4618      	mov	r0, r3
 8009554:	3708      	adds	r7, #8
 8009556:	46bd      	mov	sp, r7
 8009558:	bd80      	pop	{r7, pc}
 800955a:	bf00      	nop
 800955c:	20000438 	.word	0x20000438

08009560 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009560:	b580      	push	{r7, lr}
 8009562:	b08e      	sub	sp, #56	; 0x38
 8009564:	af04      	add	r7, sp, #16
 8009566:	60f8      	str	r0, [r7, #12]
 8009568:	60b9      	str	r1, [r7, #8]
 800956a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800956c:	2300      	movs	r3, #0
 800956e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009570:	f3ef 8305 	mrs	r3, IPSR
 8009574:	617b      	str	r3, [r7, #20]
  return(result);
 8009576:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009578:	2b00      	cmp	r3, #0
 800957a:	d17e      	bne.n	800967a <osThreadNew+0x11a>
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d07b      	beq.n	800967a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009582:	2380      	movs	r3, #128	; 0x80
 8009584:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009586:	2318      	movs	r3, #24
 8009588:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800958a:	2300      	movs	r3, #0
 800958c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800958e:	f04f 33ff 	mov.w	r3, #4294967295
 8009592:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d045      	beq.n	8009626 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d002      	beq.n	80095a8 <osThreadNew+0x48>
        name = attr->name;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	699b      	ldr	r3, [r3, #24]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d002      	beq.n	80095b6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	699b      	ldr	r3, [r3, #24]
 80095b4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80095b6:	69fb      	ldr	r3, [r7, #28]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d008      	beq.n	80095ce <osThreadNew+0x6e>
 80095bc:	69fb      	ldr	r3, [r7, #28]
 80095be:	2b38      	cmp	r3, #56	; 0x38
 80095c0:	d805      	bhi.n	80095ce <osThreadNew+0x6e>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	685b      	ldr	r3, [r3, #4]
 80095c6:	f003 0301 	and.w	r3, r3, #1
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d001      	beq.n	80095d2 <osThreadNew+0x72>
        return (NULL);
 80095ce:	2300      	movs	r3, #0
 80095d0:	e054      	b.n	800967c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	695b      	ldr	r3, [r3, #20]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d003      	beq.n	80095e2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	695b      	ldr	r3, [r3, #20]
 80095de:	089b      	lsrs	r3, r3, #2
 80095e0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	689b      	ldr	r3, [r3, #8]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00e      	beq.n	8009608 <osThreadNew+0xa8>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	68db      	ldr	r3, [r3, #12]
 80095ee:	2bbb      	cmp	r3, #187	; 0xbb
 80095f0:	d90a      	bls.n	8009608 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d006      	beq.n	8009608 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	695b      	ldr	r3, [r3, #20]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d002      	beq.n	8009608 <osThreadNew+0xa8>
        mem = 1;
 8009602:	2301      	movs	r3, #1
 8009604:	61bb      	str	r3, [r7, #24]
 8009606:	e010      	b.n	800962a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	689b      	ldr	r3, [r3, #8]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d10c      	bne.n	800962a <osThreadNew+0xca>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	68db      	ldr	r3, [r3, #12]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d108      	bne.n	800962a <osThreadNew+0xca>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	691b      	ldr	r3, [r3, #16]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d104      	bne.n	800962a <osThreadNew+0xca>
          mem = 0;
 8009620:	2300      	movs	r3, #0
 8009622:	61bb      	str	r3, [r7, #24]
 8009624:	e001      	b.n	800962a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009626:	2300      	movs	r3, #0
 8009628:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800962a:	69bb      	ldr	r3, [r7, #24]
 800962c:	2b01      	cmp	r3, #1
 800962e:	d110      	bne.n	8009652 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009634:	687a      	ldr	r2, [r7, #4]
 8009636:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009638:	9202      	str	r2, [sp, #8]
 800963a:	9301      	str	r3, [sp, #4]
 800963c:	69fb      	ldr	r3, [r7, #28]
 800963e:	9300      	str	r3, [sp, #0]
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	6a3a      	ldr	r2, [r7, #32]
 8009644:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009646:	68f8      	ldr	r0, [r7, #12]
 8009648:	f002 f834 	bl	800b6b4 <xTaskCreateStatic>
 800964c:	4603      	mov	r3, r0
 800964e:	613b      	str	r3, [r7, #16]
 8009650:	e013      	b.n	800967a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009652:	69bb      	ldr	r3, [r7, #24]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d110      	bne.n	800967a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009658:	6a3b      	ldr	r3, [r7, #32]
 800965a:	b29a      	uxth	r2, r3
 800965c:	f107 0310 	add.w	r3, r7, #16
 8009660:	9301      	str	r3, [sp, #4]
 8009662:	69fb      	ldr	r3, [r7, #28]
 8009664:	9300      	str	r3, [sp, #0]
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800966a:	68f8      	ldr	r0, [r7, #12]
 800966c:	f002 f87f 	bl	800b76e <xTaskCreate>
 8009670:	4603      	mov	r3, r0
 8009672:	2b01      	cmp	r3, #1
 8009674:	d001      	beq.n	800967a <osThreadNew+0x11a>
            hTask = NULL;
 8009676:	2300      	movs	r3, #0
 8009678:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800967a:	693b      	ldr	r3, [r7, #16]
}
 800967c:	4618      	mov	r0, r3
 800967e:	3728      	adds	r7, #40	; 0x28
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}

08009684 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8009684:	b580      	push	{r7, lr}
 8009686:	b086      	sub	sp, #24
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009690:	f3ef 8305 	mrs	r3, IPSR
 8009694:	60fb      	str	r3, [r7, #12]
  return(result);
 8009696:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009698:	2b00      	cmp	r3, #0
 800969a:	d003      	beq.n	80096a4 <osThreadSuspend+0x20>
    stat = osErrorISR;
 800969c:	f06f 0305 	mvn.w	r3, #5
 80096a0:	617b      	str	r3, [r7, #20]
 80096a2:	e00b      	b.n	80096bc <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d103      	bne.n	80096b2 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 80096aa:	f06f 0303 	mvn.w	r3, #3
 80096ae:	617b      	str	r3, [r7, #20]
 80096b0:	e004      	b.n	80096bc <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 80096b2:	2300      	movs	r3, #0
 80096b4:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 80096b6:	6938      	ldr	r0, [r7, #16]
 80096b8:	f002 f9e8 	bl	800ba8c <vTaskSuspend>
  }

  return (stat);
 80096bc:	697b      	ldr	r3, [r7, #20]
}
 80096be:	4618      	mov	r0, r3
 80096c0:	3718      	adds	r7, #24
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}

080096c6 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b086      	sub	sp, #24
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80096d2:	f3ef 8305 	mrs	r3, IPSR
 80096d6:	60fb      	str	r3, [r7, #12]
  return(result);
 80096d8:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d003      	beq.n	80096e6 <osThreadResume+0x20>
    stat = osErrorISR;
 80096de:	f06f 0305 	mvn.w	r3, #5
 80096e2:	617b      	str	r3, [r7, #20]
 80096e4:	e00b      	b.n	80096fe <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d103      	bne.n	80096f4 <osThreadResume+0x2e>
    stat = osErrorParameter;
 80096ec:	f06f 0303 	mvn.w	r3, #3
 80096f0:	617b      	str	r3, [r7, #20]
 80096f2:	e004      	b.n	80096fe <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 80096f4:	2300      	movs	r3, #0
 80096f6:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 80096f8:	6938      	ldr	r0, [r7, #16]
 80096fa:	f002 fa6f 	bl	800bbdc <vTaskResume>
  }

  return (stat);
 80096fe:	697b      	ldr	r3, [r7, #20]
}
 8009700:	4618      	mov	r0, r3
 8009702:	3718      	adds	r7, #24
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009708:	b580      	push	{r7, lr}
 800970a:	b084      	sub	sp, #16
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009710:	f3ef 8305 	mrs	r3, IPSR
 8009714:	60bb      	str	r3, [r7, #8]
  return(result);
 8009716:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009718:	2b00      	cmp	r3, #0
 800971a:	d003      	beq.n	8009724 <osDelay+0x1c>
    stat = osErrorISR;
 800971c:	f06f 0305 	mvn.w	r3, #5
 8009720:	60fb      	str	r3, [r7, #12]
 8009722:	e007      	b.n	8009734 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009724:	2300      	movs	r3, #0
 8009726:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d002      	beq.n	8009734 <osDelay+0x2c>
      vTaskDelay(ticks);
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f002 f978 	bl	800ba24 <vTaskDelay>
    }
  }

  return (stat);
 8009734:	68fb      	ldr	r3, [r7, #12]
}
 8009736:	4618      	mov	r0, r3
 8009738:	3710      	adds	r7, #16
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}

0800973e <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800973e:	b580      	push	{r7, lr}
 8009740:	b084      	sub	sp, #16
 8009742:	af00      	add	r7, sp, #0
 8009744:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f003 fcf1 	bl	800d12e <pvTimerGetTimerID>
 800974c:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d005      	beq.n	8009760 <TimerCallback+0x22>
    callb->func (callb->arg);
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	68fa      	ldr	r2, [r7, #12]
 800975a:	6852      	ldr	r2, [r2, #4]
 800975c:	4610      	mov	r0, r2
 800975e:	4798      	blx	r3
  }
}
 8009760:	bf00      	nop
 8009762:	3710      	adds	r7, #16
 8009764:	46bd      	mov	sp, r7
 8009766:	bd80      	pop	{r7, pc}

08009768 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8009768:	b580      	push	{r7, lr}
 800976a:	b08c      	sub	sp, #48	; 0x30
 800976c:	af02      	add	r7, sp, #8
 800976e:	60f8      	str	r0, [r7, #12]
 8009770:	607a      	str	r2, [r7, #4]
 8009772:	603b      	str	r3, [r7, #0]
 8009774:	460b      	mov	r3, r1
 8009776:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8009778:	2300      	movs	r3, #0
 800977a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800977c:	f3ef 8305 	mrs	r3, IPSR
 8009780:	613b      	str	r3, [r7, #16]
  return(result);
 8009782:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8009784:	2b00      	cmp	r3, #0
 8009786:	d163      	bne.n	8009850 <osTimerNew+0xe8>
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d060      	beq.n	8009850 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800978e:	2008      	movs	r0, #8
 8009790:	f000 fa92 	bl	8009cb8 <pvPortMalloc>
 8009794:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d059      	beq.n	8009850 <osTimerNew+0xe8>
      callb->func = func;
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	68fa      	ldr	r2, [r7, #12]
 80097a0:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	687a      	ldr	r2, [r7, #4]
 80097a6:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 80097a8:	7afb      	ldrb	r3, [r7, #11]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d102      	bne.n	80097b4 <osTimerNew+0x4c>
        reload = pdFALSE;
 80097ae:	2300      	movs	r3, #0
 80097b0:	61fb      	str	r3, [r7, #28]
 80097b2:	e001      	b.n	80097b8 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 80097b4:	2301      	movs	r3, #1
 80097b6:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 80097b8:	f04f 33ff 	mov.w	r3, #4294967295
 80097bc:	61bb      	str	r3, [r7, #24]
      name = NULL;
 80097be:	2300      	movs	r3, #0
 80097c0:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d01c      	beq.n	8009802 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d002      	beq.n	80097d6 <osTimerNew+0x6e>
          name = attr->name;
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d006      	beq.n	80097ec <osTimerNew+0x84>
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	2b2b      	cmp	r3, #43	; 0x2b
 80097e4:	d902      	bls.n	80097ec <osTimerNew+0x84>
          mem = 1;
 80097e6:	2301      	movs	r3, #1
 80097e8:	61bb      	str	r3, [r7, #24]
 80097ea:	e00c      	b.n	8009806 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	689b      	ldr	r3, [r3, #8]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d108      	bne.n	8009806 <osTimerNew+0x9e>
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	68db      	ldr	r3, [r3, #12]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d104      	bne.n	8009806 <osTimerNew+0x9e>
            mem = 0;
 80097fc:	2300      	movs	r3, #0
 80097fe:	61bb      	str	r3, [r7, #24]
 8009800:	e001      	b.n	8009806 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8009802:	2300      	movs	r3, #0
 8009804:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8009806:	69bb      	ldr	r3, [r7, #24]
 8009808:	2b01      	cmp	r3, #1
 800980a:	d10c      	bne.n	8009826 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	689b      	ldr	r3, [r3, #8]
 8009810:	9301      	str	r3, [sp, #4]
 8009812:	4b12      	ldr	r3, [pc, #72]	; (800985c <osTimerNew+0xf4>)
 8009814:	9300      	str	r3, [sp, #0]
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	69fa      	ldr	r2, [r7, #28]
 800981a:	2101      	movs	r1, #1
 800981c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800981e:	f003 f8de 	bl	800c9de <xTimerCreateStatic>
 8009822:	6238      	str	r0, [r7, #32]
 8009824:	e00b      	b.n	800983e <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8009826:	69bb      	ldr	r3, [r7, #24]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d108      	bne.n	800983e <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800982c:	4b0b      	ldr	r3, [pc, #44]	; (800985c <osTimerNew+0xf4>)
 800982e:	9300      	str	r3, [sp, #0]
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	69fa      	ldr	r2, [r7, #28]
 8009834:	2101      	movs	r1, #1
 8009836:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009838:	f003 f8b0 	bl	800c99c <xTimerCreate>
 800983c:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800983e:	6a3b      	ldr	r3, [r7, #32]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d105      	bne.n	8009850 <osTimerNew+0xe8>
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d002      	beq.n	8009850 <osTimerNew+0xe8>
        vPortFree (callb);
 800984a:	6978      	ldr	r0, [r7, #20]
 800984c:	f000 fb00 	bl	8009e50 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8009850:	6a3b      	ldr	r3, [r7, #32]
}
 8009852:	4618      	mov	r0, r3
 8009854:	3728      	adds	r7, #40	; 0x28
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}
 800985a:	bf00      	nop
 800985c:	0800973f 	.word	0x0800973f

08009860 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8009860:	b580      	push	{r7, lr}
 8009862:	b088      	sub	sp, #32
 8009864:	af02      	add	r7, sp, #8
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800986e:	f3ef 8305 	mrs	r3, IPSR
 8009872:	60fb      	str	r3, [r7, #12]
  return(result);
 8009874:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009876:	2b00      	cmp	r3, #0
 8009878:	d003      	beq.n	8009882 <osTimerStart+0x22>
    stat = osErrorISR;
 800987a:	f06f 0305 	mvn.w	r3, #5
 800987e:	617b      	str	r3, [r7, #20]
 8009880:	e017      	b.n	80098b2 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8009882:	693b      	ldr	r3, [r7, #16]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d103      	bne.n	8009890 <osTimerStart+0x30>
    stat = osErrorParameter;
 8009888:	f06f 0303 	mvn.w	r3, #3
 800988c:	617b      	str	r3, [r7, #20]
 800988e:	e010      	b.n	80098b2 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8009890:	2300      	movs	r3, #0
 8009892:	9300      	str	r3, [sp, #0]
 8009894:	2300      	movs	r3, #0
 8009896:	683a      	ldr	r2, [r7, #0]
 8009898:	2104      	movs	r1, #4
 800989a:	6938      	ldr	r0, [r7, #16]
 800989c:	f003 f918 	bl	800cad0 <xTimerGenericCommand>
 80098a0:	4603      	mov	r3, r0
 80098a2:	2b01      	cmp	r3, #1
 80098a4:	d102      	bne.n	80098ac <osTimerStart+0x4c>
      stat = osOK;
 80098a6:	2300      	movs	r3, #0
 80098a8:	617b      	str	r3, [r7, #20]
 80098aa:	e002      	b.n	80098b2 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 80098ac:	f06f 0302 	mvn.w	r3, #2
 80098b0:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80098b2:	697b      	ldr	r3, [r7, #20]
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3718      	adds	r7, #24
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 80098bc:	b580      	push	{r7, lr}
 80098be:	b088      	sub	sp, #32
 80098c0:	af02      	add	r7, sp, #8
 80098c2:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098c8:	f3ef 8305 	mrs	r3, IPSR
 80098cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80098ce:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d003      	beq.n	80098dc <osTimerStop+0x20>
    stat = osErrorISR;
 80098d4:	f06f 0305 	mvn.w	r3, #5
 80098d8:	617b      	str	r3, [r7, #20]
 80098da:	e021      	b.n	8009920 <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d103      	bne.n	80098ea <osTimerStop+0x2e>
    stat = osErrorParameter;
 80098e2:	f06f 0303 	mvn.w	r3, #3
 80098e6:	617b      	str	r3, [r7, #20]
 80098e8:	e01a      	b.n	8009920 <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 80098ea:	6938      	ldr	r0, [r7, #16]
 80098ec:	f003 fbf6 	bl	800d0dc <xTimerIsTimerActive>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d103      	bne.n	80098fe <osTimerStop+0x42>
      stat = osErrorResource;
 80098f6:	f06f 0302 	mvn.w	r3, #2
 80098fa:	617b      	str	r3, [r7, #20]
 80098fc:	e010      	b.n	8009920 <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 80098fe:	2300      	movs	r3, #0
 8009900:	9300      	str	r3, [sp, #0]
 8009902:	2300      	movs	r3, #0
 8009904:	2200      	movs	r2, #0
 8009906:	2103      	movs	r1, #3
 8009908:	6938      	ldr	r0, [r7, #16]
 800990a:	f003 f8e1 	bl	800cad0 <xTimerGenericCommand>
 800990e:	4603      	mov	r3, r0
 8009910:	2b01      	cmp	r3, #1
 8009912:	d102      	bne.n	800991a <osTimerStop+0x5e>
        stat = osOK;
 8009914:	2300      	movs	r3, #0
 8009916:	617b      	str	r3, [r7, #20]
 8009918:	e002      	b.n	8009920 <osTimerStop+0x64>
      } else {
        stat = osError;
 800991a:	f04f 33ff 	mov.w	r3, #4294967295
 800991e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009920:	697b      	ldr	r3, [r7, #20]
}
 8009922:	4618      	mov	r0, r3
 8009924:	3718      	adds	r7, #24
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}

0800992a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800992a:	b580      	push	{r7, lr}
 800992c:	b08a      	sub	sp, #40	; 0x28
 800992e:	af02      	add	r7, sp, #8
 8009930:	60f8      	str	r0, [r7, #12]
 8009932:	60b9      	str	r1, [r7, #8]
 8009934:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009936:	2300      	movs	r3, #0
 8009938:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800993a:	f3ef 8305 	mrs	r3, IPSR
 800993e:	613b      	str	r3, [r7, #16]
  return(result);
 8009940:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009942:	2b00      	cmp	r3, #0
 8009944:	d175      	bne.n	8009a32 <osSemaphoreNew+0x108>
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d072      	beq.n	8009a32 <osSemaphoreNew+0x108>
 800994c:	68ba      	ldr	r2, [r7, #8]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	429a      	cmp	r2, r3
 8009952:	d86e      	bhi.n	8009a32 <osSemaphoreNew+0x108>
    mem = -1;
 8009954:	f04f 33ff 	mov.w	r3, #4294967295
 8009958:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d015      	beq.n	800998c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	689b      	ldr	r3, [r3, #8]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d006      	beq.n	8009976 <osSemaphoreNew+0x4c>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	68db      	ldr	r3, [r3, #12]
 800996c:	2b4f      	cmp	r3, #79	; 0x4f
 800996e:	d902      	bls.n	8009976 <osSemaphoreNew+0x4c>
        mem = 1;
 8009970:	2301      	movs	r3, #1
 8009972:	61bb      	str	r3, [r7, #24]
 8009974:	e00c      	b.n	8009990 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	689b      	ldr	r3, [r3, #8]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d108      	bne.n	8009990 <osSemaphoreNew+0x66>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	68db      	ldr	r3, [r3, #12]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d104      	bne.n	8009990 <osSemaphoreNew+0x66>
          mem = 0;
 8009986:	2300      	movs	r3, #0
 8009988:	61bb      	str	r3, [r7, #24]
 800998a:	e001      	b.n	8009990 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800998c:	2300      	movs	r3, #0
 800998e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009996:	d04c      	beq.n	8009a32 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2b01      	cmp	r3, #1
 800999c:	d128      	bne.n	80099f0 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800999e:	69bb      	ldr	r3, [r7, #24]
 80099a0:	2b01      	cmp	r3, #1
 80099a2:	d10a      	bne.n	80099ba <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	689b      	ldr	r3, [r3, #8]
 80099a8:	2203      	movs	r2, #3
 80099aa:	9200      	str	r2, [sp, #0]
 80099ac:	2200      	movs	r2, #0
 80099ae:	2100      	movs	r1, #0
 80099b0:	2001      	movs	r0, #1
 80099b2:	f000 fed9 	bl	800a768 <xQueueGenericCreateStatic>
 80099b6:	61f8      	str	r0, [r7, #28]
 80099b8:	e005      	b.n	80099c6 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80099ba:	2203      	movs	r2, #3
 80099bc:	2100      	movs	r1, #0
 80099be:	2001      	movs	r0, #1
 80099c0:	f000 ff4a 	bl	800a858 <xQueueGenericCreate>
 80099c4:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80099c6:	69fb      	ldr	r3, [r7, #28]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d022      	beq.n	8009a12 <osSemaphoreNew+0xe8>
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d01f      	beq.n	8009a12 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80099d2:	2300      	movs	r3, #0
 80099d4:	2200      	movs	r2, #0
 80099d6:	2100      	movs	r1, #0
 80099d8:	69f8      	ldr	r0, [r7, #28]
 80099da:	f001 f805 	bl	800a9e8 <xQueueGenericSend>
 80099de:	4603      	mov	r3, r0
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d016      	beq.n	8009a12 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80099e4:	69f8      	ldr	r0, [r7, #28]
 80099e6:	f001 fc91 	bl	800b30c <vQueueDelete>
            hSemaphore = NULL;
 80099ea:	2300      	movs	r3, #0
 80099ec:	61fb      	str	r3, [r7, #28]
 80099ee:	e010      	b.n	8009a12 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80099f0:	69bb      	ldr	r3, [r7, #24]
 80099f2:	2b01      	cmp	r3, #1
 80099f4:	d108      	bne.n	8009a08 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	689b      	ldr	r3, [r3, #8]
 80099fa:	461a      	mov	r2, r3
 80099fc:	68b9      	ldr	r1, [r7, #8]
 80099fe:	68f8      	ldr	r0, [r7, #12]
 8009a00:	f000 ff87 	bl	800a912 <xQueueCreateCountingSemaphoreStatic>
 8009a04:	61f8      	str	r0, [r7, #28]
 8009a06:	e004      	b.n	8009a12 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009a08:	68b9      	ldr	r1, [r7, #8]
 8009a0a:	68f8      	ldr	r0, [r7, #12]
 8009a0c:	f000 ffb8 	bl	800a980 <xQueueCreateCountingSemaphore>
 8009a10:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d00c      	beq.n	8009a32 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d003      	beq.n	8009a26 <osSemaphoreNew+0xfc>
          name = attr->name;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	617b      	str	r3, [r7, #20]
 8009a24:	e001      	b.n	8009a2a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009a26:	2300      	movs	r3, #0
 8009a28:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009a2a:	6979      	ldr	r1, [r7, #20]
 8009a2c:	69f8      	ldr	r0, [r7, #28]
 8009a2e:	f001 fdb9 	bl	800b5a4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009a32:	69fb      	ldr	r3, [r7, #28]
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3720      	adds	r7, #32
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b086      	sub	sp, #24
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d103      	bne.n	8009a5c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009a54:	f06f 0303 	mvn.w	r3, #3
 8009a58:	617b      	str	r3, [r7, #20]
 8009a5a:	e039      	b.n	8009ad0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a5c:	f3ef 8305 	mrs	r3, IPSR
 8009a60:	60fb      	str	r3, [r7, #12]
  return(result);
 8009a62:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d022      	beq.n	8009aae <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d003      	beq.n	8009a76 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8009a6e:	f06f 0303 	mvn.w	r3, #3
 8009a72:	617b      	str	r3, [r7, #20]
 8009a74:	e02c      	b.n	8009ad0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8009a76:	2300      	movs	r3, #0
 8009a78:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8009a7a:	f107 0308 	add.w	r3, r7, #8
 8009a7e:	461a      	mov	r2, r3
 8009a80:	2100      	movs	r1, #0
 8009a82:	6938      	ldr	r0, [r7, #16]
 8009a84:	f001 fbc2 	bl	800b20c <xQueueReceiveFromISR>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	2b01      	cmp	r3, #1
 8009a8c:	d003      	beq.n	8009a96 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8009a8e:	f06f 0302 	mvn.w	r3, #2
 8009a92:	617b      	str	r3, [r7, #20]
 8009a94:	e01c      	b.n	8009ad0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d019      	beq.n	8009ad0 <osSemaphoreAcquire+0x94>
 8009a9c:	4b0f      	ldr	r3, [pc, #60]	; (8009adc <osSemaphoreAcquire+0xa0>)
 8009a9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009aa2:	601a      	str	r2, [r3, #0]
 8009aa4:	f3bf 8f4f 	dsb	sy
 8009aa8:	f3bf 8f6f 	isb	sy
 8009aac:	e010      	b.n	8009ad0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8009aae:	6839      	ldr	r1, [r7, #0]
 8009ab0:	6938      	ldr	r0, [r7, #16]
 8009ab2:	f001 fa9f 	bl	800aff4 <xQueueSemaphoreTake>
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d009      	beq.n	8009ad0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d003      	beq.n	8009aca <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8009ac2:	f06f 0301 	mvn.w	r3, #1
 8009ac6:	617b      	str	r3, [r7, #20]
 8009ac8:	e002      	b.n	8009ad0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8009aca:	f06f 0302 	mvn.w	r3, #2
 8009ace:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009ad0:	697b      	ldr	r3, [r7, #20]
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3718      	adds	r7, #24
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}
 8009ada:	bf00      	nop
 8009adc:	e000ed04 	.word	0xe000ed04

08009ae0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b086      	sub	sp, #24
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009aec:	2300      	movs	r3, #0
 8009aee:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d103      	bne.n	8009afe <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8009af6:	f06f 0303 	mvn.w	r3, #3
 8009afa:	617b      	str	r3, [r7, #20]
 8009afc:	e02c      	b.n	8009b58 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009afe:	f3ef 8305 	mrs	r3, IPSR
 8009b02:	60fb      	str	r3, [r7, #12]
  return(result);
 8009b04:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d01a      	beq.n	8009b40 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009b0e:	f107 0308 	add.w	r3, r7, #8
 8009b12:	4619      	mov	r1, r3
 8009b14:	6938      	ldr	r0, [r7, #16]
 8009b16:	f001 f900 	bl	800ad1a <xQueueGiveFromISR>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	d003      	beq.n	8009b28 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8009b20:	f06f 0302 	mvn.w	r3, #2
 8009b24:	617b      	str	r3, [r7, #20]
 8009b26:	e017      	b.n	8009b58 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d014      	beq.n	8009b58 <osSemaphoreRelease+0x78>
 8009b2e:	4b0d      	ldr	r3, [pc, #52]	; (8009b64 <osSemaphoreRelease+0x84>)
 8009b30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b34:	601a      	str	r2, [r3, #0]
 8009b36:	f3bf 8f4f 	dsb	sy
 8009b3a:	f3bf 8f6f 	isb	sy
 8009b3e:	e00b      	b.n	8009b58 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009b40:	2300      	movs	r3, #0
 8009b42:	2200      	movs	r2, #0
 8009b44:	2100      	movs	r1, #0
 8009b46:	6938      	ldr	r0, [r7, #16]
 8009b48:	f000 ff4e 	bl	800a9e8 <xQueueGenericSend>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	d002      	beq.n	8009b58 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8009b52:	f06f 0302 	mvn.w	r3, #2
 8009b56:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009b58:	697b      	ldr	r3, [r7, #20]
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3718      	adds	r7, #24
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}
 8009b62:	bf00      	nop
 8009b64:	e000ed04 	.word	0xe000ed04

08009b68 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b08a      	sub	sp, #40	; 0x28
 8009b6c:	af02      	add	r7, sp, #8
 8009b6e:	60f8      	str	r0, [r7, #12]
 8009b70:	60b9      	str	r1, [r7, #8]
 8009b72:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009b74:	2300      	movs	r3, #0
 8009b76:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b78:	f3ef 8305 	mrs	r3, IPSR
 8009b7c:	613b      	str	r3, [r7, #16]
  return(result);
 8009b7e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d15f      	bne.n	8009c44 <osMessageQueueNew+0xdc>
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d05c      	beq.n	8009c44 <osMessageQueueNew+0xdc>
 8009b8a:	68bb      	ldr	r3, [r7, #8]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d059      	beq.n	8009c44 <osMessageQueueNew+0xdc>
    mem = -1;
 8009b90:	f04f 33ff 	mov.w	r3, #4294967295
 8009b94:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d029      	beq.n	8009bf0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	689b      	ldr	r3, [r3, #8]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d012      	beq.n	8009bca <osMessageQueueNew+0x62>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	68db      	ldr	r3, [r3, #12]
 8009ba8:	2b4f      	cmp	r3, #79	; 0x4f
 8009baa:	d90e      	bls.n	8009bca <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d00a      	beq.n	8009bca <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	695a      	ldr	r2, [r3, #20]
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	68b9      	ldr	r1, [r7, #8]
 8009bbc:	fb01 f303 	mul.w	r3, r1, r3
 8009bc0:	429a      	cmp	r2, r3
 8009bc2:	d302      	bcc.n	8009bca <osMessageQueueNew+0x62>
        mem = 1;
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	61bb      	str	r3, [r7, #24]
 8009bc8:	e014      	b.n	8009bf4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d110      	bne.n	8009bf4 <osMessageQueueNew+0x8c>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	68db      	ldr	r3, [r3, #12]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d10c      	bne.n	8009bf4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d108      	bne.n	8009bf4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	695b      	ldr	r3, [r3, #20]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d104      	bne.n	8009bf4 <osMessageQueueNew+0x8c>
          mem = 0;
 8009bea:	2300      	movs	r3, #0
 8009bec:	61bb      	str	r3, [r7, #24]
 8009bee:	e001      	b.n	8009bf4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009bf4:	69bb      	ldr	r3, [r7, #24]
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d10b      	bne.n	8009c12 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	691a      	ldr	r2, [r3, #16]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	689b      	ldr	r3, [r3, #8]
 8009c02:	2100      	movs	r1, #0
 8009c04:	9100      	str	r1, [sp, #0]
 8009c06:	68b9      	ldr	r1, [r7, #8]
 8009c08:	68f8      	ldr	r0, [r7, #12]
 8009c0a:	f000 fdad 	bl	800a768 <xQueueGenericCreateStatic>
 8009c0e:	61f8      	str	r0, [r7, #28]
 8009c10:	e008      	b.n	8009c24 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009c12:	69bb      	ldr	r3, [r7, #24]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d105      	bne.n	8009c24 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009c18:	2200      	movs	r2, #0
 8009c1a:	68b9      	ldr	r1, [r7, #8]
 8009c1c:	68f8      	ldr	r0, [r7, #12]
 8009c1e:	f000 fe1b 	bl	800a858 <xQueueGenericCreate>
 8009c22:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009c24:	69fb      	ldr	r3, [r7, #28]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d00c      	beq.n	8009c44 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d003      	beq.n	8009c38 <osMessageQueueNew+0xd0>
        name = attr->name;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	617b      	str	r3, [r7, #20]
 8009c36:	e001      	b.n	8009c3c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009c38:	2300      	movs	r3, #0
 8009c3a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009c3c:	6979      	ldr	r1, [r7, #20]
 8009c3e:	69f8      	ldr	r0, [r7, #28]
 8009c40:	f001 fcb0 	bl	800b5a4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009c44:	69fb      	ldr	r3, [r7, #28]
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3720      	adds	r7, #32
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}
	...

08009c50 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009c50:	b480      	push	{r7}
 8009c52:	b085      	sub	sp, #20
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	60f8      	str	r0, [r7, #12]
 8009c58:	60b9      	str	r1, [r7, #8]
 8009c5a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	4a07      	ldr	r2, [pc, #28]	; (8009c7c <vApplicationGetIdleTaskMemory+0x2c>)
 8009c60:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	4a06      	ldr	r2, [pc, #24]	; (8009c80 <vApplicationGetIdleTaskMemory+0x30>)
 8009c66:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2280      	movs	r2, #128	; 0x80
 8009c6c:	601a      	str	r2, [r3, #0]
}
 8009c6e:	bf00      	nop
 8009c70:	3714      	adds	r7, #20
 8009c72:	46bd      	mov	sp, r7
 8009c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c78:	4770      	bx	lr
 8009c7a:	bf00      	nop
 8009c7c:	2000043c 	.word	0x2000043c
 8009c80:	200004f8 	.word	0x200004f8

08009c84 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009c84:	b480      	push	{r7}
 8009c86:	b085      	sub	sp, #20
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	4a07      	ldr	r2, [pc, #28]	; (8009cb0 <vApplicationGetTimerTaskMemory+0x2c>)
 8009c94:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	4a06      	ldr	r2, [pc, #24]	; (8009cb4 <vApplicationGetTimerTaskMemory+0x30>)
 8009c9a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009ca2:	601a      	str	r2, [r3, #0]
}
 8009ca4:	bf00      	nop
 8009ca6:	3714      	adds	r7, #20
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cae:	4770      	bx	lr
 8009cb0:	200006f8 	.word	0x200006f8
 8009cb4:	200007b4 	.word	0x200007b4

08009cb8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b08a      	sub	sp, #40	; 0x28
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009cc4:	f002 f858 	bl	800bd78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009cc8:	4b5b      	ldr	r3, [pc, #364]	; (8009e38 <pvPortMalloc+0x180>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d101      	bne.n	8009cd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009cd0:	f000 f920 	bl	8009f14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009cd4:	4b59      	ldr	r3, [pc, #356]	; (8009e3c <pvPortMalloc+0x184>)
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	4013      	ands	r3, r2
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	f040 8093 	bne.w	8009e08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d01d      	beq.n	8009d24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009ce8:	2208      	movs	r2, #8
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	4413      	add	r3, r2
 8009cee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f003 0307 	and.w	r3, r3, #7
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d014      	beq.n	8009d24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f023 0307 	bic.w	r3, r3, #7
 8009d00:	3308      	adds	r3, #8
 8009d02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f003 0307 	and.w	r3, r3, #7
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d00a      	beq.n	8009d24 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d12:	f383 8811 	msr	BASEPRI, r3
 8009d16:	f3bf 8f6f 	isb	sy
 8009d1a:	f3bf 8f4f 	dsb	sy
 8009d1e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009d20:	bf00      	nop
 8009d22:	e7fe      	b.n	8009d22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d06e      	beq.n	8009e08 <pvPortMalloc+0x150>
 8009d2a:	4b45      	ldr	r3, [pc, #276]	; (8009e40 <pvPortMalloc+0x188>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	687a      	ldr	r2, [r7, #4]
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d869      	bhi.n	8009e08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009d34:	4b43      	ldr	r3, [pc, #268]	; (8009e44 <pvPortMalloc+0x18c>)
 8009d36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009d38:	4b42      	ldr	r3, [pc, #264]	; (8009e44 <pvPortMalloc+0x18c>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d3e:	e004      	b.n	8009d4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	687a      	ldr	r2, [r7, #4]
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d903      	bls.n	8009d5c <pvPortMalloc+0xa4>
 8009d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d1f1      	bne.n	8009d40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009d5c:	4b36      	ldr	r3, [pc, #216]	; (8009e38 <pvPortMalloc+0x180>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d050      	beq.n	8009e08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009d66:	6a3b      	ldr	r3, [r7, #32]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	2208      	movs	r2, #8
 8009d6c:	4413      	add	r3, r2
 8009d6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	6a3b      	ldr	r3, [r7, #32]
 8009d76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d7a:	685a      	ldr	r2, [r3, #4]
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	1ad2      	subs	r2, r2, r3
 8009d80:	2308      	movs	r3, #8
 8009d82:	005b      	lsls	r3, r3, #1
 8009d84:	429a      	cmp	r2, r3
 8009d86:	d91f      	bls.n	8009dc8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009d88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	4413      	add	r3, r2
 8009d8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d90:	69bb      	ldr	r3, [r7, #24]
 8009d92:	f003 0307 	and.w	r3, r3, #7
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d00a      	beq.n	8009db0 <pvPortMalloc+0xf8>
	__asm volatile
 8009d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d9e:	f383 8811 	msr	BASEPRI, r3
 8009da2:	f3bf 8f6f 	isb	sy
 8009da6:	f3bf 8f4f 	dsb	sy
 8009daa:	613b      	str	r3, [r7, #16]
}
 8009dac:	bf00      	nop
 8009dae:	e7fe      	b.n	8009dae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db2:	685a      	ldr	r2, [r3, #4]
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	1ad2      	subs	r2, r2, r3
 8009db8:	69bb      	ldr	r3, [r7, #24]
 8009dba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dbe:	687a      	ldr	r2, [r7, #4]
 8009dc0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009dc2:	69b8      	ldr	r0, [r7, #24]
 8009dc4:	f000 f908 	bl	8009fd8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009dc8:	4b1d      	ldr	r3, [pc, #116]	; (8009e40 <pvPortMalloc+0x188>)
 8009dca:	681a      	ldr	r2, [r3, #0]
 8009dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dce:	685b      	ldr	r3, [r3, #4]
 8009dd0:	1ad3      	subs	r3, r2, r3
 8009dd2:	4a1b      	ldr	r2, [pc, #108]	; (8009e40 <pvPortMalloc+0x188>)
 8009dd4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009dd6:	4b1a      	ldr	r3, [pc, #104]	; (8009e40 <pvPortMalloc+0x188>)
 8009dd8:	681a      	ldr	r2, [r3, #0]
 8009dda:	4b1b      	ldr	r3, [pc, #108]	; (8009e48 <pvPortMalloc+0x190>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	429a      	cmp	r2, r3
 8009de0:	d203      	bcs.n	8009dea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009de2:	4b17      	ldr	r3, [pc, #92]	; (8009e40 <pvPortMalloc+0x188>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4a18      	ldr	r2, [pc, #96]	; (8009e48 <pvPortMalloc+0x190>)
 8009de8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dec:	685a      	ldr	r2, [r3, #4]
 8009dee:	4b13      	ldr	r3, [pc, #76]	; (8009e3c <pvPortMalloc+0x184>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	431a      	orrs	r2, r3
 8009df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009dfe:	4b13      	ldr	r3, [pc, #76]	; (8009e4c <pvPortMalloc+0x194>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	3301      	adds	r3, #1
 8009e04:	4a11      	ldr	r2, [pc, #68]	; (8009e4c <pvPortMalloc+0x194>)
 8009e06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009e08:	f001 ffc4 	bl	800bd94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e0c:	69fb      	ldr	r3, [r7, #28]
 8009e0e:	f003 0307 	and.w	r3, r3, #7
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d00a      	beq.n	8009e2c <pvPortMalloc+0x174>
	__asm volatile
 8009e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e1a:	f383 8811 	msr	BASEPRI, r3
 8009e1e:	f3bf 8f6f 	isb	sy
 8009e22:	f3bf 8f4f 	dsb	sy
 8009e26:	60fb      	str	r3, [r7, #12]
}
 8009e28:	bf00      	nop
 8009e2a:	e7fe      	b.n	8009e2a <pvPortMalloc+0x172>
	return pvReturn;
 8009e2c:	69fb      	ldr	r3, [r7, #28]
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3728      	adds	r7, #40	; 0x28
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}
 8009e36:	bf00      	nop
 8009e38:	200047bc 	.word	0x200047bc
 8009e3c:	200047d0 	.word	0x200047d0
 8009e40:	200047c0 	.word	0x200047c0
 8009e44:	200047b4 	.word	0x200047b4
 8009e48:	200047c4 	.word	0x200047c4
 8009e4c:	200047c8 	.word	0x200047c8

08009e50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b086      	sub	sp, #24
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d04d      	beq.n	8009efe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009e62:	2308      	movs	r3, #8
 8009e64:	425b      	negs	r3, r3
 8009e66:	697a      	ldr	r2, [r7, #20]
 8009e68:	4413      	add	r3, r2
 8009e6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009e6c:	697b      	ldr	r3, [r7, #20]
 8009e6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	685a      	ldr	r2, [r3, #4]
 8009e74:	4b24      	ldr	r3, [pc, #144]	; (8009f08 <vPortFree+0xb8>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	4013      	ands	r3, r2
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d10a      	bne.n	8009e94 <vPortFree+0x44>
	__asm volatile
 8009e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e82:	f383 8811 	msr	BASEPRI, r3
 8009e86:	f3bf 8f6f 	isb	sy
 8009e8a:	f3bf 8f4f 	dsb	sy
 8009e8e:	60fb      	str	r3, [r7, #12]
}
 8009e90:	bf00      	nop
 8009e92:	e7fe      	b.n	8009e92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d00a      	beq.n	8009eb2 <vPortFree+0x62>
	__asm volatile
 8009e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea0:	f383 8811 	msr	BASEPRI, r3
 8009ea4:	f3bf 8f6f 	isb	sy
 8009ea8:	f3bf 8f4f 	dsb	sy
 8009eac:	60bb      	str	r3, [r7, #8]
}
 8009eae:	bf00      	nop
 8009eb0:	e7fe      	b.n	8009eb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	685a      	ldr	r2, [r3, #4]
 8009eb6:	4b14      	ldr	r3, [pc, #80]	; (8009f08 <vPortFree+0xb8>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	4013      	ands	r3, r2
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d01e      	beq.n	8009efe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d11a      	bne.n	8009efe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009ec8:	693b      	ldr	r3, [r7, #16]
 8009eca:	685a      	ldr	r2, [r3, #4]
 8009ecc:	4b0e      	ldr	r3, [pc, #56]	; (8009f08 <vPortFree+0xb8>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	43db      	mvns	r3, r3
 8009ed2:	401a      	ands	r2, r3
 8009ed4:	693b      	ldr	r3, [r7, #16]
 8009ed6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009ed8:	f001 ff4e 	bl	800bd78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	685a      	ldr	r2, [r3, #4]
 8009ee0:	4b0a      	ldr	r3, [pc, #40]	; (8009f0c <vPortFree+0xbc>)
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4413      	add	r3, r2
 8009ee6:	4a09      	ldr	r2, [pc, #36]	; (8009f0c <vPortFree+0xbc>)
 8009ee8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009eea:	6938      	ldr	r0, [r7, #16]
 8009eec:	f000 f874 	bl	8009fd8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009ef0:	4b07      	ldr	r3, [pc, #28]	; (8009f10 <vPortFree+0xc0>)
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	3301      	adds	r3, #1
 8009ef6:	4a06      	ldr	r2, [pc, #24]	; (8009f10 <vPortFree+0xc0>)
 8009ef8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009efa:	f001 ff4b 	bl	800bd94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009efe:	bf00      	nop
 8009f00:	3718      	adds	r7, #24
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
 8009f06:	bf00      	nop
 8009f08:	200047d0 	.word	0x200047d0
 8009f0c:	200047c0 	.word	0x200047c0
 8009f10:	200047cc 	.word	0x200047cc

08009f14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009f14:	b480      	push	{r7}
 8009f16:	b085      	sub	sp, #20
 8009f18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009f1a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009f1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009f20:	4b27      	ldr	r3, [pc, #156]	; (8009fc0 <prvHeapInit+0xac>)
 8009f22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	f003 0307 	and.w	r3, r3, #7
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d00c      	beq.n	8009f48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	3307      	adds	r3, #7
 8009f32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	f023 0307 	bic.w	r3, r3, #7
 8009f3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009f3c:	68ba      	ldr	r2, [r7, #8]
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	1ad3      	subs	r3, r2, r3
 8009f42:	4a1f      	ldr	r2, [pc, #124]	; (8009fc0 <prvHeapInit+0xac>)
 8009f44:	4413      	add	r3, r2
 8009f46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009f4c:	4a1d      	ldr	r2, [pc, #116]	; (8009fc4 <prvHeapInit+0xb0>)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009f52:	4b1c      	ldr	r3, [pc, #112]	; (8009fc4 <prvHeapInit+0xb0>)
 8009f54:	2200      	movs	r2, #0
 8009f56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	68ba      	ldr	r2, [r7, #8]
 8009f5c:	4413      	add	r3, r2
 8009f5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009f60:	2208      	movs	r2, #8
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	1a9b      	subs	r3, r3, r2
 8009f66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f023 0307 	bic.w	r3, r3, #7
 8009f6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	4a15      	ldr	r2, [pc, #84]	; (8009fc8 <prvHeapInit+0xb4>)
 8009f74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009f76:	4b14      	ldr	r3, [pc, #80]	; (8009fc8 <prvHeapInit+0xb4>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009f7e:	4b12      	ldr	r3, [pc, #72]	; (8009fc8 <prvHeapInit+0xb4>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	2200      	movs	r2, #0
 8009f84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	68fa      	ldr	r2, [r7, #12]
 8009f8e:	1ad2      	subs	r2, r2, r3
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009f94:	4b0c      	ldr	r3, [pc, #48]	; (8009fc8 <prvHeapInit+0xb4>)
 8009f96:	681a      	ldr	r2, [r3, #0]
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	685b      	ldr	r3, [r3, #4]
 8009fa0:	4a0a      	ldr	r2, [pc, #40]	; (8009fcc <prvHeapInit+0xb8>)
 8009fa2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	685b      	ldr	r3, [r3, #4]
 8009fa8:	4a09      	ldr	r2, [pc, #36]	; (8009fd0 <prvHeapInit+0xbc>)
 8009faa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009fac:	4b09      	ldr	r3, [pc, #36]	; (8009fd4 <prvHeapInit+0xc0>)
 8009fae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009fb2:	601a      	str	r2, [r3, #0]
}
 8009fb4:	bf00      	nop
 8009fb6:	3714      	adds	r7, #20
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr
 8009fc0:	20000bb4 	.word	0x20000bb4
 8009fc4:	200047b4 	.word	0x200047b4
 8009fc8:	200047bc 	.word	0x200047bc
 8009fcc:	200047c4 	.word	0x200047c4
 8009fd0:	200047c0 	.word	0x200047c0
 8009fd4:	200047d0 	.word	0x200047d0

08009fd8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009fd8:	b480      	push	{r7}
 8009fda:	b085      	sub	sp, #20
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009fe0:	4b28      	ldr	r3, [pc, #160]	; (800a084 <prvInsertBlockIntoFreeList+0xac>)
 8009fe2:	60fb      	str	r3, [r7, #12]
 8009fe4:	e002      	b.n	8009fec <prvInsertBlockIntoFreeList+0x14>
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	60fb      	str	r3, [r7, #12]
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	687a      	ldr	r2, [r7, #4]
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d8f7      	bhi.n	8009fe6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	685b      	ldr	r3, [r3, #4]
 8009ffe:	68ba      	ldr	r2, [r7, #8]
 800a000:	4413      	add	r3, r2
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	429a      	cmp	r2, r3
 800a006:	d108      	bne.n	800a01a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	685a      	ldr	r2, [r3, #4]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	685b      	ldr	r3, [r3, #4]
 800a010:	441a      	add	r2, r3
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	685b      	ldr	r3, [r3, #4]
 800a022:	68ba      	ldr	r2, [r7, #8]
 800a024:	441a      	add	r2, r3
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	429a      	cmp	r2, r3
 800a02c:	d118      	bne.n	800a060 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681a      	ldr	r2, [r3, #0]
 800a032:	4b15      	ldr	r3, [pc, #84]	; (800a088 <prvInsertBlockIntoFreeList+0xb0>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	429a      	cmp	r2, r3
 800a038:	d00d      	beq.n	800a056 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	685a      	ldr	r2, [r3, #4]
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	441a      	add	r2, r3
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	681a      	ldr	r2, [r3, #0]
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	601a      	str	r2, [r3, #0]
 800a054:	e008      	b.n	800a068 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a056:	4b0c      	ldr	r3, [pc, #48]	; (800a088 <prvInsertBlockIntoFreeList+0xb0>)
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	601a      	str	r2, [r3, #0]
 800a05e:	e003      	b.n	800a068 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681a      	ldr	r2, [r3, #0]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a068:	68fa      	ldr	r2, [r7, #12]
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d002      	beq.n	800a076 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	687a      	ldr	r2, [r7, #4]
 800a074:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a076:	bf00      	nop
 800a078:	3714      	adds	r7, #20
 800a07a:	46bd      	mov	sp, r7
 800a07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a080:	4770      	bx	lr
 800a082:	bf00      	nop
 800a084:	200047b4 	.word	0x200047b4
 800a088:	200047bc 	.word	0x200047bc

0800a08c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a08c:	b480      	push	{r7}
 800a08e:	b083      	sub	sp, #12
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f103 0208 	add.w	r2, r3, #8
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a0a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f103 0208 	add.w	r2, r3, #8
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f103 0208 	add.w	r2, r3, #8
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a0c0:	bf00      	nop
 800a0c2:	370c      	adds	r7, #12
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ca:	4770      	bx	lr

0800a0cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b083      	sub	sp, #12
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a0da:	bf00      	nop
 800a0dc:	370c      	adds	r7, #12
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr

0800a0e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a0e6:	b480      	push	{r7}
 800a0e8:	b085      	sub	sp, #20
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	6078      	str	r0, [r7, #4]
 800a0ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	68fa      	ldr	r2, [r7, #12]
 800a0fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	689a      	ldr	r2, [r3, #8]
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	689b      	ldr	r3, [r3, #8]
 800a108:	683a      	ldr	r2, [r7, #0]
 800a10a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	683a      	ldr	r2, [r7, #0]
 800a110:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	1c5a      	adds	r2, r3, #1
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	601a      	str	r2, [r3, #0]
}
 800a122:	bf00      	nop
 800a124:	3714      	adds	r7, #20
 800a126:	46bd      	mov	sp, r7
 800a128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12c:	4770      	bx	lr

0800a12e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a12e:	b480      	push	{r7}
 800a130:	b085      	sub	sp, #20
 800a132:	af00      	add	r7, sp, #0
 800a134:	6078      	str	r0, [r7, #4]
 800a136:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a144:	d103      	bne.n	800a14e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	691b      	ldr	r3, [r3, #16]
 800a14a:	60fb      	str	r3, [r7, #12]
 800a14c:	e00c      	b.n	800a168 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	3308      	adds	r3, #8
 800a152:	60fb      	str	r3, [r7, #12]
 800a154:	e002      	b.n	800a15c <vListInsert+0x2e>
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	60fb      	str	r3, [r7, #12]
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	685b      	ldr	r3, [r3, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	68ba      	ldr	r2, [r7, #8]
 800a164:	429a      	cmp	r2, r3
 800a166:	d2f6      	bcs.n	800a156 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	685a      	ldr	r2, [r3, #4]
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a170:	683b      	ldr	r3, [r7, #0]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	683a      	ldr	r2, [r7, #0]
 800a176:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	68fa      	ldr	r2, [r7, #12]
 800a17c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	683a      	ldr	r2, [r7, #0]
 800a182:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	687a      	ldr	r2, [r7, #4]
 800a188:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	1c5a      	adds	r2, r3, #1
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	601a      	str	r2, [r3, #0]
}
 800a194:	bf00      	nop
 800a196:	3714      	adds	r7, #20
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr

0800a1a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b085      	sub	sp, #20
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	691b      	ldr	r3, [r3, #16]
 800a1ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	687a      	ldr	r2, [r7, #4]
 800a1b4:	6892      	ldr	r2, [r2, #8]
 800a1b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	689b      	ldr	r3, [r3, #8]
 800a1bc:	687a      	ldr	r2, [r7, #4]
 800a1be:	6852      	ldr	r2, [r2, #4]
 800a1c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	685b      	ldr	r3, [r3, #4]
 800a1c6:	687a      	ldr	r2, [r7, #4]
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d103      	bne.n	800a1d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	689a      	ldr	r2, [r3, #8]
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	1e5a      	subs	r2, r3, #1
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3714      	adds	r7, #20
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f2:	4770      	bx	lr

0800a1f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b085      	sub	sp, #20
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	60f8      	str	r0, [r7, #12]
 800a1fc:	60b9      	str	r1, [r7, #8]
 800a1fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	3b04      	subs	r3, #4
 800a204:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a20c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	3b04      	subs	r3, #4
 800a212:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	f023 0201 	bic.w	r2, r3, #1
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	3b04      	subs	r3, #4
 800a222:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a224:	4a0c      	ldr	r2, [pc, #48]	; (800a258 <pxPortInitialiseStack+0x64>)
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	3b14      	subs	r3, #20
 800a22e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a230:	687a      	ldr	r2, [r7, #4]
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	3b04      	subs	r3, #4
 800a23a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f06f 0202 	mvn.w	r2, #2
 800a242:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	3b20      	subs	r3, #32
 800a248:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a24a:	68fb      	ldr	r3, [r7, #12]
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	3714      	adds	r7, #20
 800a250:	46bd      	mov	sp, r7
 800a252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a256:	4770      	bx	lr
 800a258:	0800a25d 	.word	0x0800a25d

0800a25c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a25c:	b480      	push	{r7}
 800a25e:	b085      	sub	sp, #20
 800a260:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a262:	2300      	movs	r3, #0
 800a264:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a266:	4b12      	ldr	r3, [pc, #72]	; (800a2b0 <prvTaskExitError+0x54>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a26e:	d00a      	beq.n	800a286 <prvTaskExitError+0x2a>
	__asm volatile
 800a270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a274:	f383 8811 	msr	BASEPRI, r3
 800a278:	f3bf 8f6f 	isb	sy
 800a27c:	f3bf 8f4f 	dsb	sy
 800a280:	60fb      	str	r3, [r7, #12]
}
 800a282:	bf00      	nop
 800a284:	e7fe      	b.n	800a284 <prvTaskExitError+0x28>
	__asm volatile
 800a286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a28a:	f383 8811 	msr	BASEPRI, r3
 800a28e:	f3bf 8f6f 	isb	sy
 800a292:	f3bf 8f4f 	dsb	sy
 800a296:	60bb      	str	r3, [r7, #8]
}
 800a298:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a29a:	bf00      	nop
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d0fc      	beq.n	800a29c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a2a2:	bf00      	nop
 800a2a4:	bf00      	nop
 800a2a6:	3714      	adds	r7, #20
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ae:	4770      	bx	lr
 800a2b0:	20000034 	.word	0x20000034
	...

0800a2c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a2c0:	4b07      	ldr	r3, [pc, #28]	; (800a2e0 <pxCurrentTCBConst2>)
 800a2c2:	6819      	ldr	r1, [r3, #0]
 800a2c4:	6808      	ldr	r0, [r1, #0]
 800a2c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ca:	f380 8809 	msr	PSP, r0
 800a2ce:	f3bf 8f6f 	isb	sy
 800a2d2:	f04f 0000 	mov.w	r0, #0
 800a2d6:	f380 8811 	msr	BASEPRI, r0
 800a2da:	4770      	bx	lr
 800a2dc:	f3af 8000 	nop.w

0800a2e0 <pxCurrentTCBConst2>:
 800a2e0:	2000481c 	.word	0x2000481c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a2e4:	bf00      	nop
 800a2e6:	bf00      	nop

0800a2e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a2e8:	4808      	ldr	r0, [pc, #32]	; (800a30c <prvPortStartFirstTask+0x24>)
 800a2ea:	6800      	ldr	r0, [r0, #0]
 800a2ec:	6800      	ldr	r0, [r0, #0]
 800a2ee:	f380 8808 	msr	MSP, r0
 800a2f2:	f04f 0000 	mov.w	r0, #0
 800a2f6:	f380 8814 	msr	CONTROL, r0
 800a2fa:	b662      	cpsie	i
 800a2fc:	b661      	cpsie	f
 800a2fe:	f3bf 8f4f 	dsb	sy
 800a302:	f3bf 8f6f 	isb	sy
 800a306:	df00      	svc	0
 800a308:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a30a:	bf00      	nop
 800a30c:	e000ed08 	.word	0xe000ed08

0800a310 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a316:	4b46      	ldr	r3, [pc, #280]	; (800a430 <xPortStartScheduler+0x120>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4a46      	ldr	r2, [pc, #280]	; (800a434 <xPortStartScheduler+0x124>)
 800a31c:	4293      	cmp	r3, r2
 800a31e:	d10a      	bne.n	800a336 <xPortStartScheduler+0x26>
	__asm volatile
 800a320:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a324:	f383 8811 	msr	BASEPRI, r3
 800a328:	f3bf 8f6f 	isb	sy
 800a32c:	f3bf 8f4f 	dsb	sy
 800a330:	613b      	str	r3, [r7, #16]
}
 800a332:	bf00      	nop
 800a334:	e7fe      	b.n	800a334 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a336:	4b3e      	ldr	r3, [pc, #248]	; (800a430 <xPortStartScheduler+0x120>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	4a3f      	ldr	r2, [pc, #252]	; (800a438 <xPortStartScheduler+0x128>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d10a      	bne.n	800a356 <xPortStartScheduler+0x46>
	__asm volatile
 800a340:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a344:	f383 8811 	msr	BASEPRI, r3
 800a348:	f3bf 8f6f 	isb	sy
 800a34c:	f3bf 8f4f 	dsb	sy
 800a350:	60fb      	str	r3, [r7, #12]
}
 800a352:	bf00      	nop
 800a354:	e7fe      	b.n	800a354 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a356:	4b39      	ldr	r3, [pc, #228]	; (800a43c <xPortStartScheduler+0x12c>)
 800a358:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	781b      	ldrb	r3, [r3, #0]
 800a35e:	b2db      	uxtb	r3, r3
 800a360:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	22ff      	movs	r2, #255	; 0xff
 800a366:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a368:	697b      	ldr	r3, [r7, #20]
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	b2db      	uxtb	r3, r3
 800a36e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a370:	78fb      	ldrb	r3, [r7, #3]
 800a372:	b2db      	uxtb	r3, r3
 800a374:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a378:	b2da      	uxtb	r2, r3
 800a37a:	4b31      	ldr	r3, [pc, #196]	; (800a440 <xPortStartScheduler+0x130>)
 800a37c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a37e:	4b31      	ldr	r3, [pc, #196]	; (800a444 <xPortStartScheduler+0x134>)
 800a380:	2207      	movs	r2, #7
 800a382:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a384:	e009      	b.n	800a39a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a386:	4b2f      	ldr	r3, [pc, #188]	; (800a444 <xPortStartScheduler+0x134>)
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	3b01      	subs	r3, #1
 800a38c:	4a2d      	ldr	r2, [pc, #180]	; (800a444 <xPortStartScheduler+0x134>)
 800a38e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a390:	78fb      	ldrb	r3, [r7, #3]
 800a392:	b2db      	uxtb	r3, r3
 800a394:	005b      	lsls	r3, r3, #1
 800a396:	b2db      	uxtb	r3, r3
 800a398:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a39a:	78fb      	ldrb	r3, [r7, #3]
 800a39c:	b2db      	uxtb	r3, r3
 800a39e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3a2:	2b80      	cmp	r3, #128	; 0x80
 800a3a4:	d0ef      	beq.n	800a386 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a3a6:	4b27      	ldr	r3, [pc, #156]	; (800a444 <xPortStartScheduler+0x134>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	f1c3 0307 	rsb	r3, r3, #7
 800a3ae:	2b04      	cmp	r3, #4
 800a3b0:	d00a      	beq.n	800a3c8 <xPortStartScheduler+0xb8>
	__asm volatile
 800a3b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3b6:	f383 8811 	msr	BASEPRI, r3
 800a3ba:	f3bf 8f6f 	isb	sy
 800a3be:	f3bf 8f4f 	dsb	sy
 800a3c2:	60bb      	str	r3, [r7, #8]
}
 800a3c4:	bf00      	nop
 800a3c6:	e7fe      	b.n	800a3c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a3c8:	4b1e      	ldr	r3, [pc, #120]	; (800a444 <xPortStartScheduler+0x134>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	021b      	lsls	r3, r3, #8
 800a3ce:	4a1d      	ldr	r2, [pc, #116]	; (800a444 <xPortStartScheduler+0x134>)
 800a3d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a3d2:	4b1c      	ldr	r3, [pc, #112]	; (800a444 <xPortStartScheduler+0x134>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a3da:	4a1a      	ldr	r2, [pc, #104]	; (800a444 <xPortStartScheduler+0x134>)
 800a3dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	b2da      	uxtb	r2, r3
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a3e6:	4b18      	ldr	r3, [pc, #96]	; (800a448 <xPortStartScheduler+0x138>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	4a17      	ldr	r2, [pc, #92]	; (800a448 <xPortStartScheduler+0x138>)
 800a3ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a3f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a3f2:	4b15      	ldr	r3, [pc, #84]	; (800a448 <xPortStartScheduler+0x138>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	4a14      	ldr	r2, [pc, #80]	; (800a448 <xPortStartScheduler+0x138>)
 800a3f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a3fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a3fe:	f000 f8dd 	bl	800a5bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a402:	4b12      	ldr	r3, [pc, #72]	; (800a44c <xPortStartScheduler+0x13c>)
 800a404:	2200      	movs	r2, #0
 800a406:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a408:	f000 f8fc 	bl	800a604 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a40c:	4b10      	ldr	r3, [pc, #64]	; (800a450 <xPortStartScheduler+0x140>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	4a0f      	ldr	r2, [pc, #60]	; (800a450 <xPortStartScheduler+0x140>)
 800a412:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a416:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a418:	f7ff ff66 	bl	800a2e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a41c:	f001 fe22 	bl	800c064 <vTaskSwitchContext>
	prvTaskExitError();
 800a420:	f7ff ff1c 	bl	800a25c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a424:	2300      	movs	r3, #0
}
 800a426:	4618      	mov	r0, r3
 800a428:	3718      	adds	r7, #24
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}
 800a42e:	bf00      	nop
 800a430:	e000ed00 	.word	0xe000ed00
 800a434:	410fc271 	.word	0x410fc271
 800a438:	410fc270 	.word	0x410fc270
 800a43c:	e000e400 	.word	0xe000e400
 800a440:	200047d4 	.word	0x200047d4
 800a444:	200047d8 	.word	0x200047d8
 800a448:	e000ed20 	.word	0xe000ed20
 800a44c:	20000034 	.word	0x20000034
 800a450:	e000ef34 	.word	0xe000ef34

0800a454 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a454:	b480      	push	{r7}
 800a456:	b083      	sub	sp, #12
 800a458:	af00      	add	r7, sp, #0
	__asm volatile
 800a45a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a45e:	f383 8811 	msr	BASEPRI, r3
 800a462:	f3bf 8f6f 	isb	sy
 800a466:	f3bf 8f4f 	dsb	sy
 800a46a:	607b      	str	r3, [r7, #4]
}
 800a46c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a46e:	4b0f      	ldr	r3, [pc, #60]	; (800a4ac <vPortEnterCritical+0x58>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	3301      	adds	r3, #1
 800a474:	4a0d      	ldr	r2, [pc, #52]	; (800a4ac <vPortEnterCritical+0x58>)
 800a476:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a478:	4b0c      	ldr	r3, [pc, #48]	; (800a4ac <vPortEnterCritical+0x58>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d10f      	bne.n	800a4a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a480:	4b0b      	ldr	r3, [pc, #44]	; (800a4b0 <vPortEnterCritical+0x5c>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	b2db      	uxtb	r3, r3
 800a486:	2b00      	cmp	r3, #0
 800a488:	d00a      	beq.n	800a4a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800a48a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a48e:	f383 8811 	msr	BASEPRI, r3
 800a492:	f3bf 8f6f 	isb	sy
 800a496:	f3bf 8f4f 	dsb	sy
 800a49a:	603b      	str	r3, [r7, #0]
}
 800a49c:	bf00      	nop
 800a49e:	e7fe      	b.n	800a49e <vPortEnterCritical+0x4a>
	}
}
 800a4a0:	bf00      	nop
 800a4a2:	370c      	adds	r7, #12
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4aa:	4770      	bx	lr
 800a4ac:	20000034 	.word	0x20000034
 800a4b0:	e000ed04 	.word	0xe000ed04

0800a4b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b083      	sub	sp, #12
 800a4b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a4ba:	4b12      	ldr	r3, [pc, #72]	; (800a504 <vPortExitCritical+0x50>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d10a      	bne.n	800a4d8 <vPortExitCritical+0x24>
	__asm volatile
 800a4c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c6:	f383 8811 	msr	BASEPRI, r3
 800a4ca:	f3bf 8f6f 	isb	sy
 800a4ce:	f3bf 8f4f 	dsb	sy
 800a4d2:	607b      	str	r3, [r7, #4]
}
 800a4d4:	bf00      	nop
 800a4d6:	e7fe      	b.n	800a4d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a4d8:	4b0a      	ldr	r3, [pc, #40]	; (800a504 <vPortExitCritical+0x50>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	3b01      	subs	r3, #1
 800a4de:	4a09      	ldr	r2, [pc, #36]	; (800a504 <vPortExitCritical+0x50>)
 800a4e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a4e2:	4b08      	ldr	r3, [pc, #32]	; (800a504 <vPortExitCritical+0x50>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d105      	bne.n	800a4f6 <vPortExitCritical+0x42>
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a4f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a4f6:	bf00      	nop
 800a4f8:	370c      	adds	r7, #12
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a500:	4770      	bx	lr
 800a502:	bf00      	nop
 800a504:	20000034 	.word	0x20000034
	...

0800a510 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a510:	f3ef 8009 	mrs	r0, PSP
 800a514:	f3bf 8f6f 	isb	sy
 800a518:	4b15      	ldr	r3, [pc, #84]	; (800a570 <pxCurrentTCBConst>)
 800a51a:	681a      	ldr	r2, [r3, #0]
 800a51c:	f01e 0f10 	tst.w	lr, #16
 800a520:	bf08      	it	eq
 800a522:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a526:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a52a:	6010      	str	r0, [r2, #0]
 800a52c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a530:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a534:	f380 8811 	msr	BASEPRI, r0
 800a538:	f3bf 8f4f 	dsb	sy
 800a53c:	f3bf 8f6f 	isb	sy
 800a540:	f001 fd90 	bl	800c064 <vTaskSwitchContext>
 800a544:	f04f 0000 	mov.w	r0, #0
 800a548:	f380 8811 	msr	BASEPRI, r0
 800a54c:	bc09      	pop	{r0, r3}
 800a54e:	6819      	ldr	r1, [r3, #0]
 800a550:	6808      	ldr	r0, [r1, #0]
 800a552:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a556:	f01e 0f10 	tst.w	lr, #16
 800a55a:	bf08      	it	eq
 800a55c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a560:	f380 8809 	msr	PSP, r0
 800a564:	f3bf 8f6f 	isb	sy
 800a568:	4770      	bx	lr
 800a56a:	bf00      	nop
 800a56c:	f3af 8000 	nop.w

0800a570 <pxCurrentTCBConst>:
 800a570:	2000481c 	.word	0x2000481c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a574:	bf00      	nop
 800a576:	bf00      	nop

0800a578 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b082      	sub	sp, #8
 800a57c:	af00      	add	r7, sp, #0
	__asm volatile
 800a57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a582:	f383 8811 	msr	BASEPRI, r3
 800a586:	f3bf 8f6f 	isb	sy
 800a58a:	f3bf 8f4f 	dsb	sy
 800a58e:	607b      	str	r3, [r7, #4]
}
 800a590:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a592:	f001 fcad 	bl	800bef0 <xTaskIncrementTick>
 800a596:	4603      	mov	r3, r0
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d003      	beq.n	800a5a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a59c:	4b06      	ldr	r3, [pc, #24]	; (800a5b8 <xPortSysTickHandler+0x40>)
 800a59e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5a2:	601a      	str	r2, [r3, #0]
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	f383 8811 	msr	BASEPRI, r3
}
 800a5ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a5b0:	bf00      	nop
 800a5b2:	3708      	adds	r7, #8
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}
 800a5b8:	e000ed04 	.word	0xe000ed04

0800a5bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a5bc:	b480      	push	{r7}
 800a5be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a5c0:	4b0b      	ldr	r3, [pc, #44]	; (800a5f0 <vPortSetupTimerInterrupt+0x34>)
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a5c6:	4b0b      	ldr	r3, [pc, #44]	; (800a5f4 <vPortSetupTimerInterrupt+0x38>)
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a5cc:	4b0a      	ldr	r3, [pc, #40]	; (800a5f8 <vPortSetupTimerInterrupt+0x3c>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	4a0a      	ldr	r2, [pc, #40]	; (800a5fc <vPortSetupTimerInterrupt+0x40>)
 800a5d2:	fba2 2303 	umull	r2, r3, r2, r3
 800a5d6:	099b      	lsrs	r3, r3, #6
 800a5d8:	4a09      	ldr	r2, [pc, #36]	; (800a600 <vPortSetupTimerInterrupt+0x44>)
 800a5da:	3b01      	subs	r3, #1
 800a5dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a5de:	4b04      	ldr	r3, [pc, #16]	; (800a5f0 <vPortSetupTimerInterrupt+0x34>)
 800a5e0:	2207      	movs	r2, #7
 800a5e2:	601a      	str	r2, [r3, #0]
}
 800a5e4:	bf00      	nop
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ec:	4770      	bx	lr
 800a5ee:	bf00      	nop
 800a5f0:	e000e010 	.word	0xe000e010
 800a5f4:	e000e018 	.word	0xe000e018
 800a5f8:	20000018 	.word	0x20000018
 800a5fc:	10624dd3 	.word	0x10624dd3
 800a600:	e000e014 	.word	0xe000e014

0800a604 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a604:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a614 <vPortEnableVFP+0x10>
 800a608:	6801      	ldr	r1, [r0, #0]
 800a60a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a60e:	6001      	str	r1, [r0, #0]
 800a610:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a612:	bf00      	nop
 800a614:	e000ed88 	.word	0xe000ed88

0800a618 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a618:	b480      	push	{r7}
 800a61a:	b085      	sub	sp, #20
 800a61c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a61e:	f3ef 8305 	mrs	r3, IPSR
 800a622:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2b0f      	cmp	r3, #15
 800a628:	d914      	bls.n	800a654 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a62a:	4a17      	ldr	r2, [pc, #92]	; (800a688 <vPortValidateInterruptPriority+0x70>)
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	4413      	add	r3, r2
 800a630:	781b      	ldrb	r3, [r3, #0]
 800a632:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a634:	4b15      	ldr	r3, [pc, #84]	; (800a68c <vPortValidateInterruptPriority+0x74>)
 800a636:	781b      	ldrb	r3, [r3, #0]
 800a638:	7afa      	ldrb	r2, [r7, #11]
 800a63a:	429a      	cmp	r2, r3
 800a63c:	d20a      	bcs.n	800a654 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a63e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a642:	f383 8811 	msr	BASEPRI, r3
 800a646:	f3bf 8f6f 	isb	sy
 800a64a:	f3bf 8f4f 	dsb	sy
 800a64e:	607b      	str	r3, [r7, #4]
}
 800a650:	bf00      	nop
 800a652:	e7fe      	b.n	800a652 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a654:	4b0e      	ldr	r3, [pc, #56]	; (800a690 <vPortValidateInterruptPriority+0x78>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a65c:	4b0d      	ldr	r3, [pc, #52]	; (800a694 <vPortValidateInterruptPriority+0x7c>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	429a      	cmp	r2, r3
 800a662:	d90a      	bls.n	800a67a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a668:	f383 8811 	msr	BASEPRI, r3
 800a66c:	f3bf 8f6f 	isb	sy
 800a670:	f3bf 8f4f 	dsb	sy
 800a674:	603b      	str	r3, [r7, #0]
}
 800a676:	bf00      	nop
 800a678:	e7fe      	b.n	800a678 <vPortValidateInterruptPriority+0x60>
	}
 800a67a:	bf00      	nop
 800a67c:	3714      	adds	r7, #20
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr
 800a686:	bf00      	nop
 800a688:	e000e3f0 	.word	0xe000e3f0
 800a68c:	200047d4 	.word	0x200047d4
 800a690:	e000ed0c 	.word	0xe000ed0c
 800a694:	200047d8 	.word	0x200047d8

0800a698 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b084      	sub	sp, #16
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
 800a6a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d10a      	bne.n	800a6c2 <xQueueGenericReset+0x2a>
	__asm volatile
 800a6ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b0:	f383 8811 	msr	BASEPRI, r3
 800a6b4:	f3bf 8f6f 	isb	sy
 800a6b8:	f3bf 8f4f 	dsb	sy
 800a6bc:	60bb      	str	r3, [r7, #8]
}
 800a6be:	bf00      	nop
 800a6c0:	e7fe      	b.n	800a6c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a6c2:	f7ff fec7 	bl	800a454 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	681a      	ldr	r2, [r3, #0]
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6ce:	68f9      	ldr	r1, [r7, #12]
 800a6d0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a6d2:	fb01 f303 	mul.w	r3, r1, r3
 800a6d6:	441a      	add	r2, r3
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681a      	ldr	r2, [r3, #0]
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681a      	ldr	r2, [r3, #0]
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6f2:	3b01      	subs	r3, #1
 800a6f4:	68f9      	ldr	r1, [r7, #12]
 800a6f6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a6f8:	fb01 f303 	mul.w	r3, r1, r3
 800a6fc:	441a      	add	r2, r3
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	22ff      	movs	r2, #255	; 0xff
 800a706:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	22ff      	movs	r2, #255	; 0xff
 800a70e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d114      	bne.n	800a742 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	691b      	ldr	r3, [r3, #16]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d01a      	beq.n	800a756 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	3310      	adds	r3, #16
 800a724:	4618      	mov	r0, r3
 800a726:	f001 fd51 	bl	800c1cc <xTaskRemoveFromEventList>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d012      	beq.n	800a756 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a730:	4b0c      	ldr	r3, [pc, #48]	; (800a764 <xQueueGenericReset+0xcc>)
 800a732:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a736:	601a      	str	r2, [r3, #0]
 800a738:	f3bf 8f4f 	dsb	sy
 800a73c:	f3bf 8f6f 	isb	sy
 800a740:	e009      	b.n	800a756 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	3310      	adds	r3, #16
 800a746:	4618      	mov	r0, r3
 800a748:	f7ff fca0 	bl	800a08c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	3324      	adds	r3, #36	; 0x24
 800a750:	4618      	mov	r0, r3
 800a752:	f7ff fc9b 	bl	800a08c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a756:	f7ff fead 	bl	800a4b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a75a:	2301      	movs	r3, #1
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}
 800a764:	e000ed04 	.word	0xe000ed04

0800a768 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b08e      	sub	sp, #56	; 0x38
 800a76c:	af02      	add	r7, sp, #8
 800a76e:	60f8      	str	r0, [r7, #12]
 800a770:	60b9      	str	r1, [r7, #8]
 800a772:	607a      	str	r2, [r7, #4]
 800a774:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d10a      	bne.n	800a792 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a77c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a780:	f383 8811 	msr	BASEPRI, r3
 800a784:	f3bf 8f6f 	isb	sy
 800a788:	f3bf 8f4f 	dsb	sy
 800a78c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a78e:	bf00      	nop
 800a790:	e7fe      	b.n	800a790 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d10a      	bne.n	800a7ae <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a79c:	f383 8811 	msr	BASEPRI, r3
 800a7a0:	f3bf 8f6f 	isb	sy
 800a7a4:	f3bf 8f4f 	dsb	sy
 800a7a8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a7aa:	bf00      	nop
 800a7ac:	e7fe      	b.n	800a7ac <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d002      	beq.n	800a7ba <xQueueGenericCreateStatic+0x52>
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d001      	beq.n	800a7be <xQueueGenericCreateStatic+0x56>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e000      	b.n	800a7c0 <xQueueGenericCreateStatic+0x58>
 800a7be:	2300      	movs	r3, #0
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d10a      	bne.n	800a7da <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a7c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7c8:	f383 8811 	msr	BASEPRI, r3
 800a7cc:	f3bf 8f6f 	isb	sy
 800a7d0:	f3bf 8f4f 	dsb	sy
 800a7d4:	623b      	str	r3, [r7, #32]
}
 800a7d6:	bf00      	nop
 800a7d8:	e7fe      	b.n	800a7d8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d102      	bne.n	800a7e6 <xQueueGenericCreateStatic+0x7e>
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d101      	bne.n	800a7ea <xQueueGenericCreateStatic+0x82>
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	e000      	b.n	800a7ec <xQueueGenericCreateStatic+0x84>
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d10a      	bne.n	800a806 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7f4:	f383 8811 	msr	BASEPRI, r3
 800a7f8:	f3bf 8f6f 	isb	sy
 800a7fc:	f3bf 8f4f 	dsb	sy
 800a800:	61fb      	str	r3, [r7, #28]
}
 800a802:	bf00      	nop
 800a804:	e7fe      	b.n	800a804 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a806:	2350      	movs	r3, #80	; 0x50
 800a808:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	2b50      	cmp	r3, #80	; 0x50
 800a80e:	d00a      	beq.n	800a826 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a814:	f383 8811 	msr	BASEPRI, r3
 800a818:	f3bf 8f6f 	isb	sy
 800a81c:	f3bf 8f4f 	dsb	sy
 800a820:	61bb      	str	r3, [r7, #24]
}
 800a822:	bf00      	nop
 800a824:	e7fe      	b.n	800a824 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a826:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a82c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d00d      	beq.n	800a84e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a834:	2201      	movs	r2, #1
 800a836:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a83a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a83e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a840:	9300      	str	r3, [sp, #0]
 800a842:	4613      	mov	r3, r2
 800a844:	687a      	ldr	r2, [r7, #4]
 800a846:	68b9      	ldr	r1, [r7, #8]
 800a848:	68f8      	ldr	r0, [r7, #12]
 800a84a:	f000 f83f 	bl	800a8cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a84e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a850:	4618      	mov	r0, r3
 800a852:	3730      	adds	r7, #48	; 0x30
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}

0800a858 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b08a      	sub	sp, #40	; 0x28
 800a85c:	af02      	add	r7, sp, #8
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	60b9      	str	r1, [r7, #8]
 800a862:	4613      	mov	r3, r2
 800a864:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d10a      	bne.n	800a882 <xQueueGenericCreate+0x2a>
	__asm volatile
 800a86c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a870:	f383 8811 	msr	BASEPRI, r3
 800a874:	f3bf 8f6f 	isb	sy
 800a878:	f3bf 8f4f 	dsb	sy
 800a87c:	613b      	str	r3, [r7, #16]
}
 800a87e:	bf00      	nop
 800a880:	e7fe      	b.n	800a880 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	68ba      	ldr	r2, [r7, #8]
 800a886:	fb02 f303 	mul.w	r3, r2, r3
 800a88a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a88c:	69fb      	ldr	r3, [r7, #28]
 800a88e:	3350      	adds	r3, #80	; 0x50
 800a890:	4618      	mov	r0, r3
 800a892:	f7ff fa11 	bl	8009cb8 <pvPortMalloc>
 800a896:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a898:	69bb      	ldr	r3, [r7, #24]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d011      	beq.n	800a8c2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a89e:	69bb      	ldr	r3, [r7, #24]
 800a8a0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	3350      	adds	r3, #80	; 0x50
 800a8a6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a8a8:	69bb      	ldr	r3, [r7, #24]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a8b0:	79fa      	ldrb	r2, [r7, #7]
 800a8b2:	69bb      	ldr	r3, [r7, #24]
 800a8b4:	9300      	str	r3, [sp, #0]
 800a8b6:	4613      	mov	r3, r2
 800a8b8:	697a      	ldr	r2, [r7, #20]
 800a8ba:	68b9      	ldr	r1, [r7, #8]
 800a8bc:	68f8      	ldr	r0, [r7, #12]
 800a8be:	f000 f805 	bl	800a8cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a8c2:	69bb      	ldr	r3, [r7, #24]
	}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	3720      	adds	r7, #32
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bd80      	pop	{r7, pc}

0800a8cc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b084      	sub	sp, #16
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	60f8      	str	r0, [r7, #12]
 800a8d4:	60b9      	str	r1, [r7, #8]
 800a8d6:	607a      	str	r2, [r7, #4]
 800a8d8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d103      	bne.n	800a8e8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a8e0:	69bb      	ldr	r3, [r7, #24]
 800a8e2:	69ba      	ldr	r2, [r7, #24]
 800a8e4:	601a      	str	r2, [r3, #0]
 800a8e6:	e002      	b.n	800a8ee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a8e8:	69bb      	ldr	r3, [r7, #24]
 800a8ea:	687a      	ldr	r2, [r7, #4]
 800a8ec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a8ee:	69bb      	ldr	r3, [r7, #24]
 800a8f0:	68fa      	ldr	r2, [r7, #12]
 800a8f2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a8f4:	69bb      	ldr	r3, [r7, #24]
 800a8f6:	68ba      	ldr	r2, [r7, #8]
 800a8f8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a8fa:	2101      	movs	r1, #1
 800a8fc:	69b8      	ldr	r0, [r7, #24]
 800a8fe:	f7ff fecb 	bl	800a698 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a902:	69bb      	ldr	r3, [r7, #24]
 800a904:	78fa      	ldrb	r2, [r7, #3]
 800a906:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a90a:	bf00      	nop
 800a90c:	3710      	adds	r7, #16
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}

0800a912 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a912:	b580      	push	{r7, lr}
 800a914:	b08a      	sub	sp, #40	; 0x28
 800a916:	af02      	add	r7, sp, #8
 800a918:	60f8      	str	r0, [r7, #12]
 800a91a:	60b9      	str	r1, [r7, #8]
 800a91c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d10a      	bne.n	800a93a <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800a924:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a928:	f383 8811 	msr	BASEPRI, r3
 800a92c:	f3bf 8f6f 	isb	sy
 800a930:	f3bf 8f4f 	dsb	sy
 800a934:	61bb      	str	r3, [r7, #24]
}
 800a936:	bf00      	nop
 800a938:	e7fe      	b.n	800a938 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a93a:	68ba      	ldr	r2, [r7, #8]
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	429a      	cmp	r2, r3
 800a940:	d90a      	bls.n	800a958 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800a942:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a946:	f383 8811 	msr	BASEPRI, r3
 800a94a:	f3bf 8f6f 	isb	sy
 800a94e:	f3bf 8f4f 	dsb	sy
 800a952:	617b      	str	r3, [r7, #20]
}
 800a954:	bf00      	nop
 800a956:	e7fe      	b.n	800a956 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a958:	2302      	movs	r3, #2
 800a95a:	9300      	str	r3, [sp, #0]
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2200      	movs	r2, #0
 800a960:	2100      	movs	r1, #0
 800a962:	68f8      	ldr	r0, [r7, #12]
 800a964:	f7ff ff00 	bl	800a768 <xQueueGenericCreateStatic>
 800a968:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800a96a:	69fb      	ldr	r3, [r7, #28]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d002      	beq.n	800a976 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a970:	69fb      	ldr	r3, [r7, #28]
 800a972:	68ba      	ldr	r2, [r7, #8]
 800a974:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a976:	69fb      	ldr	r3, [r7, #28]
	}
 800a978:	4618      	mov	r0, r3
 800a97a:	3720      	adds	r7, #32
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}

0800a980 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a980:	b580      	push	{r7, lr}
 800a982:	b086      	sub	sp, #24
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d10a      	bne.n	800a9a6 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800a990:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a994:	f383 8811 	msr	BASEPRI, r3
 800a998:	f3bf 8f6f 	isb	sy
 800a99c:	f3bf 8f4f 	dsb	sy
 800a9a0:	613b      	str	r3, [r7, #16]
}
 800a9a2:	bf00      	nop
 800a9a4:	e7fe      	b.n	800a9a4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a9a6:	683a      	ldr	r2, [r7, #0]
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	429a      	cmp	r2, r3
 800a9ac:	d90a      	bls.n	800a9c4 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800a9ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9b2:	f383 8811 	msr	BASEPRI, r3
 800a9b6:	f3bf 8f6f 	isb	sy
 800a9ba:	f3bf 8f4f 	dsb	sy
 800a9be:	60fb      	str	r3, [r7, #12]
}
 800a9c0:	bf00      	nop
 800a9c2:	e7fe      	b.n	800a9c2 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a9c4:	2202      	movs	r2, #2
 800a9c6:	2100      	movs	r1, #0
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f7ff ff45 	bl	800a858 <xQueueGenericCreate>
 800a9ce:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d002      	beq.n	800a9dc <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a9d6:	697b      	ldr	r3, [r7, #20]
 800a9d8:	683a      	ldr	r2, [r7, #0]
 800a9da:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a9dc:	697b      	ldr	r3, [r7, #20]
	}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3718      	adds	r7, #24
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}
	...

0800a9e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b08e      	sub	sp, #56	; 0x38
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	60f8      	str	r0, [r7, #12]
 800a9f0:	60b9      	str	r1, [r7, #8]
 800a9f2:	607a      	str	r2, [r7, #4]
 800a9f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a9fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d10a      	bne.n	800aa1a <xQueueGenericSend+0x32>
	__asm volatile
 800aa04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa08:	f383 8811 	msr	BASEPRI, r3
 800aa0c:	f3bf 8f6f 	isb	sy
 800aa10:	f3bf 8f4f 	dsb	sy
 800aa14:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800aa16:	bf00      	nop
 800aa18:	e7fe      	b.n	800aa18 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d103      	bne.n	800aa28 <xQueueGenericSend+0x40>
 800aa20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d101      	bne.n	800aa2c <xQueueGenericSend+0x44>
 800aa28:	2301      	movs	r3, #1
 800aa2a:	e000      	b.n	800aa2e <xQueueGenericSend+0x46>
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d10a      	bne.n	800aa48 <xQueueGenericSend+0x60>
	__asm volatile
 800aa32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa36:	f383 8811 	msr	BASEPRI, r3
 800aa3a:	f3bf 8f6f 	isb	sy
 800aa3e:	f3bf 8f4f 	dsb	sy
 800aa42:	627b      	str	r3, [r7, #36]	; 0x24
}
 800aa44:	bf00      	nop
 800aa46:	e7fe      	b.n	800aa46 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	2b02      	cmp	r3, #2
 800aa4c:	d103      	bne.n	800aa56 <xQueueGenericSend+0x6e>
 800aa4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa52:	2b01      	cmp	r3, #1
 800aa54:	d101      	bne.n	800aa5a <xQueueGenericSend+0x72>
 800aa56:	2301      	movs	r3, #1
 800aa58:	e000      	b.n	800aa5c <xQueueGenericSend+0x74>
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d10a      	bne.n	800aa76 <xQueueGenericSend+0x8e>
	__asm volatile
 800aa60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa64:	f383 8811 	msr	BASEPRI, r3
 800aa68:	f3bf 8f6f 	isb	sy
 800aa6c:	f3bf 8f4f 	dsb	sy
 800aa70:	623b      	str	r3, [r7, #32]
}
 800aa72:	bf00      	nop
 800aa74:	e7fe      	b.n	800aa74 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aa76:	f001 fd6b 	bl	800c550 <xTaskGetSchedulerState>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d102      	bne.n	800aa86 <xQueueGenericSend+0x9e>
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d101      	bne.n	800aa8a <xQueueGenericSend+0xa2>
 800aa86:	2301      	movs	r3, #1
 800aa88:	e000      	b.n	800aa8c <xQueueGenericSend+0xa4>
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d10a      	bne.n	800aaa6 <xQueueGenericSend+0xbe>
	__asm volatile
 800aa90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa94:	f383 8811 	msr	BASEPRI, r3
 800aa98:	f3bf 8f6f 	isb	sy
 800aa9c:	f3bf 8f4f 	dsb	sy
 800aaa0:	61fb      	str	r3, [r7, #28]
}
 800aaa2:	bf00      	nop
 800aaa4:	e7fe      	b.n	800aaa4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aaa6:	f7ff fcd5 	bl	800a454 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aaaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aaae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aab2:	429a      	cmp	r2, r3
 800aab4:	d302      	bcc.n	800aabc <xQueueGenericSend+0xd4>
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	2b02      	cmp	r3, #2
 800aaba:	d129      	bne.n	800ab10 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aabc:	683a      	ldr	r2, [r7, #0]
 800aabe:	68b9      	ldr	r1, [r7, #8]
 800aac0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aac2:	f000 fc5e 	bl	800b382 <prvCopyDataToQueue>
 800aac6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d010      	beq.n	800aaf2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad2:	3324      	adds	r3, #36	; 0x24
 800aad4:	4618      	mov	r0, r3
 800aad6:	f001 fb79 	bl	800c1cc <xTaskRemoveFromEventList>
 800aada:	4603      	mov	r3, r0
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d013      	beq.n	800ab08 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800aae0:	4b3f      	ldr	r3, [pc, #252]	; (800abe0 <xQueueGenericSend+0x1f8>)
 800aae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aae6:	601a      	str	r2, [r3, #0]
 800aae8:	f3bf 8f4f 	dsb	sy
 800aaec:	f3bf 8f6f 	isb	sy
 800aaf0:	e00a      	b.n	800ab08 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800aaf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d007      	beq.n	800ab08 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800aaf8:	4b39      	ldr	r3, [pc, #228]	; (800abe0 <xQueueGenericSend+0x1f8>)
 800aafa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aafe:	601a      	str	r2, [r3, #0]
 800ab00:	f3bf 8f4f 	dsb	sy
 800ab04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ab08:	f7ff fcd4 	bl	800a4b4 <vPortExitCritical>
				return pdPASS;
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	e063      	b.n	800abd8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d103      	bne.n	800ab1e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ab16:	f7ff fccd 	bl	800a4b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	e05c      	b.n	800abd8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d106      	bne.n	800ab32 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ab24:	f107 0314 	add.w	r3, r7, #20
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f001 fbb3 	bl	800c294 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab2e:	2301      	movs	r3, #1
 800ab30:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab32:	f7ff fcbf 	bl	800a4b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab36:	f001 f91f 	bl	800bd78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab3a:	f7ff fc8b 	bl	800a454 <vPortEnterCritical>
 800ab3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab44:	b25b      	sxtb	r3, r3
 800ab46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab4a:	d103      	bne.n	800ab54 <xQueueGenericSend+0x16c>
 800ab4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab4e:	2200      	movs	r2, #0
 800ab50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab5a:	b25b      	sxtb	r3, r3
 800ab5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab60:	d103      	bne.n	800ab6a <xQueueGenericSend+0x182>
 800ab62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab64:	2200      	movs	r2, #0
 800ab66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ab6a:	f7ff fca3 	bl	800a4b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab6e:	1d3a      	adds	r2, r7, #4
 800ab70:	f107 0314 	add.w	r3, r7, #20
 800ab74:	4611      	mov	r1, r2
 800ab76:	4618      	mov	r0, r3
 800ab78:	f001 fba2 	bl	800c2c0 <xTaskCheckForTimeOut>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d124      	bne.n	800abcc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ab82:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab84:	f000 fcf5 	bl	800b572 <prvIsQueueFull>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d018      	beq.n	800abc0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ab8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab90:	3310      	adds	r3, #16
 800ab92:	687a      	ldr	r2, [r7, #4]
 800ab94:	4611      	mov	r1, r2
 800ab96:	4618      	mov	r0, r3
 800ab98:	f001 fac8 	bl	800c12c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ab9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab9e:	f000 fc80 	bl	800b4a2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aba2:	f001 f8f7 	bl	800bd94 <xTaskResumeAll>
 800aba6:	4603      	mov	r3, r0
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	f47f af7c 	bne.w	800aaa6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800abae:	4b0c      	ldr	r3, [pc, #48]	; (800abe0 <xQueueGenericSend+0x1f8>)
 800abb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abb4:	601a      	str	r2, [r3, #0]
 800abb6:	f3bf 8f4f 	dsb	sy
 800abba:	f3bf 8f6f 	isb	sy
 800abbe:	e772      	b.n	800aaa6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800abc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abc2:	f000 fc6e 	bl	800b4a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800abc6:	f001 f8e5 	bl	800bd94 <xTaskResumeAll>
 800abca:	e76c      	b.n	800aaa6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800abcc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abce:	f000 fc68 	bl	800b4a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800abd2:	f001 f8df 	bl	800bd94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800abd6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3738      	adds	r7, #56	; 0x38
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}
 800abe0:	e000ed04 	.word	0xe000ed04

0800abe4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b090      	sub	sp, #64	; 0x40
 800abe8:	af00      	add	r7, sp, #0
 800abea:	60f8      	str	r0, [r7, #12]
 800abec:	60b9      	str	r1, [r7, #8]
 800abee:	607a      	str	r2, [r7, #4]
 800abf0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800abf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d10a      	bne.n	800ac12 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800abfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac00:	f383 8811 	msr	BASEPRI, r3
 800ac04:	f3bf 8f6f 	isb	sy
 800ac08:	f3bf 8f4f 	dsb	sy
 800ac0c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ac0e:	bf00      	nop
 800ac10:	e7fe      	b.n	800ac10 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d103      	bne.n	800ac20 <xQueueGenericSendFromISR+0x3c>
 800ac18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d101      	bne.n	800ac24 <xQueueGenericSendFromISR+0x40>
 800ac20:	2301      	movs	r3, #1
 800ac22:	e000      	b.n	800ac26 <xQueueGenericSendFromISR+0x42>
 800ac24:	2300      	movs	r3, #0
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d10a      	bne.n	800ac40 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ac2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac2e:	f383 8811 	msr	BASEPRI, r3
 800ac32:	f3bf 8f6f 	isb	sy
 800ac36:	f3bf 8f4f 	dsb	sy
 800ac3a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ac3c:	bf00      	nop
 800ac3e:	e7fe      	b.n	800ac3e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	2b02      	cmp	r3, #2
 800ac44:	d103      	bne.n	800ac4e <xQueueGenericSendFromISR+0x6a>
 800ac46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac4a:	2b01      	cmp	r3, #1
 800ac4c:	d101      	bne.n	800ac52 <xQueueGenericSendFromISR+0x6e>
 800ac4e:	2301      	movs	r3, #1
 800ac50:	e000      	b.n	800ac54 <xQueueGenericSendFromISR+0x70>
 800ac52:	2300      	movs	r3, #0
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d10a      	bne.n	800ac6e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800ac58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac5c:	f383 8811 	msr	BASEPRI, r3
 800ac60:	f3bf 8f6f 	isb	sy
 800ac64:	f3bf 8f4f 	dsb	sy
 800ac68:	623b      	str	r3, [r7, #32]
}
 800ac6a:	bf00      	nop
 800ac6c:	e7fe      	b.n	800ac6c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac6e:	f7ff fcd3 	bl	800a618 <vPortValidateInterruptPriority>
	__asm volatile
 800ac72:	f3ef 8211 	mrs	r2, BASEPRI
 800ac76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac7a:	f383 8811 	msr	BASEPRI, r3
 800ac7e:	f3bf 8f6f 	isb	sy
 800ac82:	f3bf 8f4f 	dsb	sy
 800ac86:	61fa      	str	r2, [r7, #28]
 800ac88:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800ac8a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ac8c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ac8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac96:	429a      	cmp	r2, r3
 800ac98:	d302      	bcc.n	800aca0 <xQueueGenericSendFromISR+0xbc>
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	2b02      	cmp	r3, #2
 800ac9e:	d12f      	bne.n	800ad00 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800aca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aca2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aca6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800acaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acae:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800acb0:	683a      	ldr	r2, [r7, #0]
 800acb2:	68b9      	ldr	r1, [r7, #8]
 800acb4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800acb6:	f000 fb64 	bl	800b382 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800acba:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800acbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acc2:	d112      	bne.n	800acea <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800acc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d016      	beq.n	800acfa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800accc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acce:	3324      	adds	r3, #36	; 0x24
 800acd0:	4618      	mov	r0, r3
 800acd2:	f001 fa7b 	bl	800c1cc <xTaskRemoveFromEventList>
 800acd6:	4603      	mov	r3, r0
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d00e      	beq.n	800acfa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d00b      	beq.n	800acfa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2201      	movs	r2, #1
 800ace6:	601a      	str	r2, [r3, #0]
 800ace8:	e007      	b.n	800acfa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800acea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800acee:	3301      	adds	r3, #1
 800acf0:	b2db      	uxtb	r3, r3
 800acf2:	b25a      	sxtb	r2, r3
 800acf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acf6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800acfa:	2301      	movs	r3, #1
 800acfc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800acfe:	e001      	b.n	800ad04 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ad00:	2300      	movs	r3, #0
 800ad02:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad06:	617b      	str	r3, [r7, #20]
	__asm volatile
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	f383 8811 	msr	BASEPRI, r3
}
 800ad0e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ad10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3740      	adds	r7, #64	; 0x40
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b08e      	sub	sp, #56	; 0x38
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
 800ad22:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800ad28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d10a      	bne.n	800ad44 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800ad2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad32:	f383 8811 	msr	BASEPRI, r3
 800ad36:	f3bf 8f6f 	isb	sy
 800ad3a:	f3bf 8f4f 	dsb	sy
 800ad3e:	623b      	str	r3, [r7, #32]
}
 800ad40:	bf00      	nop
 800ad42:	e7fe      	b.n	800ad42 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ad44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d00a      	beq.n	800ad62 <xQueueGiveFromISR+0x48>
	__asm volatile
 800ad4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad50:	f383 8811 	msr	BASEPRI, r3
 800ad54:	f3bf 8f6f 	isb	sy
 800ad58:	f3bf 8f4f 	dsb	sy
 800ad5c:	61fb      	str	r3, [r7, #28]
}
 800ad5e:	bf00      	nop
 800ad60:	e7fe      	b.n	800ad60 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800ad62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d103      	bne.n	800ad72 <xQueueGiveFromISR+0x58>
 800ad6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d101      	bne.n	800ad76 <xQueueGiveFromISR+0x5c>
 800ad72:	2301      	movs	r3, #1
 800ad74:	e000      	b.n	800ad78 <xQueueGiveFromISR+0x5e>
 800ad76:	2300      	movs	r3, #0
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d10a      	bne.n	800ad92 <xQueueGiveFromISR+0x78>
	__asm volatile
 800ad7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad80:	f383 8811 	msr	BASEPRI, r3
 800ad84:	f3bf 8f6f 	isb	sy
 800ad88:	f3bf 8f4f 	dsb	sy
 800ad8c:	61bb      	str	r3, [r7, #24]
}
 800ad8e:	bf00      	nop
 800ad90:	e7fe      	b.n	800ad90 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ad92:	f7ff fc41 	bl	800a618 <vPortValidateInterruptPriority>
	__asm volatile
 800ad96:	f3ef 8211 	mrs	r2, BASEPRI
 800ad9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad9e:	f383 8811 	msr	BASEPRI, r3
 800ada2:	f3bf 8f6f 	isb	sy
 800ada6:	f3bf 8f4f 	dsb	sy
 800adaa:	617a      	str	r2, [r7, #20]
 800adac:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800adae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800adb0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800adb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adb6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800adb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d22b      	bcs.n	800ae1a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800adc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adc4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800adc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800adcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adce:	1c5a      	adds	r2, r3, #1
 800add0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800add2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800add4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800add8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800addc:	d112      	bne.n	800ae04 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800adde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d016      	beq.n	800ae14 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ade6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade8:	3324      	adds	r3, #36	; 0x24
 800adea:	4618      	mov	r0, r3
 800adec:	f001 f9ee 	bl	800c1cc <xTaskRemoveFromEventList>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d00e      	beq.n	800ae14 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d00b      	beq.n	800ae14 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	2201      	movs	r2, #1
 800ae00:	601a      	str	r2, [r3, #0]
 800ae02:	e007      	b.n	800ae14 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ae04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae08:	3301      	adds	r3, #1
 800ae0a:	b2db      	uxtb	r3, r3
 800ae0c:	b25a      	sxtb	r2, r3
 800ae0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ae14:	2301      	movs	r3, #1
 800ae16:	637b      	str	r3, [r7, #52]	; 0x34
 800ae18:	e001      	b.n	800ae1e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	637b      	str	r3, [r7, #52]	; 0x34
 800ae1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae20:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	f383 8811 	msr	BASEPRI, r3
}
 800ae28:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ae2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3738      	adds	r7, #56	; 0x38
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}

0800ae34 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b08c      	sub	sp, #48	; 0x30
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	60f8      	str	r0, [r7, #12]
 800ae3c:	60b9      	str	r1, [r7, #8]
 800ae3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ae40:	2300      	movs	r3, #0
 800ae42:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ae48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d10a      	bne.n	800ae64 <xQueueReceive+0x30>
	__asm volatile
 800ae4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae52:	f383 8811 	msr	BASEPRI, r3
 800ae56:	f3bf 8f6f 	isb	sy
 800ae5a:	f3bf 8f4f 	dsb	sy
 800ae5e:	623b      	str	r3, [r7, #32]
}
 800ae60:	bf00      	nop
 800ae62:	e7fe      	b.n	800ae62 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ae64:	68bb      	ldr	r3, [r7, #8]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d103      	bne.n	800ae72 <xQueueReceive+0x3e>
 800ae6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d101      	bne.n	800ae76 <xQueueReceive+0x42>
 800ae72:	2301      	movs	r3, #1
 800ae74:	e000      	b.n	800ae78 <xQueueReceive+0x44>
 800ae76:	2300      	movs	r3, #0
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d10a      	bne.n	800ae92 <xQueueReceive+0x5e>
	__asm volatile
 800ae7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae80:	f383 8811 	msr	BASEPRI, r3
 800ae84:	f3bf 8f6f 	isb	sy
 800ae88:	f3bf 8f4f 	dsb	sy
 800ae8c:	61fb      	str	r3, [r7, #28]
}
 800ae8e:	bf00      	nop
 800ae90:	e7fe      	b.n	800ae90 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ae92:	f001 fb5d 	bl	800c550 <xTaskGetSchedulerState>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d102      	bne.n	800aea2 <xQueueReceive+0x6e>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d101      	bne.n	800aea6 <xQueueReceive+0x72>
 800aea2:	2301      	movs	r3, #1
 800aea4:	e000      	b.n	800aea8 <xQueueReceive+0x74>
 800aea6:	2300      	movs	r3, #0
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d10a      	bne.n	800aec2 <xQueueReceive+0x8e>
	__asm volatile
 800aeac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeb0:	f383 8811 	msr	BASEPRI, r3
 800aeb4:	f3bf 8f6f 	isb	sy
 800aeb8:	f3bf 8f4f 	dsb	sy
 800aebc:	61bb      	str	r3, [r7, #24]
}
 800aebe:	bf00      	nop
 800aec0:	e7fe      	b.n	800aec0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aec2:	f7ff fac7 	bl	800a454 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d01f      	beq.n	800af12 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aed2:	68b9      	ldr	r1, [r7, #8]
 800aed4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aed6:	f000 fabe 	bl	800b456 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aeda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aedc:	1e5a      	subs	r2, r3, #1
 800aede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee4:	691b      	ldr	r3, [r3, #16]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d00f      	beq.n	800af0a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aeea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeec:	3310      	adds	r3, #16
 800aeee:	4618      	mov	r0, r3
 800aef0:	f001 f96c 	bl	800c1cc <xTaskRemoveFromEventList>
 800aef4:	4603      	mov	r3, r0
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d007      	beq.n	800af0a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aefa:	4b3d      	ldr	r3, [pc, #244]	; (800aff0 <xQueueReceive+0x1bc>)
 800aefc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af00:	601a      	str	r2, [r3, #0]
 800af02:	f3bf 8f4f 	dsb	sy
 800af06:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800af0a:	f7ff fad3 	bl	800a4b4 <vPortExitCritical>
				return pdPASS;
 800af0e:	2301      	movs	r3, #1
 800af10:	e069      	b.n	800afe6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d103      	bne.n	800af20 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800af18:	f7ff facc 	bl	800a4b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800af1c:	2300      	movs	r3, #0
 800af1e:	e062      	b.n	800afe6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800af20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af22:	2b00      	cmp	r3, #0
 800af24:	d106      	bne.n	800af34 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af26:	f107 0310 	add.w	r3, r7, #16
 800af2a:	4618      	mov	r0, r3
 800af2c:	f001 f9b2 	bl	800c294 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af30:	2301      	movs	r3, #1
 800af32:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800af34:	f7ff fabe 	bl	800a4b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800af38:	f000 ff1e 	bl	800bd78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af3c:	f7ff fa8a 	bl	800a454 <vPortEnterCritical>
 800af40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af46:	b25b      	sxtb	r3, r3
 800af48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af4c:	d103      	bne.n	800af56 <xQueueReceive+0x122>
 800af4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af50:	2200      	movs	r2, #0
 800af52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800af56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af5c:	b25b      	sxtb	r3, r3
 800af5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af62:	d103      	bne.n	800af6c <xQueueReceive+0x138>
 800af64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af66:	2200      	movs	r2, #0
 800af68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800af6c:	f7ff faa2 	bl	800a4b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800af70:	1d3a      	adds	r2, r7, #4
 800af72:	f107 0310 	add.w	r3, r7, #16
 800af76:	4611      	mov	r1, r2
 800af78:	4618      	mov	r0, r3
 800af7a:	f001 f9a1 	bl	800c2c0 <xTaskCheckForTimeOut>
 800af7e:	4603      	mov	r3, r0
 800af80:	2b00      	cmp	r3, #0
 800af82:	d123      	bne.n	800afcc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800af84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af86:	f000 fade 	bl	800b546 <prvIsQueueEmpty>
 800af8a:	4603      	mov	r3, r0
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d017      	beq.n	800afc0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800af90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af92:	3324      	adds	r3, #36	; 0x24
 800af94:	687a      	ldr	r2, [r7, #4]
 800af96:	4611      	mov	r1, r2
 800af98:	4618      	mov	r0, r3
 800af9a:	f001 f8c7 	bl	800c12c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800af9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afa0:	f000 fa7f 	bl	800b4a2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800afa4:	f000 fef6 	bl	800bd94 <xTaskResumeAll>
 800afa8:	4603      	mov	r3, r0
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d189      	bne.n	800aec2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800afae:	4b10      	ldr	r3, [pc, #64]	; (800aff0 <xQueueReceive+0x1bc>)
 800afb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afb4:	601a      	str	r2, [r3, #0]
 800afb6:	f3bf 8f4f 	dsb	sy
 800afba:	f3bf 8f6f 	isb	sy
 800afbe:	e780      	b.n	800aec2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800afc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afc2:	f000 fa6e 	bl	800b4a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800afc6:	f000 fee5 	bl	800bd94 <xTaskResumeAll>
 800afca:	e77a      	b.n	800aec2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800afcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afce:	f000 fa68 	bl	800b4a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800afd2:	f000 fedf 	bl	800bd94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800afd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afd8:	f000 fab5 	bl	800b546 <prvIsQueueEmpty>
 800afdc:	4603      	mov	r3, r0
 800afde:	2b00      	cmp	r3, #0
 800afe0:	f43f af6f 	beq.w	800aec2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800afe4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	3730      	adds	r7, #48	; 0x30
 800afea:	46bd      	mov	sp, r7
 800afec:	bd80      	pop	{r7, pc}
 800afee:	bf00      	nop
 800aff0:	e000ed04 	.word	0xe000ed04

0800aff4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b08e      	sub	sp, #56	; 0x38
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
 800affc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800affe:	2300      	movs	r3, #0
 800b000:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b006:	2300      	movs	r3, #0
 800b008:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b00a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d10a      	bne.n	800b026 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800b010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b014:	f383 8811 	msr	BASEPRI, r3
 800b018:	f3bf 8f6f 	isb	sy
 800b01c:	f3bf 8f4f 	dsb	sy
 800b020:	623b      	str	r3, [r7, #32]
}
 800b022:	bf00      	nop
 800b024:	e7fe      	b.n	800b024 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d00a      	beq.n	800b044 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800b02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b032:	f383 8811 	msr	BASEPRI, r3
 800b036:	f3bf 8f6f 	isb	sy
 800b03a:	f3bf 8f4f 	dsb	sy
 800b03e:	61fb      	str	r3, [r7, #28]
}
 800b040:	bf00      	nop
 800b042:	e7fe      	b.n	800b042 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b044:	f001 fa84 	bl	800c550 <xTaskGetSchedulerState>
 800b048:	4603      	mov	r3, r0
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d102      	bne.n	800b054 <xQueueSemaphoreTake+0x60>
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d101      	bne.n	800b058 <xQueueSemaphoreTake+0x64>
 800b054:	2301      	movs	r3, #1
 800b056:	e000      	b.n	800b05a <xQueueSemaphoreTake+0x66>
 800b058:	2300      	movs	r3, #0
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d10a      	bne.n	800b074 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800b05e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b062:	f383 8811 	msr	BASEPRI, r3
 800b066:	f3bf 8f6f 	isb	sy
 800b06a:	f3bf 8f4f 	dsb	sy
 800b06e:	61bb      	str	r3, [r7, #24]
}
 800b070:	bf00      	nop
 800b072:	e7fe      	b.n	800b072 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b074:	f7ff f9ee 	bl	800a454 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b07a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b07c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b080:	2b00      	cmp	r3, #0
 800b082:	d024      	beq.n	800b0ce <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b086:	1e5a      	subs	r2, r3, #1
 800b088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b08a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b08c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d104      	bne.n	800b09e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b094:	f001 fbd2 	bl	800c83c <pvTaskIncrementMutexHeldCount>
 800b098:	4602      	mov	r2, r0
 800b09a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b09c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b09e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0a0:	691b      	ldr	r3, [r3, #16]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d00f      	beq.n	800b0c6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b0a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0a8:	3310      	adds	r3, #16
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f001 f88e 	bl	800c1cc <xTaskRemoveFromEventList>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d007      	beq.n	800b0c6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b0b6:	4b54      	ldr	r3, [pc, #336]	; (800b208 <xQueueSemaphoreTake+0x214>)
 800b0b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0bc:	601a      	str	r2, [r3, #0]
 800b0be:	f3bf 8f4f 	dsb	sy
 800b0c2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b0c6:	f7ff f9f5 	bl	800a4b4 <vPortExitCritical>
				return pdPASS;
 800b0ca:	2301      	movs	r3, #1
 800b0cc:	e097      	b.n	800b1fe <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b0ce:	683b      	ldr	r3, [r7, #0]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d111      	bne.n	800b0f8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b0d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d00a      	beq.n	800b0f0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800b0da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0de:	f383 8811 	msr	BASEPRI, r3
 800b0e2:	f3bf 8f6f 	isb	sy
 800b0e6:	f3bf 8f4f 	dsb	sy
 800b0ea:	617b      	str	r3, [r7, #20]
}
 800b0ec:	bf00      	nop
 800b0ee:	e7fe      	b.n	800b0ee <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b0f0:	f7ff f9e0 	bl	800a4b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	e082      	b.n	800b1fe <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b0f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d106      	bne.n	800b10c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b0fe:	f107 030c 	add.w	r3, r7, #12
 800b102:	4618      	mov	r0, r3
 800b104:	f001 f8c6 	bl	800c294 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b108:	2301      	movs	r3, #1
 800b10a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b10c:	f7ff f9d2 	bl	800a4b4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b110:	f000 fe32 	bl	800bd78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b114:	f7ff f99e 	bl	800a454 <vPortEnterCritical>
 800b118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b11a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b11e:	b25b      	sxtb	r3, r3
 800b120:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b124:	d103      	bne.n	800b12e <xQueueSemaphoreTake+0x13a>
 800b126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b128:	2200      	movs	r2, #0
 800b12a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b12e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b130:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b134:	b25b      	sxtb	r3, r3
 800b136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b13a:	d103      	bne.n	800b144 <xQueueSemaphoreTake+0x150>
 800b13c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b13e:	2200      	movs	r2, #0
 800b140:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b144:	f7ff f9b6 	bl	800a4b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b148:	463a      	mov	r2, r7
 800b14a:	f107 030c 	add.w	r3, r7, #12
 800b14e:	4611      	mov	r1, r2
 800b150:	4618      	mov	r0, r3
 800b152:	f001 f8b5 	bl	800c2c0 <xTaskCheckForTimeOut>
 800b156:	4603      	mov	r3, r0
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d132      	bne.n	800b1c2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b15c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b15e:	f000 f9f2 	bl	800b546 <prvIsQueueEmpty>
 800b162:	4603      	mov	r3, r0
 800b164:	2b00      	cmp	r3, #0
 800b166:	d026      	beq.n	800b1b6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d109      	bne.n	800b184 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800b170:	f7ff f970 	bl	800a454 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b176:	689b      	ldr	r3, [r3, #8]
 800b178:	4618      	mov	r0, r3
 800b17a:	f001 fa07 	bl	800c58c <xTaskPriorityInherit>
 800b17e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b180:	f7ff f998 	bl	800a4b4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b186:	3324      	adds	r3, #36	; 0x24
 800b188:	683a      	ldr	r2, [r7, #0]
 800b18a:	4611      	mov	r1, r2
 800b18c:	4618      	mov	r0, r3
 800b18e:	f000 ffcd 	bl	800c12c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b192:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b194:	f000 f985 	bl	800b4a2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b198:	f000 fdfc 	bl	800bd94 <xTaskResumeAll>
 800b19c:	4603      	mov	r3, r0
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	f47f af68 	bne.w	800b074 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800b1a4:	4b18      	ldr	r3, [pc, #96]	; (800b208 <xQueueSemaphoreTake+0x214>)
 800b1a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1aa:	601a      	str	r2, [r3, #0]
 800b1ac:	f3bf 8f4f 	dsb	sy
 800b1b0:	f3bf 8f6f 	isb	sy
 800b1b4:	e75e      	b.n	800b074 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b1b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b1b8:	f000 f973 	bl	800b4a2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b1bc:	f000 fdea 	bl	800bd94 <xTaskResumeAll>
 800b1c0:	e758      	b.n	800b074 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b1c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b1c4:	f000 f96d 	bl	800b4a2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b1c8:	f000 fde4 	bl	800bd94 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b1cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b1ce:	f000 f9ba 	bl	800b546 <prvIsQueueEmpty>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	f43f af4d 	beq.w	800b074 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b1da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d00d      	beq.n	800b1fc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800b1e0:	f7ff f938 	bl	800a454 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b1e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b1e6:	f000 f8b4 	bl	800b352 <prvGetDisinheritPriorityAfterTimeout>
 800b1ea:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b1ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1ee:	689b      	ldr	r3, [r3, #8]
 800b1f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	f001 faa0 	bl	800c738 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b1f8:	f7ff f95c 	bl	800a4b4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b1fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b1fe:	4618      	mov	r0, r3
 800b200:	3738      	adds	r7, #56	; 0x38
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
 800b206:	bf00      	nop
 800b208:	e000ed04 	.word	0xe000ed04

0800b20c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b08e      	sub	sp, #56	; 0x38
 800b210:	af00      	add	r7, sp, #0
 800b212:	60f8      	str	r0, [r7, #12]
 800b214:	60b9      	str	r1, [r7, #8]
 800b216:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b21c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d10a      	bne.n	800b238 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800b222:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b226:	f383 8811 	msr	BASEPRI, r3
 800b22a:	f3bf 8f6f 	isb	sy
 800b22e:	f3bf 8f4f 	dsb	sy
 800b232:	623b      	str	r3, [r7, #32]
}
 800b234:	bf00      	nop
 800b236:	e7fe      	b.n	800b236 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d103      	bne.n	800b246 <xQueueReceiveFromISR+0x3a>
 800b23e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b242:	2b00      	cmp	r3, #0
 800b244:	d101      	bne.n	800b24a <xQueueReceiveFromISR+0x3e>
 800b246:	2301      	movs	r3, #1
 800b248:	e000      	b.n	800b24c <xQueueReceiveFromISR+0x40>
 800b24a:	2300      	movs	r3, #0
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d10a      	bne.n	800b266 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800b250:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b254:	f383 8811 	msr	BASEPRI, r3
 800b258:	f3bf 8f6f 	isb	sy
 800b25c:	f3bf 8f4f 	dsb	sy
 800b260:	61fb      	str	r3, [r7, #28]
}
 800b262:	bf00      	nop
 800b264:	e7fe      	b.n	800b264 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b266:	f7ff f9d7 	bl	800a618 <vPortValidateInterruptPriority>
	__asm volatile
 800b26a:	f3ef 8211 	mrs	r2, BASEPRI
 800b26e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b272:	f383 8811 	msr	BASEPRI, r3
 800b276:	f3bf 8f6f 	isb	sy
 800b27a:	f3bf 8f4f 	dsb	sy
 800b27e:	61ba      	str	r2, [r7, #24]
 800b280:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b282:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b284:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b28a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b28c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d02f      	beq.n	800b2f2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b294:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b298:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b29c:	68b9      	ldr	r1, [r7, #8]
 800b29e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b2a0:	f000 f8d9 	bl	800b456 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b2a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2a6:	1e5a      	subs	r2, r3, #1
 800b2a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2aa:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b2ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b2b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2b4:	d112      	bne.n	800b2dc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b2b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2b8:	691b      	ldr	r3, [r3, #16]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d016      	beq.n	800b2ec <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b2be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2c0:	3310      	adds	r3, #16
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	f000 ff82 	bl	800c1cc <xTaskRemoveFromEventList>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d00e      	beq.n	800b2ec <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d00b      	beq.n	800b2ec <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2201      	movs	r2, #1
 800b2d8:	601a      	str	r2, [r3, #0]
 800b2da:	e007      	b.n	800b2ec <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b2dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b2e0:	3301      	adds	r3, #1
 800b2e2:	b2db      	uxtb	r3, r3
 800b2e4:	b25a      	sxtb	r2, r3
 800b2e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	637b      	str	r3, [r7, #52]	; 0x34
 800b2f0:	e001      	b.n	800b2f6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	637b      	str	r3, [r7, #52]	; 0x34
 800b2f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2f8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	f383 8811 	msr	BASEPRI, r3
}
 800b300:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b304:	4618      	mov	r0, r3
 800b306:	3738      	adds	r7, #56	; 0x38
 800b308:	46bd      	mov	sp, r7
 800b30a:	bd80      	pop	{r7, pc}

0800b30c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b084      	sub	sp, #16
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d10a      	bne.n	800b334 <vQueueDelete+0x28>
	__asm volatile
 800b31e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b322:	f383 8811 	msr	BASEPRI, r3
 800b326:	f3bf 8f6f 	isb	sy
 800b32a:	f3bf 8f4f 	dsb	sy
 800b32e:	60bb      	str	r3, [r7, #8]
}
 800b330:	bf00      	nop
 800b332:	e7fe      	b.n	800b332 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800b334:	68f8      	ldr	r0, [r7, #12]
 800b336:	f000 f95f 	bl	800b5f8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b340:	2b00      	cmp	r3, #0
 800b342:	d102      	bne.n	800b34a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800b344:	68f8      	ldr	r0, [r7, #12]
 800b346:	f7fe fd83 	bl	8009e50 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800b34a:	bf00      	nop
 800b34c:	3710      	adds	r7, #16
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}

0800b352 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b352:	b480      	push	{r7}
 800b354:	b085      	sub	sp, #20
 800b356:	af00      	add	r7, sp, #0
 800b358:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d006      	beq.n	800b370 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800b36c:	60fb      	str	r3, [r7, #12]
 800b36e:	e001      	b.n	800b374 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b370:	2300      	movs	r3, #0
 800b372:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b374:	68fb      	ldr	r3, [r7, #12]
	}
 800b376:	4618      	mov	r0, r3
 800b378:	3714      	adds	r7, #20
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr

0800b382 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b382:	b580      	push	{r7, lr}
 800b384:	b086      	sub	sp, #24
 800b386:	af00      	add	r7, sp, #0
 800b388:	60f8      	str	r0, [r7, #12]
 800b38a:	60b9      	str	r1, [r7, #8]
 800b38c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b38e:	2300      	movs	r3, #0
 800b390:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b396:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d10d      	bne.n	800b3bc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d14d      	bne.n	800b444 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	689b      	ldr	r3, [r3, #8]
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	f001 f955 	bl	800c65c <xTaskPriorityDisinherit>
 800b3b2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	609a      	str	r2, [r3, #8]
 800b3ba:	e043      	b.n	800b444 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d119      	bne.n	800b3f6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	6858      	ldr	r0, [r3, #4]
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3ca:	461a      	mov	r2, r3
 800b3cc:	68b9      	ldr	r1, [r7, #8]
 800b3ce:	f001 fff2 	bl	800d3b6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	685a      	ldr	r2, [r3, #4]
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3da:	441a      	add	r2, r3
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	685a      	ldr	r2, [r3, #4]
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	689b      	ldr	r3, [r3, #8]
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d32b      	bcc.n	800b444 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	681a      	ldr	r2, [r3, #0]
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	605a      	str	r2, [r3, #4]
 800b3f4:	e026      	b.n	800b444 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	68d8      	ldr	r0, [r3, #12]
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3fe:	461a      	mov	r2, r3
 800b400:	68b9      	ldr	r1, [r7, #8]
 800b402:	f001 ffd8 	bl	800d3b6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	68da      	ldr	r2, [r3, #12]
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b40e:	425b      	negs	r3, r3
 800b410:	441a      	add	r2, r3
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	68da      	ldr	r2, [r3, #12]
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	429a      	cmp	r2, r3
 800b420:	d207      	bcs.n	800b432 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	689a      	ldr	r2, [r3, #8]
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b42a:	425b      	negs	r3, r3
 800b42c:	441a      	add	r2, r3
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2b02      	cmp	r3, #2
 800b436:	d105      	bne.n	800b444 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b438:	693b      	ldr	r3, [r7, #16]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d002      	beq.n	800b444 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b43e:	693b      	ldr	r3, [r7, #16]
 800b440:	3b01      	subs	r3, #1
 800b442:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b444:	693b      	ldr	r3, [r7, #16]
 800b446:	1c5a      	adds	r2, r3, #1
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b44c:	697b      	ldr	r3, [r7, #20]
}
 800b44e:	4618      	mov	r0, r3
 800b450:	3718      	adds	r7, #24
 800b452:	46bd      	mov	sp, r7
 800b454:	bd80      	pop	{r7, pc}

0800b456 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b456:	b580      	push	{r7, lr}
 800b458:	b082      	sub	sp, #8
 800b45a:	af00      	add	r7, sp, #0
 800b45c:	6078      	str	r0, [r7, #4]
 800b45e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b464:	2b00      	cmp	r3, #0
 800b466:	d018      	beq.n	800b49a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	68da      	ldr	r2, [r3, #12]
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b470:	441a      	add	r2, r3
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	68da      	ldr	r2, [r3, #12]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	689b      	ldr	r3, [r3, #8]
 800b47e:	429a      	cmp	r2, r3
 800b480:	d303      	bcc.n	800b48a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681a      	ldr	r2, [r3, #0]
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	68d9      	ldr	r1, [r3, #12]
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b492:	461a      	mov	r2, r3
 800b494:	6838      	ldr	r0, [r7, #0]
 800b496:	f001 ff8e 	bl	800d3b6 <memcpy>
	}
}
 800b49a:	bf00      	nop
 800b49c:	3708      	adds	r7, #8
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}

0800b4a2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b4a2:	b580      	push	{r7, lr}
 800b4a4:	b084      	sub	sp, #16
 800b4a6:	af00      	add	r7, sp, #0
 800b4a8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b4aa:	f7fe ffd3 	bl	800a454 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b4b4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b4b6:	e011      	b.n	800b4dc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d012      	beq.n	800b4e6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	3324      	adds	r3, #36	; 0x24
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	f000 fe81 	bl	800c1cc <xTaskRemoveFromEventList>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d001      	beq.n	800b4d4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b4d0:	f000 ff58 	bl	800c384 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b4d4:	7bfb      	ldrb	r3, [r7, #15]
 800b4d6:	3b01      	subs	r3, #1
 800b4d8:	b2db      	uxtb	r3, r3
 800b4da:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b4dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	dce9      	bgt.n	800b4b8 <prvUnlockQueue+0x16>
 800b4e4:	e000      	b.n	800b4e8 <prvUnlockQueue+0x46>
					break;
 800b4e6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	22ff      	movs	r2, #255	; 0xff
 800b4ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b4f0:	f7fe ffe0 	bl	800a4b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b4f4:	f7fe ffae 	bl	800a454 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b4fe:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b500:	e011      	b.n	800b526 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	691b      	ldr	r3, [r3, #16]
 800b506:	2b00      	cmp	r3, #0
 800b508:	d012      	beq.n	800b530 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	3310      	adds	r3, #16
 800b50e:	4618      	mov	r0, r3
 800b510:	f000 fe5c 	bl	800c1cc <xTaskRemoveFromEventList>
 800b514:	4603      	mov	r3, r0
 800b516:	2b00      	cmp	r3, #0
 800b518:	d001      	beq.n	800b51e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b51a:	f000 ff33 	bl	800c384 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b51e:	7bbb      	ldrb	r3, [r7, #14]
 800b520:	3b01      	subs	r3, #1
 800b522:	b2db      	uxtb	r3, r3
 800b524:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b526:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	dce9      	bgt.n	800b502 <prvUnlockQueue+0x60>
 800b52e:	e000      	b.n	800b532 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b530:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	22ff      	movs	r2, #255	; 0xff
 800b536:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b53a:	f7fe ffbb 	bl	800a4b4 <vPortExitCritical>
}
 800b53e:	bf00      	nop
 800b540:	3710      	adds	r7, #16
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}

0800b546 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b546:	b580      	push	{r7, lr}
 800b548:	b084      	sub	sp, #16
 800b54a:	af00      	add	r7, sp, #0
 800b54c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b54e:	f7fe ff81 	bl	800a454 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b556:	2b00      	cmp	r3, #0
 800b558:	d102      	bne.n	800b560 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b55a:	2301      	movs	r3, #1
 800b55c:	60fb      	str	r3, [r7, #12]
 800b55e:	e001      	b.n	800b564 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b560:	2300      	movs	r3, #0
 800b562:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b564:	f7fe ffa6 	bl	800a4b4 <vPortExitCritical>

	return xReturn;
 800b568:	68fb      	ldr	r3, [r7, #12]
}
 800b56a:	4618      	mov	r0, r3
 800b56c:	3710      	adds	r7, #16
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}

0800b572 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b572:	b580      	push	{r7, lr}
 800b574:	b084      	sub	sp, #16
 800b576:	af00      	add	r7, sp, #0
 800b578:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b57a:	f7fe ff6b 	bl	800a454 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b586:	429a      	cmp	r2, r3
 800b588:	d102      	bne.n	800b590 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b58a:	2301      	movs	r3, #1
 800b58c:	60fb      	str	r3, [r7, #12]
 800b58e:	e001      	b.n	800b594 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b590:	2300      	movs	r3, #0
 800b592:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b594:	f7fe ff8e 	bl	800a4b4 <vPortExitCritical>

	return xReturn;
 800b598:	68fb      	ldr	r3, [r7, #12]
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	3710      	adds	r7, #16
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}
	...

0800b5a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b5a4:	b480      	push	{r7}
 800b5a6:	b085      	sub	sp, #20
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
 800b5ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	60fb      	str	r3, [r7, #12]
 800b5b2:	e014      	b.n	800b5de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b5b4:	4a0f      	ldr	r2, [pc, #60]	; (800b5f4 <vQueueAddToRegistry+0x50>)
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d10b      	bne.n	800b5d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b5c0:	490c      	ldr	r1, [pc, #48]	; (800b5f4 <vQueueAddToRegistry+0x50>)
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	683a      	ldr	r2, [r7, #0]
 800b5c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b5ca:	4a0a      	ldr	r2, [pc, #40]	; (800b5f4 <vQueueAddToRegistry+0x50>)
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	00db      	lsls	r3, r3, #3
 800b5d0:	4413      	add	r3, r2
 800b5d2:	687a      	ldr	r2, [r7, #4]
 800b5d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b5d6:	e006      	b.n	800b5e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	3301      	adds	r3, #1
 800b5dc:	60fb      	str	r3, [r7, #12]
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	2b07      	cmp	r3, #7
 800b5e2:	d9e7      	bls.n	800b5b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b5e4:	bf00      	nop
 800b5e6:	bf00      	nop
 800b5e8:	3714      	adds	r7, #20
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr
 800b5f2:	bf00      	nop
 800b5f4:	200047dc 	.word	0x200047dc

0800b5f8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b5f8:	b480      	push	{r7}
 800b5fa:	b085      	sub	sp, #20
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b600:	2300      	movs	r3, #0
 800b602:	60fb      	str	r3, [r7, #12]
 800b604:	e016      	b.n	800b634 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b606:	4a10      	ldr	r2, [pc, #64]	; (800b648 <vQueueUnregisterQueue+0x50>)
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	00db      	lsls	r3, r3, #3
 800b60c:	4413      	add	r3, r2
 800b60e:	685b      	ldr	r3, [r3, #4]
 800b610:	687a      	ldr	r2, [r7, #4]
 800b612:	429a      	cmp	r2, r3
 800b614:	d10b      	bne.n	800b62e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b616:	4a0c      	ldr	r2, [pc, #48]	; (800b648 <vQueueUnregisterQueue+0x50>)
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	2100      	movs	r1, #0
 800b61c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b620:	4a09      	ldr	r2, [pc, #36]	; (800b648 <vQueueUnregisterQueue+0x50>)
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	00db      	lsls	r3, r3, #3
 800b626:	4413      	add	r3, r2
 800b628:	2200      	movs	r2, #0
 800b62a:	605a      	str	r2, [r3, #4]
				break;
 800b62c:	e006      	b.n	800b63c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	3301      	adds	r3, #1
 800b632:	60fb      	str	r3, [r7, #12]
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	2b07      	cmp	r3, #7
 800b638:	d9e5      	bls.n	800b606 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b63a:	bf00      	nop
 800b63c:	bf00      	nop
 800b63e:	3714      	adds	r7, #20
 800b640:	46bd      	mov	sp, r7
 800b642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b646:	4770      	bx	lr
 800b648:	200047dc 	.word	0x200047dc

0800b64c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b086      	sub	sp, #24
 800b650:	af00      	add	r7, sp, #0
 800b652:	60f8      	str	r0, [r7, #12]
 800b654:	60b9      	str	r1, [r7, #8]
 800b656:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b65c:	f7fe fefa 	bl	800a454 <vPortEnterCritical>
 800b660:	697b      	ldr	r3, [r7, #20]
 800b662:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b666:	b25b      	sxtb	r3, r3
 800b668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b66c:	d103      	bne.n	800b676 <vQueueWaitForMessageRestricted+0x2a>
 800b66e:	697b      	ldr	r3, [r7, #20]
 800b670:	2200      	movs	r2, #0
 800b672:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b67c:	b25b      	sxtb	r3, r3
 800b67e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b682:	d103      	bne.n	800b68c <vQueueWaitForMessageRestricted+0x40>
 800b684:	697b      	ldr	r3, [r7, #20]
 800b686:	2200      	movs	r2, #0
 800b688:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b68c:	f7fe ff12 	bl	800a4b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b690:	697b      	ldr	r3, [r7, #20]
 800b692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b694:	2b00      	cmp	r3, #0
 800b696:	d106      	bne.n	800b6a6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b698:	697b      	ldr	r3, [r7, #20]
 800b69a:	3324      	adds	r3, #36	; 0x24
 800b69c:	687a      	ldr	r2, [r7, #4]
 800b69e:	68b9      	ldr	r1, [r7, #8]
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	f000 fd67 	bl	800c174 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b6a6:	6978      	ldr	r0, [r7, #20]
 800b6a8:	f7ff fefb 	bl	800b4a2 <prvUnlockQueue>
	}
 800b6ac:	bf00      	nop
 800b6ae:	3718      	adds	r7, #24
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	bd80      	pop	{r7, pc}

0800b6b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b08e      	sub	sp, #56	; 0x38
 800b6b8:	af04      	add	r7, sp, #16
 800b6ba:	60f8      	str	r0, [r7, #12]
 800b6bc:	60b9      	str	r1, [r7, #8]
 800b6be:	607a      	str	r2, [r7, #4]
 800b6c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b6c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d10a      	bne.n	800b6de <xTaskCreateStatic+0x2a>
	__asm volatile
 800b6c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6cc:	f383 8811 	msr	BASEPRI, r3
 800b6d0:	f3bf 8f6f 	isb	sy
 800b6d4:	f3bf 8f4f 	dsb	sy
 800b6d8:	623b      	str	r3, [r7, #32]
}
 800b6da:	bf00      	nop
 800b6dc:	e7fe      	b.n	800b6dc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b6de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d10a      	bne.n	800b6fa <xTaskCreateStatic+0x46>
	__asm volatile
 800b6e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6e8:	f383 8811 	msr	BASEPRI, r3
 800b6ec:	f3bf 8f6f 	isb	sy
 800b6f0:	f3bf 8f4f 	dsb	sy
 800b6f4:	61fb      	str	r3, [r7, #28]
}
 800b6f6:	bf00      	nop
 800b6f8:	e7fe      	b.n	800b6f8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b6fa:	23bc      	movs	r3, #188	; 0xbc
 800b6fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b6fe:	693b      	ldr	r3, [r7, #16]
 800b700:	2bbc      	cmp	r3, #188	; 0xbc
 800b702:	d00a      	beq.n	800b71a <xTaskCreateStatic+0x66>
	__asm volatile
 800b704:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b708:	f383 8811 	msr	BASEPRI, r3
 800b70c:	f3bf 8f6f 	isb	sy
 800b710:	f3bf 8f4f 	dsb	sy
 800b714:	61bb      	str	r3, [r7, #24]
}
 800b716:	bf00      	nop
 800b718:	e7fe      	b.n	800b718 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b71a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b71c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d01e      	beq.n	800b760 <xTaskCreateStatic+0xac>
 800b722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b724:	2b00      	cmp	r3, #0
 800b726:	d01b      	beq.n	800b760 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b72a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b72c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b72e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b730:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b734:	2202      	movs	r2, #2
 800b736:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b73a:	2300      	movs	r3, #0
 800b73c:	9303      	str	r3, [sp, #12]
 800b73e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b740:	9302      	str	r3, [sp, #8]
 800b742:	f107 0314 	add.w	r3, r7, #20
 800b746:	9301      	str	r3, [sp, #4]
 800b748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b74a:	9300      	str	r3, [sp, #0]
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	687a      	ldr	r2, [r7, #4]
 800b750:	68b9      	ldr	r1, [r7, #8]
 800b752:	68f8      	ldr	r0, [r7, #12]
 800b754:	f000 f850 	bl	800b7f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b758:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b75a:	f000 f8f3 	bl	800b944 <prvAddNewTaskToReadyList>
 800b75e:	e001      	b.n	800b764 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b760:	2300      	movs	r3, #0
 800b762:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b764:	697b      	ldr	r3, [r7, #20]
	}
 800b766:	4618      	mov	r0, r3
 800b768:	3728      	adds	r7, #40	; 0x28
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}

0800b76e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b76e:	b580      	push	{r7, lr}
 800b770:	b08c      	sub	sp, #48	; 0x30
 800b772:	af04      	add	r7, sp, #16
 800b774:	60f8      	str	r0, [r7, #12]
 800b776:	60b9      	str	r1, [r7, #8]
 800b778:	603b      	str	r3, [r7, #0]
 800b77a:	4613      	mov	r3, r2
 800b77c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b77e:	88fb      	ldrh	r3, [r7, #6]
 800b780:	009b      	lsls	r3, r3, #2
 800b782:	4618      	mov	r0, r3
 800b784:	f7fe fa98 	bl	8009cb8 <pvPortMalloc>
 800b788:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d00e      	beq.n	800b7ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b790:	20bc      	movs	r0, #188	; 0xbc
 800b792:	f7fe fa91 	bl	8009cb8 <pvPortMalloc>
 800b796:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b798:	69fb      	ldr	r3, [r7, #28]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d003      	beq.n	800b7a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b79e:	69fb      	ldr	r3, [r7, #28]
 800b7a0:	697a      	ldr	r2, [r7, #20]
 800b7a2:	631a      	str	r2, [r3, #48]	; 0x30
 800b7a4:	e005      	b.n	800b7b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b7a6:	6978      	ldr	r0, [r7, #20]
 800b7a8:	f7fe fb52 	bl	8009e50 <vPortFree>
 800b7ac:	e001      	b.n	800b7b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b7b2:	69fb      	ldr	r3, [r7, #28]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d017      	beq.n	800b7e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b7b8:	69fb      	ldr	r3, [r7, #28]
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b7c0:	88fa      	ldrh	r2, [r7, #6]
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	9303      	str	r3, [sp, #12]
 800b7c6:	69fb      	ldr	r3, [r7, #28]
 800b7c8:	9302      	str	r3, [sp, #8]
 800b7ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7cc:	9301      	str	r3, [sp, #4]
 800b7ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7d0:	9300      	str	r3, [sp, #0]
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	68b9      	ldr	r1, [r7, #8]
 800b7d6:	68f8      	ldr	r0, [r7, #12]
 800b7d8:	f000 f80e 	bl	800b7f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b7dc:	69f8      	ldr	r0, [r7, #28]
 800b7de:	f000 f8b1 	bl	800b944 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b7e2:	2301      	movs	r3, #1
 800b7e4:	61bb      	str	r3, [r7, #24]
 800b7e6:	e002      	b.n	800b7ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b7e8:	f04f 33ff 	mov.w	r3, #4294967295
 800b7ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b7ee:	69bb      	ldr	r3, [r7, #24]
	}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	3720      	adds	r7, #32
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}

0800b7f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b088      	sub	sp, #32
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	60f8      	str	r0, [r7, #12]
 800b800:	60b9      	str	r1, [r7, #8]
 800b802:	607a      	str	r2, [r7, #4]
 800b804:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b808:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	009b      	lsls	r3, r3, #2
 800b80e:	461a      	mov	r2, r3
 800b810:	21a5      	movs	r1, #165	; 0xa5
 800b812:	f001 fdde 	bl	800d3d2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b818:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b820:	3b01      	subs	r3, #1
 800b822:	009b      	lsls	r3, r3, #2
 800b824:	4413      	add	r3, r2
 800b826:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b828:	69bb      	ldr	r3, [r7, #24]
 800b82a:	f023 0307 	bic.w	r3, r3, #7
 800b82e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b830:	69bb      	ldr	r3, [r7, #24]
 800b832:	f003 0307 	and.w	r3, r3, #7
 800b836:	2b00      	cmp	r3, #0
 800b838:	d00a      	beq.n	800b850 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b83a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b83e:	f383 8811 	msr	BASEPRI, r3
 800b842:	f3bf 8f6f 	isb	sy
 800b846:	f3bf 8f4f 	dsb	sy
 800b84a:	617b      	str	r3, [r7, #20]
}
 800b84c:	bf00      	nop
 800b84e:	e7fe      	b.n	800b84e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d01f      	beq.n	800b896 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b856:	2300      	movs	r3, #0
 800b858:	61fb      	str	r3, [r7, #28]
 800b85a:	e012      	b.n	800b882 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b85c:	68ba      	ldr	r2, [r7, #8]
 800b85e:	69fb      	ldr	r3, [r7, #28]
 800b860:	4413      	add	r3, r2
 800b862:	7819      	ldrb	r1, [r3, #0]
 800b864:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b866:	69fb      	ldr	r3, [r7, #28]
 800b868:	4413      	add	r3, r2
 800b86a:	3334      	adds	r3, #52	; 0x34
 800b86c:	460a      	mov	r2, r1
 800b86e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b870:	68ba      	ldr	r2, [r7, #8]
 800b872:	69fb      	ldr	r3, [r7, #28]
 800b874:	4413      	add	r3, r2
 800b876:	781b      	ldrb	r3, [r3, #0]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d006      	beq.n	800b88a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b87c:	69fb      	ldr	r3, [r7, #28]
 800b87e:	3301      	adds	r3, #1
 800b880:	61fb      	str	r3, [r7, #28]
 800b882:	69fb      	ldr	r3, [r7, #28]
 800b884:	2b0f      	cmp	r3, #15
 800b886:	d9e9      	bls.n	800b85c <prvInitialiseNewTask+0x64>
 800b888:	e000      	b.n	800b88c <prvInitialiseNewTask+0x94>
			{
				break;
 800b88a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b88c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b88e:	2200      	movs	r2, #0
 800b890:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b894:	e003      	b.n	800b89e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b898:	2200      	movs	r2, #0
 800b89a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b89e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8a0:	2b37      	cmp	r3, #55	; 0x37
 800b8a2:	d901      	bls.n	800b8a8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b8a4:	2337      	movs	r3, #55	; 0x37
 800b8a6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b8a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b8ac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b8ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b8b2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b8b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b8ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8bc:	3304      	adds	r3, #4
 800b8be:	4618      	mov	r0, r3
 800b8c0:	f7fe fc04 	bl	800a0cc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b8c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8c6:	3318      	adds	r3, #24
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	f7fe fbff 	bl	800a0cc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b8ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8d2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b8d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8d6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b8da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8dc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b8de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8e2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b8e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b8ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b8f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8f6:	3354      	adds	r3, #84	; 0x54
 800b8f8:	2260      	movs	r2, #96	; 0x60
 800b8fa:	2100      	movs	r1, #0
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f001 fd68 	bl	800d3d2 <memset>
 800b902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b904:	4a0c      	ldr	r2, [pc, #48]	; (800b938 <prvInitialiseNewTask+0x140>)
 800b906:	659a      	str	r2, [r3, #88]	; 0x58
 800b908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b90a:	4a0c      	ldr	r2, [pc, #48]	; (800b93c <prvInitialiseNewTask+0x144>)
 800b90c:	65da      	str	r2, [r3, #92]	; 0x5c
 800b90e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b910:	4a0b      	ldr	r2, [pc, #44]	; (800b940 <prvInitialiseNewTask+0x148>)
 800b912:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b914:	683a      	ldr	r2, [r7, #0]
 800b916:	68f9      	ldr	r1, [r7, #12]
 800b918:	69b8      	ldr	r0, [r7, #24]
 800b91a:	f7fe fc6b 	bl	800a1f4 <pxPortInitialiseStack>
 800b91e:	4602      	mov	r2, r0
 800b920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b922:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b926:	2b00      	cmp	r3, #0
 800b928:	d002      	beq.n	800b930 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b92a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b92c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b92e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b930:	bf00      	nop
 800b932:	3720      	adds	r7, #32
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}
 800b938:	0801469c 	.word	0x0801469c
 800b93c:	080146bc 	.word	0x080146bc
 800b940:	0801467c 	.word	0x0801467c

0800b944 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b082      	sub	sp, #8
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b94c:	f7fe fd82 	bl	800a454 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b950:	4b2d      	ldr	r3, [pc, #180]	; (800ba08 <prvAddNewTaskToReadyList+0xc4>)
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	3301      	adds	r3, #1
 800b956:	4a2c      	ldr	r2, [pc, #176]	; (800ba08 <prvAddNewTaskToReadyList+0xc4>)
 800b958:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b95a:	4b2c      	ldr	r3, [pc, #176]	; (800ba0c <prvAddNewTaskToReadyList+0xc8>)
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d109      	bne.n	800b976 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b962:	4a2a      	ldr	r2, [pc, #168]	; (800ba0c <prvAddNewTaskToReadyList+0xc8>)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b968:	4b27      	ldr	r3, [pc, #156]	; (800ba08 <prvAddNewTaskToReadyList+0xc4>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	2b01      	cmp	r3, #1
 800b96e:	d110      	bne.n	800b992 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b970:	f000 fd2c 	bl	800c3cc <prvInitialiseTaskLists>
 800b974:	e00d      	b.n	800b992 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b976:	4b26      	ldr	r3, [pc, #152]	; (800ba10 <prvAddNewTaskToReadyList+0xcc>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d109      	bne.n	800b992 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b97e:	4b23      	ldr	r3, [pc, #140]	; (800ba0c <prvAddNewTaskToReadyList+0xc8>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b988:	429a      	cmp	r2, r3
 800b98a:	d802      	bhi.n	800b992 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b98c:	4a1f      	ldr	r2, [pc, #124]	; (800ba0c <prvAddNewTaskToReadyList+0xc8>)
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b992:	4b20      	ldr	r3, [pc, #128]	; (800ba14 <prvAddNewTaskToReadyList+0xd0>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	3301      	adds	r3, #1
 800b998:	4a1e      	ldr	r2, [pc, #120]	; (800ba14 <prvAddNewTaskToReadyList+0xd0>)
 800b99a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b99c:	4b1d      	ldr	r3, [pc, #116]	; (800ba14 <prvAddNewTaskToReadyList+0xd0>)
 800b99e:	681a      	ldr	r2, [r3, #0]
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9a8:	4b1b      	ldr	r3, [pc, #108]	; (800ba18 <prvAddNewTaskToReadyList+0xd4>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	d903      	bls.n	800b9b8 <prvAddNewTaskToReadyList+0x74>
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9b4:	4a18      	ldr	r2, [pc, #96]	; (800ba18 <prvAddNewTaskToReadyList+0xd4>)
 800b9b6:	6013      	str	r3, [r2, #0]
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9bc:	4613      	mov	r3, r2
 800b9be:	009b      	lsls	r3, r3, #2
 800b9c0:	4413      	add	r3, r2
 800b9c2:	009b      	lsls	r3, r3, #2
 800b9c4:	4a15      	ldr	r2, [pc, #84]	; (800ba1c <prvAddNewTaskToReadyList+0xd8>)
 800b9c6:	441a      	add	r2, r3
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	3304      	adds	r3, #4
 800b9cc:	4619      	mov	r1, r3
 800b9ce:	4610      	mov	r0, r2
 800b9d0:	f7fe fb89 	bl	800a0e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b9d4:	f7fe fd6e 	bl	800a4b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b9d8:	4b0d      	ldr	r3, [pc, #52]	; (800ba10 <prvAddNewTaskToReadyList+0xcc>)
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d00e      	beq.n	800b9fe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b9e0:	4b0a      	ldr	r3, [pc, #40]	; (800ba0c <prvAddNewTaskToReadyList+0xc8>)
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9ea:	429a      	cmp	r2, r3
 800b9ec:	d207      	bcs.n	800b9fe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b9ee:	4b0c      	ldr	r3, [pc, #48]	; (800ba20 <prvAddNewTaskToReadyList+0xdc>)
 800b9f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9f4:	601a      	str	r2, [r3, #0]
 800b9f6:	f3bf 8f4f 	dsb	sy
 800b9fa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b9fe:	bf00      	nop
 800ba00:	3708      	adds	r7, #8
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}
 800ba06:	bf00      	nop
 800ba08:	20004cf0 	.word	0x20004cf0
 800ba0c:	2000481c 	.word	0x2000481c
 800ba10:	20004cfc 	.word	0x20004cfc
 800ba14:	20004d0c 	.word	0x20004d0c
 800ba18:	20004cf8 	.word	0x20004cf8
 800ba1c:	20004820 	.word	0x20004820
 800ba20:	e000ed04 	.word	0xe000ed04

0800ba24 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b084      	sub	sp, #16
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d017      	beq.n	800ba66 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ba36:	4b13      	ldr	r3, [pc, #76]	; (800ba84 <vTaskDelay+0x60>)
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d00a      	beq.n	800ba54 <vTaskDelay+0x30>
	__asm volatile
 800ba3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba42:	f383 8811 	msr	BASEPRI, r3
 800ba46:	f3bf 8f6f 	isb	sy
 800ba4a:	f3bf 8f4f 	dsb	sy
 800ba4e:	60bb      	str	r3, [r7, #8]
}
 800ba50:	bf00      	nop
 800ba52:	e7fe      	b.n	800ba52 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ba54:	f000 f990 	bl	800bd78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ba58:	2100      	movs	r1, #0
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f000 ff02 	bl	800c864 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ba60:	f000 f998 	bl	800bd94 <xTaskResumeAll>
 800ba64:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d107      	bne.n	800ba7c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ba6c:	4b06      	ldr	r3, [pc, #24]	; (800ba88 <vTaskDelay+0x64>)
 800ba6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba72:	601a      	str	r2, [r3, #0]
 800ba74:	f3bf 8f4f 	dsb	sy
 800ba78:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ba7c:	bf00      	nop
 800ba7e:	3710      	adds	r7, #16
 800ba80:	46bd      	mov	sp, r7
 800ba82:	bd80      	pop	{r7, pc}
 800ba84:	20004d18 	.word	0x20004d18
 800ba88:	e000ed04 	.word	0xe000ed04

0800ba8c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b084      	sub	sp, #16
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800ba94:	f7fe fcde 	bl	800a454 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d102      	bne.n	800baa4 <vTaskSuspend+0x18>
 800ba9e:	4b30      	ldr	r3, [pc, #192]	; (800bb60 <vTaskSuspend+0xd4>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	e000      	b.n	800baa6 <vTaskSuspend+0x1a>
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	3304      	adds	r3, #4
 800baac:	4618      	mov	r0, r3
 800baae:	f7fe fb77 	bl	800a1a0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d004      	beq.n	800bac4 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	3318      	adds	r3, #24
 800babe:	4618      	mov	r0, r3
 800bac0:	f7fe fb6e 	bl	800a1a0 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	3304      	adds	r3, #4
 800bac8:	4619      	mov	r1, r3
 800baca:	4826      	ldr	r0, [pc, #152]	; (800bb64 <vTaskSuspend+0xd8>)
 800bacc:	f7fe fb0b 	bl	800a0e6 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800bad6:	b2db      	uxtb	r3, r3
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d103      	bne.n	800bae4 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2200      	movs	r2, #0
 800bae0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800bae4:	f7fe fce6 	bl	800a4b4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800bae8:	4b1f      	ldr	r3, [pc, #124]	; (800bb68 <vTaskSuspend+0xdc>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d005      	beq.n	800bafc <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800baf0:	f7fe fcb0 	bl	800a454 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800baf4:	f000 fd0c 	bl	800c510 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800baf8:	f7fe fcdc 	bl	800a4b4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800bafc:	4b18      	ldr	r3, [pc, #96]	; (800bb60 <vTaskSuspend+0xd4>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	68fa      	ldr	r2, [r7, #12]
 800bb02:	429a      	cmp	r2, r3
 800bb04:	d127      	bne.n	800bb56 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800bb06:	4b18      	ldr	r3, [pc, #96]	; (800bb68 <vTaskSuspend+0xdc>)
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d017      	beq.n	800bb3e <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800bb0e:	4b17      	ldr	r3, [pc, #92]	; (800bb6c <vTaskSuspend+0xe0>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d00a      	beq.n	800bb2c <vTaskSuspend+0xa0>
	__asm volatile
 800bb16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb1a:	f383 8811 	msr	BASEPRI, r3
 800bb1e:	f3bf 8f6f 	isb	sy
 800bb22:	f3bf 8f4f 	dsb	sy
 800bb26:	60bb      	str	r3, [r7, #8]
}
 800bb28:	bf00      	nop
 800bb2a:	e7fe      	b.n	800bb2a <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800bb2c:	4b10      	ldr	r3, [pc, #64]	; (800bb70 <vTaskSuspend+0xe4>)
 800bb2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb32:	601a      	str	r2, [r3, #0]
 800bb34:	f3bf 8f4f 	dsb	sy
 800bb38:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb3c:	e00b      	b.n	800bb56 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800bb3e:	4b09      	ldr	r3, [pc, #36]	; (800bb64 <vTaskSuspend+0xd8>)
 800bb40:	681a      	ldr	r2, [r3, #0]
 800bb42:	4b0c      	ldr	r3, [pc, #48]	; (800bb74 <vTaskSuspend+0xe8>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	429a      	cmp	r2, r3
 800bb48:	d103      	bne.n	800bb52 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800bb4a:	4b05      	ldr	r3, [pc, #20]	; (800bb60 <vTaskSuspend+0xd4>)
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	601a      	str	r2, [r3, #0]
	}
 800bb50:	e001      	b.n	800bb56 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800bb52:	f000 fa87 	bl	800c064 <vTaskSwitchContext>
	}
 800bb56:	bf00      	nop
 800bb58:	3710      	adds	r7, #16
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	bd80      	pop	{r7, pc}
 800bb5e:	bf00      	nop
 800bb60:	2000481c 	.word	0x2000481c
 800bb64:	20004cdc 	.word	0x20004cdc
 800bb68:	20004cfc 	.word	0x20004cfc
 800bb6c:	20004d18 	.word	0x20004d18
 800bb70:	e000ed04 	.word	0xe000ed04
 800bb74:	20004cf0 	.word	0x20004cf0

0800bb78 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800bb78:	b480      	push	{r7}
 800bb7a:	b087      	sub	sp, #28
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800bb80:	2300      	movs	r3, #0
 800bb82:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d10a      	bne.n	800bba4 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800bb8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb92:	f383 8811 	msr	BASEPRI, r3
 800bb96:	f3bf 8f6f 	isb	sy
 800bb9a:	f3bf 8f4f 	dsb	sy
 800bb9e:	60fb      	str	r3, [r7, #12]
}
 800bba0:	bf00      	nop
 800bba2:	e7fe      	b.n	800bba2 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800bba4:	693b      	ldr	r3, [r7, #16]
 800bba6:	695b      	ldr	r3, [r3, #20]
 800bba8:	4a0a      	ldr	r2, [pc, #40]	; (800bbd4 <prvTaskIsTaskSuspended+0x5c>)
 800bbaa:	4293      	cmp	r3, r2
 800bbac:	d10a      	bne.n	800bbc4 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800bbae:	693b      	ldr	r3, [r7, #16]
 800bbb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbb2:	4a09      	ldr	r2, [pc, #36]	; (800bbd8 <prvTaskIsTaskSuspended+0x60>)
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	d005      	beq.n	800bbc4 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800bbb8:	693b      	ldr	r3, [r7, #16]
 800bbba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d101      	bne.n	800bbc4 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bbc4:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	371c      	adds	r7, #28
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd0:	4770      	bx	lr
 800bbd2:	bf00      	nop
 800bbd4:	20004cdc 	.word	0x20004cdc
 800bbd8:	20004cb0 	.word	0x20004cb0

0800bbdc <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b084      	sub	sp, #16
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d10a      	bne.n	800bc04 <vTaskResume+0x28>
	__asm volatile
 800bbee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf2:	f383 8811 	msr	BASEPRI, r3
 800bbf6:	f3bf 8f6f 	isb	sy
 800bbfa:	f3bf 8f4f 	dsb	sy
 800bbfe:	60bb      	str	r3, [r7, #8]
}
 800bc00:	bf00      	nop
 800bc02:	e7fe      	b.n	800bc02 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800bc04:	4b20      	ldr	r3, [pc, #128]	; (800bc88 <vTaskResume+0xac>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	68fa      	ldr	r2, [r7, #12]
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	d038      	beq.n	800bc80 <vTaskResume+0xa4>
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d035      	beq.n	800bc80 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800bc14:	f7fe fc1e 	bl	800a454 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800bc18:	68f8      	ldr	r0, [r7, #12]
 800bc1a:	f7ff ffad 	bl	800bb78 <prvTaskIsTaskSuspended>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d02b      	beq.n	800bc7c <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	3304      	adds	r3, #4
 800bc28:	4618      	mov	r0, r3
 800bc2a:	f7fe fab9 	bl	800a1a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc32:	4b16      	ldr	r3, [pc, #88]	; (800bc8c <vTaskResume+0xb0>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	429a      	cmp	r2, r3
 800bc38:	d903      	bls.n	800bc42 <vTaskResume+0x66>
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc3e:	4a13      	ldr	r2, [pc, #76]	; (800bc8c <vTaskResume+0xb0>)
 800bc40:	6013      	str	r3, [r2, #0]
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc46:	4613      	mov	r3, r2
 800bc48:	009b      	lsls	r3, r3, #2
 800bc4a:	4413      	add	r3, r2
 800bc4c:	009b      	lsls	r3, r3, #2
 800bc4e:	4a10      	ldr	r2, [pc, #64]	; (800bc90 <vTaskResume+0xb4>)
 800bc50:	441a      	add	r2, r3
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	3304      	adds	r3, #4
 800bc56:	4619      	mov	r1, r3
 800bc58:	4610      	mov	r0, r2
 800bc5a:	f7fe fa44 	bl	800a0e6 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc62:	4b09      	ldr	r3, [pc, #36]	; (800bc88 <vTaskResume+0xac>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc68:	429a      	cmp	r2, r3
 800bc6a:	d307      	bcc.n	800bc7c <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800bc6c:	4b09      	ldr	r3, [pc, #36]	; (800bc94 <vTaskResume+0xb8>)
 800bc6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc72:	601a      	str	r2, [r3, #0]
 800bc74:	f3bf 8f4f 	dsb	sy
 800bc78:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800bc7c:	f7fe fc1a 	bl	800a4b4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bc80:	bf00      	nop
 800bc82:	3710      	adds	r7, #16
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}
 800bc88:	2000481c 	.word	0x2000481c
 800bc8c:	20004cf8 	.word	0x20004cf8
 800bc90:	20004820 	.word	0x20004820
 800bc94:	e000ed04 	.word	0xe000ed04

0800bc98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bc98:	b580      	push	{r7, lr}
 800bc9a:	b08a      	sub	sp, #40	; 0x28
 800bc9c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bc9e:	2300      	movs	r3, #0
 800bca0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bca2:	2300      	movs	r3, #0
 800bca4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bca6:	463a      	mov	r2, r7
 800bca8:	1d39      	adds	r1, r7, #4
 800bcaa:	f107 0308 	add.w	r3, r7, #8
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f7fd ffce 	bl	8009c50 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bcb4:	6839      	ldr	r1, [r7, #0]
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	68ba      	ldr	r2, [r7, #8]
 800bcba:	9202      	str	r2, [sp, #8]
 800bcbc:	9301      	str	r3, [sp, #4]
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	9300      	str	r3, [sp, #0]
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	460a      	mov	r2, r1
 800bcc6:	4924      	ldr	r1, [pc, #144]	; (800bd58 <vTaskStartScheduler+0xc0>)
 800bcc8:	4824      	ldr	r0, [pc, #144]	; (800bd5c <vTaskStartScheduler+0xc4>)
 800bcca:	f7ff fcf3 	bl	800b6b4 <xTaskCreateStatic>
 800bcce:	4603      	mov	r3, r0
 800bcd0:	4a23      	ldr	r2, [pc, #140]	; (800bd60 <vTaskStartScheduler+0xc8>)
 800bcd2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bcd4:	4b22      	ldr	r3, [pc, #136]	; (800bd60 <vTaskStartScheduler+0xc8>)
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d002      	beq.n	800bce2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bcdc:	2301      	movs	r3, #1
 800bcde:	617b      	str	r3, [r7, #20]
 800bce0:	e001      	b.n	800bce6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bce2:	2300      	movs	r3, #0
 800bce4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bce6:	697b      	ldr	r3, [r7, #20]
 800bce8:	2b01      	cmp	r3, #1
 800bcea:	d102      	bne.n	800bcf2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bcec:	f000 fe0e 	bl	800c90c <xTimerCreateTimerTask>
 800bcf0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bcf2:	697b      	ldr	r3, [r7, #20]
 800bcf4:	2b01      	cmp	r3, #1
 800bcf6:	d11b      	bne.n	800bd30 <vTaskStartScheduler+0x98>
	__asm volatile
 800bcf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcfc:	f383 8811 	msr	BASEPRI, r3
 800bd00:	f3bf 8f6f 	isb	sy
 800bd04:	f3bf 8f4f 	dsb	sy
 800bd08:	613b      	str	r3, [r7, #16]
}
 800bd0a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bd0c:	4b15      	ldr	r3, [pc, #84]	; (800bd64 <vTaskStartScheduler+0xcc>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	3354      	adds	r3, #84	; 0x54
 800bd12:	4a15      	ldr	r2, [pc, #84]	; (800bd68 <vTaskStartScheduler+0xd0>)
 800bd14:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bd16:	4b15      	ldr	r3, [pc, #84]	; (800bd6c <vTaskStartScheduler+0xd4>)
 800bd18:	f04f 32ff 	mov.w	r2, #4294967295
 800bd1c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bd1e:	4b14      	ldr	r3, [pc, #80]	; (800bd70 <vTaskStartScheduler+0xd8>)
 800bd20:	2201      	movs	r2, #1
 800bd22:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bd24:	4b13      	ldr	r3, [pc, #76]	; (800bd74 <vTaskStartScheduler+0xdc>)
 800bd26:	2200      	movs	r2, #0
 800bd28:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bd2a:	f7fe faf1 	bl	800a310 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bd2e:	e00e      	b.n	800bd4e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bd30:	697b      	ldr	r3, [r7, #20]
 800bd32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd36:	d10a      	bne.n	800bd4e <vTaskStartScheduler+0xb6>
	__asm volatile
 800bd38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd3c:	f383 8811 	msr	BASEPRI, r3
 800bd40:	f3bf 8f6f 	isb	sy
 800bd44:	f3bf 8f4f 	dsb	sy
 800bd48:	60fb      	str	r3, [r7, #12]
}
 800bd4a:	bf00      	nop
 800bd4c:	e7fe      	b.n	800bd4c <vTaskStartScheduler+0xb4>
}
 800bd4e:	bf00      	nop
 800bd50:	3718      	adds	r7, #24
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}
 800bd56:	bf00      	nop
 800bd58:	080130c0 	.word	0x080130c0
 800bd5c:	0800c39d 	.word	0x0800c39d
 800bd60:	20004d14 	.word	0x20004d14
 800bd64:	2000481c 	.word	0x2000481c
 800bd68:	20000038 	.word	0x20000038
 800bd6c:	20004d10 	.word	0x20004d10
 800bd70:	20004cfc 	.word	0x20004cfc
 800bd74:	20004cf4 	.word	0x20004cf4

0800bd78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bd78:	b480      	push	{r7}
 800bd7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bd7c:	4b04      	ldr	r3, [pc, #16]	; (800bd90 <vTaskSuspendAll+0x18>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	3301      	adds	r3, #1
 800bd82:	4a03      	ldr	r2, [pc, #12]	; (800bd90 <vTaskSuspendAll+0x18>)
 800bd84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bd86:	bf00      	nop
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8e:	4770      	bx	lr
 800bd90:	20004d18 	.word	0x20004d18

0800bd94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b084      	sub	sp, #16
 800bd98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bda2:	4b42      	ldr	r3, [pc, #264]	; (800beac <xTaskResumeAll+0x118>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d10a      	bne.n	800bdc0 <xTaskResumeAll+0x2c>
	__asm volatile
 800bdaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdae:	f383 8811 	msr	BASEPRI, r3
 800bdb2:	f3bf 8f6f 	isb	sy
 800bdb6:	f3bf 8f4f 	dsb	sy
 800bdba:	603b      	str	r3, [r7, #0]
}
 800bdbc:	bf00      	nop
 800bdbe:	e7fe      	b.n	800bdbe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bdc0:	f7fe fb48 	bl	800a454 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bdc4:	4b39      	ldr	r3, [pc, #228]	; (800beac <xTaskResumeAll+0x118>)
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	3b01      	subs	r3, #1
 800bdca:	4a38      	ldr	r2, [pc, #224]	; (800beac <xTaskResumeAll+0x118>)
 800bdcc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bdce:	4b37      	ldr	r3, [pc, #220]	; (800beac <xTaskResumeAll+0x118>)
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d162      	bne.n	800be9c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bdd6:	4b36      	ldr	r3, [pc, #216]	; (800beb0 <xTaskResumeAll+0x11c>)
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d05e      	beq.n	800be9c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bdde:	e02f      	b.n	800be40 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bde0:	4b34      	ldr	r3, [pc, #208]	; (800beb4 <xTaskResumeAll+0x120>)
 800bde2:	68db      	ldr	r3, [r3, #12]
 800bde4:	68db      	ldr	r3, [r3, #12]
 800bde6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	3318      	adds	r3, #24
 800bdec:	4618      	mov	r0, r3
 800bdee:	f7fe f9d7 	bl	800a1a0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	3304      	adds	r3, #4
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7fe f9d2 	bl	800a1a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be00:	4b2d      	ldr	r3, [pc, #180]	; (800beb8 <xTaskResumeAll+0x124>)
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	429a      	cmp	r2, r3
 800be06:	d903      	bls.n	800be10 <xTaskResumeAll+0x7c>
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be0c:	4a2a      	ldr	r2, [pc, #168]	; (800beb8 <xTaskResumeAll+0x124>)
 800be0e:	6013      	str	r3, [r2, #0]
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be14:	4613      	mov	r3, r2
 800be16:	009b      	lsls	r3, r3, #2
 800be18:	4413      	add	r3, r2
 800be1a:	009b      	lsls	r3, r3, #2
 800be1c:	4a27      	ldr	r2, [pc, #156]	; (800bebc <xTaskResumeAll+0x128>)
 800be1e:	441a      	add	r2, r3
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	3304      	adds	r3, #4
 800be24:	4619      	mov	r1, r3
 800be26:	4610      	mov	r0, r2
 800be28:	f7fe f95d 	bl	800a0e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be30:	4b23      	ldr	r3, [pc, #140]	; (800bec0 <xTaskResumeAll+0x12c>)
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be36:	429a      	cmp	r2, r3
 800be38:	d302      	bcc.n	800be40 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800be3a:	4b22      	ldr	r3, [pc, #136]	; (800bec4 <xTaskResumeAll+0x130>)
 800be3c:	2201      	movs	r2, #1
 800be3e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800be40:	4b1c      	ldr	r3, [pc, #112]	; (800beb4 <xTaskResumeAll+0x120>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d1cb      	bne.n	800bde0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d001      	beq.n	800be52 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800be4e:	f000 fb5f 	bl	800c510 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800be52:	4b1d      	ldr	r3, [pc, #116]	; (800bec8 <xTaskResumeAll+0x134>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d010      	beq.n	800be80 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800be5e:	f000 f847 	bl	800bef0 <xTaskIncrementTick>
 800be62:	4603      	mov	r3, r0
 800be64:	2b00      	cmp	r3, #0
 800be66:	d002      	beq.n	800be6e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800be68:	4b16      	ldr	r3, [pc, #88]	; (800bec4 <xTaskResumeAll+0x130>)
 800be6a:	2201      	movs	r2, #1
 800be6c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	3b01      	subs	r3, #1
 800be72:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d1f1      	bne.n	800be5e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800be7a:	4b13      	ldr	r3, [pc, #76]	; (800bec8 <xTaskResumeAll+0x134>)
 800be7c:	2200      	movs	r2, #0
 800be7e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800be80:	4b10      	ldr	r3, [pc, #64]	; (800bec4 <xTaskResumeAll+0x130>)
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d009      	beq.n	800be9c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800be88:	2301      	movs	r3, #1
 800be8a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800be8c:	4b0f      	ldr	r3, [pc, #60]	; (800becc <xTaskResumeAll+0x138>)
 800be8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be92:	601a      	str	r2, [r3, #0]
 800be94:	f3bf 8f4f 	dsb	sy
 800be98:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800be9c:	f7fe fb0a 	bl	800a4b4 <vPortExitCritical>

	return xAlreadyYielded;
 800bea0:	68bb      	ldr	r3, [r7, #8]
}
 800bea2:	4618      	mov	r0, r3
 800bea4:	3710      	adds	r7, #16
 800bea6:	46bd      	mov	sp, r7
 800bea8:	bd80      	pop	{r7, pc}
 800beaa:	bf00      	nop
 800beac:	20004d18 	.word	0x20004d18
 800beb0:	20004cf0 	.word	0x20004cf0
 800beb4:	20004cb0 	.word	0x20004cb0
 800beb8:	20004cf8 	.word	0x20004cf8
 800bebc:	20004820 	.word	0x20004820
 800bec0:	2000481c 	.word	0x2000481c
 800bec4:	20004d04 	.word	0x20004d04
 800bec8:	20004d00 	.word	0x20004d00
 800becc:	e000ed04 	.word	0xe000ed04

0800bed0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bed0:	b480      	push	{r7}
 800bed2:	b083      	sub	sp, #12
 800bed4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bed6:	4b05      	ldr	r3, [pc, #20]	; (800beec <xTaskGetTickCount+0x1c>)
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bedc:	687b      	ldr	r3, [r7, #4]
}
 800bede:	4618      	mov	r0, r3
 800bee0:	370c      	adds	r7, #12
 800bee2:	46bd      	mov	sp, r7
 800bee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee8:	4770      	bx	lr
 800beea:	bf00      	nop
 800beec:	20004cf4 	.word	0x20004cf4

0800bef0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b086      	sub	sp, #24
 800bef4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bef6:	2300      	movs	r3, #0
 800bef8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800befa:	4b4f      	ldr	r3, [pc, #316]	; (800c038 <xTaskIncrementTick+0x148>)
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	f040 808f 	bne.w	800c022 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bf04:	4b4d      	ldr	r3, [pc, #308]	; (800c03c <xTaskIncrementTick+0x14c>)
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	3301      	adds	r3, #1
 800bf0a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bf0c:	4a4b      	ldr	r2, [pc, #300]	; (800c03c <xTaskIncrementTick+0x14c>)
 800bf0e:	693b      	ldr	r3, [r7, #16]
 800bf10:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800bf12:	693b      	ldr	r3, [r7, #16]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d120      	bne.n	800bf5a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bf18:	4b49      	ldr	r3, [pc, #292]	; (800c040 <xTaskIncrementTick+0x150>)
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d00a      	beq.n	800bf38 <xTaskIncrementTick+0x48>
	__asm volatile
 800bf22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf26:	f383 8811 	msr	BASEPRI, r3
 800bf2a:	f3bf 8f6f 	isb	sy
 800bf2e:	f3bf 8f4f 	dsb	sy
 800bf32:	603b      	str	r3, [r7, #0]
}
 800bf34:	bf00      	nop
 800bf36:	e7fe      	b.n	800bf36 <xTaskIncrementTick+0x46>
 800bf38:	4b41      	ldr	r3, [pc, #260]	; (800c040 <xTaskIncrementTick+0x150>)
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	60fb      	str	r3, [r7, #12]
 800bf3e:	4b41      	ldr	r3, [pc, #260]	; (800c044 <xTaskIncrementTick+0x154>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	4a3f      	ldr	r2, [pc, #252]	; (800c040 <xTaskIncrementTick+0x150>)
 800bf44:	6013      	str	r3, [r2, #0]
 800bf46:	4a3f      	ldr	r2, [pc, #252]	; (800c044 <xTaskIncrementTick+0x154>)
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	6013      	str	r3, [r2, #0]
 800bf4c:	4b3e      	ldr	r3, [pc, #248]	; (800c048 <xTaskIncrementTick+0x158>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	3301      	adds	r3, #1
 800bf52:	4a3d      	ldr	r2, [pc, #244]	; (800c048 <xTaskIncrementTick+0x158>)
 800bf54:	6013      	str	r3, [r2, #0]
 800bf56:	f000 fadb 	bl	800c510 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bf5a:	4b3c      	ldr	r3, [pc, #240]	; (800c04c <xTaskIncrementTick+0x15c>)
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	693a      	ldr	r2, [r7, #16]
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d349      	bcc.n	800bff8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bf64:	4b36      	ldr	r3, [pc, #216]	; (800c040 <xTaskIncrementTick+0x150>)
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d104      	bne.n	800bf78 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf6e:	4b37      	ldr	r3, [pc, #220]	; (800c04c <xTaskIncrementTick+0x15c>)
 800bf70:	f04f 32ff 	mov.w	r2, #4294967295
 800bf74:	601a      	str	r2, [r3, #0]
					break;
 800bf76:	e03f      	b.n	800bff8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf78:	4b31      	ldr	r3, [pc, #196]	; (800c040 <xTaskIncrementTick+0x150>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	68db      	ldr	r3, [r3, #12]
 800bf7e:	68db      	ldr	r3, [r3, #12]
 800bf80:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bf82:	68bb      	ldr	r3, [r7, #8]
 800bf84:	685b      	ldr	r3, [r3, #4]
 800bf86:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bf88:	693a      	ldr	r2, [r7, #16]
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	429a      	cmp	r2, r3
 800bf8e:	d203      	bcs.n	800bf98 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bf90:	4a2e      	ldr	r2, [pc, #184]	; (800c04c <xTaskIncrementTick+0x15c>)
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bf96:	e02f      	b.n	800bff8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	3304      	adds	r3, #4
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	f7fe f8ff 	bl	800a1a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d004      	beq.n	800bfb4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bfaa:	68bb      	ldr	r3, [r7, #8]
 800bfac:	3318      	adds	r3, #24
 800bfae:	4618      	mov	r0, r3
 800bfb0:	f7fe f8f6 	bl	800a1a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfb8:	4b25      	ldr	r3, [pc, #148]	; (800c050 <xTaskIncrementTick+0x160>)
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	429a      	cmp	r2, r3
 800bfbe:	d903      	bls.n	800bfc8 <xTaskIncrementTick+0xd8>
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfc4:	4a22      	ldr	r2, [pc, #136]	; (800c050 <xTaskIncrementTick+0x160>)
 800bfc6:	6013      	str	r3, [r2, #0]
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfcc:	4613      	mov	r3, r2
 800bfce:	009b      	lsls	r3, r3, #2
 800bfd0:	4413      	add	r3, r2
 800bfd2:	009b      	lsls	r3, r3, #2
 800bfd4:	4a1f      	ldr	r2, [pc, #124]	; (800c054 <xTaskIncrementTick+0x164>)
 800bfd6:	441a      	add	r2, r3
 800bfd8:	68bb      	ldr	r3, [r7, #8]
 800bfda:	3304      	adds	r3, #4
 800bfdc:	4619      	mov	r1, r3
 800bfde:	4610      	mov	r0, r2
 800bfe0:	f7fe f881 	bl	800a0e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bfe4:	68bb      	ldr	r3, [r7, #8]
 800bfe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfe8:	4b1b      	ldr	r3, [pc, #108]	; (800c058 <xTaskIncrementTick+0x168>)
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfee:	429a      	cmp	r2, r3
 800bff0:	d3b8      	bcc.n	800bf64 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bff2:	2301      	movs	r3, #1
 800bff4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bff6:	e7b5      	b.n	800bf64 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bff8:	4b17      	ldr	r3, [pc, #92]	; (800c058 <xTaskIncrementTick+0x168>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bffe:	4915      	ldr	r1, [pc, #84]	; (800c054 <xTaskIncrementTick+0x164>)
 800c000:	4613      	mov	r3, r2
 800c002:	009b      	lsls	r3, r3, #2
 800c004:	4413      	add	r3, r2
 800c006:	009b      	lsls	r3, r3, #2
 800c008:	440b      	add	r3, r1
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	2b01      	cmp	r3, #1
 800c00e:	d901      	bls.n	800c014 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c010:	2301      	movs	r3, #1
 800c012:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c014:	4b11      	ldr	r3, [pc, #68]	; (800c05c <xTaskIncrementTick+0x16c>)
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d007      	beq.n	800c02c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c01c:	2301      	movs	r3, #1
 800c01e:	617b      	str	r3, [r7, #20]
 800c020:	e004      	b.n	800c02c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c022:	4b0f      	ldr	r3, [pc, #60]	; (800c060 <xTaskIncrementTick+0x170>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	3301      	adds	r3, #1
 800c028:	4a0d      	ldr	r2, [pc, #52]	; (800c060 <xTaskIncrementTick+0x170>)
 800c02a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c02c:	697b      	ldr	r3, [r7, #20]
}
 800c02e:	4618      	mov	r0, r3
 800c030:	3718      	adds	r7, #24
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}
 800c036:	bf00      	nop
 800c038:	20004d18 	.word	0x20004d18
 800c03c:	20004cf4 	.word	0x20004cf4
 800c040:	20004ca8 	.word	0x20004ca8
 800c044:	20004cac 	.word	0x20004cac
 800c048:	20004d08 	.word	0x20004d08
 800c04c:	20004d10 	.word	0x20004d10
 800c050:	20004cf8 	.word	0x20004cf8
 800c054:	20004820 	.word	0x20004820
 800c058:	2000481c 	.word	0x2000481c
 800c05c:	20004d04 	.word	0x20004d04
 800c060:	20004d00 	.word	0x20004d00

0800c064 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c064:	b480      	push	{r7}
 800c066:	b085      	sub	sp, #20
 800c068:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c06a:	4b2a      	ldr	r3, [pc, #168]	; (800c114 <vTaskSwitchContext+0xb0>)
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d003      	beq.n	800c07a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c072:	4b29      	ldr	r3, [pc, #164]	; (800c118 <vTaskSwitchContext+0xb4>)
 800c074:	2201      	movs	r2, #1
 800c076:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c078:	e046      	b.n	800c108 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800c07a:	4b27      	ldr	r3, [pc, #156]	; (800c118 <vTaskSwitchContext+0xb4>)
 800c07c:	2200      	movs	r2, #0
 800c07e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c080:	4b26      	ldr	r3, [pc, #152]	; (800c11c <vTaskSwitchContext+0xb8>)
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	60fb      	str	r3, [r7, #12]
 800c086:	e010      	b.n	800c0aa <vTaskSwitchContext+0x46>
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d10a      	bne.n	800c0a4 <vTaskSwitchContext+0x40>
	__asm volatile
 800c08e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c092:	f383 8811 	msr	BASEPRI, r3
 800c096:	f3bf 8f6f 	isb	sy
 800c09a:	f3bf 8f4f 	dsb	sy
 800c09e:	607b      	str	r3, [r7, #4]
}
 800c0a0:	bf00      	nop
 800c0a2:	e7fe      	b.n	800c0a2 <vTaskSwitchContext+0x3e>
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	3b01      	subs	r3, #1
 800c0a8:	60fb      	str	r3, [r7, #12]
 800c0aa:	491d      	ldr	r1, [pc, #116]	; (800c120 <vTaskSwitchContext+0xbc>)
 800c0ac:	68fa      	ldr	r2, [r7, #12]
 800c0ae:	4613      	mov	r3, r2
 800c0b0:	009b      	lsls	r3, r3, #2
 800c0b2:	4413      	add	r3, r2
 800c0b4:	009b      	lsls	r3, r3, #2
 800c0b6:	440b      	add	r3, r1
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d0e4      	beq.n	800c088 <vTaskSwitchContext+0x24>
 800c0be:	68fa      	ldr	r2, [r7, #12]
 800c0c0:	4613      	mov	r3, r2
 800c0c2:	009b      	lsls	r3, r3, #2
 800c0c4:	4413      	add	r3, r2
 800c0c6:	009b      	lsls	r3, r3, #2
 800c0c8:	4a15      	ldr	r2, [pc, #84]	; (800c120 <vTaskSwitchContext+0xbc>)
 800c0ca:	4413      	add	r3, r2
 800c0cc:	60bb      	str	r3, [r7, #8]
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	685b      	ldr	r3, [r3, #4]
 800c0d2:	685a      	ldr	r2, [r3, #4]
 800c0d4:	68bb      	ldr	r3, [r7, #8]
 800c0d6:	605a      	str	r2, [r3, #4]
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	685a      	ldr	r2, [r3, #4]
 800c0dc:	68bb      	ldr	r3, [r7, #8]
 800c0de:	3308      	adds	r3, #8
 800c0e0:	429a      	cmp	r2, r3
 800c0e2:	d104      	bne.n	800c0ee <vTaskSwitchContext+0x8a>
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	685b      	ldr	r3, [r3, #4]
 800c0e8:	685a      	ldr	r2, [r3, #4]
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	605a      	str	r2, [r3, #4]
 800c0ee:	68bb      	ldr	r3, [r7, #8]
 800c0f0:	685b      	ldr	r3, [r3, #4]
 800c0f2:	68db      	ldr	r3, [r3, #12]
 800c0f4:	4a0b      	ldr	r2, [pc, #44]	; (800c124 <vTaskSwitchContext+0xc0>)
 800c0f6:	6013      	str	r3, [r2, #0]
 800c0f8:	4a08      	ldr	r2, [pc, #32]	; (800c11c <vTaskSwitchContext+0xb8>)
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c0fe:	4b09      	ldr	r3, [pc, #36]	; (800c124 <vTaskSwitchContext+0xc0>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	3354      	adds	r3, #84	; 0x54
 800c104:	4a08      	ldr	r2, [pc, #32]	; (800c128 <vTaskSwitchContext+0xc4>)
 800c106:	6013      	str	r3, [r2, #0]
}
 800c108:	bf00      	nop
 800c10a:	3714      	adds	r7, #20
 800c10c:	46bd      	mov	sp, r7
 800c10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c112:	4770      	bx	lr
 800c114:	20004d18 	.word	0x20004d18
 800c118:	20004d04 	.word	0x20004d04
 800c11c:	20004cf8 	.word	0x20004cf8
 800c120:	20004820 	.word	0x20004820
 800c124:	2000481c 	.word	0x2000481c
 800c128:	20000038 	.word	0x20000038

0800c12c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b084      	sub	sp, #16
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
 800c134:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d10a      	bne.n	800c152 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c13c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c140:	f383 8811 	msr	BASEPRI, r3
 800c144:	f3bf 8f6f 	isb	sy
 800c148:	f3bf 8f4f 	dsb	sy
 800c14c:	60fb      	str	r3, [r7, #12]
}
 800c14e:	bf00      	nop
 800c150:	e7fe      	b.n	800c150 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c152:	4b07      	ldr	r3, [pc, #28]	; (800c170 <vTaskPlaceOnEventList+0x44>)
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	3318      	adds	r3, #24
 800c158:	4619      	mov	r1, r3
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f7fd ffe7 	bl	800a12e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c160:	2101      	movs	r1, #1
 800c162:	6838      	ldr	r0, [r7, #0]
 800c164:	f000 fb7e 	bl	800c864 <prvAddCurrentTaskToDelayedList>
}
 800c168:	bf00      	nop
 800c16a:	3710      	adds	r7, #16
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}
 800c170:	2000481c 	.word	0x2000481c

0800c174 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c174:	b580      	push	{r7, lr}
 800c176:	b086      	sub	sp, #24
 800c178:	af00      	add	r7, sp, #0
 800c17a:	60f8      	str	r0, [r7, #12]
 800c17c:	60b9      	str	r1, [r7, #8]
 800c17e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d10a      	bne.n	800c19c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c18a:	f383 8811 	msr	BASEPRI, r3
 800c18e:	f3bf 8f6f 	isb	sy
 800c192:	f3bf 8f4f 	dsb	sy
 800c196:	617b      	str	r3, [r7, #20]
}
 800c198:	bf00      	nop
 800c19a:	e7fe      	b.n	800c19a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c19c:	4b0a      	ldr	r3, [pc, #40]	; (800c1c8 <vTaskPlaceOnEventListRestricted+0x54>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	3318      	adds	r3, #24
 800c1a2:	4619      	mov	r1, r3
 800c1a4:	68f8      	ldr	r0, [r7, #12]
 800c1a6:	f7fd ff9e 	bl	800a0e6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d002      	beq.n	800c1b6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c1b0:	f04f 33ff 	mov.w	r3, #4294967295
 800c1b4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c1b6:	6879      	ldr	r1, [r7, #4]
 800c1b8:	68b8      	ldr	r0, [r7, #8]
 800c1ba:	f000 fb53 	bl	800c864 <prvAddCurrentTaskToDelayedList>
	}
 800c1be:	bf00      	nop
 800c1c0:	3718      	adds	r7, #24
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	bd80      	pop	{r7, pc}
 800c1c6:	bf00      	nop
 800c1c8:	2000481c 	.word	0x2000481c

0800c1cc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b086      	sub	sp, #24
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	68db      	ldr	r3, [r3, #12]
 800c1d8:	68db      	ldr	r3, [r3, #12]
 800c1da:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c1dc:	693b      	ldr	r3, [r7, #16]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d10a      	bne.n	800c1f8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c1e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1e6:	f383 8811 	msr	BASEPRI, r3
 800c1ea:	f3bf 8f6f 	isb	sy
 800c1ee:	f3bf 8f4f 	dsb	sy
 800c1f2:	60fb      	str	r3, [r7, #12]
}
 800c1f4:	bf00      	nop
 800c1f6:	e7fe      	b.n	800c1f6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	3318      	adds	r3, #24
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	f7fd ffcf 	bl	800a1a0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c202:	4b1e      	ldr	r3, [pc, #120]	; (800c27c <xTaskRemoveFromEventList+0xb0>)
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d11d      	bne.n	800c246 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c20a:	693b      	ldr	r3, [r7, #16]
 800c20c:	3304      	adds	r3, #4
 800c20e:	4618      	mov	r0, r3
 800c210:	f7fd ffc6 	bl	800a1a0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c214:	693b      	ldr	r3, [r7, #16]
 800c216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c218:	4b19      	ldr	r3, [pc, #100]	; (800c280 <xTaskRemoveFromEventList+0xb4>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	429a      	cmp	r2, r3
 800c21e:	d903      	bls.n	800c228 <xTaskRemoveFromEventList+0x5c>
 800c220:	693b      	ldr	r3, [r7, #16]
 800c222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c224:	4a16      	ldr	r2, [pc, #88]	; (800c280 <xTaskRemoveFromEventList+0xb4>)
 800c226:	6013      	str	r3, [r2, #0]
 800c228:	693b      	ldr	r3, [r7, #16]
 800c22a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c22c:	4613      	mov	r3, r2
 800c22e:	009b      	lsls	r3, r3, #2
 800c230:	4413      	add	r3, r2
 800c232:	009b      	lsls	r3, r3, #2
 800c234:	4a13      	ldr	r2, [pc, #76]	; (800c284 <xTaskRemoveFromEventList+0xb8>)
 800c236:	441a      	add	r2, r3
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	3304      	adds	r3, #4
 800c23c:	4619      	mov	r1, r3
 800c23e:	4610      	mov	r0, r2
 800c240:	f7fd ff51 	bl	800a0e6 <vListInsertEnd>
 800c244:	e005      	b.n	800c252 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c246:	693b      	ldr	r3, [r7, #16]
 800c248:	3318      	adds	r3, #24
 800c24a:	4619      	mov	r1, r3
 800c24c:	480e      	ldr	r0, [pc, #56]	; (800c288 <xTaskRemoveFromEventList+0xbc>)
 800c24e:	f7fd ff4a 	bl	800a0e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c256:	4b0d      	ldr	r3, [pc, #52]	; (800c28c <xTaskRemoveFromEventList+0xc0>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c25c:	429a      	cmp	r2, r3
 800c25e:	d905      	bls.n	800c26c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c260:	2301      	movs	r3, #1
 800c262:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c264:	4b0a      	ldr	r3, [pc, #40]	; (800c290 <xTaskRemoveFromEventList+0xc4>)
 800c266:	2201      	movs	r2, #1
 800c268:	601a      	str	r2, [r3, #0]
 800c26a:	e001      	b.n	800c270 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c26c:	2300      	movs	r3, #0
 800c26e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c270:	697b      	ldr	r3, [r7, #20]
}
 800c272:	4618      	mov	r0, r3
 800c274:	3718      	adds	r7, #24
 800c276:	46bd      	mov	sp, r7
 800c278:	bd80      	pop	{r7, pc}
 800c27a:	bf00      	nop
 800c27c:	20004d18 	.word	0x20004d18
 800c280:	20004cf8 	.word	0x20004cf8
 800c284:	20004820 	.word	0x20004820
 800c288:	20004cb0 	.word	0x20004cb0
 800c28c:	2000481c 	.word	0x2000481c
 800c290:	20004d04 	.word	0x20004d04

0800c294 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c294:	b480      	push	{r7}
 800c296:	b083      	sub	sp, #12
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c29c:	4b06      	ldr	r3, [pc, #24]	; (800c2b8 <vTaskInternalSetTimeOutState+0x24>)
 800c29e:	681a      	ldr	r2, [r3, #0]
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c2a4:	4b05      	ldr	r3, [pc, #20]	; (800c2bc <vTaskInternalSetTimeOutState+0x28>)
 800c2a6:	681a      	ldr	r2, [r3, #0]
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	605a      	str	r2, [r3, #4]
}
 800c2ac:	bf00      	nop
 800c2ae:	370c      	adds	r7, #12
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b6:	4770      	bx	lr
 800c2b8:	20004d08 	.word	0x20004d08
 800c2bc:	20004cf4 	.word	0x20004cf4

0800c2c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b088      	sub	sp, #32
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d10a      	bne.n	800c2e6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c2d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2d4:	f383 8811 	msr	BASEPRI, r3
 800c2d8:	f3bf 8f6f 	isb	sy
 800c2dc:	f3bf 8f4f 	dsb	sy
 800c2e0:	613b      	str	r3, [r7, #16]
}
 800c2e2:	bf00      	nop
 800c2e4:	e7fe      	b.n	800c2e4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d10a      	bne.n	800c302 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c2ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2f0:	f383 8811 	msr	BASEPRI, r3
 800c2f4:	f3bf 8f6f 	isb	sy
 800c2f8:	f3bf 8f4f 	dsb	sy
 800c2fc:	60fb      	str	r3, [r7, #12]
}
 800c2fe:	bf00      	nop
 800c300:	e7fe      	b.n	800c300 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c302:	f7fe f8a7 	bl	800a454 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c306:	4b1d      	ldr	r3, [pc, #116]	; (800c37c <xTaskCheckForTimeOut+0xbc>)
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	685b      	ldr	r3, [r3, #4]
 800c310:	69ba      	ldr	r2, [r7, #24]
 800c312:	1ad3      	subs	r3, r2, r3
 800c314:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c316:	683b      	ldr	r3, [r7, #0]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c31e:	d102      	bne.n	800c326 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c320:	2300      	movs	r3, #0
 800c322:	61fb      	str	r3, [r7, #28]
 800c324:	e023      	b.n	800c36e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681a      	ldr	r2, [r3, #0]
 800c32a:	4b15      	ldr	r3, [pc, #84]	; (800c380 <xTaskCheckForTimeOut+0xc0>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	429a      	cmp	r2, r3
 800c330:	d007      	beq.n	800c342 <xTaskCheckForTimeOut+0x82>
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	685b      	ldr	r3, [r3, #4]
 800c336:	69ba      	ldr	r2, [r7, #24]
 800c338:	429a      	cmp	r2, r3
 800c33a:	d302      	bcc.n	800c342 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c33c:	2301      	movs	r3, #1
 800c33e:	61fb      	str	r3, [r7, #28]
 800c340:	e015      	b.n	800c36e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c342:	683b      	ldr	r3, [r7, #0]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	697a      	ldr	r2, [r7, #20]
 800c348:	429a      	cmp	r2, r3
 800c34a:	d20b      	bcs.n	800c364 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	681a      	ldr	r2, [r3, #0]
 800c350:	697b      	ldr	r3, [r7, #20]
 800c352:	1ad2      	subs	r2, r2, r3
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c358:	6878      	ldr	r0, [r7, #4]
 800c35a:	f7ff ff9b 	bl	800c294 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c35e:	2300      	movs	r3, #0
 800c360:	61fb      	str	r3, [r7, #28]
 800c362:	e004      	b.n	800c36e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	2200      	movs	r2, #0
 800c368:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c36a:	2301      	movs	r3, #1
 800c36c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c36e:	f7fe f8a1 	bl	800a4b4 <vPortExitCritical>

	return xReturn;
 800c372:	69fb      	ldr	r3, [r7, #28]
}
 800c374:	4618      	mov	r0, r3
 800c376:	3720      	adds	r7, #32
 800c378:	46bd      	mov	sp, r7
 800c37a:	bd80      	pop	{r7, pc}
 800c37c:	20004cf4 	.word	0x20004cf4
 800c380:	20004d08 	.word	0x20004d08

0800c384 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c384:	b480      	push	{r7}
 800c386:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c388:	4b03      	ldr	r3, [pc, #12]	; (800c398 <vTaskMissedYield+0x14>)
 800c38a:	2201      	movs	r2, #1
 800c38c:	601a      	str	r2, [r3, #0]
}
 800c38e:	bf00      	nop
 800c390:	46bd      	mov	sp, r7
 800c392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c396:	4770      	bx	lr
 800c398:	20004d04 	.word	0x20004d04

0800c39c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b082      	sub	sp, #8
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c3a4:	f000 f852 	bl	800c44c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c3a8:	4b06      	ldr	r3, [pc, #24]	; (800c3c4 <prvIdleTask+0x28>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	2b01      	cmp	r3, #1
 800c3ae:	d9f9      	bls.n	800c3a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c3b0:	4b05      	ldr	r3, [pc, #20]	; (800c3c8 <prvIdleTask+0x2c>)
 800c3b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c3b6:	601a      	str	r2, [r3, #0]
 800c3b8:	f3bf 8f4f 	dsb	sy
 800c3bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c3c0:	e7f0      	b.n	800c3a4 <prvIdleTask+0x8>
 800c3c2:	bf00      	nop
 800c3c4:	20004820 	.word	0x20004820
 800c3c8:	e000ed04 	.word	0xe000ed04

0800c3cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b082      	sub	sp, #8
 800c3d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	607b      	str	r3, [r7, #4]
 800c3d6:	e00c      	b.n	800c3f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c3d8:	687a      	ldr	r2, [r7, #4]
 800c3da:	4613      	mov	r3, r2
 800c3dc:	009b      	lsls	r3, r3, #2
 800c3de:	4413      	add	r3, r2
 800c3e0:	009b      	lsls	r3, r3, #2
 800c3e2:	4a12      	ldr	r2, [pc, #72]	; (800c42c <prvInitialiseTaskLists+0x60>)
 800c3e4:	4413      	add	r3, r2
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	f7fd fe50 	bl	800a08c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	3301      	adds	r3, #1
 800c3f0:	607b      	str	r3, [r7, #4]
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	2b37      	cmp	r3, #55	; 0x37
 800c3f6:	d9ef      	bls.n	800c3d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c3f8:	480d      	ldr	r0, [pc, #52]	; (800c430 <prvInitialiseTaskLists+0x64>)
 800c3fa:	f7fd fe47 	bl	800a08c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c3fe:	480d      	ldr	r0, [pc, #52]	; (800c434 <prvInitialiseTaskLists+0x68>)
 800c400:	f7fd fe44 	bl	800a08c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c404:	480c      	ldr	r0, [pc, #48]	; (800c438 <prvInitialiseTaskLists+0x6c>)
 800c406:	f7fd fe41 	bl	800a08c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c40a:	480c      	ldr	r0, [pc, #48]	; (800c43c <prvInitialiseTaskLists+0x70>)
 800c40c:	f7fd fe3e 	bl	800a08c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c410:	480b      	ldr	r0, [pc, #44]	; (800c440 <prvInitialiseTaskLists+0x74>)
 800c412:	f7fd fe3b 	bl	800a08c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c416:	4b0b      	ldr	r3, [pc, #44]	; (800c444 <prvInitialiseTaskLists+0x78>)
 800c418:	4a05      	ldr	r2, [pc, #20]	; (800c430 <prvInitialiseTaskLists+0x64>)
 800c41a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c41c:	4b0a      	ldr	r3, [pc, #40]	; (800c448 <prvInitialiseTaskLists+0x7c>)
 800c41e:	4a05      	ldr	r2, [pc, #20]	; (800c434 <prvInitialiseTaskLists+0x68>)
 800c420:	601a      	str	r2, [r3, #0]
}
 800c422:	bf00      	nop
 800c424:	3708      	adds	r7, #8
 800c426:	46bd      	mov	sp, r7
 800c428:	bd80      	pop	{r7, pc}
 800c42a:	bf00      	nop
 800c42c:	20004820 	.word	0x20004820
 800c430:	20004c80 	.word	0x20004c80
 800c434:	20004c94 	.word	0x20004c94
 800c438:	20004cb0 	.word	0x20004cb0
 800c43c:	20004cc4 	.word	0x20004cc4
 800c440:	20004cdc 	.word	0x20004cdc
 800c444:	20004ca8 	.word	0x20004ca8
 800c448:	20004cac 	.word	0x20004cac

0800c44c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b082      	sub	sp, #8
 800c450:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c452:	e019      	b.n	800c488 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c454:	f7fd fffe 	bl	800a454 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c458:	4b10      	ldr	r3, [pc, #64]	; (800c49c <prvCheckTasksWaitingTermination+0x50>)
 800c45a:	68db      	ldr	r3, [r3, #12]
 800c45c:	68db      	ldr	r3, [r3, #12]
 800c45e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	3304      	adds	r3, #4
 800c464:	4618      	mov	r0, r3
 800c466:	f7fd fe9b 	bl	800a1a0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c46a:	4b0d      	ldr	r3, [pc, #52]	; (800c4a0 <prvCheckTasksWaitingTermination+0x54>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	3b01      	subs	r3, #1
 800c470:	4a0b      	ldr	r2, [pc, #44]	; (800c4a0 <prvCheckTasksWaitingTermination+0x54>)
 800c472:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c474:	4b0b      	ldr	r3, [pc, #44]	; (800c4a4 <prvCheckTasksWaitingTermination+0x58>)
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	3b01      	subs	r3, #1
 800c47a:	4a0a      	ldr	r2, [pc, #40]	; (800c4a4 <prvCheckTasksWaitingTermination+0x58>)
 800c47c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c47e:	f7fe f819 	bl	800a4b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c482:	6878      	ldr	r0, [r7, #4]
 800c484:	f000 f810 	bl	800c4a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c488:	4b06      	ldr	r3, [pc, #24]	; (800c4a4 <prvCheckTasksWaitingTermination+0x58>)
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d1e1      	bne.n	800c454 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c490:	bf00      	nop
 800c492:	bf00      	nop
 800c494:	3708      	adds	r7, #8
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}
 800c49a:	bf00      	nop
 800c49c:	20004cc4 	.word	0x20004cc4
 800c4a0:	20004cf0 	.word	0x20004cf0
 800c4a4:	20004cd8 	.word	0x20004cd8

0800c4a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b084      	sub	sp, #16
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	3354      	adds	r3, #84	; 0x54
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	f001 feb1 	bl	800e21c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d108      	bne.n	800c4d6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	f7fd fcc1 	bl	8009e50 <vPortFree>
				vPortFree( pxTCB );
 800c4ce:	6878      	ldr	r0, [r7, #4]
 800c4d0:	f7fd fcbe 	bl	8009e50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c4d4:	e018      	b.n	800c508 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c4dc:	2b01      	cmp	r3, #1
 800c4de:	d103      	bne.n	800c4e8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c4e0:	6878      	ldr	r0, [r7, #4]
 800c4e2:	f7fd fcb5 	bl	8009e50 <vPortFree>
	}
 800c4e6:	e00f      	b.n	800c508 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c4ee:	2b02      	cmp	r3, #2
 800c4f0:	d00a      	beq.n	800c508 <prvDeleteTCB+0x60>
	__asm volatile
 800c4f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4f6:	f383 8811 	msr	BASEPRI, r3
 800c4fa:	f3bf 8f6f 	isb	sy
 800c4fe:	f3bf 8f4f 	dsb	sy
 800c502:	60fb      	str	r3, [r7, #12]
}
 800c504:	bf00      	nop
 800c506:	e7fe      	b.n	800c506 <prvDeleteTCB+0x5e>
	}
 800c508:	bf00      	nop
 800c50a:	3710      	adds	r7, #16
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}

0800c510 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c510:	b480      	push	{r7}
 800c512:	b083      	sub	sp, #12
 800c514:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c516:	4b0c      	ldr	r3, [pc, #48]	; (800c548 <prvResetNextTaskUnblockTime+0x38>)
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d104      	bne.n	800c52a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c520:	4b0a      	ldr	r3, [pc, #40]	; (800c54c <prvResetNextTaskUnblockTime+0x3c>)
 800c522:	f04f 32ff 	mov.w	r2, #4294967295
 800c526:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c528:	e008      	b.n	800c53c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c52a:	4b07      	ldr	r3, [pc, #28]	; (800c548 <prvResetNextTaskUnblockTime+0x38>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	68db      	ldr	r3, [r3, #12]
 800c530:	68db      	ldr	r3, [r3, #12]
 800c532:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	685b      	ldr	r3, [r3, #4]
 800c538:	4a04      	ldr	r2, [pc, #16]	; (800c54c <prvResetNextTaskUnblockTime+0x3c>)
 800c53a:	6013      	str	r3, [r2, #0]
}
 800c53c:	bf00      	nop
 800c53e:	370c      	adds	r7, #12
 800c540:	46bd      	mov	sp, r7
 800c542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c546:	4770      	bx	lr
 800c548:	20004ca8 	.word	0x20004ca8
 800c54c:	20004d10 	.word	0x20004d10

0800c550 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c550:	b480      	push	{r7}
 800c552:	b083      	sub	sp, #12
 800c554:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c556:	4b0b      	ldr	r3, [pc, #44]	; (800c584 <xTaskGetSchedulerState+0x34>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d102      	bne.n	800c564 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c55e:	2301      	movs	r3, #1
 800c560:	607b      	str	r3, [r7, #4]
 800c562:	e008      	b.n	800c576 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c564:	4b08      	ldr	r3, [pc, #32]	; (800c588 <xTaskGetSchedulerState+0x38>)
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d102      	bne.n	800c572 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c56c:	2302      	movs	r3, #2
 800c56e:	607b      	str	r3, [r7, #4]
 800c570:	e001      	b.n	800c576 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c572:	2300      	movs	r3, #0
 800c574:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c576:	687b      	ldr	r3, [r7, #4]
	}
 800c578:	4618      	mov	r0, r3
 800c57a:	370c      	adds	r7, #12
 800c57c:	46bd      	mov	sp, r7
 800c57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c582:	4770      	bx	lr
 800c584:	20004cfc 	.word	0x20004cfc
 800c588:	20004d18 	.word	0x20004d18

0800c58c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c58c:	b580      	push	{r7, lr}
 800c58e:	b084      	sub	sp, #16
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c598:	2300      	movs	r3, #0
 800c59a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d051      	beq.n	800c646 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5a6:	4b2a      	ldr	r3, [pc, #168]	; (800c650 <xTaskPriorityInherit+0xc4>)
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d241      	bcs.n	800c634 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c5b0:	68bb      	ldr	r3, [r7, #8]
 800c5b2:	699b      	ldr	r3, [r3, #24]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	db06      	blt.n	800c5c6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c5b8:	4b25      	ldr	r3, [pc, #148]	; (800c650 <xTaskPriorityInherit+0xc4>)
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5be:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c5c2:	68bb      	ldr	r3, [r7, #8]
 800c5c4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c5c6:	68bb      	ldr	r3, [r7, #8]
 800c5c8:	6959      	ldr	r1, [r3, #20]
 800c5ca:	68bb      	ldr	r3, [r7, #8]
 800c5cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5ce:	4613      	mov	r3, r2
 800c5d0:	009b      	lsls	r3, r3, #2
 800c5d2:	4413      	add	r3, r2
 800c5d4:	009b      	lsls	r3, r3, #2
 800c5d6:	4a1f      	ldr	r2, [pc, #124]	; (800c654 <xTaskPriorityInherit+0xc8>)
 800c5d8:	4413      	add	r3, r2
 800c5da:	4299      	cmp	r1, r3
 800c5dc:	d122      	bne.n	800c624 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	3304      	adds	r3, #4
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	f7fd fddc 	bl	800a1a0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c5e8:	4b19      	ldr	r3, [pc, #100]	; (800c650 <xTaskPriorityInherit+0xc4>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c5f2:	68bb      	ldr	r3, [r7, #8]
 800c5f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5f6:	4b18      	ldr	r3, [pc, #96]	; (800c658 <xTaskPriorityInherit+0xcc>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	429a      	cmp	r2, r3
 800c5fc:	d903      	bls.n	800c606 <xTaskPriorityInherit+0x7a>
 800c5fe:	68bb      	ldr	r3, [r7, #8]
 800c600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c602:	4a15      	ldr	r2, [pc, #84]	; (800c658 <xTaskPriorityInherit+0xcc>)
 800c604:	6013      	str	r3, [r2, #0]
 800c606:	68bb      	ldr	r3, [r7, #8]
 800c608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c60a:	4613      	mov	r3, r2
 800c60c:	009b      	lsls	r3, r3, #2
 800c60e:	4413      	add	r3, r2
 800c610:	009b      	lsls	r3, r3, #2
 800c612:	4a10      	ldr	r2, [pc, #64]	; (800c654 <xTaskPriorityInherit+0xc8>)
 800c614:	441a      	add	r2, r3
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	3304      	adds	r3, #4
 800c61a:	4619      	mov	r1, r3
 800c61c:	4610      	mov	r0, r2
 800c61e:	f7fd fd62 	bl	800a0e6 <vListInsertEnd>
 800c622:	e004      	b.n	800c62e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c624:	4b0a      	ldr	r3, [pc, #40]	; (800c650 <xTaskPriorityInherit+0xc4>)
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c62a:	68bb      	ldr	r3, [r7, #8]
 800c62c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c62e:	2301      	movs	r3, #1
 800c630:	60fb      	str	r3, [r7, #12]
 800c632:	e008      	b.n	800c646 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c634:	68bb      	ldr	r3, [r7, #8]
 800c636:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c638:	4b05      	ldr	r3, [pc, #20]	; (800c650 <xTaskPriorityInherit+0xc4>)
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c63e:	429a      	cmp	r2, r3
 800c640:	d201      	bcs.n	800c646 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c642:	2301      	movs	r3, #1
 800c644:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c646:	68fb      	ldr	r3, [r7, #12]
	}
 800c648:	4618      	mov	r0, r3
 800c64a:	3710      	adds	r7, #16
 800c64c:	46bd      	mov	sp, r7
 800c64e:	bd80      	pop	{r7, pc}
 800c650:	2000481c 	.word	0x2000481c
 800c654:	20004820 	.word	0x20004820
 800c658:	20004cf8 	.word	0x20004cf8

0800c65c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b086      	sub	sp, #24
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c668:	2300      	movs	r3, #0
 800c66a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d056      	beq.n	800c720 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c672:	4b2e      	ldr	r3, [pc, #184]	; (800c72c <xTaskPriorityDisinherit+0xd0>)
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	693a      	ldr	r2, [r7, #16]
 800c678:	429a      	cmp	r2, r3
 800c67a:	d00a      	beq.n	800c692 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c680:	f383 8811 	msr	BASEPRI, r3
 800c684:	f3bf 8f6f 	isb	sy
 800c688:	f3bf 8f4f 	dsb	sy
 800c68c:	60fb      	str	r3, [r7, #12]
}
 800c68e:	bf00      	nop
 800c690:	e7fe      	b.n	800c690 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c692:	693b      	ldr	r3, [r7, #16]
 800c694:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c696:	2b00      	cmp	r3, #0
 800c698:	d10a      	bne.n	800c6b0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c69e:	f383 8811 	msr	BASEPRI, r3
 800c6a2:	f3bf 8f6f 	isb	sy
 800c6a6:	f3bf 8f4f 	dsb	sy
 800c6aa:	60bb      	str	r3, [r7, #8]
}
 800c6ac:	bf00      	nop
 800c6ae:	e7fe      	b.n	800c6ae <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c6b4:	1e5a      	subs	r2, r3, #1
 800c6b6:	693b      	ldr	r3, [r7, #16]
 800c6b8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c6ba:	693b      	ldr	r3, [r7, #16]
 800c6bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6be:	693b      	ldr	r3, [r7, #16]
 800c6c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c6c2:	429a      	cmp	r2, r3
 800c6c4:	d02c      	beq.n	800c720 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c6c6:	693b      	ldr	r3, [r7, #16]
 800c6c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d128      	bne.n	800c720 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c6ce:	693b      	ldr	r3, [r7, #16]
 800c6d0:	3304      	adds	r3, #4
 800c6d2:	4618      	mov	r0, r3
 800c6d4:	f7fd fd64 	bl	800a1a0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c6d8:	693b      	ldr	r3, [r7, #16]
 800c6da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c6dc:	693b      	ldr	r3, [r7, #16]
 800c6de:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c6e0:	693b      	ldr	r3, [r7, #16]
 800c6e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6e4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c6e8:	693b      	ldr	r3, [r7, #16]
 800c6ea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c6ec:	693b      	ldr	r3, [r7, #16]
 800c6ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6f0:	4b0f      	ldr	r3, [pc, #60]	; (800c730 <xTaskPriorityDisinherit+0xd4>)
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	429a      	cmp	r2, r3
 800c6f6:	d903      	bls.n	800c700 <xTaskPriorityDisinherit+0xa4>
 800c6f8:	693b      	ldr	r3, [r7, #16]
 800c6fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6fc:	4a0c      	ldr	r2, [pc, #48]	; (800c730 <xTaskPriorityDisinherit+0xd4>)
 800c6fe:	6013      	str	r3, [r2, #0]
 800c700:	693b      	ldr	r3, [r7, #16]
 800c702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c704:	4613      	mov	r3, r2
 800c706:	009b      	lsls	r3, r3, #2
 800c708:	4413      	add	r3, r2
 800c70a:	009b      	lsls	r3, r3, #2
 800c70c:	4a09      	ldr	r2, [pc, #36]	; (800c734 <xTaskPriorityDisinherit+0xd8>)
 800c70e:	441a      	add	r2, r3
 800c710:	693b      	ldr	r3, [r7, #16]
 800c712:	3304      	adds	r3, #4
 800c714:	4619      	mov	r1, r3
 800c716:	4610      	mov	r0, r2
 800c718:	f7fd fce5 	bl	800a0e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c71c:	2301      	movs	r3, #1
 800c71e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c720:	697b      	ldr	r3, [r7, #20]
	}
 800c722:	4618      	mov	r0, r3
 800c724:	3718      	adds	r7, #24
 800c726:	46bd      	mov	sp, r7
 800c728:	bd80      	pop	{r7, pc}
 800c72a:	bf00      	nop
 800c72c:	2000481c 	.word	0x2000481c
 800c730:	20004cf8 	.word	0x20004cf8
 800c734:	20004820 	.word	0x20004820

0800c738 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b088      	sub	sp, #32
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
 800c740:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c746:	2301      	movs	r3, #1
 800c748:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d06a      	beq.n	800c826 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c750:	69bb      	ldr	r3, [r7, #24]
 800c752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c754:	2b00      	cmp	r3, #0
 800c756:	d10a      	bne.n	800c76e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c75c:	f383 8811 	msr	BASEPRI, r3
 800c760:	f3bf 8f6f 	isb	sy
 800c764:	f3bf 8f4f 	dsb	sy
 800c768:	60fb      	str	r3, [r7, #12]
}
 800c76a:	bf00      	nop
 800c76c:	e7fe      	b.n	800c76c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c76e:	69bb      	ldr	r3, [r7, #24]
 800c770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c772:	683a      	ldr	r2, [r7, #0]
 800c774:	429a      	cmp	r2, r3
 800c776:	d902      	bls.n	800c77e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	61fb      	str	r3, [r7, #28]
 800c77c:	e002      	b.n	800c784 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c77e:	69bb      	ldr	r3, [r7, #24]
 800c780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c782:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c784:	69bb      	ldr	r3, [r7, #24]
 800c786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c788:	69fa      	ldr	r2, [r7, #28]
 800c78a:	429a      	cmp	r2, r3
 800c78c:	d04b      	beq.n	800c826 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c78e:	69bb      	ldr	r3, [r7, #24]
 800c790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c792:	697a      	ldr	r2, [r7, #20]
 800c794:	429a      	cmp	r2, r3
 800c796:	d146      	bne.n	800c826 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c798:	4b25      	ldr	r3, [pc, #148]	; (800c830 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	69ba      	ldr	r2, [r7, #24]
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d10a      	bne.n	800c7b8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c7a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7a6:	f383 8811 	msr	BASEPRI, r3
 800c7aa:	f3bf 8f6f 	isb	sy
 800c7ae:	f3bf 8f4f 	dsb	sy
 800c7b2:	60bb      	str	r3, [r7, #8]
}
 800c7b4:	bf00      	nop
 800c7b6:	e7fe      	b.n	800c7b6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c7b8:	69bb      	ldr	r3, [r7, #24]
 800c7ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7bc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c7be:	69bb      	ldr	r3, [r7, #24]
 800c7c0:	69fa      	ldr	r2, [r7, #28]
 800c7c2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c7c4:	69bb      	ldr	r3, [r7, #24]
 800c7c6:	699b      	ldr	r3, [r3, #24]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	db04      	blt.n	800c7d6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7cc:	69fb      	ldr	r3, [r7, #28]
 800c7ce:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c7d2:	69bb      	ldr	r3, [r7, #24]
 800c7d4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c7d6:	69bb      	ldr	r3, [r7, #24]
 800c7d8:	6959      	ldr	r1, [r3, #20]
 800c7da:	693a      	ldr	r2, [r7, #16]
 800c7dc:	4613      	mov	r3, r2
 800c7de:	009b      	lsls	r3, r3, #2
 800c7e0:	4413      	add	r3, r2
 800c7e2:	009b      	lsls	r3, r3, #2
 800c7e4:	4a13      	ldr	r2, [pc, #76]	; (800c834 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c7e6:	4413      	add	r3, r2
 800c7e8:	4299      	cmp	r1, r3
 800c7ea:	d11c      	bne.n	800c826 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c7ec:	69bb      	ldr	r3, [r7, #24]
 800c7ee:	3304      	adds	r3, #4
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f7fd fcd5 	bl	800a1a0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c7f6:	69bb      	ldr	r3, [r7, #24]
 800c7f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7fa:	4b0f      	ldr	r3, [pc, #60]	; (800c838 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	429a      	cmp	r2, r3
 800c800:	d903      	bls.n	800c80a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800c802:	69bb      	ldr	r3, [r7, #24]
 800c804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c806:	4a0c      	ldr	r2, [pc, #48]	; (800c838 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c808:	6013      	str	r3, [r2, #0]
 800c80a:	69bb      	ldr	r3, [r7, #24]
 800c80c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c80e:	4613      	mov	r3, r2
 800c810:	009b      	lsls	r3, r3, #2
 800c812:	4413      	add	r3, r2
 800c814:	009b      	lsls	r3, r3, #2
 800c816:	4a07      	ldr	r2, [pc, #28]	; (800c834 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c818:	441a      	add	r2, r3
 800c81a:	69bb      	ldr	r3, [r7, #24]
 800c81c:	3304      	adds	r3, #4
 800c81e:	4619      	mov	r1, r3
 800c820:	4610      	mov	r0, r2
 800c822:	f7fd fc60 	bl	800a0e6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c826:	bf00      	nop
 800c828:	3720      	adds	r7, #32
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}
 800c82e:	bf00      	nop
 800c830:	2000481c 	.word	0x2000481c
 800c834:	20004820 	.word	0x20004820
 800c838:	20004cf8 	.word	0x20004cf8

0800c83c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c83c:	b480      	push	{r7}
 800c83e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c840:	4b07      	ldr	r3, [pc, #28]	; (800c860 <pvTaskIncrementMutexHeldCount+0x24>)
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d004      	beq.n	800c852 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c848:	4b05      	ldr	r3, [pc, #20]	; (800c860 <pvTaskIncrementMutexHeldCount+0x24>)
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c84e:	3201      	adds	r2, #1
 800c850:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c852:	4b03      	ldr	r3, [pc, #12]	; (800c860 <pvTaskIncrementMutexHeldCount+0x24>)
 800c854:	681b      	ldr	r3, [r3, #0]
	}
 800c856:	4618      	mov	r0, r3
 800c858:	46bd      	mov	sp, r7
 800c85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85e:	4770      	bx	lr
 800c860:	2000481c 	.word	0x2000481c

0800c864 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c864:	b580      	push	{r7, lr}
 800c866:	b084      	sub	sp, #16
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
 800c86c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c86e:	4b21      	ldr	r3, [pc, #132]	; (800c8f4 <prvAddCurrentTaskToDelayedList+0x90>)
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c874:	4b20      	ldr	r3, [pc, #128]	; (800c8f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	3304      	adds	r3, #4
 800c87a:	4618      	mov	r0, r3
 800c87c:	f7fd fc90 	bl	800a1a0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c886:	d10a      	bne.n	800c89e <prvAddCurrentTaskToDelayedList+0x3a>
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d007      	beq.n	800c89e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c88e:	4b1a      	ldr	r3, [pc, #104]	; (800c8f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	3304      	adds	r3, #4
 800c894:	4619      	mov	r1, r3
 800c896:	4819      	ldr	r0, [pc, #100]	; (800c8fc <prvAddCurrentTaskToDelayedList+0x98>)
 800c898:	f7fd fc25 	bl	800a0e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c89c:	e026      	b.n	800c8ec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c89e:	68fa      	ldr	r2, [r7, #12]
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	4413      	add	r3, r2
 800c8a4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c8a6:	4b14      	ldr	r3, [pc, #80]	; (800c8f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	68ba      	ldr	r2, [r7, #8]
 800c8ac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c8ae:	68ba      	ldr	r2, [r7, #8]
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	429a      	cmp	r2, r3
 800c8b4:	d209      	bcs.n	800c8ca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c8b6:	4b12      	ldr	r3, [pc, #72]	; (800c900 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c8b8:	681a      	ldr	r2, [r3, #0]
 800c8ba:	4b0f      	ldr	r3, [pc, #60]	; (800c8f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	3304      	adds	r3, #4
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	4610      	mov	r0, r2
 800c8c4:	f7fd fc33 	bl	800a12e <vListInsert>
}
 800c8c8:	e010      	b.n	800c8ec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c8ca:	4b0e      	ldr	r3, [pc, #56]	; (800c904 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c8cc:	681a      	ldr	r2, [r3, #0]
 800c8ce:	4b0a      	ldr	r3, [pc, #40]	; (800c8f8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	3304      	adds	r3, #4
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	4610      	mov	r0, r2
 800c8d8:	f7fd fc29 	bl	800a12e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c8dc:	4b0a      	ldr	r3, [pc, #40]	; (800c908 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	68ba      	ldr	r2, [r7, #8]
 800c8e2:	429a      	cmp	r2, r3
 800c8e4:	d202      	bcs.n	800c8ec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c8e6:	4a08      	ldr	r2, [pc, #32]	; (800c908 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c8e8:	68bb      	ldr	r3, [r7, #8]
 800c8ea:	6013      	str	r3, [r2, #0]
}
 800c8ec:	bf00      	nop
 800c8ee:	3710      	adds	r7, #16
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}
 800c8f4:	20004cf4 	.word	0x20004cf4
 800c8f8:	2000481c 	.word	0x2000481c
 800c8fc:	20004cdc 	.word	0x20004cdc
 800c900:	20004cac 	.word	0x20004cac
 800c904:	20004ca8 	.word	0x20004ca8
 800c908:	20004d10 	.word	0x20004d10

0800c90c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b08a      	sub	sp, #40	; 0x28
 800c910:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c912:	2300      	movs	r3, #0
 800c914:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c916:	f000 fba1 	bl	800d05c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c91a:	4b1c      	ldr	r3, [pc, #112]	; (800c98c <xTimerCreateTimerTask+0x80>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d021      	beq.n	800c966 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c922:	2300      	movs	r3, #0
 800c924:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c926:	2300      	movs	r3, #0
 800c928:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c92a:	1d3a      	adds	r2, r7, #4
 800c92c:	f107 0108 	add.w	r1, r7, #8
 800c930:	f107 030c 	add.w	r3, r7, #12
 800c934:	4618      	mov	r0, r3
 800c936:	f7fd f9a5 	bl	8009c84 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c93a:	6879      	ldr	r1, [r7, #4]
 800c93c:	68bb      	ldr	r3, [r7, #8]
 800c93e:	68fa      	ldr	r2, [r7, #12]
 800c940:	9202      	str	r2, [sp, #8]
 800c942:	9301      	str	r3, [sp, #4]
 800c944:	2302      	movs	r3, #2
 800c946:	9300      	str	r3, [sp, #0]
 800c948:	2300      	movs	r3, #0
 800c94a:	460a      	mov	r2, r1
 800c94c:	4910      	ldr	r1, [pc, #64]	; (800c990 <xTimerCreateTimerTask+0x84>)
 800c94e:	4811      	ldr	r0, [pc, #68]	; (800c994 <xTimerCreateTimerTask+0x88>)
 800c950:	f7fe feb0 	bl	800b6b4 <xTaskCreateStatic>
 800c954:	4603      	mov	r3, r0
 800c956:	4a10      	ldr	r2, [pc, #64]	; (800c998 <xTimerCreateTimerTask+0x8c>)
 800c958:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c95a:	4b0f      	ldr	r3, [pc, #60]	; (800c998 <xTimerCreateTimerTask+0x8c>)
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d001      	beq.n	800c966 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c962:	2301      	movs	r3, #1
 800c964:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c966:	697b      	ldr	r3, [r7, #20]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d10a      	bne.n	800c982 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c96c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c970:	f383 8811 	msr	BASEPRI, r3
 800c974:	f3bf 8f6f 	isb	sy
 800c978:	f3bf 8f4f 	dsb	sy
 800c97c:	613b      	str	r3, [r7, #16]
}
 800c97e:	bf00      	nop
 800c980:	e7fe      	b.n	800c980 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c982:	697b      	ldr	r3, [r7, #20]
}
 800c984:	4618      	mov	r0, r3
 800c986:	3718      	adds	r7, #24
 800c988:	46bd      	mov	sp, r7
 800c98a:	bd80      	pop	{r7, pc}
 800c98c:	20004d4c 	.word	0x20004d4c
 800c990:	080130c8 	.word	0x080130c8
 800c994:	0800cc05 	.word	0x0800cc05
 800c998:	20004d50 	.word	0x20004d50

0800c99c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b088      	sub	sp, #32
 800c9a0:	af02      	add	r7, sp, #8
 800c9a2:	60f8      	str	r0, [r7, #12]
 800c9a4:	60b9      	str	r1, [r7, #8]
 800c9a6:	607a      	str	r2, [r7, #4]
 800c9a8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800c9aa:	202c      	movs	r0, #44	; 0x2c
 800c9ac:	f7fd f984 	bl	8009cb8 <pvPortMalloc>
 800c9b0:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800c9b2:	697b      	ldr	r3, [r7, #20]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d00d      	beq.n	800c9d4 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800c9b8:	697b      	ldr	r3, [r7, #20]
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800c9c0:	697b      	ldr	r3, [r7, #20]
 800c9c2:	9301      	str	r3, [sp, #4]
 800c9c4:	6a3b      	ldr	r3, [r7, #32]
 800c9c6:	9300      	str	r3, [sp, #0]
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	687a      	ldr	r2, [r7, #4]
 800c9cc:	68b9      	ldr	r1, [r7, #8]
 800c9ce:	68f8      	ldr	r0, [r7, #12]
 800c9d0:	f000 f843 	bl	800ca5a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800c9d4:	697b      	ldr	r3, [r7, #20]
	}
 800c9d6:	4618      	mov	r0, r3
 800c9d8:	3718      	adds	r7, #24
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}

0800c9de <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800c9de:	b580      	push	{r7, lr}
 800c9e0:	b08a      	sub	sp, #40	; 0x28
 800c9e2:	af02      	add	r7, sp, #8
 800c9e4:	60f8      	str	r0, [r7, #12]
 800c9e6:	60b9      	str	r1, [r7, #8]
 800c9e8:	607a      	str	r2, [r7, #4]
 800c9ea:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800c9ec:	232c      	movs	r3, #44	; 0x2c
 800c9ee:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800c9f0:	693b      	ldr	r3, [r7, #16]
 800c9f2:	2b2c      	cmp	r3, #44	; 0x2c
 800c9f4:	d00a      	beq.n	800ca0c <xTimerCreateStatic+0x2e>
	__asm volatile
 800c9f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9fa:	f383 8811 	msr	BASEPRI, r3
 800c9fe:	f3bf 8f6f 	isb	sy
 800ca02:	f3bf 8f4f 	dsb	sy
 800ca06:	61bb      	str	r3, [r7, #24]
}
 800ca08:	bf00      	nop
 800ca0a:	e7fe      	b.n	800ca0a <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ca0c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800ca0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d10a      	bne.n	800ca2a <xTimerCreateStatic+0x4c>
	__asm volatile
 800ca14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca18:	f383 8811 	msr	BASEPRI, r3
 800ca1c:	f3bf 8f6f 	isb	sy
 800ca20:	f3bf 8f4f 	dsb	sy
 800ca24:	617b      	str	r3, [r7, #20]
}
 800ca26:	bf00      	nop
 800ca28:	e7fe      	b.n	800ca28 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800ca2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca2c:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800ca2e:	69fb      	ldr	r3, [r7, #28]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d00d      	beq.n	800ca50 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800ca34:	69fb      	ldr	r3, [r7, #28]
 800ca36:	2202      	movs	r2, #2
 800ca38:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ca3c:	69fb      	ldr	r3, [r7, #28]
 800ca3e:	9301      	str	r3, [sp, #4]
 800ca40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca42:	9300      	str	r3, [sp, #0]
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	687a      	ldr	r2, [r7, #4]
 800ca48:	68b9      	ldr	r1, [r7, #8]
 800ca4a:	68f8      	ldr	r0, [r7, #12]
 800ca4c:	f000 f805 	bl	800ca5a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ca50:	69fb      	ldr	r3, [r7, #28]
	}
 800ca52:	4618      	mov	r0, r3
 800ca54:	3720      	adds	r7, #32
 800ca56:	46bd      	mov	sp, r7
 800ca58:	bd80      	pop	{r7, pc}

0800ca5a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800ca5a:	b580      	push	{r7, lr}
 800ca5c:	b086      	sub	sp, #24
 800ca5e:	af00      	add	r7, sp, #0
 800ca60:	60f8      	str	r0, [r7, #12]
 800ca62:	60b9      	str	r1, [r7, #8]
 800ca64:	607a      	str	r2, [r7, #4]
 800ca66:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800ca68:	68bb      	ldr	r3, [r7, #8]
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d10a      	bne.n	800ca84 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800ca6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca72:	f383 8811 	msr	BASEPRI, r3
 800ca76:	f3bf 8f6f 	isb	sy
 800ca7a:	f3bf 8f4f 	dsb	sy
 800ca7e:	617b      	str	r3, [r7, #20]
}
 800ca80:	bf00      	nop
 800ca82:	e7fe      	b.n	800ca82 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800ca84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d01e      	beq.n	800cac8 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800ca8a:	f000 fae7 	bl	800d05c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800ca8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca90:	68fa      	ldr	r2, [r7, #12]
 800ca92:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800ca94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca96:	68ba      	ldr	r2, [r7, #8]
 800ca98:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800ca9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca9c:	683a      	ldr	r2, [r7, #0]
 800ca9e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800caa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa2:	6a3a      	ldr	r2, [r7, #32]
 800caa4:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800caa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800caa8:	3304      	adds	r3, #4
 800caaa:	4618      	mov	r0, r3
 800caac:	f7fd fb0e 	bl	800a0cc <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d008      	beq.n	800cac8 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800cab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cab8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cabc:	f043 0304 	orr.w	r3, r3, #4
 800cac0:	b2da      	uxtb	r2, r3
 800cac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cac4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800cac8:	bf00      	nop
 800caca:	3718      	adds	r7, #24
 800cacc:	46bd      	mov	sp, r7
 800cace:	bd80      	pop	{r7, pc}

0800cad0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cad0:	b580      	push	{r7, lr}
 800cad2:	b08a      	sub	sp, #40	; 0x28
 800cad4:	af00      	add	r7, sp, #0
 800cad6:	60f8      	str	r0, [r7, #12]
 800cad8:	60b9      	str	r1, [r7, #8]
 800cada:	607a      	str	r2, [r7, #4]
 800cadc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cade:	2300      	movs	r3, #0
 800cae0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d10a      	bne.n	800cafe <xTimerGenericCommand+0x2e>
	__asm volatile
 800cae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caec:	f383 8811 	msr	BASEPRI, r3
 800caf0:	f3bf 8f6f 	isb	sy
 800caf4:	f3bf 8f4f 	dsb	sy
 800caf8:	623b      	str	r3, [r7, #32]
}
 800cafa:	bf00      	nop
 800cafc:	e7fe      	b.n	800cafc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cafe:	4b1a      	ldr	r3, [pc, #104]	; (800cb68 <xTimerGenericCommand+0x98>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d02a      	beq.n	800cb5c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cb06:	68bb      	ldr	r3, [r7, #8]
 800cb08:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cb12:	68bb      	ldr	r3, [r7, #8]
 800cb14:	2b05      	cmp	r3, #5
 800cb16:	dc18      	bgt.n	800cb4a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cb18:	f7ff fd1a 	bl	800c550 <xTaskGetSchedulerState>
 800cb1c:	4603      	mov	r3, r0
 800cb1e:	2b02      	cmp	r3, #2
 800cb20:	d109      	bne.n	800cb36 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cb22:	4b11      	ldr	r3, [pc, #68]	; (800cb68 <xTimerGenericCommand+0x98>)
 800cb24:	6818      	ldr	r0, [r3, #0]
 800cb26:	f107 0110 	add.w	r1, r7, #16
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb2e:	f7fd ff5b 	bl	800a9e8 <xQueueGenericSend>
 800cb32:	6278      	str	r0, [r7, #36]	; 0x24
 800cb34:	e012      	b.n	800cb5c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cb36:	4b0c      	ldr	r3, [pc, #48]	; (800cb68 <xTimerGenericCommand+0x98>)
 800cb38:	6818      	ldr	r0, [r3, #0]
 800cb3a:	f107 0110 	add.w	r1, r7, #16
 800cb3e:	2300      	movs	r3, #0
 800cb40:	2200      	movs	r2, #0
 800cb42:	f7fd ff51 	bl	800a9e8 <xQueueGenericSend>
 800cb46:	6278      	str	r0, [r7, #36]	; 0x24
 800cb48:	e008      	b.n	800cb5c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cb4a:	4b07      	ldr	r3, [pc, #28]	; (800cb68 <xTimerGenericCommand+0x98>)
 800cb4c:	6818      	ldr	r0, [r3, #0]
 800cb4e:	f107 0110 	add.w	r1, r7, #16
 800cb52:	2300      	movs	r3, #0
 800cb54:	683a      	ldr	r2, [r7, #0]
 800cb56:	f7fe f845 	bl	800abe4 <xQueueGenericSendFromISR>
 800cb5a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cb5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cb5e:	4618      	mov	r0, r3
 800cb60:	3728      	adds	r7, #40	; 0x28
 800cb62:	46bd      	mov	sp, r7
 800cb64:	bd80      	pop	{r7, pc}
 800cb66:	bf00      	nop
 800cb68:	20004d4c 	.word	0x20004d4c

0800cb6c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b088      	sub	sp, #32
 800cb70:	af02      	add	r7, sp, #8
 800cb72:	6078      	str	r0, [r7, #4]
 800cb74:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb76:	4b22      	ldr	r3, [pc, #136]	; (800cc00 <prvProcessExpiredTimer+0x94>)
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	68db      	ldr	r3, [r3, #12]
 800cb7c:	68db      	ldr	r3, [r3, #12]
 800cb7e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cb80:	697b      	ldr	r3, [r7, #20]
 800cb82:	3304      	adds	r3, #4
 800cb84:	4618      	mov	r0, r3
 800cb86:	f7fd fb0b 	bl	800a1a0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cb8a:	697b      	ldr	r3, [r7, #20]
 800cb8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cb90:	f003 0304 	and.w	r3, r3, #4
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d022      	beq.n	800cbde <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	699a      	ldr	r2, [r3, #24]
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	18d1      	adds	r1, r2, r3
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	683a      	ldr	r2, [r7, #0]
 800cba4:	6978      	ldr	r0, [r7, #20]
 800cba6:	f000 f8d1 	bl	800cd4c <prvInsertTimerInActiveList>
 800cbaa:	4603      	mov	r3, r0
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d01f      	beq.n	800cbf0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	9300      	str	r3, [sp, #0]
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	687a      	ldr	r2, [r7, #4]
 800cbb8:	2100      	movs	r1, #0
 800cbba:	6978      	ldr	r0, [r7, #20]
 800cbbc:	f7ff ff88 	bl	800cad0 <xTimerGenericCommand>
 800cbc0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cbc2:	693b      	ldr	r3, [r7, #16]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d113      	bne.n	800cbf0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800cbc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbcc:	f383 8811 	msr	BASEPRI, r3
 800cbd0:	f3bf 8f6f 	isb	sy
 800cbd4:	f3bf 8f4f 	dsb	sy
 800cbd8:	60fb      	str	r3, [r7, #12]
}
 800cbda:	bf00      	nop
 800cbdc:	e7fe      	b.n	800cbdc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cbe4:	f023 0301 	bic.w	r3, r3, #1
 800cbe8:	b2da      	uxtb	r2, r3
 800cbea:	697b      	ldr	r3, [r7, #20]
 800cbec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cbf0:	697b      	ldr	r3, [r7, #20]
 800cbf2:	6a1b      	ldr	r3, [r3, #32]
 800cbf4:	6978      	ldr	r0, [r7, #20]
 800cbf6:	4798      	blx	r3
}
 800cbf8:	bf00      	nop
 800cbfa:	3718      	adds	r7, #24
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	bd80      	pop	{r7, pc}
 800cc00:	20004d44 	.word	0x20004d44

0800cc04 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b084      	sub	sp, #16
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc0c:	f107 0308 	add.w	r3, r7, #8
 800cc10:	4618      	mov	r0, r3
 800cc12:	f000 f857 	bl	800ccc4 <prvGetNextExpireTime>
 800cc16:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cc18:	68bb      	ldr	r3, [r7, #8]
 800cc1a:	4619      	mov	r1, r3
 800cc1c:	68f8      	ldr	r0, [r7, #12]
 800cc1e:	f000 f803 	bl	800cc28 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cc22:	f000 f8d5 	bl	800cdd0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc26:	e7f1      	b.n	800cc0c <prvTimerTask+0x8>

0800cc28 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cc28:	b580      	push	{r7, lr}
 800cc2a:	b084      	sub	sp, #16
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	6078      	str	r0, [r7, #4]
 800cc30:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cc32:	f7ff f8a1 	bl	800bd78 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cc36:	f107 0308 	add.w	r3, r7, #8
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	f000 f866 	bl	800cd0c <prvSampleTimeNow>
 800cc40:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cc42:	68bb      	ldr	r3, [r7, #8]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d130      	bne.n	800ccaa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d10a      	bne.n	800cc64 <prvProcessTimerOrBlockTask+0x3c>
 800cc4e:	687a      	ldr	r2, [r7, #4]
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	429a      	cmp	r2, r3
 800cc54:	d806      	bhi.n	800cc64 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cc56:	f7ff f89d 	bl	800bd94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cc5a:	68f9      	ldr	r1, [r7, #12]
 800cc5c:	6878      	ldr	r0, [r7, #4]
 800cc5e:	f7ff ff85 	bl	800cb6c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cc62:	e024      	b.n	800ccae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d008      	beq.n	800cc7c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cc6a:	4b13      	ldr	r3, [pc, #76]	; (800ccb8 <prvProcessTimerOrBlockTask+0x90>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d101      	bne.n	800cc78 <prvProcessTimerOrBlockTask+0x50>
 800cc74:	2301      	movs	r3, #1
 800cc76:	e000      	b.n	800cc7a <prvProcessTimerOrBlockTask+0x52>
 800cc78:	2300      	movs	r3, #0
 800cc7a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cc7c:	4b0f      	ldr	r3, [pc, #60]	; (800ccbc <prvProcessTimerOrBlockTask+0x94>)
 800cc7e:	6818      	ldr	r0, [r3, #0]
 800cc80:	687a      	ldr	r2, [r7, #4]
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	1ad3      	subs	r3, r2, r3
 800cc86:	683a      	ldr	r2, [r7, #0]
 800cc88:	4619      	mov	r1, r3
 800cc8a:	f7fe fcdf 	bl	800b64c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cc8e:	f7ff f881 	bl	800bd94 <xTaskResumeAll>
 800cc92:	4603      	mov	r3, r0
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d10a      	bne.n	800ccae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cc98:	4b09      	ldr	r3, [pc, #36]	; (800ccc0 <prvProcessTimerOrBlockTask+0x98>)
 800cc9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc9e:	601a      	str	r2, [r3, #0]
 800cca0:	f3bf 8f4f 	dsb	sy
 800cca4:	f3bf 8f6f 	isb	sy
}
 800cca8:	e001      	b.n	800ccae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ccaa:	f7ff f873 	bl	800bd94 <xTaskResumeAll>
}
 800ccae:	bf00      	nop
 800ccb0:	3710      	adds	r7, #16
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	bd80      	pop	{r7, pc}
 800ccb6:	bf00      	nop
 800ccb8:	20004d48 	.word	0x20004d48
 800ccbc:	20004d4c 	.word	0x20004d4c
 800ccc0:	e000ed04 	.word	0xe000ed04

0800ccc4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ccc4:	b480      	push	{r7}
 800ccc6:	b085      	sub	sp, #20
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cccc:	4b0e      	ldr	r3, [pc, #56]	; (800cd08 <prvGetNextExpireTime+0x44>)
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d101      	bne.n	800ccda <prvGetNextExpireTime+0x16>
 800ccd6:	2201      	movs	r2, #1
 800ccd8:	e000      	b.n	800ccdc <prvGetNextExpireTime+0x18>
 800ccda:	2200      	movs	r2, #0
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d105      	bne.n	800ccf4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cce8:	4b07      	ldr	r3, [pc, #28]	; (800cd08 <prvGetNextExpireTime+0x44>)
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	68db      	ldr	r3, [r3, #12]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	60fb      	str	r3, [r7, #12]
 800ccf2:	e001      	b.n	800ccf8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
}
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	3714      	adds	r7, #20
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd04:	4770      	bx	lr
 800cd06:	bf00      	nop
 800cd08:	20004d44 	.word	0x20004d44

0800cd0c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cd0c:	b580      	push	{r7, lr}
 800cd0e:	b084      	sub	sp, #16
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cd14:	f7ff f8dc 	bl	800bed0 <xTaskGetTickCount>
 800cd18:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cd1a:	4b0b      	ldr	r3, [pc, #44]	; (800cd48 <prvSampleTimeNow+0x3c>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	68fa      	ldr	r2, [r7, #12]
 800cd20:	429a      	cmp	r2, r3
 800cd22:	d205      	bcs.n	800cd30 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cd24:	f000 f936 	bl	800cf94 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2201      	movs	r2, #1
 800cd2c:	601a      	str	r2, [r3, #0]
 800cd2e:	e002      	b.n	800cd36 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2200      	movs	r2, #0
 800cd34:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cd36:	4a04      	ldr	r2, [pc, #16]	; (800cd48 <prvSampleTimeNow+0x3c>)
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
}
 800cd3e:	4618      	mov	r0, r3
 800cd40:	3710      	adds	r7, #16
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bd80      	pop	{r7, pc}
 800cd46:	bf00      	nop
 800cd48:	20004d54 	.word	0x20004d54

0800cd4c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b086      	sub	sp, #24
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	60f8      	str	r0, [r7, #12]
 800cd54:	60b9      	str	r1, [r7, #8]
 800cd56:	607a      	str	r2, [r7, #4]
 800cd58:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cd5a:	2300      	movs	r3, #0
 800cd5c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	68ba      	ldr	r2, [r7, #8]
 800cd62:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	68fa      	ldr	r2, [r7, #12]
 800cd68:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cd6a:	68ba      	ldr	r2, [r7, #8]
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	429a      	cmp	r2, r3
 800cd70:	d812      	bhi.n	800cd98 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd72:	687a      	ldr	r2, [r7, #4]
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	1ad2      	subs	r2, r2, r3
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	699b      	ldr	r3, [r3, #24]
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	d302      	bcc.n	800cd86 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cd80:	2301      	movs	r3, #1
 800cd82:	617b      	str	r3, [r7, #20]
 800cd84:	e01b      	b.n	800cdbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cd86:	4b10      	ldr	r3, [pc, #64]	; (800cdc8 <prvInsertTimerInActiveList+0x7c>)
 800cd88:	681a      	ldr	r2, [r3, #0]
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	3304      	adds	r3, #4
 800cd8e:	4619      	mov	r1, r3
 800cd90:	4610      	mov	r0, r2
 800cd92:	f7fd f9cc 	bl	800a12e <vListInsert>
 800cd96:	e012      	b.n	800cdbe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cd98:	687a      	ldr	r2, [r7, #4]
 800cd9a:	683b      	ldr	r3, [r7, #0]
 800cd9c:	429a      	cmp	r2, r3
 800cd9e:	d206      	bcs.n	800cdae <prvInsertTimerInActiveList+0x62>
 800cda0:	68ba      	ldr	r2, [r7, #8]
 800cda2:	683b      	ldr	r3, [r7, #0]
 800cda4:	429a      	cmp	r2, r3
 800cda6:	d302      	bcc.n	800cdae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cda8:	2301      	movs	r3, #1
 800cdaa:	617b      	str	r3, [r7, #20]
 800cdac:	e007      	b.n	800cdbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cdae:	4b07      	ldr	r3, [pc, #28]	; (800cdcc <prvInsertTimerInActiveList+0x80>)
 800cdb0:	681a      	ldr	r2, [r3, #0]
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	3304      	adds	r3, #4
 800cdb6:	4619      	mov	r1, r3
 800cdb8:	4610      	mov	r0, r2
 800cdba:	f7fd f9b8 	bl	800a12e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cdbe:	697b      	ldr	r3, [r7, #20]
}
 800cdc0:	4618      	mov	r0, r3
 800cdc2:	3718      	adds	r7, #24
 800cdc4:	46bd      	mov	sp, r7
 800cdc6:	bd80      	pop	{r7, pc}
 800cdc8:	20004d48 	.word	0x20004d48
 800cdcc:	20004d44 	.word	0x20004d44

0800cdd0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b08e      	sub	sp, #56	; 0x38
 800cdd4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cdd6:	e0ca      	b.n	800cf6e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	da18      	bge.n	800ce10 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cdde:	1d3b      	adds	r3, r7, #4
 800cde0:	3304      	adds	r3, #4
 800cde2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cde4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d10a      	bne.n	800ce00 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800cdea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdee:	f383 8811 	msr	BASEPRI, r3
 800cdf2:	f3bf 8f6f 	isb	sy
 800cdf6:	f3bf 8f4f 	dsb	sy
 800cdfa:	61fb      	str	r3, [r7, #28]
}
 800cdfc:	bf00      	nop
 800cdfe:	e7fe      	b.n	800cdfe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ce00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce06:	6850      	ldr	r0, [r2, #4]
 800ce08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ce0a:	6892      	ldr	r2, [r2, #8]
 800ce0c:	4611      	mov	r1, r2
 800ce0e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	f2c0 80aa 	blt.w	800cf6c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ce1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce1e:	695b      	ldr	r3, [r3, #20]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d004      	beq.n	800ce2e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ce24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce26:	3304      	adds	r3, #4
 800ce28:	4618      	mov	r0, r3
 800ce2a:	f7fd f9b9 	bl	800a1a0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ce2e:	463b      	mov	r3, r7
 800ce30:	4618      	mov	r0, r3
 800ce32:	f7ff ff6b 	bl	800cd0c <prvSampleTimeNow>
 800ce36:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2b09      	cmp	r3, #9
 800ce3c:	f200 8097 	bhi.w	800cf6e <prvProcessReceivedCommands+0x19e>
 800ce40:	a201      	add	r2, pc, #4	; (adr r2, 800ce48 <prvProcessReceivedCommands+0x78>)
 800ce42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce46:	bf00      	nop
 800ce48:	0800ce71 	.word	0x0800ce71
 800ce4c:	0800ce71 	.word	0x0800ce71
 800ce50:	0800ce71 	.word	0x0800ce71
 800ce54:	0800cee5 	.word	0x0800cee5
 800ce58:	0800cef9 	.word	0x0800cef9
 800ce5c:	0800cf43 	.word	0x0800cf43
 800ce60:	0800ce71 	.word	0x0800ce71
 800ce64:	0800ce71 	.word	0x0800ce71
 800ce68:	0800cee5 	.word	0x0800cee5
 800ce6c:	0800cef9 	.word	0x0800cef9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ce70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ce76:	f043 0301 	orr.w	r3, r3, #1
 800ce7a:	b2da      	uxtb	r2, r3
 800ce7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ce82:	68ba      	ldr	r2, [r7, #8]
 800ce84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce86:	699b      	ldr	r3, [r3, #24]
 800ce88:	18d1      	adds	r1, r2, r3
 800ce8a:	68bb      	ldr	r3, [r7, #8]
 800ce8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ce8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ce90:	f7ff ff5c 	bl	800cd4c <prvInsertTimerInActiveList>
 800ce94:	4603      	mov	r3, r0
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d069      	beq.n	800cf6e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ce9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce9c:	6a1b      	ldr	r3, [r3, #32]
 800ce9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cea0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cea4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cea8:	f003 0304 	and.w	r3, r3, #4
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d05e      	beq.n	800cf6e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ceb0:	68ba      	ldr	r2, [r7, #8]
 800ceb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceb4:	699b      	ldr	r3, [r3, #24]
 800ceb6:	441a      	add	r2, r3
 800ceb8:	2300      	movs	r3, #0
 800ceba:	9300      	str	r3, [sp, #0]
 800cebc:	2300      	movs	r3, #0
 800cebe:	2100      	movs	r1, #0
 800cec0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cec2:	f7ff fe05 	bl	800cad0 <xTimerGenericCommand>
 800cec6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cec8:	6a3b      	ldr	r3, [r7, #32]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d14f      	bne.n	800cf6e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800cece:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ced2:	f383 8811 	msr	BASEPRI, r3
 800ced6:	f3bf 8f6f 	isb	sy
 800ceda:	f3bf 8f4f 	dsb	sy
 800cede:	61bb      	str	r3, [r7, #24]
}
 800cee0:	bf00      	nop
 800cee2:	e7fe      	b.n	800cee2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cee6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ceea:	f023 0301 	bic.w	r3, r3, #1
 800ceee:	b2da      	uxtb	r2, r3
 800cef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cef2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800cef6:	e03a      	b.n	800cf6e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cefa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cefe:	f043 0301 	orr.w	r3, r3, #1
 800cf02:	b2da      	uxtb	r2, r3
 800cf04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cf0a:	68ba      	ldr	r2, [r7, #8]
 800cf0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf0e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cf10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf12:	699b      	ldr	r3, [r3, #24]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d10a      	bne.n	800cf2e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800cf18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf1c:	f383 8811 	msr	BASEPRI, r3
 800cf20:	f3bf 8f6f 	isb	sy
 800cf24:	f3bf 8f4f 	dsb	sy
 800cf28:	617b      	str	r3, [r7, #20]
}
 800cf2a:	bf00      	nop
 800cf2c:	e7fe      	b.n	800cf2c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cf2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf30:	699a      	ldr	r2, [r3, #24]
 800cf32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf34:	18d1      	adds	r1, r2, r3
 800cf36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cf3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf3c:	f7ff ff06 	bl	800cd4c <prvInsertTimerInActiveList>
					break;
 800cf40:	e015      	b.n	800cf6e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cf42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf48:	f003 0302 	and.w	r3, r3, #2
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d103      	bne.n	800cf58 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800cf50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf52:	f7fc ff7d 	bl	8009e50 <vPortFree>
 800cf56:	e00a      	b.n	800cf6e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cf58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf5e:	f023 0301 	bic.w	r3, r3, #1
 800cf62:	b2da      	uxtb	r2, r3
 800cf64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cf6a:	e000      	b.n	800cf6e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800cf6c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cf6e:	4b08      	ldr	r3, [pc, #32]	; (800cf90 <prvProcessReceivedCommands+0x1c0>)
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	1d39      	adds	r1, r7, #4
 800cf74:	2200      	movs	r2, #0
 800cf76:	4618      	mov	r0, r3
 800cf78:	f7fd ff5c 	bl	800ae34 <xQueueReceive>
 800cf7c:	4603      	mov	r3, r0
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	f47f af2a 	bne.w	800cdd8 <prvProcessReceivedCommands+0x8>
	}
}
 800cf84:	bf00      	nop
 800cf86:	bf00      	nop
 800cf88:	3730      	adds	r7, #48	; 0x30
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
 800cf8e:	bf00      	nop
 800cf90:	20004d4c 	.word	0x20004d4c

0800cf94 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b088      	sub	sp, #32
 800cf98:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cf9a:	e048      	b.n	800d02e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cf9c:	4b2d      	ldr	r3, [pc, #180]	; (800d054 <prvSwitchTimerLists+0xc0>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	68db      	ldr	r3, [r3, #12]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfa6:	4b2b      	ldr	r3, [pc, #172]	; (800d054 <prvSwitchTimerLists+0xc0>)
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	68db      	ldr	r3, [r3, #12]
 800cfac:	68db      	ldr	r3, [r3, #12]
 800cfae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	3304      	adds	r3, #4
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	f7fd f8f3 	bl	800a1a0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	6a1b      	ldr	r3, [r3, #32]
 800cfbe:	68f8      	ldr	r0, [r7, #12]
 800cfc0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cfc8:	f003 0304 	and.w	r3, r3, #4
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d02e      	beq.n	800d02e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	699b      	ldr	r3, [r3, #24]
 800cfd4:	693a      	ldr	r2, [r7, #16]
 800cfd6:	4413      	add	r3, r2
 800cfd8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cfda:	68ba      	ldr	r2, [r7, #8]
 800cfdc:	693b      	ldr	r3, [r7, #16]
 800cfde:	429a      	cmp	r2, r3
 800cfe0:	d90e      	bls.n	800d000 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	68ba      	ldr	r2, [r7, #8]
 800cfe6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	68fa      	ldr	r2, [r7, #12]
 800cfec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cfee:	4b19      	ldr	r3, [pc, #100]	; (800d054 <prvSwitchTimerLists+0xc0>)
 800cff0:	681a      	ldr	r2, [r3, #0]
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	3304      	adds	r3, #4
 800cff6:	4619      	mov	r1, r3
 800cff8:	4610      	mov	r0, r2
 800cffa:	f7fd f898 	bl	800a12e <vListInsert>
 800cffe:	e016      	b.n	800d02e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d000:	2300      	movs	r3, #0
 800d002:	9300      	str	r3, [sp, #0]
 800d004:	2300      	movs	r3, #0
 800d006:	693a      	ldr	r2, [r7, #16]
 800d008:	2100      	movs	r1, #0
 800d00a:	68f8      	ldr	r0, [r7, #12]
 800d00c:	f7ff fd60 	bl	800cad0 <xTimerGenericCommand>
 800d010:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d10a      	bne.n	800d02e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d01c:	f383 8811 	msr	BASEPRI, r3
 800d020:	f3bf 8f6f 	isb	sy
 800d024:	f3bf 8f4f 	dsb	sy
 800d028:	603b      	str	r3, [r7, #0]
}
 800d02a:	bf00      	nop
 800d02c:	e7fe      	b.n	800d02c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d02e:	4b09      	ldr	r3, [pc, #36]	; (800d054 <prvSwitchTimerLists+0xc0>)
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d1b1      	bne.n	800cf9c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d038:	4b06      	ldr	r3, [pc, #24]	; (800d054 <prvSwitchTimerLists+0xc0>)
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d03e:	4b06      	ldr	r3, [pc, #24]	; (800d058 <prvSwitchTimerLists+0xc4>)
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	4a04      	ldr	r2, [pc, #16]	; (800d054 <prvSwitchTimerLists+0xc0>)
 800d044:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d046:	4a04      	ldr	r2, [pc, #16]	; (800d058 <prvSwitchTimerLists+0xc4>)
 800d048:	697b      	ldr	r3, [r7, #20]
 800d04a:	6013      	str	r3, [r2, #0]
}
 800d04c:	bf00      	nop
 800d04e:	3718      	adds	r7, #24
 800d050:	46bd      	mov	sp, r7
 800d052:	bd80      	pop	{r7, pc}
 800d054:	20004d44 	.word	0x20004d44
 800d058:	20004d48 	.word	0x20004d48

0800d05c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b082      	sub	sp, #8
 800d060:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d062:	f7fd f9f7 	bl	800a454 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d066:	4b15      	ldr	r3, [pc, #84]	; (800d0bc <prvCheckForValidListAndQueue+0x60>)
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d120      	bne.n	800d0b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d06e:	4814      	ldr	r0, [pc, #80]	; (800d0c0 <prvCheckForValidListAndQueue+0x64>)
 800d070:	f7fd f80c 	bl	800a08c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d074:	4813      	ldr	r0, [pc, #76]	; (800d0c4 <prvCheckForValidListAndQueue+0x68>)
 800d076:	f7fd f809 	bl	800a08c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d07a:	4b13      	ldr	r3, [pc, #76]	; (800d0c8 <prvCheckForValidListAndQueue+0x6c>)
 800d07c:	4a10      	ldr	r2, [pc, #64]	; (800d0c0 <prvCheckForValidListAndQueue+0x64>)
 800d07e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d080:	4b12      	ldr	r3, [pc, #72]	; (800d0cc <prvCheckForValidListAndQueue+0x70>)
 800d082:	4a10      	ldr	r2, [pc, #64]	; (800d0c4 <prvCheckForValidListAndQueue+0x68>)
 800d084:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d086:	2300      	movs	r3, #0
 800d088:	9300      	str	r3, [sp, #0]
 800d08a:	4b11      	ldr	r3, [pc, #68]	; (800d0d0 <prvCheckForValidListAndQueue+0x74>)
 800d08c:	4a11      	ldr	r2, [pc, #68]	; (800d0d4 <prvCheckForValidListAndQueue+0x78>)
 800d08e:	2110      	movs	r1, #16
 800d090:	200a      	movs	r0, #10
 800d092:	f7fd fb69 	bl	800a768 <xQueueGenericCreateStatic>
 800d096:	4603      	mov	r3, r0
 800d098:	4a08      	ldr	r2, [pc, #32]	; (800d0bc <prvCheckForValidListAndQueue+0x60>)
 800d09a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d09c:	4b07      	ldr	r3, [pc, #28]	; (800d0bc <prvCheckForValidListAndQueue+0x60>)
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d005      	beq.n	800d0b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d0a4:	4b05      	ldr	r3, [pc, #20]	; (800d0bc <prvCheckForValidListAndQueue+0x60>)
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	490b      	ldr	r1, [pc, #44]	; (800d0d8 <prvCheckForValidListAndQueue+0x7c>)
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	f7fe fa7a 	bl	800b5a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d0b0:	f7fd fa00 	bl	800a4b4 <vPortExitCritical>
}
 800d0b4:	bf00      	nop
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}
 800d0ba:	bf00      	nop
 800d0bc:	20004d4c 	.word	0x20004d4c
 800d0c0:	20004d1c 	.word	0x20004d1c
 800d0c4:	20004d30 	.word	0x20004d30
 800d0c8:	20004d44 	.word	0x20004d44
 800d0cc:	20004d48 	.word	0x20004d48
 800d0d0:	20004df8 	.word	0x20004df8
 800d0d4:	20004d58 	.word	0x20004d58
 800d0d8:	080130d0 	.word	0x080130d0

0800d0dc <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b086      	sub	sp, #24
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d10a      	bne.n	800d104 <xTimerIsTimerActive+0x28>
	__asm volatile
 800d0ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0f2:	f383 8811 	msr	BASEPRI, r3
 800d0f6:	f3bf 8f6f 	isb	sy
 800d0fa:	f3bf 8f4f 	dsb	sy
 800d0fe:	60fb      	str	r3, [r7, #12]
}
 800d100:	bf00      	nop
 800d102:	e7fe      	b.n	800d102 <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800d104:	f7fd f9a6 	bl	800a454 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 800d108:	693b      	ldr	r3, [r7, #16]
 800d10a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d10e:	f003 0301 	and.w	r3, r3, #1
 800d112:	2b00      	cmp	r3, #0
 800d114:	d102      	bne.n	800d11c <xTimerIsTimerActive+0x40>
		{
			xReturn = pdFALSE;
 800d116:	2300      	movs	r3, #0
 800d118:	617b      	str	r3, [r7, #20]
 800d11a:	e001      	b.n	800d120 <xTimerIsTimerActive+0x44>
		}
		else
		{
			xReturn = pdTRUE;
 800d11c:	2301      	movs	r3, #1
 800d11e:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800d120:	f7fd f9c8 	bl	800a4b4 <vPortExitCritical>

	return xReturn;
 800d124:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 800d126:	4618      	mov	r0, r3
 800d128:	3718      	adds	r7, #24
 800d12a:	46bd      	mov	sp, r7
 800d12c:	bd80      	pop	{r7, pc}

0800d12e <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800d12e:	b580      	push	{r7, lr}
 800d130:	b086      	sub	sp, #24
 800d132:	af00      	add	r7, sp, #0
 800d134:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d10a      	bne.n	800d156 <pvTimerGetTimerID+0x28>
	__asm volatile
 800d140:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d144:	f383 8811 	msr	BASEPRI, r3
 800d148:	f3bf 8f6f 	isb	sy
 800d14c:	f3bf 8f4f 	dsb	sy
 800d150:	60fb      	str	r3, [r7, #12]
}
 800d152:	bf00      	nop
 800d154:	e7fe      	b.n	800d154 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800d156:	f7fd f97d 	bl	800a454 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800d15a:	697b      	ldr	r3, [r7, #20]
 800d15c:	69db      	ldr	r3, [r3, #28]
 800d15e:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800d160:	f7fd f9a8 	bl	800a4b4 <vPortExitCritical>

	return pvReturn;
 800d164:	693b      	ldr	r3, [r7, #16]
}
 800d166:	4618      	mov	r0, r3
 800d168:	3718      	adds	r7, #24
 800d16a:	46bd      	mov	sp, r7
 800d16c:	bd80      	pop	{r7, pc}
	...

0800d170 <__errno>:
 800d170:	4b01      	ldr	r3, [pc, #4]	; (800d178 <__errno+0x8>)
 800d172:	6818      	ldr	r0, [r3, #0]
 800d174:	4770      	bx	lr
 800d176:	bf00      	nop
 800d178:	20000038 	.word	0x20000038

0800d17c <std>:
 800d17c:	2300      	movs	r3, #0
 800d17e:	b510      	push	{r4, lr}
 800d180:	4604      	mov	r4, r0
 800d182:	e9c0 3300 	strd	r3, r3, [r0]
 800d186:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d18a:	6083      	str	r3, [r0, #8]
 800d18c:	8181      	strh	r1, [r0, #12]
 800d18e:	6643      	str	r3, [r0, #100]	; 0x64
 800d190:	81c2      	strh	r2, [r0, #14]
 800d192:	6183      	str	r3, [r0, #24]
 800d194:	4619      	mov	r1, r3
 800d196:	2208      	movs	r2, #8
 800d198:	305c      	adds	r0, #92	; 0x5c
 800d19a:	f000 f91a 	bl	800d3d2 <memset>
 800d19e:	4b05      	ldr	r3, [pc, #20]	; (800d1b4 <std+0x38>)
 800d1a0:	6263      	str	r3, [r4, #36]	; 0x24
 800d1a2:	4b05      	ldr	r3, [pc, #20]	; (800d1b8 <std+0x3c>)
 800d1a4:	62a3      	str	r3, [r4, #40]	; 0x28
 800d1a6:	4b05      	ldr	r3, [pc, #20]	; (800d1bc <std+0x40>)
 800d1a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d1aa:	4b05      	ldr	r3, [pc, #20]	; (800d1c0 <std+0x44>)
 800d1ac:	6224      	str	r4, [r4, #32]
 800d1ae:	6323      	str	r3, [r4, #48]	; 0x30
 800d1b0:	bd10      	pop	{r4, pc}
 800d1b2:	bf00      	nop
 800d1b4:	0800e341 	.word	0x0800e341
 800d1b8:	0800e363 	.word	0x0800e363
 800d1bc:	0800e39b 	.word	0x0800e39b
 800d1c0:	0800e3bf 	.word	0x0800e3bf

0800d1c4 <_cleanup_r>:
 800d1c4:	4901      	ldr	r1, [pc, #4]	; (800d1cc <_cleanup_r+0x8>)
 800d1c6:	f000 b8af 	b.w	800d328 <_fwalk_reent>
 800d1ca:	bf00      	nop
 800d1cc:	0800ff69 	.word	0x0800ff69

0800d1d0 <__sfmoreglue>:
 800d1d0:	b570      	push	{r4, r5, r6, lr}
 800d1d2:	2268      	movs	r2, #104	; 0x68
 800d1d4:	1e4d      	subs	r5, r1, #1
 800d1d6:	4355      	muls	r5, r2
 800d1d8:	460e      	mov	r6, r1
 800d1da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d1de:	f000 f921 	bl	800d424 <_malloc_r>
 800d1e2:	4604      	mov	r4, r0
 800d1e4:	b140      	cbz	r0, 800d1f8 <__sfmoreglue+0x28>
 800d1e6:	2100      	movs	r1, #0
 800d1e8:	e9c0 1600 	strd	r1, r6, [r0]
 800d1ec:	300c      	adds	r0, #12
 800d1ee:	60a0      	str	r0, [r4, #8]
 800d1f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d1f4:	f000 f8ed 	bl	800d3d2 <memset>
 800d1f8:	4620      	mov	r0, r4
 800d1fa:	bd70      	pop	{r4, r5, r6, pc}

0800d1fc <__sfp_lock_acquire>:
 800d1fc:	4801      	ldr	r0, [pc, #4]	; (800d204 <__sfp_lock_acquire+0x8>)
 800d1fe:	f000 b8d8 	b.w	800d3b2 <__retarget_lock_acquire_recursive>
 800d202:	bf00      	nop
 800d204:	20004e49 	.word	0x20004e49

0800d208 <__sfp_lock_release>:
 800d208:	4801      	ldr	r0, [pc, #4]	; (800d210 <__sfp_lock_release+0x8>)
 800d20a:	f000 b8d3 	b.w	800d3b4 <__retarget_lock_release_recursive>
 800d20e:	bf00      	nop
 800d210:	20004e49 	.word	0x20004e49

0800d214 <__sinit_lock_acquire>:
 800d214:	4801      	ldr	r0, [pc, #4]	; (800d21c <__sinit_lock_acquire+0x8>)
 800d216:	f000 b8cc 	b.w	800d3b2 <__retarget_lock_acquire_recursive>
 800d21a:	bf00      	nop
 800d21c:	20004e4a 	.word	0x20004e4a

0800d220 <__sinit_lock_release>:
 800d220:	4801      	ldr	r0, [pc, #4]	; (800d228 <__sinit_lock_release+0x8>)
 800d222:	f000 b8c7 	b.w	800d3b4 <__retarget_lock_release_recursive>
 800d226:	bf00      	nop
 800d228:	20004e4a 	.word	0x20004e4a

0800d22c <__sinit>:
 800d22c:	b510      	push	{r4, lr}
 800d22e:	4604      	mov	r4, r0
 800d230:	f7ff fff0 	bl	800d214 <__sinit_lock_acquire>
 800d234:	69a3      	ldr	r3, [r4, #24]
 800d236:	b11b      	cbz	r3, 800d240 <__sinit+0x14>
 800d238:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d23c:	f7ff bff0 	b.w	800d220 <__sinit_lock_release>
 800d240:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d244:	6523      	str	r3, [r4, #80]	; 0x50
 800d246:	4b13      	ldr	r3, [pc, #76]	; (800d294 <__sinit+0x68>)
 800d248:	4a13      	ldr	r2, [pc, #76]	; (800d298 <__sinit+0x6c>)
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	62a2      	str	r2, [r4, #40]	; 0x28
 800d24e:	42a3      	cmp	r3, r4
 800d250:	bf04      	itt	eq
 800d252:	2301      	moveq	r3, #1
 800d254:	61a3      	streq	r3, [r4, #24]
 800d256:	4620      	mov	r0, r4
 800d258:	f000 f820 	bl	800d29c <__sfp>
 800d25c:	6060      	str	r0, [r4, #4]
 800d25e:	4620      	mov	r0, r4
 800d260:	f000 f81c 	bl	800d29c <__sfp>
 800d264:	60a0      	str	r0, [r4, #8]
 800d266:	4620      	mov	r0, r4
 800d268:	f000 f818 	bl	800d29c <__sfp>
 800d26c:	2200      	movs	r2, #0
 800d26e:	60e0      	str	r0, [r4, #12]
 800d270:	2104      	movs	r1, #4
 800d272:	6860      	ldr	r0, [r4, #4]
 800d274:	f7ff ff82 	bl	800d17c <std>
 800d278:	68a0      	ldr	r0, [r4, #8]
 800d27a:	2201      	movs	r2, #1
 800d27c:	2109      	movs	r1, #9
 800d27e:	f7ff ff7d 	bl	800d17c <std>
 800d282:	68e0      	ldr	r0, [r4, #12]
 800d284:	2202      	movs	r2, #2
 800d286:	2112      	movs	r1, #18
 800d288:	f7ff ff78 	bl	800d17c <std>
 800d28c:	2301      	movs	r3, #1
 800d28e:	61a3      	str	r3, [r4, #24]
 800d290:	e7d2      	b.n	800d238 <__sinit+0xc>
 800d292:	bf00      	nop
 800d294:	080146dc 	.word	0x080146dc
 800d298:	0800d1c5 	.word	0x0800d1c5

0800d29c <__sfp>:
 800d29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d29e:	4607      	mov	r7, r0
 800d2a0:	f7ff ffac 	bl	800d1fc <__sfp_lock_acquire>
 800d2a4:	4b1e      	ldr	r3, [pc, #120]	; (800d320 <__sfp+0x84>)
 800d2a6:	681e      	ldr	r6, [r3, #0]
 800d2a8:	69b3      	ldr	r3, [r6, #24]
 800d2aa:	b913      	cbnz	r3, 800d2b2 <__sfp+0x16>
 800d2ac:	4630      	mov	r0, r6
 800d2ae:	f7ff ffbd 	bl	800d22c <__sinit>
 800d2b2:	3648      	adds	r6, #72	; 0x48
 800d2b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d2b8:	3b01      	subs	r3, #1
 800d2ba:	d503      	bpl.n	800d2c4 <__sfp+0x28>
 800d2bc:	6833      	ldr	r3, [r6, #0]
 800d2be:	b30b      	cbz	r3, 800d304 <__sfp+0x68>
 800d2c0:	6836      	ldr	r6, [r6, #0]
 800d2c2:	e7f7      	b.n	800d2b4 <__sfp+0x18>
 800d2c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d2c8:	b9d5      	cbnz	r5, 800d300 <__sfp+0x64>
 800d2ca:	4b16      	ldr	r3, [pc, #88]	; (800d324 <__sfp+0x88>)
 800d2cc:	60e3      	str	r3, [r4, #12]
 800d2ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d2d2:	6665      	str	r5, [r4, #100]	; 0x64
 800d2d4:	f000 f86c 	bl	800d3b0 <__retarget_lock_init_recursive>
 800d2d8:	f7ff ff96 	bl	800d208 <__sfp_lock_release>
 800d2dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d2e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d2e4:	6025      	str	r5, [r4, #0]
 800d2e6:	61a5      	str	r5, [r4, #24]
 800d2e8:	2208      	movs	r2, #8
 800d2ea:	4629      	mov	r1, r5
 800d2ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d2f0:	f000 f86f 	bl	800d3d2 <memset>
 800d2f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d2f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d2fc:	4620      	mov	r0, r4
 800d2fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d300:	3468      	adds	r4, #104	; 0x68
 800d302:	e7d9      	b.n	800d2b8 <__sfp+0x1c>
 800d304:	2104      	movs	r1, #4
 800d306:	4638      	mov	r0, r7
 800d308:	f7ff ff62 	bl	800d1d0 <__sfmoreglue>
 800d30c:	4604      	mov	r4, r0
 800d30e:	6030      	str	r0, [r6, #0]
 800d310:	2800      	cmp	r0, #0
 800d312:	d1d5      	bne.n	800d2c0 <__sfp+0x24>
 800d314:	f7ff ff78 	bl	800d208 <__sfp_lock_release>
 800d318:	230c      	movs	r3, #12
 800d31a:	603b      	str	r3, [r7, #0]
 800d31c:	e7ee      	b.n	800d2fc <__sfp+0x60>
 800d31e:	bf00      	nop
 800d320:	080146dc 	.word	0x080146dc
 800d324:	ffff0001 	.word	0xffff0001

0800d328 <_fwalk_reent>:
 800d328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d32c:	4606      	mov	r6, r0
 800d32e:	4688      	mov	r8, r1
 800d330:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d334:	2700      	movs	r7, #0
 800d336:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d33a:	f1b9 0901 	subs.w	r9, r9, #1
 800d33e:	d505      	bpl.n	800d34c <_fwalk_reent+0x24>
 800d340:	6824      	ldr	r4, [r4, #0]
 800d342:	2c00      	cmp	r4, #0
 800d344:	d1f7      	bne.n	800d336 <_fwalk_reent+0xe>
 800d346:	4638      	mov	r0, r7
 800d348:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d34c:	89ab      	ldrh	r3, [r5, #12]
 800d34e:	2b01      	cmp	r3, #1
 800d350:	d907      	bls.n	800d362 <_fwalk_reent+0x3a>
 800d352:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d356:	3301      	adds	r3, #1
 800d358:	d003      	beq.n	800d362 <_fwalk_reent+0x3a>
 800d35a:	4629      	mov	r1, r5
 800d35c:	4630      	mov	r0, r6
 800d35e:	47c0      	blx	r8
 800d360:	4307      	orrs	r7, r0
 800d362:	3568      	adds	r5, #104	; 0x68
 800d364:	e7e9      	b.n	800d33a <_fwalk_reent+0x12>
	...

0800d368 <__libc_init_array>:
 800d368:	b570      	push	{r4, r5, r6, lr}
 800d36a:	4d0d      	ldr	r5, [pc, #52]	; (800d3a0 <__libc_init_array+0x38>)
 800d36c:	4c0d      	ldr	r4, [pc, #52]	; (800d3a4 <__libc_init_array+0x3c>)
 800d36e:	1b64      	subs	r4, r4, r5
 800d370:	10a4      	asrs	r4, r4, #2
 800d372:	2600      	movs	r6, #0
 800d374:	42a6      	cmp	r6, r4
 800d376:	d109      	bne.n	800d38c <__libc_init_array+0x24>
 800d378:	4d0b      	ldr	r5, [pc, #44]	; (800d3a8 <__libc_init_array+0x40>)
 800d37a:	4c0c      	ldr	r4, [pc, #48]	; (800d3ac <__libc_init_array+0x44>)
 800d37c:	f005 fb22 	bl	80129c4 <_init>
 800d380:	1b64      	subs	r4, r4, r5
 800d382:	10a4      	asrs	r4, r4, #2
 800d384:	2600      	movs	r6, #0
 800d386:	42a6      	cmp	r6, r4
 800d388:	d105      	bne.n	800d396 <__libc_init_array+0x2e>
 800d38a:	bd70      	pop	{r4, r5, r6, pc}
 800d38c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d390:	4798      	blx	r3
 800d392:	3601      	adds	r6, #1
 800d394:	e7ee      	b.n	800d374 <__libc_init_array+0xc>
 800d396:	f855 3b04 	ldr.w	r3, [r5], #4
 800d39a:	4798      	blx	r3
 800d39c:	3601      	adds	r6, #1
 800d39e:	e7f2      	b.n	800d386 <__libc_init_array+0x1e>
 800d3a0:	08014b60 	.word	0x08014b60
 800d3a4:	08014b60 	.word	0x08014b60
 800d3a8:	08014b60 	.word	0x08014b60
 800d3ac:	08014b64 	.word	0x08014b64

0800d3b0 <__retarget_lock_init_recursive>:
 800d3b0:	4770      	bx	lr

0800d3b2 <__retarget_lock_acquire_recursive>:
 800d3b2:	4770      	bx	lr

0800d3b4 <__retarget_lock_release_recursive>:
 800d3b4:	4770      	bx	lr

0800d3b6 <memcpy>:
 800d3b6:	440a      	add	r2, r1
 800d3b8:	4291      	cmp	r1, r2
 800d3ba:	f100 33ff 	add.w	r3, r0, #4294967295
 800d3be:	d100      	bne.n	800d3c2 <memcpy+0xc>
 800d3c0:	4770      	bx	lr
 800d3c2:	b510      	push	{r4, lr}
 800d3c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d3c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d3cc:	4291      	cmp	r1, r2
 800d3ce:	d1f9      	bne.n	800d3c4 <memcpy+0xe>
 800d3d0:	bd10      	pop	{r4, pc}

0800d3d2 <memset>:
 800d3d2:	4402      	add	r2, r0
 800d3d4:	4603      	mov	r3, r0
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	d100      	bne.n	800d3dc <memset+0xa>
 800d3da:	4770      	bx	lr
 800d3dc:	f803 1b01 	strb.w	r1, [r3], #1
 800d3e0:	e7f9      	b.n	800d3d6 <memset+0x4>
	...

0800d3e4 <sbrk_aligned>:
 800d3e4:	b570      	push	{r4, r5, r6, lr}
 800d3e6:	4e0e      	ldr	r6, [pc, #56]	; (800d420 <sbrk_aligned+0x3c>)
 800d3e8:	460c      	mov	r4, r1
 800d3ea:	6831      	ldr	r1, [r6, #0]
 800d3ec:	4605      	mov	r5, r0
 800d3ee:	b911      	cbnz	r1, 800d3f6 <sbrk_aligned+0x12>
 800d3f0:	f000 ff70 	bl	800e2d4 <_sbrk_r>
 800d3f4:	6030      	str	r0, [r6, #0]
 800d3f6:	4621      	mov	r1, r4
 800d3f8:	4628      	mov	r0, r5
 800d3fa:	f000 ff6b 	bl	800e2d4 <_sbrk_r>
 800d3fe:	1c43      	adds	r3, r0, #1
 800d400:	d00a      	beq.n	800d418 <sbrk_aligned+0x34>
 800d402:	1cc4      	adds	r4, r0, #3
 800d404:	f024 0403 	bic.w	r4, r4, #3
 800d408:	42a0      	cmp	r0, r4
 800d40a:	d007      	beq.n	800d41c <sbrk_aligned+0x38>
 800d40c:	1a21      	subs	r1, r4, r0
 800d40e:	4628      	mov	r0, r5
 800d410:	f000 ff60 	bl	800e2d4 <_sbrk_r>
 800d414:	3001      	adds	r0, #1
 800d416:	d101      	bne.n	800d41c <sbrk_aligned+0x38>
 800d418:	f04f 34ff 	mov.w	r4, #4294967295
 800d41c:	4620      	mov	r0, r4
 800d41e:	bd70      	pop	{r4, r5, r6, pc}
 800d420:	20004e50 	.word	0x20004e50

0800d424 <_malloc_r>:
 800d424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d428:	1ccd      	adds	r5, r1, #3
 800d42a:	f025 0503 	bic.w	r5, r5, #3
 800d42e:	3508      	adds	r5, #8
 800d430:	2d0c      	cmp	r5, #12
 800d432:	bf38      	it	cc
 800d434:	250c      	movcc	r5, #12
 800d436:	2d00      	cmp	r5, #0
 800d438:	4607      	mov	r7, r0
 800d43a:	db01      	blt.n	800d440 <_malloc_r+0x1c>
 800d43c:	42a9      	cmp	r1, r5
 800d43e:	d905      	bls.n	800d44c <_malloc_r+0x28>
 800d440:	230c      	movs	r3, #12
 800d442:	603b      	str	r3, [r7, #0]
 800d444:	2600      	movs	r6, #0
 800d446:	4630      	mov	r0, r6
 800d448:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d44c:	4e2e      	ldr	r6, [pc, #184]	; (800d508 <_malloc_r+0xe4>)
 800d44e:	f003 f967 	bl	8010720 <__malloc_lock>
 800d452:	6833      	ldr	r3, [r6, #0]
 800d454:	461c      	mov	r4, r3
 800d456:	bb34      	cbnz	r4, 800d4a6 <_malloc_r+0x82>
 800d458:	4629      	mov	r1, r5
 800d45a:	4638      	mov	r0, r7
 800d45c:	f7ff ffc2 	bl	800d3e4 <sbrk_aligned>
 800d460:	1c43      	adds	r3, r0, #1
 800d462:	4604      	mov	r4, r0
 800d464:	d14d      	bne.n	800d502 <_malloc_r+0xde>
 800d466:	6834      	ldr	r4, [r6, #0]
 800d468:	4626      	mov	r6, r4
 800d46a:	2e00      	cmp	r6, #0
 800d46c:	d140      	bne.n	800d4f0 <_malloc_r+0xcc>
 800d46e:	6823      	ldr	r3, [r4, #0]
 800d470:	4631      	mov	r1, r6
 800d472:	4638      	mov	r0, r7
 800d474:	eb04 0803 	add.w	r8, r4, r3
 800d478:	f000 ff2c 	bl	800e2d4 <_sbrk_r>
 800d47c:	4580      	cmp	r8, r0
 800d47e:	d13a      	bne.n	800d4f6 <_malloc_r+0xd2>
 800d480:	6821      	ldr	r1, [r4, #0]
 800d482:	3503      	adds	r5, #3
 800d484:	1a6d      	subs	r5, r5, r1
 800d486:	f025 0503 	bic.w	r5, r5, #3
 800d48a:	3508      	adds	r5, #8
 800d48c:	2d0c      	cmp	r5, #12
 800d48e:	bf38      	it	cc
 800d490:	250c      	movcc	r5, #12
 800d492:	4629      	mov	r1, r5
 800d494:	4638      	mov	r0, r7
 800d496:	f7ff ffa5 	bl	800d3e4 <sbrk_aligned>
 800d49a:	3001      	adds	r0, #1
 800d49c:	d02b      	beq.n	800d4f6 <_malloc_r+0xd2>
 800d49e:	6823      	ldr	r3, [r4, #0]
 800d4a0:	442b      	add	r3, r5
 800d4a2:	6023      	str	r3, [r4, #0]
 800d4a4:	e00e      	b.n	800d4c4 <_malloc_r+0xa0>
 800d4a6:	6822      	ldr	r2, [r4, #0]
 800d4a8:	1b52      	subs	r2, r2, r5
 800d4aa:	d41e      	bmi.n	800d4ea <_malloc_r+0xc6>
 800d4ac:	2a0b      	cmp	r2, #11
 800d4ae:	d916      	bls.n	800d4de <_malloc_r+0xba>
 800d4b0:	1961      	adds	r1, r4, r5
 800d4b2:	42a3      	cmp	r3, r4
 800d4b4:	6025      	str	r5, [r4, #0]
 800d4b6:	bf18      	it	ne
 800d4b8:	6059      	strne	r1, [r3, #4]
 800d4ba:	6863      	ldr	r3, [r4, #4]
 800d4bc:	bf08      	it	eq
 800d4be:	6031      	streq	r1, [r6, #0]
 800d4c0:	5162      	str	r2, [r4, r5]
 800d4c2:	604b      	str	r3, [r1, #4]
 800d4c4:	4638      	mov	r0, r7
 800d4c6:	f104 060b 	add.w	r6, r4, #11
 800d4ca:	f003 f92f 	bl	801072c <__malloc_unlock>
 800d4ce:	f026 0607 	bic.w	r6, r6, #7
 800d4d2:	1d23      	adds	r3, r4, #4
 800d4d4:	1af2      	subs	r2, r6, r3
 800d4d6:	d0b6      	beq.n	800d446 <_malloc_r+0x22>
 800d4d8:	1b9b      	subs	r3, r3, r6
 800d4da:	50a3      	str	r3, [r4, r2]
 800d4dc:	e7b3      	b.n	800d446 <_malloc_r+0x22>
 800d4de:	6862      	ldr	r2, [r4, #4]
 800d4e0:	42a3      	cmp	r3, r4
 800d4e2:	bf0c      	ite	eq
 800d4e4:	6032      	streq	r2, [r6, #0]
 800d4e6:	605a      	strne	r2, [r3, #4]
 800d4e8:	e7ec      	b.n	800d4c4 <_malloc_r+0xa0>
 800d4ea:	4623      	mov	r3, r4
 800d4ec:	6864      	ldr	r4, [r4, #4]
 800d4ee:	e7b2      	b.n	800d456 <_malloc_r+0x32>
 800d4f0:	4634      	mov	r4, r6
 800d4f2:	6876      	ldr	r6, [r6, #4]
 800d4f4:	e7b9      	b.n	800d46a <_malloc_r+0x46>
 800d4f6:	230c      	movs	r3, #12
 800d4f8:	603b      	str	r3, [r7, #0]
 800d4fa:	4638      	mov	r0, r7
 800d4fc:	f003 f916 	bl	801072c <__malloc_unlock>
 800d500:	e7a1      	b.n	800d446 <_malloc_r+0x22>
 800d502:	6025      	str	r5, [r4, #0]
 800d504:	e7de      	b.n	800d4c4 <_malloc_r+0xa0>
 800d506:	bf00      	nop
 800d508:	20004e4c 	.word	0x20004e4c

0800d50c <__cvt>:
 800d50c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d510:	ec55 4b10 	vmov	r4, r5, d0
 800d514:	2d00      	cmp	r5, #0
 800d516:	460e      	mov	r6, r1
 800d518:	4619      	mov	r1, r3
 800d51a:	462b      	mov	r3, r5
 800d51c:	bfbb      	ittet	lt
 800d51e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d522:	461d      	movlt	r5, r3
 800d524:	2300      	movge	r3, #0
 800d526:	232d      	movlt	r3, #45	; 0x2d
 800d528:	700b      	strb	r3, [r1, #0]
 800d52a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d52c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d530:	4691      	mov	r9, r2
 800d532:	f023 0820 	bic.w	r8, r3, #32
 800d536:	bfbc      	itt	lt
 800d538:	4622      	movlt	r2, r4
 800d53a:	4614      	movlt	r4, r2
 800d53c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d540:	d005      	beq.n	800d54e <__cvt+0x42>
 800d542:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d546:	d100      	bne.n	800d54a <__cvt+0x3e>
 800d548:	3601      	adds	r6, #1
 800d54a:	2102      	movs	r1, #2
 800d54c:	e000      	b.n	800d550 <__cvt+0x44>
 800d54e:	2103      	movs	r1, #3
 800d550:	ab03      	add	r3, sp, #12
 800d552:	9301      	str	r3, [sp, #4]
 800d554:	ab02      	add	r3, sp, #8
 800d556:	9300      	str	r3, [sp, #0]
 800d558:	ec45 4b10 	vmov	d0, r4, r5
 800d55c:	4653      	mov	r3, sl
 800d55e:	4632      	mov	r2, r6
 800d560:	f001 fe8e 	bl	800f280 <_dtoa_r>
 800d564:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d568:	4607      	mov	r7, r0
 800d56a:	d102      	bne.n	800d572 <__cvt+0x66>
 800d56c:	f019 0f01 	tst.w	r9, #1
 800d570:	d022      	beq.n	800d5b8 <__cvt+0xac>
 800d572:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d576:	eb07 0906 	add.w	r9, r7, r6
 800d57a:	d110      	bne.n	800d59e <__cvt+0x92>
 800d57c:	783b      	ldrb	r3, [r7, #0]
 800d57e:	2b30      	cmp	r3, #48	; 0x30
 800d580:	d10a      	bne.n	800d598 <__cvt+0x8c>
 800d582:	2200      	movs	r2, #0
 800d584:	2300      	movs	r3, #0
 800d586:	4620      	mov	r0, r4
 800d588:	4629      	mov	r1, r5
 800d58a:	f7f3 faa5 	bl	8000ad8 <__aeabi_dcmpeq>
 800d58e:	b918      	cbnz	r0, 800d598 <__cvt+0x8c>
 800d590:	f1c6 0601 	rsb	r6, r6, #1
 800d594:	f8ca 6000 	str.w	r6, [sl]
 800d598:	f8da 3000 	ldr.w	r3, [sl]
 800d59c:	4499      	add	r9, r3
 800d59e:	2200      	movs	r2, #0
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	4620      	mov	r0, r4
 800d5a4:	4629      	mov	r1, r5
 800d5a6:	f7f3 fa97 	bl	8000ad8 <__aeabi_dcmpeq>
 800d5aa:	b108      	cbz	r0, 800d5b0 <__cvt+0xa4>
 800d5ac:	f8cd 900c 	str.w	r9, [sp, #12]
 800d5b0:	2230      	movs	r2, #48	; 0x30
 800d5b2:	9b03      	ldr	r3, [sp, #12]
 800d5b4:	454b      	cmp	r3, r9
 800d5b6:	d307      	bcc.n	800d5c8 <__cvt+0xbc>
 800d5b8:	9b03      	ldr	r3, [sp, #12]
 800d5ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d5bc:	1bdb      	subs	r3, r3, r7
 800d5be:	4638      	mov	r0, r7
 800d5c0:	6013      	str	r3, [r2, #0]
 800d5c2:	b004      	add	sp, #16
 800d5c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5c8:	1c59      	adds	r1, r3, #1
 800d5ca:	9103      	str	r1, [sp, #12]
 800d5cc:	701a      	strb	r2, [r3, #0]
 800d5ce:	e7f0      	b.n	800d5b2 <__cvt+0xa6>

0800d5d0 <__exponent>:
 800d5d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5d2:	4603      	mov	r3, r0
 800d5d4:	2900      	cmp	r1, #0
 800d5d6:	bfb8      	it	lt
 800d5d8:	4249      	neglt	r1, r1
 800d5da:	f803 2b02 	strb.w	r2, [r3], #2
 800d5de:	bfb4      	ite	lt
 800d5e0:	222d      	movlt	r2, #45	; 0x2d
 800d5e2:	222b      	movge	r2, #43	; 0x2b
 800d5e4:	2909      	cmp	r1, #9
 800d5e6:	7042      	strb	r2, [r0, #1]
 800d5e8:	dd2a      	ble.n	800d640 <__exponent+0x70>
 800d5ea:	f10d 0407 	add.w	r4, sp, #7
 800d5ee:	46a4      	mov	ip, r4
 800d5f0:	270a      	movs	r7, #10
 800d5f2:	46a6      	mov	lr, r4
 800d5f4:	460a      	mov	r2, r1
 800d5f6:	fb91 f6f7 	sdiv	r6, r1, r7
 800d5fa:	fb07 1516 	mls	r5, r7, r6, r1
 800d5fe:	3530      	adds	r5, #48	; 0x30
 800d600:	2a63      	cmp	r2, #99	; 0x63
 800d602:	f104 34ff 	add.w	r4, r4, #4294967295
 800d606:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d60a:	4631      	mov	r1, r6
 800d60c:	dcf1      	bgt.n	800d5f2 <__exponent+0x22>
 800d60e:	3130      	adds	r1, #48	; 0x30
 800d610:	f1ae 0502 	sub.w	r5, lr, #2
 800d614:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d618:	1c44      	adds	r4, r0, #1
 800d61a:	4629      	mov	r1, r5
 800d61c:	4561      	cmp	r1, ip
 800d61e:	d30a      	bcc.n	800d636 <__exponent+0x66>
 800d620:	f10d 0209 	add.w	r2, sp, #9
 800d624:	eba2 020e 	sub.w	r2, r2, lr
 800d628:	4565      	cmp	r5, ip
 800d62a:	bf88      	it	hi
 800d62c:	2200      	movhi	r2, #0
 800d62e:	4413      	add	r3, r2
 800d630:	1a18      	subs	r0, r3, r0
 800d632:	b003      	add	sp, #12
 800d634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d636:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d63a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d63e:	e7ed      	b.n	800d61c <__exponent+0x4c>
 800d640:	2330      	movs	r3, #48	; 0x30
 800d642:	3130      	adds	r1, #48	; 0x30
 800d644:	7083      	strb	r3, [r0, #2]
 800d646:	70c1      	strb	r1, [r0, #3]
 800d648:	1d03      	adds	r3, r0, #4
 800d64a:	e7f1      	b.n	800d630 <__exponent+0x60>

0800d64c <_printf_float>:
 800d64c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d650:	ed2d 8b02 	vpush	{d8}
 800d654:	b08d      	sub	sp, #52	; 0x34
 800d656:	460c      	mov	r4, r1
 800d658:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d65c:	4616      	mov	r6, r2
 800d65e:	461f      	mov	r7, r3
 800d660:	4605      	mov	r5, r0
 800d662:	f003 f82d 	bl	80106c0 <_localeconv_r>
 800d666:	f8d0 a000 	ldr.w	sl, [r0]
 800d66a:	4650      	mov	r0, sl
 800d66c:	f7f2 fdb8 	bl	80001e0 <strlen>
 800d670:	2300      	movs	r3, #0
 800d672:	930a      	str	r3, [sp, #40]	; 0x28
 800d674:	6823      	ldr	r3, [r4, #0]
 800d676:	9305      	str	r3, [sp, #20]
 800d678:	f8d8 3000 	ldr.w	r3, [r8]
 800d67c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d680:	3307      	adds	r3, #7
 800d682:	f023 0307 	bic.w	r3, r3, #7
 800d686:	f103 0208 	add.w	r2, r3, #8
 800d68a:	f8c8 2000 	str.w	r2, [r8]
 800d68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d692:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d696:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d69a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d69e:	9307      	str	r3, [sp, #28]
 800d6a0:	f8cd 8018 	str.w	r8, [sp, #24]
 800d6a4:	ee08 0a10 	vmov	s16, r0
 800d6a8:	4b9f      	ldr	r3, [pc, #636]	; (800d928 <_printf_float+0x2dc>)
 800d6aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d6ae:	f04f 32ff 	mov.w	r2, #4294967295
 800d6b2:	f7f3 fa43 	bl	8000b3c <__aeabi_dcmpun>
 800d6b6:	bb88      	cbnz	r0, 800d71c <_printf_float+0xd0>
 800d6b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d6bc:	4b9a      	ldr	r3, [pc, #616]	; (800d928 <_printf_float+0x2dc>)
 800d6be:	f04f 32ff 	mov.w	r2, #4294967295
 800d6c2:	f7f3 fa1d 	bl	8000b00 <__aeabi_dcmple>
 800d6c6:	bb48      	cbnz	r0, 800d71c <_printf_float+0xd0>
 800d6c8:	2200      	movs	r2, #0
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	4640      	mov	r0, r8
 800d6ce:	4649      	mov	r1, r9
 800d6d0:	f7f3 fa0c 	bl	8000aec <__aeabi_dcmplt>
 800d6d4:	b110      	cbz	r0, 800d6dc <_printf_float+0x90>
 800d6d6:	232d      	movs	r3, #45	; 0x2d
 800d6d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d6dc:	4b93      	ldr	r3, [pc, #588]	; (800d92c <_printf_float+0x2e0>)
 800d6de:	4894      	ldr	r0, [pc, #592]	; (800d930 <_printf_float+0x2e4>)
 800d6e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d6e4:	bf94      	ite	ls
 800d6e6:	4698      	movls	r8, r3
 800d6e8:	4680      	movhi	r8, r0
 800d6ea:	2303      	movs	r3, #3
 800d6ec:	6123      	str	r3, [r4, #16]
 800d6ee:	9b05      	ldr	r3, [sp, #20]
 800d6f0:	f023 0204 	bic.w	r2, r3, #4
 800d6f4:	6022      	str	r2, [r4, #0]
 800d6f6:	f04f 0900 	mov.w	r9, #0
 800d6fa:	9700      	str	r7, [sp, #0]
 800d6fc:	4633      	mov	r3, r6
 800d6fe:	aa0b      	add	r2, sp, #44	; 0x2c
 800d700:	4621      	mov	r1, r4
 800d702:	4628      	mov	r0, r5
 800d704:	f000 f9d8 	bl	800dab8 <_printf_common>
 800d708:	3001      	adds	r0, #1
 800d70a:	f040 8090 	bne.w	800d82e <_printf_float+0x1e2>
 800d70e:	f04f 30ff 	mov.w	r0, #4294967295
 800d712:	b00d      	add	sp, #52	; 0x34
 800d714:	ecbd 8b02 	vpop	{d8}
 800d718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d71c:	4642      	mov	r2, r8
 800d71e:	464b      	mov	r3, r9
 800d720:	4640      	mov	r0, r8
 800d722:	4649      	mov	r1, r9
 800d724:	f7f3 fa0a 	bl	8000b3c <__aeabi_dcmpun>
 800d728:	b140      	cbz	r0, 800d73c <_printf_float+0xf0>
 800d72a:	464b      	mov	r3, r9
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	bfbc      	itt	lt
 800d730:	232d      	movlt	r3, #45	; 0x2d
 800d732:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d736:	487f      	ldr	r0, [pc, #508]	; (800d934 <_printf_float+0x2e8>)
 800d738:	4b7f      	ldr	r3, [pc, #508]	; (800d938 <_printf_float+0x2ec>)
 800d73a:	e7d1      	b.n	800d6e0 <_printf_float+0x94>
 800d73c:	6863      	ldr	r3, [r4, #4]
 800d73e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d742:	9206      	str	r2, [sp, #24]
 800d744:	1c5a      	adds	r2, r3, #1
 800d746:	d13f      	bne.n	800d7c8 <_printf_float+0x17c>
 800d748:	2306      	movs	r3, #6
 800d74a:	6063      	str	r3, [r4, #4]
 800d74c:	9b05      	ldr	r3, [sp, #20]
 800d74e:	6861      	ldr	r1, [r4, #4]
 800d750:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d754:	2300      	movs	r3, #0
 800d756:	9303      	str	r3, [sp, #12]
 800d758:	ab0a      	add	r3, sp, #40	; 0x28
 800d75a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d75e:	ab09      	add	r3, sp, #36	; 0x24
 800d760:	ec49 8b10 	vmov	d0, r8, r9
 800d764:	9300      	str	r3, [sp, #0]
 800d766:	6022      	str	r2, [r4, #0]
 800d768:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d76c:	4628      	mov	r0, r5
 800d76e:	f7ff fecd 	bl	800d50c <__cvt>
 800d772:	9b06      	ldr	r3, [sp, #24]
 800d774:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d776:	2b47      	cmp	r3, #71	; 0x47
 800d778:	4680      	mov	r8, r0
 800d77a:	d108      	bne.n	800d78e <_printf_float+0x142>
 800d77c:	1cc8      	adds	r0, r1, #3
 800d77e:	db02      	blt.n	800d786 <_printf_float+0x13a>
 800d780:	6863      	ldr	r3, [r4, #4]
 800d782:	4299      	cmp	r1, r3
 800d784:	dd41      	ble.n	800d80a <_printf_float+0x1be>
 800d786:	f1ab 0b02 	sub.w	fp, fp, #2
 800d78a:	fa5f fb8b 	uxtb.w	fp, fp
 800d78e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d792:	d820      	bhi.n	800d7d6 <_printf_float+0x18a>
 800d794:	3901      	subs	r1, #1
 800d796:	465a      	mov	r2, fp
 800d798:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d79c:	9109      	str	r1, [sp, #36]	; 0x24
 800d79e:	f7ff ff17 	bl	800d5d0 <__exponent>
 800d7a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d7a4:	1813      	adds	r3, r2, r0
 800d7a6:	2a01      	cmp	r2, #1
 800d7a8:	4681      	mov	r9, r0
 800d7aa:	6123      	str	r3, [r4, #16]
 800d7ac:	dc02      	bgt.n	800d7b4 <_printf_float+0x168>
 800d7ae:	6822      	ldr	r2, [r4, #0]
 800d7b0:	07d2      	lsls	r2, r2, #31
 800d7b2:	d501      	bpl.n	800d7b8 <_printf_float+0x16c>
 800d7b4:	3301      	adds	r3, #1
 800d7b6:	6123      	str	r3, [r4, #16]
 800d7b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d09c      	beq.n	800d6fa <_printf_float+0xae>
 800d7c0:	232d      	movs	r3, #45	; 0x2d
 800d7c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d7c6:	e798      	b.n	800d6fa <_printf_float+0xae>
 800d7c8:	9a06      	ldr	r2, [sp, #24]
 800d7ca:	2a47      	cmp	r2, #71	; 0x47
 800d7cc:	d1be      	bne.n	800d74c <_printf_float+0x100>
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d1bc      	bne.n	800d74c <_printf_float+0x100>
 800d7d2:	2301      	movs	r3, #1
 800d7d4:	e7b9      	b.n	800d74a <_printf_float+0xfe>
 800d7d6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d7da:	d118      	bne.n	800d80e <_printf_float+0x1c2>
 800d7dc:	2900      	cmp	r1, #0
 800d7de:	6863      	ldr	r3, [r4, #4]
 800d7e0:	dd0b      	ble.n	800d7fa <_printf_float+0x1ae>
 800d7e2:	6121      	str	r1, [r4, #16]
 800d7e4:	b913      	cbnz	r3, 800d7ec <_printf_float+0x1a0>
 800d7e6:	6822      	ldr	r2, [r4, #0]
 800d7e8:	07d0      	lsls	r0, r2, #31
 800d7ea:	d502      	bpl.n	800d7f2 <_printf_float+0x1a6>
 800d7ec:	3301      	adds	r3, #1
 800d7ee:	440b      	add	r3, r1
 800d7f0:	6123      	str	r3, [r4, #16]
 800d7f2:	65a1      	str	r1, [r4, #88]	; 0x58
 800d7f4:	f04f 0900 	mov.w	r9, #0
 800d7f8:	e7de      	b.n	800d7b8 <_printf_float+0x16c>
 800d7fa:	b913      	cbnz	r3, 800d802 <_printf_float+0x1b6>
 800d7fc:	6822      	ldr	r2, [r4, #0]
 800d7fe:	07d2      	lsls	r2, r2, #31
 800d800:	d501      	bpl.n	800d806 <_printf_float+0x1ba>
 800d802:	3302      	adds	r3, #2
 800d804:	e7f4      	b.n	800d7f0 <_printf_float+0x1a4>
 800d806:	2301      	movs	r3, #1
 800d808:	e7f2      	b.n	800d7f0 <_printf_float+0x1a4>
 800d80a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d80e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d810:	4299      	cmp	r1, r3
 800d812:	db05      	blt.n	800d820 <_printf_float+0x1d4>
 800d814:	6823      	ldr	r3, [r4, #0]
 800d816:	6121      	str	r1, [r4, #16]
 800d818:	07d8      	lsls	r0, r3, #31
 800d81a:	d5ea      	bpl.n	800d7f2 <_printf_float+0x1a6>
 800d81c:	1c4b      	adds	r3, r1, #1
 800d81e:	e7e7      	b.n	800d7f0 <_printf_float+0x1a4>
 800d820:	2900      	cmp	r1, #0
 800d822:	bfd4      	ite	le
 800d824:	f1c1 0202 	rsble	r2, r1, #2
 800d828:	2201      	movgt	r2, #1
 800d82a:	4413      	add	r3, r2
 800d82c:	e7e0      	b.n	800d7f0 <_printf_float+0x1a4>
 800d82e:	6823      	ldr	r3, [r4, #0]
 800d830:	055a      	lsls	r2, r3, #21
 800d832:	d407      	bmi.n	800d844 <_printf_float+0x1f8>
 800d834:	6923      	ldr	r3, [r4, #16]
 800d836:	4642      	mov	r2, r8
 800d838:	4631      	mov	r1, r6
 800d83a:	4628      	mov	r0, r5
 800d83c:	47b8      	blx	r7
 800d83e:	3001      	adds	r0, #1
 800d840:	d12c      	bne.n	800d89c <_printf_float+0x250>
 800d842:	e764      	b.n	800d70e <_printf_float+0xc2>
 800d844:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d848:	f240 80e0 	bls.w	800da0c <_printf_float+0x3c0>
 800d84c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d850:	2200      	movs	r2, #0
 800d852:	2300      	movs	r3, #0
 800d854:	f7f3 f940 	bl	8000ad8 <__aeabi_dcmpeq>
 800d858:	2800      	cmp	r0, #0
 800d85a:	d034      	beq.n	800d8c6 <_printf_float+0x27a>
 800d85c:	4a37      	ldr	r2, [pc, #220]	; (800d93c <_printf_float+0x2f0>)
 800d85e:	2301      	movs	r3, #1
 800d860:	4631      	mov	r1, r6
 800d862:	4628      	mov	r0, r5
 800d864:	47b8      	blx	r7
 800d866:	3001      	adds	r0, #1
 800d868:	f43f af51 	beq.w	800d70e <_printf_float+0xc2>
 800d86c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d870:	429a      	cmp	r2, r3
 800d872:	db02      	blt.n	800d87a <_printf_float+0x22e>
 800d874:	6823      	ldr	r3, [r4, #0]
 800d876:	07d8      	lsls	r0, r3, #31
 800d878:	d510      	bpl.n	800d89c <_printf_float+0x250>
 800d87a:	ee18 3a10 	vmov	r3, s16
 800d87e:	4652      	mov	r2, sl
 800d880:	4631      	mov	r1, r6
 800d882:	4628      	mov	r0, r5
 800d884:	47b8      	blx	r7
 800d886:	3001      	adds	r0, #1
 800d888:	f43f af41 	beq.w	800d70e <_printf_float+0xc2>
 800d88c:	f04f 0800 	mov.w	r8, #0
 800d890:	f104 091a 	add.w	r9, r4, #26
 800d894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d896:	3b01      	subs	r3, #1
 800d898:	4543      	cmp	r3, r8
 800d89a:	dc09      	bgt.n	800d8b0 <_printf_float+0x264>
 800d89c:	6823      	ldr	r3, [r4, #0]
 800d89e:	079b      	lsls	r3, r3, #30
 800d8a0:	f100 8105 	bmi.w	800daae <_printf_float+0x462>
 800d8a4:	68e0      	ldr	r0, [r4, #12]
 800d8a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d8a8:	4298      	cmp	r0, r3
 800d8aa:	bfb8      	it	lt
 800d8ac:	4618      	movlt	r0, r3
 800d8ae:	e730      	b.n	800d712 <_printf_float+0xc6>
 800d8b0:	2301      	movs	r3, #1
 800d8b2:	464a      	mov	r2, r9
 800d8b4:	4631      	mov	r1, r6
 800d8b6:	4628      	mov	r0, r5
 800d8b8:	47b8      	blx	r7
 800d8ba:	3001      	adds	r0, #1
 800d8bc:	f43f af27 	beq.w	800d70e <_printf_float+0xc2>
 800d8c0:	f108 0801 	add.w	r8, r8, #1
 800d8c4:	e7e6      	b.n	800d894 <_printf_float+0x248>
 800d8c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	dc39      	bgt.n	800d940 <_printf_float+0x2f4>
 800d8cc:	4a1b      	ldr	r2, [pc, #108]	; (800d93c <_printf_float+0x2f0>)
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	4631      	mov	r1, r6
 800d8d2:	4628      	mov	r0, r5
 800d8d4:	47b8      	blx	r7
 800d8d6:	3001      	adds	r0, #1
 800d8d8:	f43f af19 	beq.w	800d70e <_printf_float+0xc2>
 800d8dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d8e0:	4313      	orrs	r3, r2
 800d8e2:	d102      	bne.n	800d8ea <_printf_float+0x29e>
 800d8e4:	6823      	ldr	r3, [r4, #0]
 800d8e6:	07d9      	lsls	r1, r3, #31
 800d8e8:	d5d8      	bpl.n	800d89c <_printf_float+0x250>
 800d8ea:	ee18 3a10 	vmov	r3, s16
 800d8ee:	4652      	mov	r2, sl
 800d8f0:	4631      	mov	r1, r6
 800d8f2:	4628      	mov	r0, r5
 800d8f4:	47b8      	blx	r7
 800d8f6:	3001      	adds	r0, #1
 800d8f8:	f43f af09 	beq.w	800d70e <_printf_float+0xc2>
 800d8fc:	f04f 0900 	mov.w	r9, #0
 800d900:	f104 0a1a 	add.w	sl, r4, #26
 800d904:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d906:	425b      	negs	r3, r3
 800d908:	454b      	cmp	r3, r9
 800d90a:	dc01      	bgt.n	800d910 <_printf_float+0x2c4>
 800d90c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d90e:	e792      	b.n	800d836 <_printf_float+0x1ea>
 800d910:	2301      	movs	r3, #1
 800d912:	4652      	mov	r2, sl
 800d914:	4631      	mov	r1, r6
 800d916:	4628      	mov	r0, r5
 800d918:	47b8      	blx	r7
 800d91a:	3001      	adds	r0, #1
 800d91c:	f43f aef7 	beq.w	800d70e <_printf_float+0xc2>
 800d920:	f109 0901 	add.w	r9, r9, #1
 800d924:	e7ee      	b.n	800d904 <_printf_float+0x2b8>
 800d926:	bf00      	nop
 800d928:	7fefffff 	.word	0x7fefffff
 800d92c:	080146e0 	.word	0x080146e0
 800d930:	080146e4 	.word	0x080146e4
 800d934:	080146ec 	.word	0x080146ec
 800d938:	080146e8 	.word	0x080146e8
 800d93c:	080146f0 	.word	0x080146f0
 800d940:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d942:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d944:	429a      	cmp	r2, r3
 800d946:	bfa8      	it	ge
 800d948:	461a      	movge	r2, r3
 800d94a:	2a00      	cmp	r2, #0
 800d94c:	4691      	mov	r9, r2
 800d94e:	dc37      	bgt.n	800d9c0 <_printf_float+0x374>
 800d950:	f04f 0b00 	mov.w	fp, #0
 800d954:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d958:	f104 021a 	add.w	r2, r4, #26
 800d95c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d95e:	9305      	str	r3, [sp, #20]
 800d960:	eba3 0309 	sub.w	r3, r3, r9
 800d964:	455b      	cmp	r3, fp
 800d966:	dc33      	bgt.n	800d9d0 <_printf_float+0x384>
 800d968:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d96c:	429a      	cmp	r2, r3
 800d96e:	db3b      	blt.n	800d9e8 <_printf_float+0x39c>
 800d970:	6823      	ldr	r3, [r4, #0]
 800d972:	07da      	lsls	r2, r3, #31
 800d974:	d438      	bmi.n	800d9e8 <_printf_float+0x39c>
 800d976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d978:	9a05      	ldr	r2, [sp, #20]
 800d97a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d97c:	1a9a      	subs	r2, r3, r2
 800d97e:	eba3 0901 	sub.w	r9, r3, r1
 800d982:	4591      	cmp	r9, r2
 800d984:	bfa8      	it	ge
 800d986:	4691      	movge	r9, r2
 800d988:	f1b9 0f00 	cmp.w	r9, #0
 800d98c:	dc35      	bgt.n	800d9fa <_printf_float+0x3ae>
 800d98e:	f04f 0800 	mov.w	r8, #0
 800d992:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d996:	f104 0a1a 	add.w	sl, r4, #26
 800d99a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d99e:	1a9b      	subs	r3, r3, r2
 800d9a0:	eba3 0309 	sub.w	r3, r3, r9
 800d9a4:	4543      	cmp	r3, r8
 800d9a6:	f77f af79 	ble.w	800d89c <_printf_float+0x250>
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	4652      	mov	r2, sl
 800d9ae:	4631      	mov	r1, r6
 800d9b0:	4628      	mov	r0, r5
 800d9b2:	47b8      	blx	r7
 800d9b4:	3001      	adds	r0, #1
 800d9b6:	f43f aeaa 	beq.w	800d70e <_printf_float+0xc2>
 800d9ba:	f108 0801 	add.w	r8, r8, #1
 800d9be:	e7ec      	b.n	800d99a <_printf_float+0x34e>
 800d9c0:	4613      	mov	r3, r2
 800d9c2:	4631      	mov	r1, r6
 800d9c4:	4642      	mov	r2, r8
 800d9c6:	4628      	mov	r0, r5
 800d9c8:	47b8      	blx	r7
 800d9ca:	3001      	adds	r0, #1
 800d9cc:	d1c0      	bne.n	800d950 <_printf_float+0x304>
 800d9ce:	e69e      	b.n	800d70e <_printf_float+0xc2>
 800d9d0:	2301      	movs	r3, #1
 800d9d2:	4631      	mov	r1, r6
 800d9d4:	4628      	mov	r0, r5
 800d9d6:	9205      	str	r2, [sp, #20]
 800d9d8:	47b8      	blx	r7
 800d9da:	3001      	adds	r0, #1
 800d9dc:	f43f ae97 	beq.w	800d70e <_printf_float+0xc2>
 800d9e0:	9a05      	ldr	r2, [sp, #20]
 800d9e2:	f10b 0b01 	add.w	fp, fp, #1
 800d9e6:	e7b9      	b.n	800d95c <_printf_float+0x310>
 800d9e8:	ee18 3a10 	vmov	r3, s16
 800d9ec:	4652      	mov	r2, sl
 800d9ee:	4631      	mov	r1, r6
 800d9f0:	4628      	mov	r0, r5
 800d9f2:	47b8      	blx	r7
 800d9f4:	3001      	adds	r0, #1
 800d9f6:	d1be      	bne.n	800d976 <_printf_float+0x32a>
 800d9f8:	e689      	b.n	800d70e <_printf_float+0xc2>
 800d9fa:	9a05      	ldr	r2, [sp, #20]
 800d9fc:	464b      	mov	r3, r9
 800d9fe:	4442      	add	r2, r8
 800da00:	4631      	mov	r1, r6
 800da02:	4628      	mov	r0, r5
 800da04:	47b8      	blx	r7
 800da06:	3001      	adds	r0, #1
 800da08:	d1c1      	bne.n	800d98e <_printf_float+0x342>
 800da0a:	e680      	b.n	800d70e <_printf_float+0xc2>
 800da0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800da0e:	2a01      	cmp	r2, #1
 800da10:	dc01      	bgt.n	800da16 <_printf_float+0x3ca>
 800da12:	07db      	lsls	r3, r3, #31
 800da14:	d538      	bpl.n	800da88 <_printf_float+0x43c>
 800da16:	2301      	movs	r3, #1
 800da18:	4642      	mov	r2, r8
 800da1a:	4631      	mov	r1, r6
 800da1c:	4628      	mov	r0, r5
 800da1e:	47b8      	blx	r7
 800da20:	3001      	adds	r0, #1
 800da22:	f43f ae74 	beq.w	800d70e <_printf_float+0xc2>
 800da26:	ee18 3a10 	vmov	r3, s16
 800da2a:	4652      	mov	r2, sl
 800da2c:	4631      	mov	r1, r6
 800da2e:	4628      	mov	r0, r5
 800da30:	47b8      	blx	r7
 800da32:	3001      	adds	r0, #1
 800da34:	f43f ae6b 	beq.w	800d70e <_printf_float+0xc2>
 800da38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800da3c:	2200      	movs	r2, #0
 800da3e:	2300      	movs	r3, #0
 800da40:	f7f3 f84a 	bl	8000ad8 <__aeabi_dcmpeq>
 800da44:	b9d8      	cbnz	r0, 800da7e <_printf_float+0x432>
 800da46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da48:	f108 0201 	add.w	r2, r8, #1
 800da4c:	3b01      	subs	r3, #1
 800da4e:	4631      	mov	r1, r6
 800da50:	4628      	mov	r0, r5
 800da52:	47b8      	blx	r7
 800da54:	3001      	adds	r0, #1
 800da56:	d10e      	bne.n	800da76 <_printf_float+0x42a>
 800da58:	e659      	b.n	800d70e <_printf_float+0xc2>
 800da5a:	2301      	movs	r3, #1
 800da5c:	4652      	mov	r2, sl
 800da5e:	4631      	mov	r1, r6
 800da60:	4628      	mov	r0, r5
 800da62:	47b8      	blx	r7
 800da64:	3001      	adds	r0, #1
 800da66:	f43f ae52 	beq.w	800d70e <_printf_float+0xc2>
 800da6a:	f108 0801 	add.w	r8, r8, #1
 800da6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da70:	3b01      	subs	r3, #1
 800da72:	4543      	cmp	r3, r8
 800da74:	dcf1      	bgt.n	800da5a <_printf_float+0x40e>
 800da76:	464b      	mov	r3, r9
 800da78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800da7c:	e6dc      	b.n	800d838 <_printf_float+0x1ec>
 800da7e:	f04f 0800 	mov.w	r8, #0
 800da82:	f104 0a1a 	add.w	sl, r4, #26
 800da86:	e7f2      	b.n	800da6e <_printf_float+0x422>
 800da88:	2301      	movs	r3, #1
 800da8a:	4642      	mov	r2, r8
 800da8c:	e7df      	b.n	800da4e <_printf_float+0x402>
 800da8e:	2301      	movs	r3, #1
 800da90:	464a      	mov	r2, r9
 800da92:	4631      	mov	r1, r6
 800da94:	4628      	mov	r0, r5
 800da96:	47b8      	blx	r7
 800da98:	3001      	adds	r0, #1
 800da9a:	f43f ae38 	beq.w	800d70e <_printf_float+0xc2>
 800da9e:	f108 0801 	add.w	r8, r8, #1
 800daa2:	68e3      	ldr	r3, [r4, #12]
 800daa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800daa6:	1a5b      	subs	r3, r3, r1
 800daa8:	4543      	cmp	r3, r8
 800daaa:	dcf0      	bgt.n	800da8e <_printf_float+0x442>
 800daac:	e6fa      	b.n	800d8a4 <_printf_float+0x258>
 800daae:	f04f 0800 	mov.w	r8, #0
 800dab2:	f104 0919 	add.w	r9, r4, #25
 800dab6:	e7f4      	b.n	800daa2 <_printf_float+0x456>

0800dab8 <_printf_common>:
 800dab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dabc:	4616      	mov	r6, r2
 800dabe:	4699      	mov	r9, r3
 800dac0:	688a      	ldr	r2, [r1, #8]
 800dac2:	690b      	ldr	r3, [r1, #16]
 800dac4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dac8:	4293      	cmp	r3, r2
 800daca:	bfb8      	it	lt
 800dacc:	4613      	movlt	r3, r2
 800dace:	6033      	str	r3, [r6, #0]
 800dad0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dad4:	4607      	mov	r7, r0
 800dad6:	460c      	mov	r4, r1
 800dad8:	b10a      	cbz	r2, 800dade <_printf_common+0x26>
 800dada:	3301      	adds	r3, #1
 800dadc:	6033      	str	r3, [r6, #0]
 800dade:	6823      	ldr	r3, [r4, #0]
 800dae0:	0699      	lsls	r1, r3, #26
 800dae2:	bf42      	ittt	mi
 800dae4:	6833      	ldrmi	r3, [r6, #0]
 800dae6:	3302      	addmi	r3, #2
 800dae8:	6033      	strmi	r3, [r6, #0]
 800daea:	6825      	ldr	r5, [r4, #0]
 800daec:	f015 0506 	ands.w	r5, r5, #6
 800daf0:	d106      	bne.n	800db00 <_printf_common+0x48>
 800daf2:	f104 0a19 	add.w	sl, r4, #25
 800daf6:	68e3      	ldr	r3, [r4, #12]
 800daf8:	6832      	ldr	r2, [r6, #0]
 800dafa:	1a9b      	subs	r3, r3, r2
 800dafc:	42ab      	cmp	r3, r5
 800dafe:	dc26      	bgt.n	800db4e <_printf_common+0x96>
 800db00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800db04:	1e13      	subs	r3, r2, #0
 800db06:	6822      	ldr	r2, [r4, #0]
 800db08:	bf18      	it	ne
 800db0a:	2301      	movne	r3, #1
 800db0c:	0692      	lsls	r2, r2, #26
 800db0e:	d42b      	bmi.n	800db68 <_printf_common+0xb0>
 800db10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800db14:	4649      	mov	r1, r9
 800db16:	4638      	mov	r0, r7
 800db18:	47c0      	blx	r8
 800db1a:	3001      	adds	r0, #1
 800db1c:	d01e      	beq.n	800db5c <_printf_common+0xa4>
 800db1e:	6823      	ldr	r3, [r4, #0]
 800db20:	68e5      	ldr	r5, [r4, #12]
 800db22:	6832      	ldr	r2, [r6, #0]
 800db24:	f003 0306 	and.w	r3, r3, #6
 800db28:	2b04      	cmp	r3, #4
 800db2a:	bf08      	it	eq
 800db2c:	1aad      	subeq	r5, r5, r2
 800db2e:	68a3      	ldr	r3, [r4, #8]
 800db30:	6922      	ldr	r2, [r4, #16]
 800db32:	bf0c      	ite	eq
 800db34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800db38:	2500      	movne	r5, #0
 800db3a:	4293      	cmp	r3, r2
 800db3c:	bfc4      	itt	gt
 800db3e:	1a9b      	subgt	r3, r3, r2
 800db40:	18ed      	addgt	r5, r5, r3
 800db42:	2600      	movs	r6, #0
 800db44:	341a      	adds	r4, #26
 800db46:	42b5      	cmp	r5, r6
 800db48:	d11a      	bne.n	800db80 <_printf_common+0xc8>
 800db4a:	2000      	movs	r0, #0
 800db4c:	e008      	b.n	800db60 <_printf_common+0xa8>
 800db4e:	2301      	movs	r3, #1
 800db50:	4652      	mov	r2, sl
 800db52:	4649      	mov	r1, r9
 800db54:	4638      	mov	r0, r7
 800db56:	47c0      	blx	r8
 800db58:	3001      	adds	r0, #1
 800db5a:	d103      	bne.n	800db64 <_printf_common+0xac>
 800db5c:	f04f 30ff 	mov.w	r0, #4294967295
 800db60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db64:	3501      	adds	r5, #1
 800db66:	e7c6      	b.n	800daf6 <_printf_common+0x3e>
 800db68:	18e1      	adds	r1, r4, r3
 800db6a:	1c5a      	adds	r2, r3, #1
 800db6c:	2030      	movs	r0, #48	; 0x30
 800db6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800db72:	4422      	add	r2, r4
 800db74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800db78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800db7c:	3302      	adds	r3, #2
 800db7e:	e7c7      	b.n	800db10 <_printf_common+0x58>
 800db80:	2301      	movs	r3, #1
 800db82:	4622      	mov	r2, r4
 800db84:	4649      	mov	r1, r9
 800db86:	4638      	mov	r0, r7
 800db88:	47c0      	blx	r8
 800db8a:	3001      	adds	r0, #1
 800db8c:	d0e6      	beq.n	800db5c <_printf_common+0xa4>
 800db8e:	3601      	adds	r6, #1
 800db90:	e7d9      	b.n	800db46 <_printf_common+0x8e>
	...

0800db94 <_printf_i>:
 800db94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db98:	7e0f      	ldrb	r7, [r1, #24]
 800db9a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800db9c:	2f78      	cmp	r7, #120	; 0x78
 800db9e:	4691      	mov	r9, r2
 800dba0:	4680      	mov	r8, r0
 800dba2:	460c      	mov	r4, r1
 800dba4:	469a      	mov	sl, r3
 800dba6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800dbaa:	d807      	bhi.n	800dbbc <_printf_i+0x28>
 800dbac:	2f62      	cmp	r7, #98	; 0x62
 800dbae:	d80a      	bhi.n	800dbc6 <_printf_i+0x32>
 800dbb0:	2f00      	cmp	r7, #0
 800dbb2:	f000 80d8 	beq.w	800dd66 <_printf_i+0x1d2>
 800dbb6:	2f58      	cmp	r7, #88	; 0x58
 800dbb8:	f000 80a3 	beq.w	800dd02 <_printf_i+0x16e>
 800dbbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dbc0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800dbc4:	e03a      	b.n	800dc3c <_printf_i+0xa8>
 800dbc6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800dbca:	2b15      	cmp	r3, #21
 800dbcc:	d8f6      	bhi.n	800dbbc <_printf_i+0x28>
 800dbce:	a101      	add	r1, pc, #4	; (adr r1, 800dbd4 <_printf_i+0x40>)
 800dbd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dbd4:	0800dc2d 	.word	0x0800dc2d
 800dbd8:	0800dc41 	.word	0x0800dc41
 800dbdc:	0800dbbd 	.word	0x0800dbbd
 800dbe0:	0800dbbd 	.word	0x0800dbbd
 800dbe4:	0800dbbd 	.word	0x0800dbbd
 800dbe8:	0800dbbd 	.word	0x0800dbbd
 800dbec:	0800dc41 	.word	0x0800dc41
 800dbf0:	0800dbbd 	.word	0x0800dbbd
 800dbf4:	0800dbbd 	.word	0x0800dbbd
 800dbf8:	0800dbbd 	.word	0x0800dbbd
 800dbfc:	0800dbbd 	.word	0x0800dbbd
 800dc00:	0800dd4d 	.word	0x0800dd4d
 800dc04:	0800dc71 	.word	0x0800dc71
 800dc08:	0800dd2f 	.word	0x0800dd2f
 800dc0c:	0800dbbd 	.word	0x0800dbbd
 800dc10:	0800dbbd 	.word	0x0800dbbd
 800dc14:	0800dd6f 	.word	0x0800dd6f
 800dc18:	0800dbbd 	.word	0x0800dbbd
 800dc1c:	0800dc71 	.word	0x0800dc71
 800dc20:	0800dbbd 	.word	0x0800dbbd
 800dc24:	0800dbbd 	.word	0x0800dbbd
 800dc28:	0800dd37 	.word	0x0800dd37
 800dc2c:	682b      	ldr	r3, [r5, #0]
 800dc2e:	1d1a      	adds	r2, r3, #4
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	602a      	str	r2, [r5, #0]
 800dc34:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dc38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dc3c:	2301      	movs	r3, #1
 800dc3e:	e0a3      	b.n	800dd88 <_printf_i+0x1f4>
 800dc40:	6820      	ldr	r0, [r4, #0]
 800dc42:	6829      	ldr	r1, [r5, #0]
 800dc44:	0606      	lsls	r6, r0, #24
 800dc46:	f101 0304 	add.w	r3, r1, #4
 800dc4a:	d50a      	bpl.n	800dc62 <_printf_i+0xce>
 800dc4c:	680e      	ldr	r6, [r1, #0]
 800dc4e:	602b      	str	r3, [r5, #0]
 800dc50:	2e00      	cmp	r6, #0
 800dc52:	da03      	bge.n	800dc5c <_printf_i+0xc8>
 800dc54:	232d      	movs	r3, #45	; 0x2d
 800dc56:	4276      	negs	r6, r6
 800dc58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dc5c:	485e      	ldr	r0, [pc, #376]	; (800ddd8 <_printf_i+0x244>)
 800dc5e:	230a      	movs	r3, #10
 800dc60:	e019      	b.n	800dc96 <_printf_i+0x102>
 800dc62:	680e      	ldr	r6, [r1, #0]
 800dc64:	602b      	str	r3, [r5, #0]
 800dc66:	f010 0f40 	tst.w	r0, #64	; 0x40
 800dc6a:	bf18      	it	ne
 800dc6c:	b236      	sxthne	r6, r6
 800dc6e:	e7ef      	b.n	800dc50 <_printf_i+0xbc>
 800dc70:	682b      	ldr	r3, [r5, #0]
 800dc72:	6820      	ldr	r0, [r4, #0]
 800dc74:	1d19      	adds	r1, r3, #4
 800dc76:	6029      	str	r1, [r5, #0]
 800dc78:	0601      	lsls	r1, r0, #24
 800dc7a:	d501      	bpl.n	800dc80 <_printf_i+0xec>
 800dc7c:	681e      	ldr	r6, [r3, #0]
 800dc7e:	e002      	b.n	800dc86 <_printf_i+0xf2>
 800dc80:	0646      	lsls	r6, r0, #25
 800dc82:	d5fb      	bpl.n	800dc7c <_printf_i+0xe8>
 800dc84:	881e      	ldrh	r6, [r3, #0]
 800dc86:	4854      	ldr	r0, [pc, #336]	; (800ddd8 <_printf_i+0x244>)
 800dc88:	2f6f      	cmp	r7, #111	; 0x6f
 800dc8a:	bf0c      	ite	eq
 800dc8c:	2308      	moveq	r3, #8
 800dc8e:	230a      	movne	r3, #10
 800dc90:	2100      	movs	r1, #0
 800dc92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dc96:	6865      	ldr	r5, [r4, #4]
 800dc98:	60a5      	str	r5, [r4, #8]
 800dc9a:	2d00      	cmp	r5, #0
 800dc9c:	bfa2      	ittt	ge
 800dc9e:	6821      	ldrge	r1, [r4, #0]
 800dca0:	f021 0104 	bicge.w	r1, r1, #4
 800dca4:	6021      	strge	r1, [r4, #0]
 800dca6:	b90e      	cbnz	r6, 800dcac <_printf_i+0x118>
 800dca8:	2d00      	cmp	r5, #0
 800dcaa:	d04d      	beq.n	800dd48 <_printf_i+0x1b4>
 800dcac:	4615      	mov	r5, r2
 800dcae:	fbb6 f1f3 	udiv	r1, r6, r3
 800dcb2:	fb03 6711 	mls	r7, r3, r1, r6
 800dcb6:	5dc7      	ldrb	r7, [r0, r7]
 800dcb8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800dcbc:	4637      	mov	r7, r6
 800dcbe:	42bb      	cmp	r3, r7
 800dcc0:	460e      	mov	r6, r1
 800dcc2:	d9f4      	bls.n	800dcae <_printf_i+0x11a>
 800dcc4:	2b08      	cmp	r3, #8
 800dcc6:	d10b      	bne.n	800dce0 <_printf_i+0x14c>
 800dcc8:	6823      	ldr	r3, [r4, #0]
 800dcca:	07de      	lsls	r6, r3, #31
 800dccc:	d508      	bpl.n	800dce0 <_printf_i+0x14c>
 800dcce:	6923      	ldr	r3, [r4, #16]
 800dcd0:	6861      	ldr	r1, [r4, #4]
 800dcd2:	4299      	cmp	r1, r3
 800dcd4:	bfde      	ittt	le
 800dcd6:	2330      	movle	r3, #48	; 0x30
 800dcd8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800dcdc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800dce0:	1b52      	subs	r2, r2, r5
 800dce2:	6122      	str	r2, [r4, #16]
 800dce4:	f8cd a000 	str.w	sl, [sp]
 800dce8:	464b      	mov	r3, r9
 800dcea:	aa03      	add	r2, sp, #12
 800dcec:	4621      	mov	r1, r4
 800dcee:	4640      	mov	r0, r8
 800dcf0:	f7ff fee2 	bl	800dab8 <_printf_common>
 800dcf4:	3001      	adds	r0, #1
 800dcf6:	d14c      	bne.n	800dd92 <_printf_i+0x1fe>
 800dcf8:	f04f 30ff 	mov.w	r0, #4294967295
 800dcfc:	b004      	add	sp, #16
 800dcfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd02:	4835      	ldr	r0, [pc, #212]	; (800ddd8 <_printf_i+0x244>)
 800dd04:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800dd08:	6829      	ldr	r1, [r5, #0]
 800dd0a:	6823      	ldr	r3, [r4, #0]
 800dd0c:	f851 6b04 	ldr.w	r6, [r1], #4
 800dd10:	6029      	str	r1, [r5, #0]
 800dd12:	061d      	lsls	r5, r3, #24
 800dd14:	d514      	bpl.n	800dd40 <_printf_i+0x1ac>
 800dd16:	07df      	lsls	r7, r3, #31
 800dd18:	bf44      	itt	mi
 800dd1a:	f043 0320 	orrmi.w	r3, r3, #32
 800dd1e:	6023      	strmi	r3, [r4, #0]
 800dd20:	b91e      	cbnz	r6, 800dd2a <_printf_i+0x196>
 800dd22:	6823      	ldr	r3, [r4, #0]
 800dd24:	f023 0320 	bic.w	r3, r3, #32
 800dd28:	6023      	str	r3, [r4, #0]
 800dd2a:	2310      	movs	r3, #16
 800dd2c:	e7b0      	b.n	800dc90 <_printf_i+0xfc>
 800dd2e:	6823      	ldr	r3, [r4, #0]
 800dd30:	f043 0320 	orr.w	r3, r3, #32
 800dd34:	6023      	str	r3, [r4, #0]
 800dd36:	2378      	movs	r3, #120	; 0x78
 800dd38:	4828      	ldr	r0, [pc, #160]	; (800dddc <_printf_i+0x248>)
 800dd3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dd3e:	e7e3      	b.n	800dd08 <_printf_i+0x174>
 800dd40:	0659      	lsls	r1, r3, #25
 800dd42:	bf48      	it	mi
 800dd44:	b2b6      	uxthmi	r6, r6
 800dd46:	e7e6      	b.n	800dd16 <_printf_i+0x182>
 800dd48:	4615      	mov	r5, r2
 800dd4a:	e7bb      	b.n	800dcc4 <_printf_i+0x130>
 800dd4c:	682b      	ldr	r3, [r5, #0]
 800dd4e:	6826      	ldr	r6, [r4, #0]
 800dd50:	6961      	ldr	r1, [r4, #20]
 800dd52:	1d18      	adds	r0, r3, #4
 800dd54:	6028      	str	r0, [r5, #0]
 800dd56:	0635      	lsls	r5, r6, #24
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	d501      	bpl.n	800dd60 <_printf_i+0x1cc>
 800dd5c:	6019      	str	r1, [r3, #0]
 800dd5e:	e002      	b.n	800dd66 <_printf_i+0x1d2>
 800dd60:	0670      	lsls	r0, r6, #25
 800dd62:	d5fb      	bpl.n	800dd5c <_printf_i+0x1c8>
 800dd64:	8019      	strh	r1, [r3, #0]
 800dd66:	2300      	movs	r3, #0
 800dd68:	6123      	str	r3, [r4, #16]
 800dd6a:	4615      	mov	r5, r2
 800dd6c:	e7ba      	b.n	800dce4 <_printf_i+0x150>
 800dd6e:	682b      	ldr	r3, [r5, #0]
 800dd70:	1d1a      	adds	r2, r3, #4
 800dd72:	602a      	str	r2, [r5, #0]
 800dd74:	681d      	ldr	r5, [r3, #0]
 800dd76:	6862      	ldr	r2, [r4, #4]
 800dd78:	2100      	movs	r1, #0
 800dd7a:	4628      	mov	r0, r5
 800dd7c:	f7f2 fa38 	bl	80001f0 <memchr>
 800dd80:	b108      	cbz	r0, 800dd86 <_printf_i+0x1f2>
 800dd82:	1b40      	subs	r0, r0, r5
 800dd84:	6060      	str	r0, [r4, #4]
 800dd86:	6863      	ldr	r3, [r4, #4]
 800dd88:	6123      	str	r3, [r4, #16]
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd90:	e7a8      	b.n	800dce4 <_printf_i+0x150>
 800dd92:	6923      	ldr	r3, [r4, #16]
 800dd94:	462a      	mov	r2, r5
 800dd96:	4649      	mov	r1, r9
 800dd98:	4640      	mov	r0, r8
 800dd9a:	47d0      	blx	sl
 800dd9c:	3001      	adds	r0, #1
 800dd9e:	d0ab      	beq.n	800dcf8 <_printf_i+0x164>
 800dda0:	6823      	ldr	r3, [r4, #0]
 800dda2:	079b      	lsls	r3, r3, #30
 800dda4:	d413      	bmi.n	800ddce <_printf_i+0x23a>
 800dda6:	68e0      	ldr	r0, [r4, #12]
 800dda8:	9b03      	ldr	r3, [sp, #12]
 800ddaa:	4298      	cmp	r0, r3
 800ddac:	bfb8      	it	lt
 800ddae:	4618      	movlt	r0, r3
 800ddb0:	e7a4      	b.n	800dcfc <_printf_i+0x168>
 800ddb2:	2301      	movs	r3, #1
 800ddb4:	4632      	mov	r2, r6
 800ddb6:	4649      	mov	r1, r9
 800ddb8:	4640      	mov	r0, r8
 800ddba:	47d0      	blx	sl
 800ddbc:	3001      	adds	r0, #1
 800ddbe:	d09b      	beq.n	800dcf8 <_printf_i+0x164>
 800ddc0:	3501      	adds	r5, #1
 800ddc2:	68e3      	ldr	r3, [r4, #12]
 800ddc4:	9903      	ldr	r1, [sp, #12]
 800ddc6:	1a5b      	subs	r3, r3, r1
 800ddc8:	42ab      	cmp	r3, r5
 800ddca:	dcf2      	bgt.n	800ddb2 <_printf_i+0x21e>
 800ddcc:	e7eb      	b.n	800dda6 <_printf_i+0x212>
 800ddce:	2500      	movs	r5, #0
 800ddd0:	f104 0619 	add.w	r6, r4, #25
 800ddd4:	e7f5      	b.n	800ddc2 <_printf_i+0x22e>
 800ddd6:	bf00      	nop
 800ddd8:	080146f2 	.word	0x080146f2
 800dddc:	08014703 	.word	0x08014703

0800dde0 <_scanf_float>:
 800dde0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dde4:	b087      	sub	sp, #28
 800dde6:	4617      	mov	r7, r2
 800dde8:	9303      	str	r3, [sp, #12]
 800ddea:	688b      	ldr	r3, [r1, #8]
 800ddec:	1e5a      	subs	r2, r3, #1
 800ddee:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ddf2:	bf83      	ittte	hi
 800ddf4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ddf8:	195b      	addhi	r3, r3, r5
 800ddfa:	9302      	strhi	r3, [sp, #8]
 800ddfc:	2300      	movls	r3, #0
 800ddfe:	bf86      	itte	hi
 800de00:	f240 135d 	movwhi	r3, #349	; 0x15d
 800de04:	608b      	strhi	r3, [r1, #8]
 800de06:	9302      	strls	r3, [sp, #8]
 800de08:	680b      	ldr	r3, [r1, #0]
 800de0a:	468b      	mov	fp, r1
 800de0c:	2500      	movs	r5, #0
 800de0e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800de12:	f84b 3b1c 	str.w	r3, [fp], #28
 800de16:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800de1a:	4680      	mov	r8, r0
 800de1c:	460c      	mov	r4, r1
 800de1e:	465e      	mov	r6, fp
 800de20:	46aa      	mov	sl, r5
 800de22:	46a9      	mov	r9, r5
 800de24:	9501      	str	r5, [sp, #4]
 800de26:	68a2      	ldr	r2, [r4, #8]
 800de28:	b152      	cbz	r2, 800de40 <_scanf_float+0x60>
 800de2a:	683b      	ldr	r3, [r7, #0]
 800de2c:	781b      	ldrb	r3, [r3, #0]
 800de2e:	2b4e      	cmp	r3, #78	; 0x4e
 800de30:	d864      	bhi.n	800defc <_scanf_float+0x11c>
 800de32:	2b40      	cmp	r3, #64	; 0x40
 800de34:	d83c      	bhi.n	800deb0 <_scanf_float+0xd0>
 800de36:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800de3a:	b2c8      	uxtb	r0, r1
 800de3c:	280e      	cmp	r0, #14
 800de3e:	d93a      	bls.n	800deb6 <_scanf_float+0xd6>
 800de40:	f1b9 0f00 	cmp.w	r9, #0
 800de44:	d003      	beq.n	800de4e <_scanf_float+0x6e>
 800de46:	6823      	ldr	r3, [r4, #0]
 800de48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800de4c:	6023      	str	r3, [r4, #0]
 800de4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800de52:	f1ba 0f01 	cmp.w	sl, #1
 800de56:	f200 8113 	bhi.w	800e080 <_scanf_float+0x2a0>
 800de5a:	455e      	cmp	r6, fp
 800de5c:	f200 8105 	bhi.w	800e06a <_scanf_float+0x28a>
 800de60:	2501      	movs	r5, #1
 800de62:	4628      	mov	r0, r5
 800de64:	b007      	add	sp, #28
 800de66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de6a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800de6e:	2a0d      	cmp	r2, #13
 800de70:	d8e6      	bhi.n	800de40 <_scanf_float+0x60>
 800de72:	a101      	add	r1, pc, #4	; (adr r1, 800de78 <_scanf_float+0x98>)
 800de74:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800de78:	0800dfb7 	.word	0x0800dfb7
 800de7c:	0800de41 	.word	0x0800de41
 800de80:	0800de41 	.word	0x0800de41
 800de84:	0800de41 	.word	0x0800de41
 800de88:	0800e017 	.word	0x0800e017
 800de8c:	0800dfef 	.word	0x0800dfef
 800de90:	0800de41 	.word	0x0800de41
 800de94:	0800de41 	.word	0x0800de41
 800de98:	0800dfc5 	.word	0x0800dfc5
 800de9c:	0800de41 	.word	0x0800de41
 800dea0:	0800de41 	.word	0x0800de41
 800dea4:	0800de41 	.word	0x0800de41
 800dea8:	0800de41 	.word	0x0800de41
 800deac:	0800df7d 	.word	0x0800df7d
 800deb0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800deb4:	e7db      	b.n	800de6e <_scanf_float+0x8e>
 800deb6:	290e      	cmp	r1, #14
 800deb8:	d8c2      	bhi.n	800de40 <_scanf_float+0x60>
 800deba:	a001      	add	r0, pc, #4	; (adr r0, 800dec0 <_scanf_float+0xe0>)
 800debc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800dec0:	0800df6f 	.word	0x0800df6f
 800dec4:	0800de41 	.word	0x0800de41
 800dec8:	0800df6f 	.word	0x0800df6f
 800decc:	0800e003 	.word	0x0800e003
 800ded0:	0800de41 	.word	0x0800de41
 800ded4:	0800df1d 	.word	0x0800df1d
 800ded8:	0800df59 	.word	0x0800df59
 800dedc:	0800df59 	.word	0x0800df59
 800dee0:	0800df59 	.word	0x0800df59
 800dee4:	0800df59 	.word	0x0800df59
 800dee8:	0800df59 	.word	0x0800df59
 800deec:	0800df59 	.word	0x0800df59
 800def0:	0800df59 	.word	0x0800df59
 800def4:	0800df59 	.word	0x0800df59
 800def8:	0800df59 	.word	0x0800df59
 800defc:	2b6e      	cmp	r3, #110	; 0x6e
 800defe:	d809      	bhi.n	800df14 <_scanf_float+0x134>
 800df00:	2b60      	cmp	r3, #96	; 0x60
 800df02:	d8b2      	bhi.n	800de6a <_scanf_float+0x8a>
 800df04:	2b54      	cmp	r3, #84	; 0x54
 800df06:	d077      	beq.n	800dff8 <_scanf_float+0x218>
 800df08:	2b59      	cmp	r3, #89	; 0x59
 800df0a:	d199      	bne.n	800de40 <_scanf_float+0x60>
 800df0c:	2d07      	cmp	r5, #7
 800df0e:	d197      	bne.n	800de40 <_scanf_float+0x60>
 800df10:	2508      	movs	r5, #8
 800df12:	e029      	b.n	800df68 <_scanf_float+0x188>
 800df14:	2b74      	cmp	r3, #116	; 0x74
 800df16:	d06f      	beq.n	800dff8 <_scanf_float+0x218>
 800df18:	2b79      	cmp	r3, #121	; 0x79
 800df1a:	e7f6      	b.n	800df0a <_scanf_float+0x12a>
 800df1c:	6821      	ldr	r1, [r4, #0]
 800df1e:	05c8      	lsls	r0, r1, #23
 800df20:	d51a      	bpl.n	800df58 <_scanf_float+0x178>
 800df22:	9b02      	ldr	r3, [sp, #8]
 800df24:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800df28:	6021      	str	r1, [r4, #0]
 800df2a:	f109 0901 	add.w	r9, r9, #1
 800df2e:	b11b      	cbz	r3, 800df38 <_scanf_float+0x158>
 800df30:	3b01      	subs	r3, #1
 800df32:	3201      	adds	r2, #1
 800df34:	9302      	str	r3, [sp, #8]
 800df36:	60a2      	str	r2, [r4, #8]
 800df38:	68a3      	ldr	r3, [r4, #8]
 800df3a:	3b01      	subs	r3, #1
 800df3c:	60a3      	str	r3, [r4, #8]
 800df3e:	6923      	ldr	r3, [r4, #16]
 800df40:	3301      	adds	r3, #1
 800df42:	6123      	str	r3, [r4, #16]
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	3b01      	subs	r3, #1
 800df48:	2b00      	cmp	r3, #0
 800df4a:	607b      	str	r3, [r7, #4]
 800df4c:	f340 8084 	ble.w	800e058 <_scanf_float+0x278>
 800df50:	683b      	ldr	r3, [r7, #0]
 800df52:	3301      	adds	r3, #1
 800df54:	603b      	str	r3, [r7, #0]
 800df56:	e766      	b.n	800de26 <_scanf_float+0x46>
 800df58:	eb1a 0f05 	cmn.w	sl, r5
 800df5c:	f47f af70 	bne.w	800de40 <_scanf_float+0x60>
 800df60:	6822      	ldr	r2, [r4, #0]
 800df62:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800df66:	6022      	str	r2, [r4, #0]
 800df68:	f806 3b01 	strb.w	r3, [r6], #1
 800df6c:	e7e4      	b.n	800df38 <_scanf_float+0x158>
 800df6e:	6822      	ldr	r2, [r4, #0]
 800df70:	0610      	lsls	r0, r2, #24
 800df72:	f57f af65 	bpl.w	800de40 <_scanf_float+0x60>
 800df76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800df7a:	e7f4      	b.n	800df66 <_scanf_float+0x186>
 800df7c:	f1ba 0f00 	cmp.w	sl, #0
 800df80:	d10e      	bne.n	800dfa0 <_scanf_float+0x1c0>
 800df82:	f1b9 0f00 	cmp.w	r9, #0
 800df86:	d10e      	bne.n	800dfa6 <_scanf_float+0x1c6>
 800df88:	6822      	ldr	r2, [r4, #0]
 800df8a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800df8e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800df92:	d108      	bne.n	800dfa6 <_scanf_float+0x1c6>
 800df94:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800df98:	6022      	str	r2, [r4, #0]
 800df9a:	f04f 0a01 	mov.w	sl, #1
 800df9e:	e7e3      	b.n	800df68 <_scanf_float+0x188>
 800dfa0:	f1ba 0f02 	cmp.w	sl, #2
 800dfa4:	d055      	beq.n	800e052 <_scanf_float+0x272>
 800dfa6:	2d01      	cmp	r5, #1
 800dfa8:	d002      	beq.n	800dfb0 <_scanf_float+0x1d0>
 800dfaa:	2d04      	cmp	r5, #4
 800dfac:	f47f af48 	bne.w	800de40 <_scanf_float+0x60>
 800dfb0:	3501      	adds	r5, #1
 800dfb2:	b2ed      	uxtb	r5, r5
 800dfb4:	e7d8      	b.n	800df68 <_scanf_float+0x188>
 800dfb6:	f1ba 0f01 	cmp.w	sl, #1
 800dfba:	f47f af41 	bne.w	800de40 <_scanf_float+0x60>
 800dfbe:	f04f 0a02 	mov.w	sl, #2
 800dfc2:	e7d1      	b.n	800df68 <_scanf_float+0x188>
 800dfc4:	b97d      	cbnz	r5, 800dfe6 <_scanf_float+0x206>
 800dfc6:	f1b9 0f00 	cmp.w	r9, #0
 800dfca:	f47f af3c 	bne.w	800de46 <_scanf_float+0x66>
 800dfce:	6822      	ldr	r2, [r4, #0]
 800dfd0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800dfd4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800dfd8:	f47f af39 	bne.w	800de4e <_scanf_float+0x6e>
 800dfdc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800dfe0:	6022      	str	r2, [r4, #0]
 800dfe2:	2501      	movs	r5, #1
 800dfe4:	e7c0      	b.n	800df68 <_scanf_float+0x188>
 800dfe6:	2d03      	cmp	r5, #3
 800dfe8:	d0e2      	beq.n	800dfb0 <_scanf_float+0x1d0>
 800dfea:	2d05      	cmp	r5, #5
 800dfec:	e7de      	b.n	800dfac <_scanf_float+0x1cc>
 800dfee:	2d02      	cmp	r5, #2
 800dff0:	f47f af26 	bne.w	800de40 <_scanf_float+0x60>
 800dff4:	2503      	movs	r5, #3
 800dff6:	e7b7      	b.n	800df68 <_scanf_float+0x188>
 800dff8:	2d06      	cmp	r5, #6
 800dffa:	f47f af21 	bne.w	800de40 <_scanf_float+0x60>
 800dffe:	2507      	movs	r5, #7
 800e000:	e7b2      	b.n	800df68 <_scanf_float+0x188>
 800e002:	6822      	ldr	r2, [r4, #0]
 800e004:	0591      	lsls	r1, r2, #22
 800e006:	f57f af1b 	bpl.w	800de40 <_scanf_float+0x60>
 800e00a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800e00e:	6022      	str	r2, [r4, #0]
 800e010:	f8cd 9004 	str.w	r9, [sp, #4]
 800e014:	e7a8      	b.n	800df68 <_scanf_float+0x188>
 800e016:	6822      	ldr	r2, [r4, #0]
 800e018:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800e01c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e020:	d006      	beq.n	800e030 <_scanf_float+0x250>
 800e022:	0550      	lsls	r0, r2, #21
 800e024:	f57f af0c 	bpl.w	800de40 <_scanf_float+0x60>
 800e028:	f1b9 0f00 	cmp.w	r9, #0
 800e02c:	f43f af0f 	beq.w	800de4e <_scanf_float+0x6e>
 800e030:	0591      	lsls	r1, r2, #22
 800e032:	bf58      	it	pl
 800e034:	9901      	ldrpl	r1, [sp, #4]
 800e036:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e03a:	bf58      	it	pl
 800e03c:	eba9 0101 	subpl.w	r1, r9, r1
 800e040:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800e044:	bf58      	it	pl
 800e046:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e04a:	6022      	str	r2, [r4, #0]
 800e04c:	f04f 0900 	mov.w	r9, #0
 800e050:	e78a      	b.n	800df68 <_scanf_float+0x188>
 800e052:	f04f 0a03 	mov.w	sl, #3
 800e056:	e787      	b.n	800df68 <_scanf_float+0x188>
 800e058:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e05c:	4639      	mov	r1, r7
 800e05e:	4640      	mov	r0, r8
 800e060:	4798      	blx	r3
 800e062:	2800      	cmp	r0, #0
 800e064:	f43f aedf 	beq.w	800de26 <_scanf_float+0x46>
 800e068:	e6ea      	b.n	800de40 <_scanf_float+0x60>
 800e06a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e06e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e072:	463a      	mov	r2, r7
 800e074:	4640      	mov	r0, r8
 800e076:	4798      	blx	r3
 800e078:	6923      	ldr	r3, [r4, #16]
 800e07a:	3b01      	subs	r3, #1
 800e07c:	6123      	str	r3, [r4, #16]
 800e07e:	e6ec      	b.n	800de5a <_scanf_float+0x7a>
 800e080:	1e6b      	subs	r3, r5, #1
 800e082:	2b06      	cmp	r3, #6
 800e084:	d825      	bhi.n	800e0d2 <_scanf_float+0x2f2>
 800e086:	2d02      	cmp	r5, #2
 800e088:	d836      	bhi.n	800e0f8 <_scanf_float+0x318>
 800e08a:	455e      	cmp	r6, fp
 800e08c:	f67f aee8 	bls.w	800de60 <_scanf_float+0x80>
 800e090:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e094:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e098:	463a      	mov	r2, r7
 800e09a:	4640      	mov	r0, r8
 800e09c:	4798      	blx	r3
 800e09e:	6923      	ldr	r3, [r4, #16]
 800e0a0:	3b01      	subs	r3, #1
 800e0a2:	6123      	str	r3, [r4, #16]
 800e0a4:	e7f1      	b.n	800e08a <_scanf_float+0x2aa>
 800e0a6:	9802      	ldr	r0, [sp, #8]
 800e0a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e0ac:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800e0b0:	9002      	str	r0, [sp, #8]
 800e0b2:	463a      	mov	r2, r7
 800e0b4:	4640      	mov	r0, r8
 800e0b6:	4798      	blx	r3
 800e0b8:	6923      	ldr	r3, [r4, #16]
 800e0ba:	3b01      	subs	r3, #1
 800e0bc:	6123      	str	r3, [r4, #16]
 800e0be:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e0c2:	fa5f fa8a 	uxtb.w	sl, sl
 800e0c6:	f1ba 0f02 	cmp.w	sl, #2
 800e0ca:	d1ec      	bne.n	800e0a6 <_scanf_float+0x2c6>
 800e0cc:	3d03      	subs	r5, #3
 800e0ce:	b2ed      	uxtb	r5, r5
 800e0d0:	1b76      	subs	r6, r6, r5
 800e0d2:	6823      	ldr	r3, [r4, #0]
 800e0d4:	05da      	lsls	r2, r3, #23
 800e0d6:	d52f      	bpl.n	800e138 <_scanf_float+0x358>
 800e0d8:	055b      	lsls	r3, r3, #21
 800e0da:	d510      	bpl.n	800e0fe <_scanf_float+0x31e>
 800e0dc:	455e      	cmp	r6, fp
 800e0de:	f67f aebf 	bls.w	800de60 <_scanf_float+0x80>
 800e0e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e0e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e0ea:	463a      	mov	r2, r7
 800e0ec:	4640      	mov	r0, r8
 800e0ee:	4798      	blx	r3
 800e0f0:	6923      	ldr	r3, [r4, #16]
 800e0f2:	3b01      	subs	r3, #1
 800e0f4:	6123      	str	r3, [r4, #16]
 800e0f6:	e7f1      	b.n	800e0dc <_scanf_float+0x2fc>
 800e0f8:	46aa      	mov	sl, r5
 800e0fa:	9602      	str	r6, [sp, #8]
 800e0fc:	e7df      	b.n	800e0be <_scanf_float+0x2de>
 800e0fe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e102:	6923      	ldr	r3, [r4, #16]
 800e104:	2965      	cmp	r1, #101	; 0x65
 800e106:	f103 33ff 	add.w	r3, r3, #4294967295
 800e10a:	f106 35ff 	add.w	r5, r6, #4294967295
 800e10e:	6123      	str	r3, [r4, #16]
 800e110:	d00c      	beq.n	800e12c <_scanf_float+0x34c>
 800e112:	2945      	cmp	r1, #69	; 0x45
 800e114:	d00a      	beq.n	800e12c <_scanf_float+0x34c>
 800e116:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e11a:	463a      	mov	r2, r7
 800e11c:	4640      	mov	r0, r8
 800e11e:	4798      	blx	r3
 800e120:	6923      	ldr	r3, [r4, #16]
 800e122:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e126:	3b01      	subs	r3, #1
 800e128:	1eb5      	subs	r5, r6, #2
 800e12a:	6123      	str	r3, [r4, #16]
 800e12c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e130:	463a      	mov	r2, r7
 800e132:	4640      	mov	r0, r8
 800e134:	4798      	blx	r3
 800e136:	462e      	mov	r6, r5
 800e138:	6825      	ldr	r5, [r4, #0]
 800e13a:	f015 0510 	ands.w	r5, r5, #16
 800e13e:	d159      	bne.n	800e1f4 <_scanf_float+0x414>
 800e140:	7035      	strb	r5, [r6, #0]
 800e142:	6823      	ldr	r3, [r4, #0]
 800e144:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e14c:	d11b      	bne.n	800e186 <_scanf_float+0x3a6>
 800e14e:	9b01      	ldr	r3, [sp, #4]
 800e150:	454b      	cmp	r3, r9
 800e152:	eba3 0209 	sub.w	r2, r3, r9
 800e156:	d123      	bne.n	800e1a0 <_scanf_float+0x3c0>
 800e158:	2200      	movs	r2, #0
 800e15a:	4659      	mov	r1, fp
 800e15c:	4640      	mov	r0, r8
 800e15e:	f000 ff55 	bl	800f00c <_strtod_r>
 800e162:	6822      	ldr	r2, [r4, #0]
 800e164:	9b03      	ldr	r3, [sp, #12]
 800e166:	f012 0f02 	tst.w	r2, #2
 800e16a:	ec57 6b10 	vmov	r6, r7, d0
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	d021      	beq.n	800e1b6 <_scanf_float+0x3d6>
 800e172:	9903      	ldr	r1, [sp, #12]
 800e174:	1d1a      	adds	r2, r3, #4
 800e176:	600a      	str	r2, [r1, #0]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	e9c3 6700 	strd	r6, r7, [r3]
 800e17e:	68e3      	ldr	r3, [r4, #12]
 800e180:	3301      	adds	r3, #1
 800e182:	60e3      	str	r3, [r4, #12]
 800e184:	e66d      	b.n	800de62 <_scanf_float+0x82>
 800e186:	9b04      	ldr	r3, [sp, #16]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d0e5      	beq.n	800e158 <_scanf_float+0x378>
 800e18c:	9905      	ldr	r1, [sp, #20]
 800e18e:	230a      	movs	r3, #10
 800e190:	462a      	mov	r2, r5
 800e192:	3101      	adds	r1, #1
 800e194:	4640      	mov	r0, r8
 800e196:	f000 ffc1 	bl	800f11c <_strtol_r>
 800e19a:	9b04      	ldr	r3, [sp, #16]
 800e19c:	9e05      	ldr	r6, [sp, #20]
 800e19e:	1ac2      	subs	r2, r0, r3
 800e1a0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e1a4:	429e      	cmp	r6, r3
 800e1a6:	bf28      	it	cs
 800e1a8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800e1ac:	4912      	ldr	r1, [pc, #72]	; (800e1f8 <_scanf_float+0x418>)
 800e1ae:	4630      	mov	r0, r6
 800e1b0:	f000 f8a6 	bl	800e300 <siprintf>
 800e1b4:	e7d0      	b.n	800e158 <_scanf_float+0x378>
 800e1b6:	9903      	ldr	r1, [sp, #12]
 800e1b8:	f012 0f04 	tst.w	r2, #4
 800e1bc:	f103 0204 	add.w	r2, r3, #4
 800e1c0:	600a      	str	r2, [r1, #0]
 800e1c2:	d1d9      	bne.n	800e178 <_scanf_float+0x398>
 800e1c4:	f8d3 8000 	ldr.w	r8, [r3]
 800e1c8:	ee10 2a10 	vmov	r2, s0
 800e1cc:	ee10 0a10 	vmov	r0, s0
 800e1d0:	463b      	mov	r3, r7
 800e1d2:	4639      	mov	r1, r7
 800e1d4:	f7f2 fcb2 	bl	8000b3c <__aeabi_dcmpun>
 800e1d8:	b128      	cbz	r0, 800e1e6 <_scanf_float+0x406>
 800e1da:	4808      	ldr	r0, [pc, #32]	; (800e1fc <_scanf_float+0x41c>)
 800e1dc:	f000 f88a 	bl	800e2f4 <nanf>
 800e1e0:	ed88 0a00 	vstr	s0, [r8]
 800e1e4:	e7cb      	b.n	800e17e <_scanf_float+0x39e>
 800e1e6:	4630      	mov	r0, r6
 800e1e8:	4639      	mov	r1, r7
 800e1ea:	f7f2 fd05 	bl	8000bf8 <__aeabi_d2f>
 800e1ee:	f8c8 0000 	str.w	r0, [r8]
 800e1f2:	e7c4      	b.n	800e17e <_scanf_float+0x39e>
 800e1f4:	2500      	movs	r5, #0
 800e1f6:	e634      	b.n	800de62 <_scanf_float+0x82>
 800e1f8:	08014714 	.word	0x08014714
 800e1fc:	08014b20 	.word	0x08014b20

0800e200 <cleanup_glue>:
 800e200:	b538      	push	{r3, r4, r5, lr}
 800e202:	460c      	mov	r4, r1
 800e204:	6809      	ldr	r1, [r1, #0]
 800e206:	4605      	mov	r5, r0
 800e208:	b109      	cbz	r1, 800e20e <cleanup_glue+0xe>
 800e20a:	f7ff fff9 	bl	800e200 <cleanup_glue>
 800e20e:	4621      	mov	r1, r4
 800e210:	4628      	mov	r0, r5
 800e212:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e216:	f002 bf67 	b.w	80110e8 <_free_r>
	...

0800e21c <_reclaim_reent>:
 800e21c:	4b2c      	ldr	r3, [pc, #176]	; (800e2d0 <_reclaim_reent+0xb4>)
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	4283      	cmp	r3, r0
 800e222:	b570      	push	{r4, r5, r6, lr}
 800e224:	4604      	mov	r4, r0
 800e226:	d051      	beq.n	800e2cc <_reclaim_reent+0xb0>
 800e228:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e22a:	b143      	cbz	r3, 800e23e <_reclaim_reent+0x22>
 800e22c:	68db      	ldr	r3, [r3, #12]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d14a      	bne.n	800e2c8 <_reclaim_reent+0xac>
 800e232:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e234:	6819      	ldr	r1, [r3, #0]
 800e236:	b111      	cbz	r1, 800e23e <_reclaim_reent+0x22>
 800e238:	4620      	mov	r0, r4
 800e23a:	f002 ff55 	bl	80110e8 <_free_r>
 800e23e:	6961      	ldr	r1, [r4, #20]
 800e240:	b111      	cbz	r1, 800e248 <_reclaim_reent+0x2c>
 800e242:	4620      	mov	r0, r4
 800e244:	f002 ff50 	bl	80110e8 <_free_r>
 800e248:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e24a:	b111      	cbz	r1, 800e252 <_reclaim_reent+0x36>
 800e24c:	4620      	mov	r0, r4
 800e24e:	f002 ff4b 	bl	80110e8 <_free_r>
 800e252:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e254:	b111      	cbz	r1, 800e25c <_reclaim_reent+0x40>
 800e256:	4620      	mov	r0, r4
 800e258:	f002 ff46 	bl	80110e8 <_free_r>
 800e25c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800e25e:	b111      	cbz	r1, 800e266 <_reclaim_reent+0x4a>
 800e260:	4620      	mov	r0, r4
 800e262:	f002 ff41 	bl	80110e8 <_free_r>
 800e266:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800e268:	b111      	cbz	r1, 800e270 <_reclaim_reent+0x54>
 800e26a:	4620      	mov	r0, r4
 800e26c:	f002 ff3c 	bl	80110e8 <_free_r>
 800e270:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800e272:	b111      	cbz	r1, 800e27a <_reclaim_reent+0x5e>
 800e274:	4620      	mov	r0, r4
 800e276:	f002 ff37 	bl	80110e8 <_free_r>
 800e27a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800e27c:	b111      	cbz	r1, 800e284 <_reclaim_reent+0x68>
 800e27e:	4620      	mov	r0, r4
 800e280:	f002 ff32 	bl	80110e8 <_free_r>
 800e284:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e286:	b111      	cbz	r1, 800e28e <_reclaim_reent+0x72>
 800e288:	4620      	mov	r0, r4
 800e28a:	f002 ff2d 	bl	80110e8 <_free_r>
 800e28e:	69a3      	ldr	r3, [r4, #24]
 800e290:	b1e3      	cbz	r3, 800e2cc <_reclaim_reent+0xb0>
 800e292:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e294:	4620      	mov	r0, r4
 800e296:	4798      	blx	r3
 800e298:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e29a:	b1b9      	cbz	r1, 800e2cc <_reclaim_reent+0xb0>
 800e29c:	4620      	mov	r0, r4
 800e29e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e2a2:	f7ff bfad 	b.w	800e200 <cleanup_glue>
 800e2a6:	5949      	ldr	r1, [r1, r5]
 800e2a8:	b941      	cbnz	r1, 800e2bc <_reclaim_reent+0xa0>
 800e2aa:	3504      	adds	r5, #4
 800e2ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e2ae:	2d80      	cmp	r5, #128	; 0x80
 800e2b0:	68d9      	ldr	r1, [r3, #12]
 800e2b2:	d1f8      	bne.n	800e2a6 <_reclaim_reent+0x8a>
 800e2b4:	4620      	mov	r0, r4
 800e2b6:	f002 ff17 	bl	80110e8 <_free_r>
 800e2ba:	e7ba      	b.n	800e232 <_reclaim_reent+0x16>
 800e2bc:	680e      	ldr	r6, [r1, #0]
 800e2be:	4620      	mov	r0, r4
 800e2c0:	f002 ff12 	bl	80110e8 <_free_r>
 800e2c4:	4631      	mov	r1, r6
 800e2c6:	e7ef      	b.n	800e2a8 <_reclaim_reent+0x8c>
 800e2c8:	2500      	movs	r5, #0
 800e2ca:	e7ef      	b.n	800e2ac <_reclaim_reent+0x90>
 800e2cc:	bd70      	pop	{r4, r5, r6, pc}
 800e2ce:	bf00      	nop
 800e2d0:	20000038 	.word	0x20000038

0800e2d4 <_sbrk_r>:
 800e2d4:	b538      	push	{r3, r4, r5, lr}
 800e2d6:	4d06      	ldr	r5, [pc, #24]	; (800e2f0 <_sbrk_r+0x1c>)
 800e2d8:	2300      	movs	r3, #0
 800e2da:	4604      	mov	r4, r0
 800e2dc:	4608      	mov	r0, r1
 800e2de:	602b      	str	r3, [r5, #0]
 800e2e0:	f7f3 ff5a 	bl	8002198 <_sbrk>
 800e2e4:	1c43      	adds	r3, r0, #1
 800e2e6:	d102      	bne.n	800e2ee <_sbrk_r+0x1a>
 800e2e8:	682b      	ldr	r3, [r5, #0]
 800e2ea:	b103      	cbz	r3, 800e2ee <_sbrk_r+0x1a>
 800e2ec:	6023      	str	r3, [r4, #0]
 800e2ee:	bd38      	pop	{r3, r4, r5, pc}
 800e2f0:	20004e54 	.word	0x20004e54

0800e2f4 <nanf>:
 800e2f4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e2fc <nanf+0x8>
 800e2f8:	4770      	bx	lr
 800e2fa:	bf00      	nop
 800e2fc:	7fc00000 	.word	0x7fc00000

0800e300 <siprintf>:
 800e300:	b40e      	push	{r1, r2, r3}
 800e302:	b500      	push	{lr}
 800e304:	b09c      	sub	sp, #112	; 0x70
 800e306:	ab1d      	add	r3, sp, #116	; 0x74
 800e308:	9002      	str	r0, [sp, #8]
 800e30a:	9006      	str	r0, [sp, #24]
 800e30c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e310:	4809      	ldr	r0, [pc, #36]	; (800e338 <siprintf+0x38>)
 800e312:	9107      	str	r1, [sp, #28]
 800e314:	9104      	str	r1, [sp, #16]
 800e316:	4909      	ldr	r1, [pc, #36]	; (800e33c <siprintf+0x3c>)
 800e318:	f853 2b04 	ldr.w	r2, [r3], #4
 800e31c:	9105      	str	r1, [sp, #20]
 800e31e:	6800      	ldr	r0, [r0, #0]
 800e320:	9301      	str	r3, [sp, #4]
 800e322:	a902      	add	r1, sp, #8
 800e324:	f002 ff88 	bl	8011238 <_svfiprintf_r>
 800e328:	9b02      	ldr	r3, [sp, #8]
 800e32a:	2200      	movs	r2, #0
 800e32c:	701a      	strb	r2, [r3, #0]
 800e32e:	b01c      	add	sp, #112	; 0x70
 800e330:	f85d eb04 	ldr.w	lr, [sp], #4
 800e334:	b003      	add	sp, #12
 800e336:	4770      	bx	lr
 800e338:	20000038 	.word	0x20000038
 800e33c:	ffff0208 	.word	0xffff0208

0800e340 <__sread>:
 800e340:	b510      	push	{r4, lr}
 800e342:	460c      	mov	r4, r1
 800e344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e348:	f003 f876 	bl	8011438 <_read_r>
 800e34c:	2800      	cmp	r0, #0
 800e34e:	bfab      	itete	ge
 800e350:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e352:	89a3      	ldrhlt	r3, [r4, #12]
 800e354:	181b      	addge	r3, r3, r0
 800e356:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e35a:	bfac      	ite	ge
 800e35c:	6563      	strge	r3, [r4, #84]	; 0x54
 800e35e:	81a3      	strhlt	r3, [r4, #12]
 800e360:	bd10      	pop	{r4, pc}

0800e362 <__swrite>:
 800e362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e366:	461f      	mov	r7, r3
 800e368:	898b      	ldrh	r3, [r1, #12]
 800e36a:	05db      	lsls	r3, r3, #23
 800e36c:	4605      	mov	r5, r0
 800e36e:	460c      	mov	r4, r1
 800e370:	4616      	mov	r6, r2
 800e372:	d505      	bpl.n	800e380 <__swrite+0x1e>
 800e374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e378:	2302      	movs	r3, #2
 800e37a:	2200      	movs	r2, #0
 800e37c:	f002 f9a4 	bl	80106c8 <_lseek_r>
 800e380:	89a3      	ldrh	r3, [r4, #12]
 800e382:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e38a:	81a3      	strh	r3, [r4, #12]
 800e38c:	4632      	mov	r2, r6
 800e38e:	463b      	mov	r3, r7
 800e390:	4628      	mov	r0, r5
 800e392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e396:	f000 bec3 	b.w	800f120 <_write_r>

0800e39a <__sseek>:
 800e39a:	b510      	push	{r4, lr}
 800e39c:	460c      	mov	r4, r1
 800e39e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3a2:	f002 f991 	bl	80106c8 <_lseek_r>
 800e3a6:	1c43      	adds	r3, r0, #1
 800e3a8:	89a3      	ldrh	r3, [r4, #12]
 800e3aa:	bf15      	itete	ne
 800e3ac:	6560      	strne	r0, [r4, #84]	; 0x54
 800e3ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e3b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e3b6:	81a3      	strheq	r3, [r4, #12]
 800e3b8:	bf18      	it	ne
 800e3ba:	81a3      	strhne	r3, [r4, #12]
 800e3bc:	bd10      	pop	{r4, pc}

0800e3be <__sclose>:
 800e3be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3c2:	f000 bebf 	b.w	800f144 <_close_r>

0800e3c6 <sulp>:
 800e3c6:	b570      	push	{r4, r5, r6, lr}
 800e3c8:	4604      	mov	r4, r0
 800e3ca:	460d      	mov	r5, r1
 800e3cc:	ec45 4b10 	vmov	d0, r4, r5
 800e3d0:	4616      	mov	r6, r2
 800e3d2:	f002 fd23 	bl	8010e1c <__ulp>
 800e3d6:	ec51 0b10 	vmov	r0, r1, d0
 800e3da:	b17e      	cbz	r6, 800e3fc <sulp+0x36>
 800e3dc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e3e0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	dd09      	ble.n	800e3fc <sulp+0x36>
 800e3e8:	051b      	lsls	r3, r3, #20
 800e3ea:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e3ee:	2400      	movs	r4, #0
 800e3f0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e3f4:	4622      	mov	r2, r4
 800e3f6:	462b      	mov	r3, r5
 800e3f8:	f7f2 f906 	bl	8000608 <__aeabi_dmul>
 800e3fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e400 <_strtod_l>:
 800e400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e404:	ed2d 8b02 	vpush	{d8}
 800e408:	b09d      	sub	sp, #116	; 0x74
 800e40a:	461f      	mov	r7, r3
 800e40c:	2300      	movs	r3, #0
 800e40e:	9318      	str	r3, [sp, #96]	; 0x60
 800e410:	4ba2      	ldr	r3, [pc, #648]	; (800e69c <_strtod_l+0x29c>)
 800e412:	9213      	str	r2, [sp, #76]	; 0x4c
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	9305      	str	r3, [sp, #20]
 800e418:	4604      	mov	r4, r0
 800e41a:	4618      	mov	r0, r3
 800e41c:	4688      	mov	r8, r1
 800e41e:	f7f1 fedf 	bl	80001e0 <strlen>
 800e422:	f04f 0a00 	mov.w	sl, #0
 800e426:	4605      	mov	r5, r0
 800e428:	f04f 0b00 	mov.w	fp, #0
 800e42c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e430:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e432:	781a      	ldrb	r2, [r3, #0]
 800e434:	2a2b      	cmp	r2, #43	; 0x2b
 800e436:	d04e      	beq.n	800e4d6 <_strtod_l+0xd6>
 800e438:	d83b      	bhi.n	800e4b2 <_strtod_l+0xb2>
 800e43a:	2a0d      	cmp	r2, #13
 800e43c:	d834      	bhi.n	800e4a8 <_strtod_l+0xa8>
 800e43e:	2a08      	cmp	r2, #8
 800e440:	d834      	bhi.n	800e4ac <_strtod_l+0xac>
 800e442:	2a00      	cmp	r2, #0
 800e444:	d03e      	beq.n	800e4c4 <_strtod_l+0xc4>
 800e446:	2300      	movs	r3, #0
 800e448:	930a      	str	r3, [sp, #40]	; 0x28
 800e44a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e44c:	7833      	ldrb	r3, [r6, #0]
 800e44e:	2b30      	cmp	r3, #48	; 0x30
 800e450:	f040 80b0 	bne.w	800e5b4 <_strtod_l+0x1b4>
 800e454:	7873      	ldrb	r3, [r6, #1]
 800e456:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e45a:	2b58      	cmp	r3, #88	; 0x58
 800e45c:	d168      	bne.n	800e530 <_strtod_l+0x130>
 800e45e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e460:	9301      	str	r3, [sp, #4]
 800e462:	ab18      	add	r3, sp, #96	; 0x60
 800e464:	9702      	str	r7, [sp, #8]
 800e466:	9300      	str	r3, [sp, #0]
 800e468:	4a8d      	ldr	r2, [pc, #564]	; (800e6a0 <_strtod_l+0x2a0>)
 800e46a:	ab19      	add	r3, sp, #100	; 0x64
 800e46c:	a917      	add	r1, sp, #92	; 0x5c
 800e46e:	4620      	mov	r0, r4
 800e470:	f001 fe1e 	bl	80100b0 <__gethex>
 800e474:	f010 0707 	ands.w	r7, r0, #7
 800e478:	4605      	mov	r5, r0
 800e47a:	d005      	beq.n	800e488 <_strtod_l+0x88>
 800e47c:	2f06      	cmp	r7, #6
 800e47e:	d12c      	bne.n	800e4da <_strtod_l+0xda>
 800e480:	3601      	adds	r6, #1
 800e482:	2300      	movs	r3, #0
 800e484:	9617      	str	r6, [sp, #92]	; 0x5c
 800e486:	930a      	str	r3, [sp, #40]	; 0x28
 800e488:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	f040 8590 	bne.w	800efb0 <_strtod_l+0xbb0>
 800e490:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e492:	b1eb      	cbz	r3, 800e4d0 <_strtod_l+0xd0>
 800e494:	4652      	mov	r2, sl
 800e496:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e49a:	ec43 2b10 	vmov	d0, r2, r3
 800e49e:	b01d      	add	sp, #116	; 0x74
 800e4a0:	ecbd 8b02 	vpop	{d8}
 800e4a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4a8:	2a20      	cmp	r2, #32
 800e4aa:	d1cc      	bne.n	800e446 <_strtod_l+0x46>
 800e4ac:	3301      	adds	r3, #1
 800e4ae:	9317      	str	r3, [sp, #92]	; 0x5c
 800e4b0:	e7be      	b.n	800e430 <_strtod_l+0x30>
 800e4b2:	2a2d      	cmp	r2, #45	; 0x2d
 800e4b4:	d1c7      	bne.n	800e446 <_strtod_l+0x46>
 800e4b6:	2201      	movs	r2, #1
 800e4b8:	920a      	str	r2, [sp, #40]	; 0x28
 800e4ba:	1c5a      	adds	r2, r3, #1
 800e4bc:	9217      	str	r2, [sp, #92]	; 0x5c
 800e4be:	785b      	ldrb	r3, [r3, #1]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d1c2      	bne.n	800e44a <_strtod_l+0x4a>
 800e4c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e4c6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	f040 856e 	bne.w	800efac <_strtod_l+0xbac>
 800e4d0:	4652      	mov	r2, sl
 800e4d2:	465b      	mov	r3, fp
 800e4d4:	e7e1      	b.n	800e49a <_strtod_l+0x9a>
 800e4d6:	2200      	movs	r2, #0
 800e4d8:	e7ee      	b.n	800e4b8 <_strtod_l+0xb8>
 800e4da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e4dc:	b13a      	cbz	r2, 800e4ee <_strtod_l+0xee>
 800e4de:	2135      	movs	r1, #53	; 0x35
 800e4e0:	a81a      	add	r0, sp, #104	; 0x68
 800e4e2:	f002 fda6 	bl	8011032 <__copybits>
 800e4e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e4e8:	4620      	mov	r0, r4
 800e4ea:	f002 f965 	bl	80107b8 <_Bfree>
 800e4ee:	3f01      	subs	r7, #1
 800e4f0:	2f04      	cmp	r7, #4
 800e4f2:	d806      	bhi.n	800e502 <_strtod_l+0x102>
 800e4f4:	e8df f007 	tbb	[pc, r7]
 800e4f8:	1714030a 	.word	0x1714030a
 800e4fc:	0a          	.byte	0x0a
 800e4fd:	00          	.byte	0x00
 800e4fe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800e502:	0728      	lsls	r0, r5, #28
 800e504:	d5c0      	bpl.n	800e488 <_strtod_l+0x88>
 800e506:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e50a:	e7bd      	b.n	800e488 <_strtod_l+0x88>
 800e50c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800e510:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e512:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e516:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e51a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e51e:	e7f0      	b.n	800e502 <_strtod_l+0x102>
 800e520:	f8df b180 	ldr.w	fp, [pc, #384]	; 800e6a4 <_strtod_l+0x2a4>
 800e524:	e7ed      	b.n	800e502 <_strtod_l+0x102>
 800e526:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e52a:	f04f 3aff 	mov.w	sl, #4294967295
 800e52e:	e7e8      	b.n	800e502 <_strtod_l+0x102>
 800e530:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e532:	1c5a      	adds	r2, r3, #1
 800e534:	9217      	str	r2, [sp, #92]	; 0x5c
 800e536:	785b      	ldrb	r3, [r3, #1]
 800e538:	2b30      	cmp	r3, #48	; 0x30
 800e53a:	d0f9      	beq.n	800e530 <_strtod_l+0x130>
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d0a3      	beq.n	800e488 <_strtod_l+0x88>
 800e540:	2301      	movs	r3, #1
 800e542:	f04f 0900 	mov.w	r9, #0
 800e546:	9304      	str	r3, [sp, #16]
 800e548:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e54a:	9308      	str	r3, [sp, #32]
 800e54c:	f8cd 901c 	str.w	r9, [sp, #28]
 800e550:	464f      	mov	r7, r9
 800e552:	220a      	movs	r2, #10
 800e554:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800e556:	7806      	ldrb	r6, [r0, #0]
 800e558:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e55c:	b2d9      	uxtb	r1, r3
 800e55e:	2909      	cmp	r1, #9
 800e560:	d92a      	bls.n	800e5b8 <_strtod_l+0x1b8>
 800e562:	9905      	ldr	r1, [sp, #20]
 800e564:	462a      	mov	r2, r5
 800e566:	f002 ff83 	bl	8011470 <strncmp>
 800e56a:	b398      	cbz	r0, 800e5d4 <_strtod_l+0x1d4>
 800e56c:	2000      	movs	r0, #0
 800e56e:	4632      	mov	r2, r6
 800e570:	463d      	mov	r5, r7
 800e572:	9005      	str	r0, [sp, #20]
 800e574:	4603      	mov	r3, r0
 800e576:	2a65      	cmp	r2, #101	; 0x65
 800e578:	d001      	beq.n	800e57e <_strtod_l+0x17e>
 800e57a:	2a45      	cmp	r2, #69	; 0x45
 800e57c:	d118      	bne.n	800e5b0 <_strtod_l+0x1b0>
 800e57e:	b91d      	cbnz	r5, 800e588 <_strtod_l+0x188>
 800e580:	9a04      	ldr	r2, [sp, #16]
 800e582:	4302      	orrs	r2, r0
 800e584:	d09e      	beq.n	800e4c4 <_strtod_l+0xc4>
 800e586:	2500      	movs	r5, #0
 800e588:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800e58c:	f108 0201 	add.w	r2, r8, #1
 800e590:	9217      	str	r2, [sp, #92]	; 0x5c
 800e592:	f898 2001 	ldrb.w	r2, [r8, #1]
 800e596:	2a2b      	cmp	r2, #43	; 0x2b
 800e598:	d075      	beq.n	800e686 <_strtod_l+0x286>
 800e59a:	2a2d      	cmp	r2, #45	; 0x2d
 800e59c:	d07b      	beq.n	800e696 <_strtod_l+0x296>
 800e59e:	f04f 0c00 	mov.w	ip, #0
 800e5a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e5a6:	2909      	cmp	r1, #9
 800e5a8:	f240 8082 	bls.w	800e6b0 <_strtod_l+0x2b0>
 800e5ac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e5b0:	2600      	movs	r6, #0
 800e5b2:	e09d      	b.n	800e6f0 <_strtod_l+0x2f0>
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	e7c4      	b.n	800e542 <_strtod_l+0x142>
 800e5b8:	2f08      	cmp	r7, #8
 800e5ba:	bfd8      	it	le
 800e5bc:	9907      	ldrle	r1, [sp, #28]
 800e5be:	f100 0001 	add.w	r0, r0, #1
 800e5c2:	bfda      	itte	le
 800e5c4:	fb02 3301 	mlale	r3, r2, r1, r3
 800e5c8:	9307      	strle	r3, [sp, #28]
 800e5ca:	fb02 3909 	mlagt	r9, r2, r9, r3
 800e5ce:	3701      	adds	r7, #1
 800e5d0:	9017      	str	r0, [sp, #92]	; 0x5c
 800e5d2:	e7bf      	b.n	800e554 <_strtod_l+0x154>
 800e5d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e5d6:	195a      	adds	r2, r3, r5
 800e5d8:	9217      	str	r2, [sp, #92]	; 0x5c
 800e5da:	5d5a      	ldrb	r2, [r3, r5]
 800e5dc:	2f00      	cmp	r7, #0
 800e5de:	d037      	beq.n	800e650 <_strtod_l+0x250>
 800e5e0:	9005      	str	r0, [sp, #20]
 800e5e2:	463d      	mov	r5, r7
 800e5e4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800e5e8:	2b09      	cmp	r3, #9
 800e5ea:	d912      	bls.n	800e612 <_strtod_l+0x212>
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	e7c2      	b.n	800e576 <_strtod_l+0x176>
 800e5f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e5f2:	1c5a      	adds	r2, r3, #1
 800e5f4:	9217      	str	r2, [sp, #92]	; 0x5c
 800e5f6:	785a      	ldrb	r2, [r3, #1]
 800e5f8:	3001      	adds	r0, #1
 800e5fa:	2a30      	cmp	r2, #48	; 0x30
 800e5fc:	d0f8      	beq.n	800e5f0 <_strtod_l+0x1f0>
 800e5fe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800e602:	2b08      	cmp	r3, #8
 800e604:	f200 84d9 	bhi.w	800efba <_strtod_l+0xbba>
 800e608:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e60a:	9005      	str	r0, [sp, #20]
 800e60c:	2000      	movs	r0, #0
 800e60e:	9308      	str	r3, [sp, #32]
 800e610:	4605      	mov	r5, r0
 800e612:	3a30      	subs	r2, #48	; 0x30
 800e614:	f100 0301 	add.w	r3, r0, #1
 800e618:	d014      	beq.n	800e644 <_strtod_l+0x244>
 800e61a:	9905      	ldr	r1, [sp, #20]
 800e61c:	4419      	add	r1, r3
 800e61e:	9105      	str	r1, [sp, #20]
 800e620:	462b      	mov	r3, r5
 800e622:	eb00 0e05 	add.w	lr, r0, r5
 800e626:	210a      	movs	r1, #10
 800e628:	4573      	cmp	r3, lr
 800e62a:	d113      	bne.n	800e654 <_strtod_l+0x254>
 800e62c:	182b      	adds	r3, r5, r0
 800e62e:	2b08      	cmp	r3, #8
 800e630:	f105 0501 	add.w	r5, r5, #1
 800e634:	4405      	add	r5, r0
 800e636:	dc1c      	bgt.n	800e672 <_strtod_l+0x272>
 800e638:	9907      	ldr	r1, [sp, #28]
 800e63a:	230a      	movs	r3, #10
 800e63c:	fb03 2301 	mla	r3, r3, r1, r2
 800e640:	9307      	str	r3, [sp, #28]
 800e642:	2300      	movs	r3, #0
 800e644:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e646:	1c51      	adds	r1, r2, #1
 800e648:	9117      	str	r1, [sp, #92]	; 0x5c
 800e64a:	7852      	ldrb	r2, [r2, #1]
 800e64c:	4618      	mov	r0, r3
 800e64e:	e7c9      	b.n	800e5e4 <_strtod_l+0x1e4>
 800e650:	4638      	mov	r0, r7
 800e652:	e7d2      	b.n	800e5fa <_strtod_l+0x1fa>
 800e654:	2b08      	cmp	r3, #8
 800e656:	dc04      	bgt.n	800e662 <_strtod_l+0x262>
 800e658:	9e07      	ldr	r6, [sp, #28]
 800e65a:	434e      	muls	r6, r1
 800e65c:	9607      	str	r6, [sp, #28]
 800e65e:	3301      	adds	r3, #1
 800e660:	e7e2      	b.n	800e628 <_strtod_l+0x228>
 800e662:	f103 0c01 	add.w	ip, r3, #1
 800e666:	f1bc 0f10 	cmp.w	ip, #16
 800e66a:	bfd8      	it	le
 800e66c:	fb01 f909 	mulle.w	r9, r1, r9
 800e670:	e7f5      	b.n	800e65e <_strtod_l+0x25e>
 800e672:	2d10      	cmp	r5, #16
 800e674:	bfdc      	itt	le
 800e676:	230a      	movle	r3, #10
 800e678:	fb03 2909 	mlale	r9, r3, r9, r2
 800e67c:	e7e1      	b.n	800e642 <_strtod_l+0x242>
 800e67e:	2300      	movs	r3, #0
 800e680:	9305      	str	r3, [sp, #20]
 800e682:	2301      	movs	r3, #1
 800e684:	e77c      	b.n	800e580 <_strtod_l+0x180>
 800e686:	f04f 0c00 	mov.w	ip, #0
 800e68a:	f108 0202 	add.w	r2, r8, #2
 800e68e:	9217      	str	r2, [sp, #92]	; 0x5c
 800e690:	f898 2002 	ldrb.w	r2, [r8, #2]
 800e694:	e785      	b.n	800e5a2 <_strtod_l+0x1a2>
 800e696:	f04f 0c01 	mov.w	ip, #1
 800e69a:	e7f6      	b.n	800e68a <_strtod_l+0x28a>
 800e69c:	08014968 	.word	0x08014968
 800e6a0:	0801471c 	.word	0x0801471c
 800e6a4:	7ff00000 	.word	0x7ff00000
 800e6a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e6aa:	1c51      	adds	r1, r2, #1
 800e6ac:	9117      	str	r1, [sp, #92]	; 0x5c
 800e6ae:	7852      	ldrb	r2, [r2, #1]
 800e6b0:	2a30      	cmp	r2, #48	; 0x30
 800e6b2:	d0f9      	beq.n	800e6a8 <_strtod_l+0x2a8>
 800e6b4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800e6b8:	2908      	cmp	r1, #8
 800e6ba:	f63f af79 	bhi.w	800e5b0 <_strtod_l+0x1b0>
 800e6be:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800e6c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e6c4:	9206      	str	r2, [sp, #24]
 800e6c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e6c8:	1c51      	adds	r1, r2, #1
 800e6ca:	9117      	str	r1, [sp, #92]	; 0x5c
 800e6cc:	7852      	ldrb	r2, [r2, #1]
 800e6ce:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800e6d2:	2e09      	cmp	r6, #9
 800e6d4:	d937      	bls.n	800e746 <_strtod_l+0x346>
 800e6d6:	9e06      	ldr	r6, [sp, #24]
 800e6d8:	1b89      	subs	r1, r1, r6
 800e6da:	2908      	cmp	r1, #8
 800e6dc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800e6e0:	dc02      	bgt.n	800e6e8 <_strtod_l+0x2e8>
 800e6e2:	4576      	cmp	r6, lr
 800e6e4:	bfa8      	it	ge
 800e6e6:	4676      	movge	r6, lr
 800e6e8:	f1bc 0f00 	cmp.w	ip, #0
 800e6ec:	d000      	beq.n	800e6f0 <_strtod_l+0x2f0>
 800e6ee:	4276      	negs	r6, r6
 800e6f0:	2d00      	cmp	r5, #0
 800e6f2:	d14d      	bne.n	800e790 <_strtod_l+0x390>
 800e6f4:	9904      	ldr	r1, [sp, #16]
 800e6f6:	4301      	orrs	r1, r0
 800e6f8:	f47f aec6 	bne.w	800e488 <_strtod_l+0x88>
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	f47f aee1 	bne.w	800e4c4 <_strtod_l+0xc4>
 800e702:	2a69      	cmp	r2, #105	; 0x69
 800e704:	d027      	beq.n	800e756 <_strtod_l+0x356>
 800e706:	dc24      	bgt.n	800e752 <_strtod_l+0x352>
 800e708:	2a49      	cmp	r2, #73	; 0x49
 800e70a:	d024      	beq.n	800e756 <_strtod_l+0x356>
 800e70c:	2a4e      	cmp	r2, #78	; 0x4e
 800e70e:	f47f aed9 	bne.w	800e4c4 <_strtod_l+0xc4>
 800e712:	499f      	ldr	r1, [pc, #636]	; (800e990 <_strtod_l+0x590>)
 800e714:	a817      	add	r0, sp, #92	; 0x5c
 800e716:	f001 ff23 	bl	8010560 <__match>
 800e71a:	2800      	cmp	r0, #0
 800e71c:	f43f aed2 	beq.w	800e4c4 <_strtod_l+0xc4>
 800e720:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e722:	781b      	ldrb	r3, [r3, #0]
 800e724:	2b28      	cmp	r3, #40	; 0x28
 800e726:	d12d      	bne.n	800e784 <_strtod_l+0x384>
 800e728:	499a      	ldr	r1, [pc, #616]	; (800e994 <_strtod_l+0x594>)
 800e72a:	aa1a      	add	r2, sp, #104	; 0x68
 800e72c:	a817      	add	r0, sp, #92	; 0x5c
 800e72e:	f001 ff2b 	bl	8010588 <__hexnan>
 800e732:	2805      	cmp	r0, #5
 800e734:	d126      	bne.n	800e784 <_strtod_l+0x384>
 800e736:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e738:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800e73c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800e740:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800e744:	e6a0      	b.n	800e488 <_strtod_l+0x88>
 800e746:	210a      	movs	r1, #10
 800e748:	fb01 2e0e 	mla	lr, r1, lr, r2
 800e74c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800e750:	e7b9      	b.n	800e6c6 <_strtod_l+0x2c6>
 800e752:	2a6e      	cmp	r2, #110	; 0x6e
 800e754:	e7db      	b.n	800e70e <_strtod_l+0x30e>
 800e756:	4990      	ldr	r1, [pc, #576]	; (800e998 <_strtod_l+0x598>)
 800e758:	a817      	add	r0, sp, #92	; 0x5c
 800e75a:	f001 ff01 	bl	8010560 <__match>
 800e75e:	2800      	cmp	r0, #0
 800e760:	f43f aeb0 	beq.w	800e4c4 <_strtod_l+0xc4>
 800e764:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e766:	498d      	ldr	r1, [pc, #564]	; (800e99c <_strtod_l+0x59c>)
 800e768:	3b01      	subs	r3, #1
 800e76a:	a817      	add	r0, sp, #92	; 0x5c
 800e76c:	9317      	str	r3, [sp, #92]	; 0x5c
 800e76e:	f001 fef7 	bl	8010560 <__match>
 800e772:	b910      	cbnz	r0, 800e77a <_strtod_l+0x37a>
 800e774:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e776:	3301      	adds	r3, #1
 800e778:	9317      	str	r3, [sp, #92]	; 0x5c
 800e77a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800e9ac <_strtod_l+0x5ac>
 800e77e:	f04f 0a00 	mov.w	sl, #0
 800e782:	e681      	b.n	800e488 <_strtod_l+0x88>
 800e784:	4886      	ldr	r0, [pc, #536]	; (800e9a0 <_strtod_l+0x5a0>)
 800e786:	f002 fe6b 	bl	8011460 <nan>
 800e78a:	ec5b ab10 	vmov	sl, fp, d0
 800e78e:	e67b      	b.n	800e488 <_strtod_l+0x88>
 800e790:	9b05      	ldr	r3, [sp, #20]
 800e792:	9807      	ldr	r0, [sp, #28]
 800e794:	1af3      	subs	r3, r6, r3
 800e796:	2f00      	cmp	r7, #0
 800e798:	bf08      	it	eq
 800e79a:	462f      	moveq	r7, r5
 800e79c:	2d10      	cmp	r5, #16
 800e79e:	9306      	str	r3, [sp, #24]
 800e7a0:	46a8      	mov	r8, r5
 800e7a2:	bfa8      	it	ge
 800e7a4:	f04f 0810 	movge.w	r8, #16
 800e7a8:	f7f1 feb4 	bl	8000514 <__aeabi_ui2d>
 800e7ac:	2d09      	cmp	r5, #9
 800e7ae:	4682      	mov	sl, r0
 800e7b0:	468b      	mov	fp, r1
 800e7b2:	dd13      	ble.n	800e7dc <_strtod_l+0x3dc>
 800e7b4:	4b7b      	ldr	r3, [pc, #492]	; (800e9a4 <_strtod_l+0x5a4>)
 800e7b6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e7ba:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e7be:	f7f1 ff23 	bl	8000608 <__aeabi_dmul>
 800e7c2:	4682      	mov	sl, r0
 800e7c4:	4648      	mov	r0, r9
 800e7c6:	468b      	mov	fp, r1
 800e7c8:	f7f1 fea4 	bl	8000514 <__aeabi_ui2d>
 800e7cc:	4602      	mov	r2, r0
 800e7ce:	460b      	mov	r3, r1
 800e7d0:	4650      	mov	r0, sl
 800e7d2:	4659      	mov	r1, fp
 800e7d4:	f7f1 fd62 	bl	800029c <__adddf3>
 800e7d8:	4682      	mov	sl, r0
 800e7da:	468b      	mov	fp, r1
 800e7dc:	2d0f      	cmp	r5, #15
 800e7de:	dc38      	bgt.n	800e852 <_strtod_l+0x452>
 800e7e0:	9b06      	ldr	r3, [sp, #24]
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	f43f ae50 	beq.w	800e488 <_strtod_l+0x88>
 800e7e8:	dd24      	ble.n	800e834 <_strtod_l+0x434>
 800e7ea:	2b16      	cmp	r3, #22
 800e7ec:	dc0b      	bgt.n	800e806 <_strtod_l+0x406>
 800e7ee:	496d      	ldr	r1, [pc, #436]	; (800e9a4 <_strtod_l+0x5a4>)
 800e7f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e7f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7f8:	4652      	mov	r2, sl
 800e7fa:	465b      	mov	r3, fp
 800e7fc:	f7f1 ff04 	bl	8000608 <__aeabi_dmul>
 800e800:	4682      	mov	sl, r0
 800e802:	468b      	mov	fp, r1
 800e804:	e640      	b.n	800e488 <_strtod_l+0x88>
 800e806:	9a06      	ldr	r2, [sp, #24]
 800e808:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800e80c:	4293      	cmp	r3, r2
 800e80e:	db20      	blt.n	800e852 <_strtod_l+0x452>
 800e810:	4c64      	ldr	r4, [pc, #400]	; (800e9a4 <_strtod_l+0x5a4>)
 800e812:	f1c5 050f 	rsb	r5, r5, #15
 800e816:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e81a:	4652      	mov	r2, sl
 800e81c:	465b      	mov	r3, fp
 800e81e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e822:	f7f1 fef1 	bl	8000608 <__aeabi_dmul>
 800e826:	9b06      	ldr	r3, [sp, #24]
 800e828:	1b5d      	subs	r5, r3, r5
 800e82a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e82e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e832:	e7e3      	b.n	800e7fc <_strtod_l+0x3fc>
 800e834:	9b06      	ldr	r3, [sp, #24]
 800e836:	3316      	adds	r3, #22
 800e838:	db0b      	blt.n	800e852 <_strtod_l+0x452>
 800e83a:	9b05      	ldr	r3, [sp, #20]
 800e83c:	1b9e      	subs	r6, r3, r6
 800e83e:	4b59      	ldr	r3, [pc, #356]	; (800e9a4 <_strtod_l+0x5a4>)
 800e840:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800e844:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e848:	4650      	mov	r0, sl
 800e84a:	4659      	mov	r1, fp
 800e84c:	f7f2 f806 	bl	800085c <__aeabi_ddiv>
 800e850:	e7d6      	b.n	800e800 <_strtod_l+0x400>
 800e852:	9b06      	ldr	r3, [sp, #24]
 800e854:	eba5 0808 	sub.w	r8, r5, r8
 800e858:	4498      	add	r8, r3
 800e85a:	f1b8 0f00 	cmp.w	r8, #0
 800e85e:	dd74      	ble.n	800e94a <_strtod_l+0x54a>
 800e860:	f018 030f 	ands.w	r3, r8, #15
 800e864:	d00a      	beq.n	800e87c <_strtod_l+0x47c>
 800e866:	494f      	ldr	r1, [pc, #316]	; (800e9a4 <_strtod_l+0x5a4>)
 800e868:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e86c:	4652      	mov	r2, sl
 800e86e:	465b      	mov	r3, fp
 800e870:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e874:	f7f1 fec8 	bl	8000608 <__aeabi_dmul>
 800e878:	4682      	mov	sl, r0
 800e87a:	468b      	mov	fp, r1
 800e87c:	f038 080f 	bics.w	r8, r8, #15
 800e880:	d04f      	beq.n	800e922 <_strtod_l+0x522>
 800e882:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800e886:	dd22      	ble.n	800e8ce <_strtod_l+0x4ce>
 800e888:	2500      	movs	r5, #0
 800e88a:	462e      	mov	r6, r5
 800e88c:	9507      	str	r5, [sp, #28]
 800e88e:	9505      	str	r5, [sp, #20]
 800e890:	2322      	movs	r3, #34	; 0x22
 800e892:	f8df b118 	ldr.w	fp, [pc, #280]	; 800e9ac <_strtod_l+0x5ac>
 800e896:	6023      	str	r3, [r4, #0]
 800e898:	f04f 0a00 	mov.w	sl, #0
 800e89c:	9b07      	ldr	r3, [sp, #28]
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	f43f adf2 	beq.w	800e488 <_strtod_l+0x88>
 800e8a4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e8a6:	4620      	mov	r0, r4
 800e8a8:	f001 ff86 	bl	80107b8 <_Bfree>
 800e8ac:	9905      	ldr	r1, [sp, #20]
 800e8ae:	4620      	mov	r0, r4
 800e8b0:	f001 ff82 	bl	80107b8 <_Bfree>
 800e8b4:	4631      	mov	r1, r6
 800e8b6:	4620      	mov	r0, r4
 800e8b8:	f001 ff7e 	bl	80107b8 <_Bfree>
 800e8bc:	9907      	ldr	r1, [sp, #28]
 800e8be:	4620      	mov	r0, r4
 800e8c0:	f001 ff7a 	bl	80107b8 <_Bfree>
 800e8c4:	4629      	mov	r1, r5
 800e8c6:	4620      	mov	r0, r4
 800e8c8:	f001 ff76 	bl	80107b8 <_Bfree>
 800e8cc:	e5dc      	b.n	800e488 <_strtod_l+0x88>
 800e8ce:	4b36      	ldr	r3, [pc, #216]	; (800e9a8 <_strtod_l+0x5a8>)
 800e8d0:	9304      	str	r3, [sp, #16]
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	ea4f 1828 	mov.w	r8, r8, asr #4
 800e8d8:	4650      	mov	r0, sl
 800e8da:	4659      	mov	r1, fp
 800e8dc:	4699      	mov	r9, r3
 800e8de:	f1b8 0f01 	cmp.w	r8, #1
 800e8e2:	dc21      	bgt.n	800e928 <_strtod_l+0x528>
 800e8e4:	b10b      	cbz	r3, 800e8ea <_strtod_l+0x4ea>
 800e8e6:	4682      	mov	sl, r0
 800e8e8:	468b      	mov	fp, r1
 800e8ea:	4b2f      	ldr	r3, [pc, #188]	; (800e9a8 <_strtod_l+0x5a8>)
 800e8ec:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800e8f0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800e8f4:	4652      	mov	r2, sl
 800e8f6:	465b      	mov	r3, fp
 800e8f8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800e8fc:	f7f1 fe84 	bl	8000608 <__aeabi_dmul>
 800e900:	4b2a      	ldr	r3, [pc, #168]	; (800e9ac <_strtod_l+0x5ac>)
 800e902:	460a      	mov	r2, r1
 800e904:	400b      	ands	r3, r1
 800e906:	492a      	ldr	r1, [pc, #168]	; (800e9b0 <_strtod_l+0x5b0>)
 800e908:	428b      	cmp	r3, r1
 800e90a:	4682      	mov	sl, r0
 800e90c:	d8bc      	bhi.n	800e888 <_strtod_l+0x488>
 800e90e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e912:	428b      	cmp	r3, r1
 800e914:	bf86      	itte	hi
 800e916:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800e9b4 <_strtod_l+0x5b4>
 800e91a:	f04f 3aff 	movhi.w	sl, #4294967295
 800e91e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800e922:	2300      	movs	r3, #0
 800e924:	9304      	str	r3, [sp, #16]
 800e926:	e084      	b.n	800ea32 <_strtod_l+0x632>
 800e928:	f018 0f01 	tst.w	r8, #1
 800e92c:	d005      	beq.n	800e93a <_strtod_l+0x53a>
 800e92e:	9b04      	ldr	r3, [sp, #16]
 800e930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e934:	f7f1 fe68 	bl	8000608 <__aeabi_dmul>
 800e938:	2301      	movs	r3, #1
 800e93a:	9a04      	ldr	r2, [sp, #16]
 800e93c:	3208      	adds	r2, #8
 800e93e:	f109 0901 	add.w	r9, r9, #1
 800e942:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e946:	9204      	str	r2, [sp, #16]
 800e948:	e7c9      	b.n	800e8de <_strtod_l+0x4de>
 800e94a:	d0ea      	beq.n	800e922 <_strtod_l+0x522>
 800e94c:	f1c8 0800 	rsb	r8, r8, #0
 800e950:	f018 020f 	ands.w	r2, r8, #15
 800e954:	d00a      	beq.n	800e96c <_strtod_l+0x56c>
 800e956:	4b13      	ldr	r3, [pc, #76]	; (800e9a4 <_strtod_l+0x5a4>)
 800e958:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e95c:	4650      	mov	r0, sl
 800e95e:	4659      	mov	r1, fp
 800e960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e964:	f7f1 ff7a 	bl	800085c <__aeabi_ddiv>
 800e968:	4682      	mov	sl, r0
 800e96a:	468b      	mov	fp, r1
 800e96c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800e970:	d0d7      	beq.n	800e922 <_strtod_l+0x522>
 800e972:	f1b8 0f1f 	cmp.w	r8, #31
 800e976:	dd1f      	ble.n	800e9b8 <_strtod_l+0x5b8>
 800e978:	2500      	movs	r5, #0
 800e97a:	462e      	mov	r6, r5
 800e97c:	9507      	str	r5, [sp, #28]
 800e97e:	9505      	str	r5, [sp, #20]
 800e980:	2322      	movs	r3, #34	; 0x22
 800e982:	f04f 0a00 	mov.w	sl, #0
 800e986:	f04f 0b00 	mov.w	fp, #0
 800e98a:	6023      	str	r3, [r4, #0]
 800e98c:	e786      	b.n	800e89c <_strtod_l+0x49c>
 800e98e:	bf00      	nop
 800e990:	080146ed 	.word	0x080146ed
 800e994:	08014730 	.word	0x08014730
 800e998:	080146e5 	.word	0x080146e5
 800e99c:	08014874 	.word	0x08014874
 800e9a0:	08014b20 	.word	0x08014b20
 800e9a4:	08014a00 	.word	0x08014a00
 800e9a8:	080149d8 	.word	0x080149d8
 800e9ac:	7ff00000 	.word	0x7ff00000
 800e9b0:	7ca00000 	.word	0x7ca00000
 800e9b4:	7fefffff 	.word	0x7fefffff
 800e9b8:	f018 0310 	ands.w	r3, r8, #16
 800e9bc:	bf18      	it	ne
 800e9be:	236a      	movne	r3, #106	; 0x6a
 800e9c0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800ed70 <_strtod_l+0x970>
 800e9c4:	9304      	str	r3, [sp, #16]
 800e9c6:	4650      	mov	r0, sl
 800e9c8:	4659      	mov	r1, fp
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	f018 0f01 	tst.w	r8, #1
 800e9d0:	d004      	beq.n	800e9dc <_strtod_l+0x5dc>
 800e9d2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e9d6:	f7f1 fe17 	bl	8000608 <__aeabi_dmul>
 800e9da:	2301      	movs	r3, #1
 800e9dc:	ea5f 0868 	movs.w	r8, r8, asr #1
 800e9e0:	f109 0908 	add.w	r9, r9, #8
 800e9e4:	d1f2      	bne.n	800e9cc <_strtod_l+0x5cc>
 800e9e6:	b10b      	cbz	r3, 800e9ec <_strtod_l+0x5ec>
 800e9e8:	4682      	mov	sl, r0
 800e9ea:	468b      	mov	fp, r1
 800e9ec:	9b04      	ldr	r3, [sp, #16]
 800e9ee:	b1c3      	cbz	r3, 800ea22 <_strtod_l+0x622>
 800e9f0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e9f4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	4659      	mov	r1, fp
 800e9fc:	dd11      	ble.n	800ea22 <_strtod_l+0x622>
 800e9fe:	2b1f      	cmp	r3, #31
 800ea00:	f340 8124 	ble.w	800ec4c <_strtod_l+0x84c>
 800ea04:	2b34      	cmp	r3, #52	; 0x34
 800ea06:	bfde      	ittt	le
 800ea08:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ea0c:	f04f 33ff 	movle.w	r3, #4294967295
 800ea10:	fa03 f202 	lslle.w	r2, r3, r2
 800ea14:	f04f 0a00 	mov.w	sl, #0
 800ea18:	bfcc      	ite	gt
 800ea1a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ea1e:	ea02 0b01 	andle.w	fp, r2, r1
 800ea22:	2200      	movs	r2, #0
 800ea24:	2300      	movs	r3, #0
 800ea26:	4650      	mov	r0, sl
 800ea28:	4659      	mov	r1, fp
 800ea2a:	f7f2 f855 	bl	8000ad8 <__aeabi_dcmpeq>
 800ea2e:	2800      	cmp	r0, #0
 800ea30:	d1a2      	bne.n	800e978 <_strtod_l+0x578>
 800ea32:	9b07      	ldr	r3, [sp, #28]
 800ea34:	9300      	str	r3, [sp, #0]
 800ea36:	9908      	ldr	r1, [sp, #32]
 800ea38:	462b      	mov	r3, r5
 800ea3a:	463a      	mov	r2, r7
 800ea3c:	4620      	mov	r0, r4
 800ea3e:	f001 ff23 	bl	8010888 <__s2b>
 800ea42:	9007      	str	r0, [sp, #28]
 800ea44:	2800      	cmp	r0, #0
 800ea46:	f43f af1f 	beq.w	800e888 <_strtod_l+0x488>
 800ea4a:	9b05      	ldr	r3, [sp, #20]
 800ea4c:	1b9e      	subs	r6, r3, r6
 800ea4e:	9b06      	ldr	r3, [sp, #24]
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	bfb4      	ite	lt
 800ea54:	4633      	movlt	r3, r6
 800ea56:	2300      	movge	r3, #0
 800ea58:	930c      	str	r3, [sp, #48]	; 0x30
 800ea5a:	9b06      	ldr	r3, [sp, #24]
 800ea5c:	2500      	movs	r5, #0
 800ea5e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ea62:	9312      	str	r3, [sp, #72]	; 0x48
 800ea64:	462e      	mov	r6, r5
 800ea66:	9b07      	ldr	r3, [sp, #28]
 800ea68:	4620      	mov	r0, r4
 800ea6a:	6859      	ldr	r1, [r3, #4]
 800ea6c:	f001 fe64 	bl	8010738 <_Balloc>
 800ea70:	9005      	str	r0, [sp, #20]
 800ea72:	2800      	cmp	r0, #0
 800ea74:	f43f af0c 	beq.w	800e890 <_strtod_l+0x490>
 800ea78:	9b07      	ldr	r3, [sp, #28]
 800ea7a:	691a      	ldr	r2, [r3, #16]
 800ea7c:	3202      	adds	r2, #2
 800ea7e:	f103 010c 	add.w	r1, r3, #12
 800ea82:	0092      	lsls	r2, r2, #2
 800ea84:	300c      	adds	r0, #12
 800ea86:	f7fe fc96 	bl	800d3b6 <memcpy>
 800ea8a:	ec4b ab10 	vmov	d0, sl, fp
 800ea8e:	aa1a      	add	r2, sp, #104	; 0x68
 800ea90:	a919      	add	r1, sp, #100	; 0x64
 800ea92:	4620      	mov	r0, r4
 800ea94:	f002 fa3e 	bl	8010f14 <__d2b>
 800ea98:	ec4b ab18 	vmov	d8, sl, fp
 800ea9c:	9018      	str	r0, [sp, #96]	; 0x60
 800ea9e:	2800      	cmp	r0, #0
 800eaa0:	f43f aef6 	beq.w	800e890 <_strtod_l+0x490>
 800eaa4:	2101      	movs	r1, #1
 800eaa6:	4620      	mov	r0, r4
 800eaa8:	f001 ff88 	bl	80109bc <__i2b>
 800eaac:	4606      	mov	r6, r0
 800eaae:	2800      	cmp	r0, #0
 800eab0:	f43f aeee 	beq.w	800e890 <_strtod_l+0x490>
 800eab4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800eab6:	9904      	ldr	r1, [sp, #16]
 800eab8:	2b00      	cmp	r3, #0
 800eaba:	bfab      	itete	ge
 800eabc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800eabe:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800eac0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800eac2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800eac6:	bfac      	ite	ge
 800eac8:	eb03 0902 	addge.w	r9, r3, r2
 800eacc:	1ad7      	sublt	r7, r2, r3
 800eace:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ead0:	eba3 0801 	sub.w	r8, r3, r1
 800ead4:	4490      	add	r8, r2
 800ead6:	4ba1      	ldr	r3, [pc, #644]	; (800ed5c <_strtod_l+0x95c>)
 800ead8:	f108 38ff 	add.w	r8, r8, #4294967295
 800eadc:	4598      	cmp	r8, r3
 800eade:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800eae2:	f280 80c7 	bge.w	800ec74 <_strtod_l+0x874>
 800eae6:	eba3 0308 	sub.w	r3, r3, r8
 800eaea:	2b1f      	cmp	r3, #31
 800eaec:	eba2 0203 	sub.w	r2, r2, r3
 800eaf0:	f04f 0101 	mov.w	r1, #1
 800eaf4:	f300 80b1 	bgt.w	800ec5a <_strtod_l+0x85a>
 800eaf8:	fa01 f303 	lsl.w	r3, r1, r3
 800eafc:	930d      	str	r3, [sp, #52]	; 0x34
 800eafe:	2300      	movs	r3, #0
 800eb00:	9308      	str	r3, [sp, #32]
 800eb02:	eb09 0802 	add.w	r8, r9, r2
 800eb06:	9b04      	ldr	r3, [sp, #16]
 800eb08:	45c1      	cmp	r9, r8
 800eb0a:	4417      	add	r7, r2
 800eb0c:	441f      	add	r7, r3
 800eb0e:	464b      	mov	r3, r9
 800eb10:	bfa8      	it	ge
 800eb12:	4643      	movge	r3, r8
 800eb14:	42bb      	cmp	r3, r7
 800eb16:	bfa8      	it	ge
 800eb18:	463b      	movge	r3, r7
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	bfc2      	ittt	gt
 800eb1e:	eba8 0803 	subgt.w	r8, r8, r3
 800eb22:	1aff      	subgt	r7, r7, r3
 800eb24:	eba9 0903 	subgt.w	r9, r9, r3
 800eb28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	dd17      	ble.n	800eb5e <_strtod_l+0x75e>
 800eb2e:	4631      	mov	r1, r6
 800eb30:	461a      	mov	r2, r3
 800eb32:	4620      	mov	r0, r4
 800eb34:	f002 f802 	bl	8010b3c <__pow5mult>
 800eb38:	4606      	mov	r6, r0
 800eb3a:	2800      	cmp	r0, #0
 800eb3c:	f43f aea8 	beq.w	800e890 <_strtod_l+0x490>
 800eb40:	4601      	mov	r1, r0
 800eb42:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800eb44:	4620      	mov	r0, r4
 800eb46:	f001 ff4f 	bl	80109e8 <__multiply>
 800eb4a:	900b      	str	r0, [sp, #44]	; 0x2c
 800eb4c:	2800      	cmp	r0, #0
 800eb4e:	f43f ae9f 	beq.w	800e890 <_strtod_l+0x490>
 800eb52:	9918      	ldr	r1, [sp, #96]	; 0x60
 800eb54:	4620      	mov	r0, r4
 800eb56:	f001 fe2f 	bl	80107b8 <_Bfree>
 800eb5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eb5c:	9318      	str	r3, [sp, #96]	; 0x60
 800eb5e:	f1b8 0f00 	cmp.w	r8, #0
 800eb62:	f300 808c 	bgt.w	800ec7e <_strtod_l+0x87e>
 800eb66:	9b06      	ldr	r3, [sp, #24]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	dd08      	ble.n	800eb7e <_strtod_l+0x77e>
 800eb6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eb6e:	9905      	ldr	r1, [sp, #20]
 800eb70:	4620      	mov	r0, r4
 800eb72:	f001 ffe3 	bl	8010b3c <__pow5mult>
 800eb76:	9005      	str	r0, [sp, #20]
 800eb78:	2800      	cmp	r0, #0
 800eb7a:	f43f ae89 	beq.w	800e890 <_strtod_l+0x490>
 800eb7e:	2f00      	cmp	r7, #0
 800eb80:	dd08      	ble.n	800eb94 <_strtod_l+0x794>
 800eb82:	9905      	ldr	r1, [sp, #20]
 800eb84:	463a      	mov	r2, r7
 800eb86:	4620      	mov	r0, r4
 800eb88:	f002 f832 	bl	8010bf0 <__lshift>
 800eb8c:	9005      	str	r0, [sp, #20]
 800eb8e:	2800      	cmp	r0, #0
 800eb90:	f43f ae7e 	beq.w	800e890 <_strtod_l+0x490>
 800eb94:	f1b9 0f00 	cmp.w	r9, #0
 800eb98:	dd08      	ble.n	800ebac <_strtod_l+0x7ac>
 800eb9a:	4631      	mov	r1, r6
 800eb9c:	464a      	mov	r2, r9
 800eb9e:	4620      	mov	r0, r4
 800eba0:	f002 f826 	bl	8010bf0 <__lshift>
 800eba4:	4606      	mov	r6, r0
 800eba6:	2800      	cmp	r0, #0
 800eba8:	f43f ae72 	beq.w	800e890 <_strtod_l+0x490>
 800ebac:	9a05      	ldr	r2, [sp, #20]
 800ebae:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ebb0:	4620      	mov	r0, r4
 800ebb2:	f002 f8a9 	bl	8010d08 <__mdiff>
 800ebb6:	4605      	mov	r5, r0
 800ebb8:	2800      	cmp	r0, #0
 800ebba:	f43f ae69 	beq.w	800e890 <_strtod_l+0x490>
 800ebbe:	68c3      	ldr	r3, [r0, #12]
 800ebc0:	930b      	str	r3, [sp, #44]	; 0x2c
 800ebc2:	2300      	movs	r3, #0
 800ebc4:	60c3      	str	r3, [r0, #12]
 800ebc6:	4631      	mov	r1, r6
 800ebc8:	f002 f882 	bl	8010cd0 <__mcmp>
 800ebcc:	2800      	cmp	r0, #0
 800ebce:	da60      	bge.n	800ec92 <_strtod_l+0x892>
 800ebd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ebd2:	ea53 030a 	orrs.w	r3, r3, sl
 800ebd6:	f040 8082 	bne.w	800ecde <_strtod_l+0x8de>
 800ebda:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d17d      	bne.n	800ecde <_strtod_l+0x8de>
 800ebe2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ebe6:	0d1b      	lsrs	r3, r3, #20
 800ebe8:	051b      	lsls	r3, r3, #20
 800ebea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ebee:	d976      	bls.n	800ecde <_strtod_l+0x8de>
 800ebf0:	696b      	ldr	r3, [r5, #20]
 800ebf2:	b913      	cbnz	r3, 800ebfa <_strtod_l+0x7fa>
 800ebf4:	692b      	ldr	r3, [r5, #16]
 800ebf6:	2b01      	cmp	r3, #1
 800ebf8:	dd71      	ble.n	800ecde <_strtod_l+0x8de>
 800ebfa:	4629      	mov	r1, r5
 800ebfc:	2201      	movs	r2, #1
 800ebfe:	4620      	mov	r0, r4
 800ec00:	f001 fff6 	bl	8010bf0 <__lshift>
 800ec04:	4631      	mov	r1, r6
 800ec06:	4605      	mov	r5, r0
 800ec08:	f002 f862 	bl	8010cd0 <__mcmp>
 800ec0c:	2800      	cmp	r0, #0
 800ec0e:	dd66      	ble.n	800ecde <_strtod_l+0x8de>
 800ec10:	9904      	ldr	r1, [sp, #16]
 800ec12:	4a53      	ldr	r2, [pc, #332]	; (800ed60 <_strtod_l+0x960>)
 800ec14:	465b      	mov	r3, fp
 800ec16:	2900      	cmp	r1, #0
 800ec18:	f000 8081 	beq.w	800ed1e <_strtod_l+0x91e>
 800ec1c:	ea02 010b 	and.w	r1, r2, fp
 800ec20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ec24:	dc7b      	bgt.n	800ed1e <_strtod_l+0x91e>
 800ec26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ec2a:	f77f aea9 	ble.w	800e980 <_strtod_l+0x580>
 800ec2e:	4b4d      	ldr	r3, [pc, #308]	; (800ed64 <_strtod_l+0x964>)
 800ec30:	4650      	mov	r0, sl
 800ec32:	4659      	mov	r1, fp
 800ec34:	2200      	movs	r2, #0
 800ec36:	f7f1 fce7 	bl	8000608 <__aeabi_dmul>
 800ec3a:	460b      	mov	r3, r1
 800ec3c:	4303      	orrs	r3, r0
 800ec3e:	bf08      	it	eq
 800ec40:	2322      	moveq	r3, #34	; 0x22
 800ec42:	4682      	mov	sl, r0
 800ec44:	468b      	mov	fp, r1
 800ec46:	bf08      	it	eq
 800ec48:	6023      	streq	r3, [r4, #0]
 800ec4a:	e62b      	b.n	800e8a4 <_strtod_l+0x4a4>
 800ec4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ec50:	fa02 f303 	lsl.w	r3, r2, r3
 800ec54:	ea03 0a0a 	and.w	sl, r3, sl
 800ec58:	e6e3      	b.n	800ea22 <_strtod_l+0x622>
 800ec5a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ec5e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ec62:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ec66:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ec6a:	fa01 f308 	lsl.w	r3, r1, r8
 800ec6e:	9308      	str	r3, [sp, #32]
 800ec70:	910d      	str	r1, [sp, #52]	; 0x34
 800ec72:	e746      	b.n	800eb02 <_strtod_l+0x702>
 800ec74:	2300      	movs	r3, #0
 800ec76:	9308      	str	r3, [sp, #32]
 800ec78:	2301      	movs	r3, #1
 800ec7a:	930d      	str	r3, [sp, #52]	; 0x34
 800ec7c:	e741      	b.n	800eb02 <_strtod_l+0x702>
 800ec7e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ec80:	4642      	mov	r2, r8
 800ec82:	4620      	mov	r0, r4
 800ec84:	f001 ffb4 	bl	8010bf0 <__lshift>
 800ec88:	9018      	str	r0, [sp, #96]	; 0x60
 800ec8a:	2800      	cmp	r0, #0
 800ec8c:	f47f af6b 	bne.w	800eb66 <_strtod_l+0x766>
 800ec90:	e5fe      	b.n	800e890 <_strtod_l+0x490>
 800ec92:	465f      	mov	r7, fp
 800ec94:	d16e      	bne.n	800ed74 <_strtod_l+0x974>
 800ec96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ec98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ec9c:	b342      	cbz	r2, 800ecf0 <_strtod_l+0x8f0>
 800ec9e:	4a32      	ldr	r2, [pc, #200]	; (800ed68 <_strtod_l+0x968>)
 800eca0:	4293      	cmp	r3, r2
 800eca2:	d128      	bne.n	800ecf6 <_strtod_l+0x8f6>
 800eca4:	9b04      	ldr	r3, [sp, #16]
 800eca6:	4651      	mov	r1, sl
 800eca8:	b1eb      	cbz	r3, 800ece6 <_strtod_l+0x8e6>
 800ecaa:	4b2d      	ldr	r3, [pc, #180]	; (800ed60 <_strtod_l+0x960>)
 800ecac:	403b      	ands	r3, r7
 800ecae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ecb2:	f04f 32ff 	mov.w	r2, #4294967295
 800ecb6:	d819      	bhi.n	800ecec <_strtod_l+0x8ec>
 800ecb8:	0d1b      	lsrs	r3, r3, #20
 800ecba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ecbe:	fa02 f303 	lsl.w	r3, r2, r3
 800ecc2:	4299      	cmp	r1, r3
 800ecc4:	d117      	bne.n	800ecf6 <_strtod_l+0x8f6>
 800ecc6:	4b29      	ldr	r3, [pc, #164]	; (800ed6c <_strtod_l+0x96c>)
 800ecc8:	429f      	cmp	r7, r3
 800ecca:	d102      	bne.n	800ecd2 <_strtod_l+0x8d2>
 800eccc:	3101      	adds	r1, #1
 800ecce:	f43f addf 	beq.w	800e890 <_strtod_l+0x490>
 800ecd2:	4b23      	ldr	r3, [pc, #140]	; (800ed60 <_strtod_l+0x960>)
 800ecd4:	403b      	ands	r3, r7
 800ecd6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ecda:	f04f 0a00 	mov.w	sl, #0
 800ecde:	9b04      	ldr	r3, [sp, #16]
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d1a4      	bne.n	800ec2e <_strtod_l+0x82e>
 800ece4:	e5de      	b.n	800e8a4 <_strtod_l+0x4a4>
 800ece6:	f04f 33ff 	mov.w	r3, #4294967295
 800ecea:	e7ea      	b.n	800ecc2 <_strtod_l+0x8c2>
 800ecec:	4613      	mov	r3, r2
 800ecee:	e7e8      	b.n	800ecc2 <_strtod_l+0x8c2>
 800ecf0:	ea53 030a 	orrs.w	r3, r3, sl
 800ecf4:	d08c      	beq.n	800ec10 <_strtod_l+0x810>
 800ecf6:	9b08      	ldr	r3, [sp, #32]
 800ecf8:	b1db      	cbz	r3, 800ed32 <_strtod_l+0x932>
 800ecfa:	423b      	tst	r3, r7
 800ecfc:	d0ef      	beq.n	800ecde <_strtod_l+0x8de>
 800ecfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed00:	9a04      	ldr	r2, [sp, #16]
 800ed02:	4650      	mov	r0, sl
 800ed04:	4659      	mov	r1, fp
 800ed06:	b1c3      	cbz	r3, 800ed3a <_strtod_l+0x93a>
 800ed08:	f7ff fb5d 	bl	800e3c6 <sulp>
 800ed0c:	4602      	mov	r2, r0
 800ed0e:	460b      	mov	r3, r1
 800ed10:	ec51 0b18 	vmov	r0, r1, d8
 800ed14:	f7f1 fac2 	bl	800029c <__adddf3>
 800ed18:	4682      	mov	sl, r0
 800ed1a:	468b      	mov	fp, r1
 800ed1c:	e7df      	b.n	800ecde <_strtod_l+0x8de>
 800ed1e:	4013      	ands	r3, r2
 800ed20:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ed24:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ed28:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ed2c:	f04f 3aff 	mov.w	sl, #4294967295
 800ed30:	e7d5      	b.n	800ecde <_strtod_l+0x8de>
 800ed32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ed34:	ea13 0f0a 	tst.w	r3, sl
 800ed38:	e7e0      	b.n	800ecfc <_strtod_l+0x8fc>
 800ed3a:	f7ff fb44 	bl	800e3c6 <sulp>
 800ed3e:	4602      	mov	r2, r0
 800ed40:	460b      	mov	r3, r1
 800ed42:	ec51 0b18 	vmov	r0, r1, d8
 800ed46:	f7f1 faa7 	bl	8000298 <__aeabi_dsub>
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	4682      	mov	sl, r0
 800ed50:	468b      	mov	fp, r1
 800ed52:	f7f1 fec1 	bl	8000ad8 <__aeabi_dcmpeq>
 800ed56:	2800      	cmp	r0, #0
 800ed58:	d0c1      	beq.n	800ecde <_strtod_l+0x8de>
 800ed5a:	e611      	b.n	800e980 <_strtod_l+0x580>
 800ed5c:	fffffc02 	.word	0xfffffc02
 800ed60:	7ff00000 	.word	0x7ff00000
 800ed64:	39500000 	.word	0x39500000
 800ed68:	000fffff 	.word	0x000fffff
 800ed6c:	7fefffff 	.word	0x7fefffff
 800ed70:	08014748 	.word	0x08014748
 800ed74:	4631      	mov	r1, r6
 800ed76:	4628      	mov	r0, r5
 800ed78:	f002 f928 	bl	8010fcc <__ratio>
 800ed7c:	ec59 8b10 	vmov	r8, r9, d0
 800ed80:	ee10 0a10 	vmov	r0, s0
 800ed84:	2200      	movs	r2, #0
 800ed86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ed8a:	4649      	mov	r1, r9
 800ed8c:	f7f1 feb8 	bl	8000b00 <__aeabi_dcmple>
 800ed90:	2800      	cmp	r0, #0
 800ed92:	d07a      	beq.n	800ee8a <_strtod_l+0xa8a>
 800ed94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d04a      	beq.n	800ee30 <_strtod_l+0xa30>
 800ed9a:	4b95      	ldr	r3, [pc, #596]	; (800eff0 <_strtod_l+0xbf0>)
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800eda2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800eff0 <_strtod_l+0xbf0>
 800eda6:	f04f 0800 	mov.w	r8, #0
 800edaa:	4b92      	ldr	r3, [pc, #584]	; (800eff4 <_strtod_l+0xbf4>)
 800edac:	403b      	ands	r3, r7
 800edae:	930d      	str	r3, [sp, #52]	; 0x34
 800edb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800edb2:	4b91      	ldr	r3, [pc, #580]	; (800eff8 <_strtod_l+0xbf8>)
 800edb4:	429a      	cmp	r2, r3
 800edb6:	f040 80b0 	bne.w	800ef1a <_strtod_l+0xb1a>
 800edba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800edbe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800edc2:	ec4b ab10 	vmov	d0, sl, fp
 800edc6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800edca:	f002 f827 	bl	8010e1c <__ulp>
 800edce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800edd2:	ec53 2b10 	vmov	r2, r3, d0
 800edd6:	f7f1 fc17 	bl	8000608 <__aeabi_dmul>
 800edda:	4652      	mov	r2, sl
 800eddc:	465b      	mov	r3, fp
 800edde:	f7f1 fa5d 	bl	800029c <__adddf3>
 800ede2:	460b      	mov	r3, r1
 800ede4:	4983      	ldr	r1, [pc, #524]	; (800eff4 <_strtod_l+0xbf4>)
 800ede6:	4a85      	ldr	r2, [pc, #532]	; (800effc <_strtod_l+0xbfc>)
 800ede8:	4019      	ands	r1, r3
 800edea:	4291      	cmp	r1, r2
 800edec:	4682      	mov	sl, r0
 800edee:	d960      	bls.n	800eeb2 <_strtod_l+0xab2>
 800edf0:	ee18 3a90 	vmov	r3, s17
 800edf4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800edf8:	4293      	cmp	r3, r2
 800edfa:	d104      	bne.n	800ee06 <_strtod_l+0xa06>
 800edfc:	ee18 3a10 	vmov	r3, s16
 800ee00:	3301      	adds	r3, #1
 800ee02:	f43f ad45 	beq.w	800e890 <_strtod_l+0x490>
 800ee06:	f8df b200 	ldr.w	fp, [pc, #512]	; 800f008 <_strtod_l+0xc08>
 800ee0a:	f04f 3aff 	mov.w	sl, #4294967295
 800ee0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ee10:	4620      	mov	r0, r4
 800ee12:	f001 fcd1 	bl	80107b8 <_Bfree>
 800ee16:	9905      	ldr	r1, [sp, #20]
 800ee18:	4620      	mov	r0, r4
 800ee1a:	f001 fccd 	bl	80107b8 <_Bfree>
 800ee1e:	4631      	mov	r1, r6
 800ee20:	4620      	mov	r0, r4
 800ee22:	f001 fcc9 	bl	80107b8 <_Bfree>
 800ee26:	4629      	mov	r1, r5
 800ee28:	4620      	mov	r0, r4
 800ee2a:	f001 fcc5 	bl	80107b8 <_Bfree>
 800ee2e:	e61a      	b.n	800ea66 <_strtod_l+0x666>
 800ee30:	f1ba 0f00 	cmp.w	sl, #0
 800ee34:	d11b      	bne.n	800ee6e <_strtod_l+0xa6e>
 800ee36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ee3a:	b9f3      	cbnz	r3, 800ee7a <_strtod_l+0xa7a>
 800ee3c:	4b6c      	ldr	r3, [pc, #432]	; (800eff0 <_strtod_l+0xbf0>)
 800ee3e:	2200      	movs	r2, #0
 800ee40:	4640      	mov	r0, r8
 800ee42:	4649      	mov	r1, r9
 800ee44:	f7f1 fe52 	bl	8000aec <__aeabi_dcmplt>
 800ee48:	b9d0      	cbnz	r0, 800ee80 <_strtod_l+0xa80>
 800ee4a:	4640      	mov	r0, r8
 800ee4c:	4649      	mov	r1, r9
 800ee4e:	4b6c      	ldr	r3, [pc, #432]	; (800f000 <_strtod_l+0xc00>)
 800ee50:	2200      	movs	r2, #0
 800ee52:	f7f1 fbd9 	bl	8000608 <__aeabi_dmul>
 800ee56:	4680      	mov	r8, r0
 800ee58:	4689      	mov	r9, r1
 800ee5a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ee5e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800ee62:	9315      	str	r3, [sp, #84]	; 0x54
 800ee64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ee68:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ee6c:	e79d      	b.n	800edaa <_strtod_l+0x9aa>
 800ee6e:	f1ba 0f01 	cmp.w	sl, #1
 800ee72:	d102      	bne.n	800ee7a <_strtod_l+0xa7a>
 800ee74:	2f00      	cmp	r7, #0
 800ee76:	f43f ad83 	beq.w	800e980 <_strtod_l+0x580>
 800ee7a:	4b62      	ldr	r3, [pc, #392]	; (800f004 <_strtod_l+0xc04>)
 800ee7c:	2200      	movs	r2, #0
 800ee7e:	e78e      	b.n	800ed9e <_strtod_l+0x99e>
 800ee80:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800f000 <_strtod_l+0xc00>
 800ee84:	f04f 0800 	mov.w	r8, #0
 800ee88:	e7e7      	b.n	800ee5a <_strtod_l+0xa5a>
 800ee8a:	4b5d      	ldr	r3, [pc, #372]	; (800f000 <_strtod_l+0xc00>)
 800ee8c:	4640      	mov	r0, r8
 800ee8e:	4649      	mov	r1, r9
 800ee90:	2200      	movs	r2, #0
 800ee92:	f7f1 fbb9 	bl	8000608 <__aeabi_dmul>
 800ee96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ee98:	4680      	mov	r8, r0
 800ee9a:	4689      	mov	r9, r1
 800ee9c:	b933      	cbnz	r3, 800eeac <_strtod_l+0xaac>
 800ee9e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eea2:	900e      	str	r0, [sp, #56]	; 0x38
 800eea4:	930f      	str	r3, [sp, #60]	; 0x3c
 800eea6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800eeaa:	e7dd      	b.n	800ee68 <_strtod_l+0xa68>
 800eeac:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800eeb0:	e7f9      	b.n	800eea6 <_strtod_l+0xaa6>
 800eeb2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800eeb6:	9b04      	ldr	r3, [sp, #16]
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d1a8      	bne.n	800ee0e <_strtod_l+0xa0e>
 800eebc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800eec0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800eec2:	0d1b      	lsrs	r3, r3, #20
 800eec4:	051b      	lsls	r3, r3, #20
 800eec6:	429a      	cmp	r2, r3
 800eec8:	d1a1      	bne.n	800ee0e <_strtod_l+0xa0e>
 800eeca:	4640      	mov	r0, r8
 800eecc:	4649      	mov	r1, r9
 800eece:	f7f1 fefb 	bl	8000cc8 <__aeabi_d2lz>
 800eed2:	f7f1 fb6b 	bl	80005ac <__aeabi_l2d>
 800eed6:	4602      	mov	r2, r0
 800eed8:	460b      	mov	r3, r1
 800eeda:	4640      	mov	r0, r8
 800eedc:	4649      	mov	r1, r9
 800eede:	f7f1 f9db 	bl	8000298 <__aeabi_dsub>
 800eee2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800eee4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eee8:	ea43 030a 	orr.w	r3, r3, sl
 800eeec:	4313      	orrs	r3, r2
 800eeee:	4680      	mov	r8, r0
 800eef0:	4689      	mov	r9, r1
 800eef2:	d055      	beq.n	800efa0 <_strtod_l+0xba0>
 800eef4:	a336      	add	r3, pc, #216	; (adr r3, 800efd0 <_strtod_l+0xbd0>)
 800eef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eefa:	f7f1 fdf7 	bl	8000aec <__aeabi_dcmplt>
 800eefe:	2800      	cmp	r0, #0
 800ef00:	f47f acd0 	bne.w	800e8a4 <_strtod_l+0x4a4>
 800ef04:	a334      	add	r3, pc, #208	; (adr r3, 800efd8 <_strtod_l+0xbd8>)
 800ef06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef0a:	4640      	mov	r0, r8
 800ef0c:	4649      	mov	r1, r9
 800ef0e:	f7f1 fe0b 	bl	8000b28 <__aeabi_dcmpgt>
 800ef12:	2800      	cmp	r0, #0
 800ef14:	f43f af7b 	beq.w	800ee0e <_strtod_l+0xa0e>
 800ef18:	e4c4      	b.n	800e8a4 <_strtod_l+0x4a4>
 800ef1a:	9b04      	ldr	r3, [sp, #16]
 800ef1c:	b333      	cbz	r3, 800ef6c <_strtod_l+0xb6c>
 800ef1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ef20:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ef24:	d822      	bhi.n	800ef6c <_strtod_l+0xb6c>
 800ef26:	a32e      	add	r3, pc, #184	; (adr r3, 800efe0 <_strtod_l+0xbe0>)
 800ef28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef2c:	4640      	mov	r0, r8
 800ef2e:	4649      	mov	r1, r9
 800ef30:	f7f1 fde6 	bl	8000b00 <__aeabi_dcmple>
 800ef34:	b1a0      	cbz	r0, 800ef60 <_strtod_l+0xb60>
 800ef36:	4649      	mov	r1, r9
 800ef38:	4640      	mov	r0, r8
 800ef3a:	f7f1 fe3d 	bl	8000bb8 <__aeabi_d2uiz>
 800ef3e:	2801      	cmp	r0, #1
 800ef40:	bf38      	it	cc
 800ef42:	2001      	movcc	r0, #1
 800ef44:	f7f1 fae6 	bl	8000514 <__aeabi_ui2d>
 800ef48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ef4a:	4680      	mov	r8, r0
 800ef4c:	4689      	mov	r9, r1
 800ef4e:	bb23      	cbnz	r3, 800ef9a <_strtod_l+0xb9a>
 800ef50:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ef54:	9010      	str	r0, [sp, #64]	; 0x40
 800ef56:	9311      	str	r3, [sp, #68]	; 0x44
 800ef58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ef5c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ef60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ef64:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ef68:	1a9b      	subs	r3, r3, r2
 800ef6a:	9309      	str	r3, [sp, #36]	; 0x24
 800ef6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ef70:	eeb0 0a48 	vmov.f32	s0, s16
 800ef74:	eef0 0a68 	vmov.f32	s1, s17
 800ef78:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ef7c:	f001 ff4e 	bl	8010e1c <__ulp>
 800ef80:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ef84:	ec53 2b10 	vmov	r2, r3, d0
 800ef88:	f7f1 fb3e 	bl	8000608 <__aeabi_dmul>
 800ef8c:	ec53 2b18 	vmov	r2, r3, d8
 800ef90:	f7f1 f984 	bl	800029c <__adddf3>
 800ef94:	4682      	mov	sl, r0
 800ef96:	468b      	mov	fp, r1
 800ef98:	e78d      	b.n	800eeb6 <_strtod_l+0xab6>
 800ef9a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ef9e:	e7db      	b.n	800ef58 <_strtod_l+0xb58>
 800efa0:	a311      	add	r3, pc, #68	; (adr r3, 800efe8 <_strtod_l+0xbe8>)
 800efa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efa6:	f7f1 fda1 	bl	8000aec <__aeabi_dcmplt>
 800efaa:	e7b2      	b.n	800ef12 <_strtod_l+0xb12>
 800efac:	2300      	movs	r3, #0
 800efae:	930a      	str	r3, [sp, #40]	; 0x28
 800efb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800efb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800efb4:	6013      	str	r3, [r2, #0]
 800efb6:	f7ff ba6b 	b.w	800e490 <_strtod_l+0x90>
 800efba:	2a65      	cmp	r2, #101	; 0x65
 800efbc:	f43f ab5f 	beq.w	800e67e <_strtod_l+0x27e>
 800efc0:	2a45      	cmp	r2, #69	; 0x45
 800efc2:	f43f ab5c 	beq.w	800e67e <_strtod_l+0x27e>
 800efc6:	2301      	movs	r3, #1
 800efc8:	f7ff bb94 	b.w	800e6f4 <_strtod_l+0x2f4>
 800efcc:	f3af 8000 	nop.w
 800efd0:	94a03595 	.word	0x94a03595
 800efd4:	3fdfffff 	.word	0x3fdfffff
 800efd8:	35afe535 	.word	0x35afe535
 800efdc:	3fe00000 	.word	0x3fe00000
 800efe0:	ffc00000 	.word	0xffc00000
 800efe4:	41dfffff 	.word	0x41dfffff
 800efe8:	94a03595 	.word	0x94a03595
 800efec:	3fcfffff 	.word	0x3fcfffff
 800eff0:	3ff00000 	.word	0x3ff00000
 800eff4:	7ff00000 	.word	0x7ff00000
 800eff8:	7fe00000 	.word	0x7fe00000
 800effc:	7c9fffff 	.word	0x7c9fffff
 800f000:	3fe00000 	.word	0x3fe00000
 800f004:	bff00000 	.word	0xbff00000
 800f008:	7fefffff 	.word	0x7fefffff

0800f00c <_strtod_r>:
 800f00c:	4b01      	ldr	r3, [pc, #4]	; (800f014 <_strtod_r+0x8>)
 800f00e:	f7ff b9f7 	b.w	800e400 <_strtod_l>
 800f012:	bf00      	nop
 800f014:	200000a0 	.word	0x200000a0

0800f018 <_strtol_l.constprop.0>:
 800f018:	2b01      	cmp	r3, #1
 800f01a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f01e:	d001      	beq.n	800f024 <_strtol_l.constprop.0+0xc>
 800f020:	2b24      	cmp	r3, #36	; 0x24
 800f022:	d906      	bls.n	800f032 <_strtol_l.constprop.0+0x1a>
 800f024:	f7fe f8a4 	bl	800d170 <__errno>
 800f028:	2316      	movs	r3, #22
 800f02a:	6003      	str	r3, [r0, #0]
 800f02c:	2000      	movs	r0, #0
 800f02e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f032:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f118 <_strtol_l.constprop.0+0x100>
 800f036:	460d      	mov	r5, r1
 800f038:	462e      	mov	r6, r5
 800f03a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f03e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f042:	f017 0708 	ands.w	r7, r7, #8
 800f046:	d1f7      	bne.n	800f038 <_strtol_l.constprop.0+0x20>
 800f048:	2c2d      	cmp	r4, #45	; 0x2d
 800f04a:	d132      	bne.n	800f0b2 <_strtol_l.constprop.0+0x9a>
 800f04c:	782c      	ldrb	r4, [r5, #0]
 800f04e:	2701      	movs	r7, #1
 800f050:	1cb5      	adds	r5, r6, #2
 800f052:	2b00      	cmp	r3, #0
 800f054:	d05b      	beq.n	800f10e <_strtol_l.constprop.0+0xf6>
 800f056:	2b10      	cmp	r3, #16
 800f058:	d109      	bne.n	800f06e <_strtol_l.constprop.0+0x56>
 800f05a:	2c30      	cmp	r4, #48	; 0x30
 800f05c:	d107      	bne.n	800f06e <_strtol_l.constprop.0+0x56>
 800f05e:	782c      	ldrb	r4, [r5, #0]
 800f060:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f064:	2c58      	cmp	r4, #88	; 0x58
 800f066:	d14d      	bne.n	800f104 <_strtol_l.constprop.0+0xec>
 800f068:	786c      	ldrb	r4, [r5, #1]
 800f06a:	2310      	movs	r3, #16
 800f06c:	3502      	adds	r5, #2
 800f06e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f072:	f108 38ff 	add.w	r8, r8, #4294967295
 800f076:	f04f 0c00 	mov.w	ip, #0
 800f07a:	fbb8 f9f3 	udiv	r9, r8, r3
 800f07e:	4666      	mov	r6, ip
 800f080:	fb03 8a19 	mls	sl, r3, r9, r8
 800f084:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f088:	f1be 0f09 	cmp.w	lr, #9
 800f08c:	d816      	bhi.n	800f0bc <_strtol_l.constprop.0+0xa4>
 800f08e:	4674      	mov	r4, lr
 800f090:	42a3      	cmp	r3, r4
 800f092:	dd24      	ble.n	800f0de <_strtol_l.constprop.0+0xc6>
 800f094:	f1bc 0f00 	cmp.w	ip, #0
 800f098:	db1e      	blt.n	800f0d8 <_strtol_l.constprop.0+0xc0>
 800f09a:	45b1      	cmp	r9, r6
 800f09c:	d31c      	bcc.n	800f0d8 <_strtol_l.constprop.0+0xc0>
 800f09e:	d101      	bne.n	800f0a4 <_strtol_l.constprop.0+0x8c>
 800f0a0:	45a2      	cmp	sl, r4
 800f0a2:	db19      	blt.n	800f0d8 <_strtol_l.constprop.0+0xc0>
 800f0a4:	fb06 4603 	mla	r6, r6, r3, r4
 800f0a8:	f04f 0c01 	mov.w	ip, #1
 800f0ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f0b0:	e7e8      	b.n	800f084 <_strtol_l.constprop.0+0x6c>
 800f0b2:	2c2b      	cmp	r4, #43	; 0x2b
 800f0b4:	bf04      	itt	eq
 800f0b6:	782c      	ldrbeq	r4, [r5, #0]
 800f0b8:	1cb5      	addeq	r5, r6, #2
 800f0ba:	e7ca      	b.n	800f052 <_strtol_l.constprop.0+0x3a>
 800f0bc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f0c0:	f1be 0f19 	cmp.w	lr, #25
 800f0c4:	d801      	bhi.n	800f0ca <_strtol_l.constprop.0+0xb2>
 800f0c6:	3c37      	subs	r4, #55	; 0x37
 800f0c8:	e7e2      	b.n	800f090 <_strtol_l.constprop.0+0x78>
 800f0ca:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f0ce:	f1be 0f19 	cmp.w	lr, #25
 800f0d2:	d804      	bhi.n	800f0de <_strtol_l.constprop.0+0xc6>
 800f0d4:	3c57      	subs	r4, #87	; 0x57
 800f0d6:	e7db      	b.n	800f090 <_strtol_l.constprop.0+0x78>
 800f0d8:	f04f 3cff 	mov.w	ip, #4294967295
 800f0dc:	e7e6      	b.n	800f0ac <_strtol_l.constprop.0+0x94>
 800f0de:	f1bc 0f00 	cmp.w	ip, #0
 800f0e2:	da05      	bge.n	800f0f0 <_strtol_l.constprop.0+0xd8>
 800f0e4:	2322      	movs	r3, #34	; 0x22
 800f0e6:	6003      	str	r3, [r0, #0]
 800f0e8:	4646      	mov	r6, r8
 800f0ea:	b942      	cbnz	r2, 800f0fe <_strtol_l.constprop.0+0xe6>
 800f0ec:	4630      	mov	r0, r6
 800f0ee:	e79e      	b.n	800f02e <_strtol_l.constprop.0+0x16>
 800f0f0:	b107      	cbz	r7, 800f0f4 <_strtol_l.constprop.0+0xdc>
 800f0f2:	4276      	negs	r6, r6
 800f0f4:	2a00      	cmp	r2, #0
 800f0f6:	d0f9      	beq.n	800f0ec <_strtol_l.constprop.0+0xd4>
 800f0f8:	f1bc 0f00 	cmp.w	ip, #0
 800f0fc:	d000      	beq.n	800f100 <_strtol_l.constprop.0+0xe8>
 800f0fe:	1e69      	subs	r1, r5, #1
 800f100:	6011      	str	r1, [r2, #0]
 800f102:	e7f3      	b.n	800f0ec <_strtol_l.constprop.0+0xd4>
 800f104:	2430      	movs	r4, #48	; 0x30
 800f106:	2b00      	cmp	r3, #0
 800f108:	d1b1      	bne.n	800f06e <_strtol_l.constprop.0+0x56>
 800f10a:	2308      	movs	r3, #8
 800f10c:	e7af      	b.n	800f06e <_strtol_l.constprop.0+0x56>
 800f10e:	2c30      	cmp	r4, #48	; 0x30
 800f110:	d0a5      	beq.n	800f05e <_strtol_l.constprop.0+0x46>
 800f112:	230a      	movs	r3, #10
 800f114:	e7ab      	b.n	800f06e <_strtol_l.constprop.0+0x56>
 800f116:	bf00      	nop
 800f118:	08014771 	.word	0x08014771

0800f11c <_strtol_r>:
 800f11c:	f7ff bf7c 	b.w	800f018 <_strtol_l.constprop.0>

0800f120 <_write_r>:
 800f120:	b538      	push	{r3, r4, r5, lr}
 800f122:	4d07      	ldr	r5, [pc, #28]	; (800f140 <_write_r+0x20>)
 800f124:	4604      	mov	r4, r0
 800f126:	4608      	mov	r0, r1
 800f128:	4611      	mov	r1, r2
 800f12a:	2200      	movs	r2, #0
 800f12c:	602a      	str	r2, [r5, #0]
 800f12e:	461a      	mov	r2, r3
 800f130:	f7f2 ffe1 	bl	80020f6 <_write>
 800f134:	1c43      	adds	r3, r0, #1
 800f136:	d102      	bne.n	800f13e <_write_r+0x1e>
 800f138:	682b      	ldr	r3, [r5, #0]
 800f13a:	b103      	cbz	r3, 800f13e <_write_r+0x1e>
 800f13c:	6023      	str	r3, [r4, #0]
 800f13e:	bd38      	pop	{r3, r4, r5, pc}
 800f140:	20004e54 	.word	0x20004e54

0800f144 <_close_r>:
 800f144:	b538      	push	{r3, r4, r5, lr}
 800f146:	4d06      	ldr	r5, [pc, #24]	; (800f160 <_close_r+0x1c>)
 800f148:	2300      	movs	r3, #0
 800f14a:	4604      	mov	r4, r0
 800f14c:	4608      	mov	r0, r1
 800f14e:	602b      	str	r3, [r5, #0]
 800f150:	f7f2 ffed 	bl	800212e <_close>
 800f154:	1c43      	adds	r3, r0, #1
 800f156:	d102      	bne.n	800f15e <_close_r+0x1a>
 800f158:	682b      	ldr	r3, [r5, #0]
 800f15a:	b103      	cbz	r3, 800f15e <_close_r+0x1a>
 800f15c:	6023      	str	r3, [r4, #0]
 800f15e:	bd38      	pop	{r3, r4, r5, pc}
 800f160:	20004e54 	.word	0x20004e54

0800f164 <quorem>:
 800f164:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f168:	6903      	ldr	r3, [r0, #16]
 800f16a:	690c      	ldr	r4, [r1, #16]
 800f16c:	42a3      	cmp	r3, r4
 800f16e:	4607      	mov	r7, r0
 800f170:	f2c0 8081 	blt.w	800f276 <quorem+0x112>
 800f174:	3c01      	subs	r4, #1
 800f176:	f101 0814 	add.w	r8, r1, #20
 800f17a:	f100 0514 	add.w	r5, r0, #20
 800f17e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f182:	9301      	str	r3, [sp, #4]
 800f184:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f188:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f18c:	3301      	adds	r3, #1
 800f18e:	429a      	cmp	r2, r3
 800f190:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f194:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f198:	fbb2 f6f3 	udiv	r6, r2, r3
 800f19c:	d331      	bcc.n	800f202 <quorem+0x9e>
 800f19e:	f04f 0e00 	mov.w	lr, #0
 800f1a2:	4640      	mov	r0, r8
 800f1a4:	46ac      	mov	ip, r5
 800f1a6:	46f2      	mov	sl, lr
 800f1a8:	f850 2b04 	ldr.w	r2, [r0], #4
 800f1ac:	b293      	uxth	r3, r2
 800f1ae:	fb06 e303 	mla	r3, r6, r3, lr
 800f1b2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f1b6:	b29b      	uxth	r3, r3
 800f1b8:	ebaa 0303 	sub.w	r3, sl, r3
 800f1bc:	f8dc a000 	ldr.w	sl, [ip]
 800f1c0:	0c12      	lsrs	r2, r2, #16
 800f1c2:	fa13 f38a 	uxtah	r3, r3, sl
 800f1c6:	fb06 e202 	mla	r2, r6, r2, lr
 800f1ca:	9300      	str	r3, [sp, #0]
 800f1cc:	9b00      	ldr	r3, [sp, #0]
 800f1ce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f1d2:	b292      	uxth	r2, r2
 800f1d4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f1d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f1dc:	f8bd 3000 	ldrh.w	r3, [sp]
 800f1e0:	4581      	cmp	r9, r0
 800f1e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f1e6:	f84c 3b04 	str.w	r3, [ip], #4
 800f1ea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f1ee:	d2db      	bcs.n	800f1a8 <quorem+0x44>
 800f1f0:	f855 300b 	ldr.w	r3, [r5, fp]
 800f1f4:	b92b      	cbnz	r3, 800f202 <quorem+0x9e>
 800f1f6:	9b01      	ldr	r3, [sp, #4]
 800f1f8:	3b04      	subs	r3, #4
 800f1fa:	429d      	cmp	r5, r3
 800f1fc:	461a      	mov	r2, r3
 800f1fe:	d32e      	bcc.n	800f25e <quorem+0xfa>
 800f200:	613c      	str	r4, [r7, #16]
 800f202:	4638      	mov	r0, r7
 800f204:	f001 fd64 	bl	8010cd0 <__mcmp>
 800f208:	2800      	cmp	r0, #0
 800f20a:	db24      	blt.n	800f256 <quorem+0xf2>
 800f20c:	3601      	adds	r6, #1
 800f20e:	4628      	mov	r0, r5
 800f210:	f04f 0c00 	mov.w	ip, #0
 800f214:	f858 2b04 	ldr.w	r2, [r8], #4
 800f218:	f8d0 e000 	ldr.w	lr, [r0]
 800f21c:	b293      	uxth	r3, r2
 800f21e:	ebac 0303 	sub.w	r3, ip, r3
 800f222:	0c12      	lsrs	r2, r2, #16
 800f224:	fa13 f38e 	uxtah	r3, r3, lr
 800f228:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f22c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f230:	b29b      	uxth	r3, r3
 800f232:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f236:	45c1      	cmp	r9, r8
 800f238:	f840 3b04 	str.w	r3, [r0], #4
 800f23c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f240:	d2e8      	bcs.n	800f214 <quorem+0xb0>
 800f242:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f246:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f24a:	b922      	cbnz	r2, 800f256 <quorem+0xf2>
 800f24c:	3b04      	subs	r3, #4
 800f24e:	429d      	cmp	r5, r3
 800f250:	461a      	mov	r2, r3
 800f252:	d30a      	bcc.n	800f26a <quorem+0x106>
 800f254:	613c      	str	r4, [r7, #16]
 800f256:	4630      	mov	r0, r6
 800f258:	b003      	add	sp, #12
 800f25a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f25e:	6812      	ldr	r2, [r2, #0]
 800f260:	3b04      	subs	r3, #4
 800f262:	2a00      	cmp	r2, #0
 800f264:	d1cc      	bne.n	800f200 <quorem+0x9c>
 800f266:	3c01      	subs	r4, #1
 800f268:	e7c7      	b.n	800f1fa <quorem+0x96>
 800f26a:	6812      	ldr	r2, [r2, #0]
 800f26c:	3b04      	subs	r3, #4
 800f26e:	2a00      	cmp	r2, #0
 800f270:	d1f0      	bne.n	800f254 <quorem+0xf0>
 800f272:	3c01      	subs	r4, #1
 800f274:	e7eb      	b.n	800f24e <quorem+0xea>
 800f276:	2000      	movs	r0, #0
 800f278:	e7ee      	b.n	800f258 <quorem+0xf4>
 800f27a:	0000      	movs	r0, r0
 800f27c:	0000      	movs	r0, r0
	...

0800f280 <_dtoa_r>:
 800f280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f284:	ed2d 8b04 	vpush	{d8-d9}
 800f288:	ec57 6b10 	vmov	r6, r7, d0
 800f28c:	b093      	sub	sp, #76	; 0x4c
 800f28e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f290:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f294:	9106      	str	r1, [sp, #24]
 800f296:	ee10 aa10 	vmov	sl, s0
 800f29a:	4604      	mov	r4, r0
 800f29c:	9209      	str	r2, [sp, #36]	; 0x24
 800f29e:	930c      	str	r3, [sp, #48]	; 0x30
 800f2a0:	46bb      	mov	fp, r7
 800f2a2:	b975      	cbnz	r5, 800f2c2 <_dtoa_r+0x42>
 800f2a4:	2010      	movs	r0, #16
 800f2a6:	f001 fa21 	bl	80106ec <malloc>
 800f2aa:	4602      	mov	r2, r0
 800f2ac:	6260      	str	r0, [r4, #36]	; 0x24
 800f2ae:	b920      	cbnz	r0, 800f2ba <_dtoa_r+0x3a>
 800f2b0:	4ba7      	ldr	r3, [pc, #668]	; (800f550 <_dtoa_r+0x2d0>)
 800f2b2:	21ea      	movs	r1, #234	; 0xea
 800f2b4:	48a7      	ldr	r0, [pc, #668]	; (800f554 <_dtoa_r+0x2d4>)
 800f2b6:	f002 f8fd 	bl	80114b4 <__assert_func>
 800f2ba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f2be:	6005      	str	r5, [r0, #0]
 800f2c0:	60c5      	str	r5, [r0, #12]
 800f2c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f2c4:	6819      	ldr	r1, [r3, #0]
 800f2c6:	b151      	cbz	r1, 800f2de <_dtoa_r+0x5e>
 800f2c8:	685a      	ldr	r2, [r3, #4]
 800f2ca:	604a      	str	r2, [r1, #4]
 800f2cc:	2301      	movs	r3, #1
 800f2ce:	4093      	lsls	r3, r2
 800f2d0:	608b      	str	r3, [r1, #8]
 800f2d2:	4620      	mov	r0, r4
 800f2d4:	f001 fa70 	bl	80107b8 <_Bfree>
 800f2d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f2da:	2200      	movs	r2, #0
 800f2dc:	601a      	str	r2, [r3, #0]
 800f2de:	1e3b      	subs	r3, r7, #0
 800f2e0:	bfaa      	itet	ge
 800f2e2:	2300      	movge	r3, #0
 800f2e4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f2e8:	f8c8 3000 	strge.w	r3, [r8]
 800f2ec:	4b9a      	ldr	r3, [pc, #616]	; (800f558 <_dtoa_r+0x2d8>)
 800f2ee:	bfbc      	itt	lt
 800f2f0:	2201      	movlt	r2, #1
 800f2f2:	f8c8 2000 	strlt.w	r2, [r8]
 800f2f6:	ea33 030b 	bics.w	r3, r3, fp
 800f2fa:	d11b      	bne.n	800f334 <_dtoa_r+0xb4>
 800f2fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f2fe:	f242 730f 	movw	r3, #9999	; 0x270f
 800f302:	6013      	str	r3, [r2, #0]
 800f304:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f308:	4333      	orrs	r3, r6
 800f30a:	f000 8592 	beq.w	800fe32 <_dtoa_r+0xbb2>
 800f30e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f310:	b963      	cbnz	r3, 800f32c <_dtoa_r+0xac>
 800f312:	4b92      	ldr	r3, [pc, #584]	; (800f55c <_dtoa_r+0x2dc>)
 800f314:	e022      	b.n	800f35c <_dtoa_r+0xdc>
 800f316:	4b92      	ldr	r3, [pc, #584]	; (800f560 <_dtoa_r+0x2e0>)
 800f318:	9301      	str	r3, [sp, #4]
 800f31a:	3308      	adds	r3, #8
 800f31c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f31e:	6013      	str	r3, [r2, #0]
 800f320:	9801      	ldr	r0, [sp, #4]
 800f322:	b013      	add	sp, #76	; 0x4c
 800f324:	ecbd 8b04 	vpop	{d8-d9}
 800f328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f32c:	4b8b      	ldr	r3, [pc, #556]	; (800f55c <_dtoa_r+0x2dc>)
 800f32e:	9301      	str	r3, [sp, #4]
 800f330:	3303      	adds	r3, #3
 800f332:	e7f3      	b.n	800f31c <_dtoa_r+0x9c>
 800f334:	2200      	movs	r2, #0
 800f336:	2300      	movs	r3, #0
 800f338:	4650      	mov	r0, sl
 800f33a:	4659      	mov	r1, fp
 800f33c:	f7f1 fbcc 	bl	8000ad8 <__aeabi_dcmpeq>
 800f340:	ec4b ab19 	vmov	d9, sl, fp
 800f344:	4680      	mov	r8, r0
 800f346:	b158      	cbz	r0, 800f360 <_dtoa_r+0xe0>
 800f348:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f34a:	2301      	movs	r3, #1
 800f34c:	6013      	str	r3, [r2, #0]
 800f34e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f350:	2b00      	cmp	r3, #0
 800f352:	f000 856b 	beq.w	800fe2c <_dtoa_r+0xbac>
 800f356:	4883      	ldr	r0, [pc, #524]	; (800f564 <_dtoa_r+0x2e4>)
 800f358:	6018      	str	r0, [r3, #0]
 800f35a:	1e43      	subs	r3, r0, #1
 800f35c:	9301      	str	r3, [sp, #4]
 800f35e:	e7df      	b.n	800f320 <_dtoa_r+0xa0>
 800f360:	ec4b ab10 	vmov	d0, sl, fp
 800f364:	aa10      	add	r2, sp, #64	; 0x40
 800f366:	a911      	add	r1, sp, #68	; 0x44
 800f368:	4620      	mov	r0, r4
 800f36a:	f001 fdd3 	bl	8010f14 <__d2b>
 800f36e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f372:	ee08 0a10 	vmov	s16, r0
 800f376:	2d00      	cmp	r5, #0
 800f378:	f000 8084 	beq.w	800f484 <_dtoa_r+0x204>
 800f37c:	ee19 3a90 	vmov	r3, s19
 800f380:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f384:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f388:	4656      	mov	r6, sl
 800f38a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f38e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f392:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f396:	4b74      	ldr	r3, [pc, #464]	; (800f568 <_dtoa_r+0x2e8>)
 800f398:	2200      	movs	r2, #0
 800f39a:	4630      	mov	r0, r6
 800f39c:	4639      	mov	r1, r7
 800f39e:	f7f0 ff7b 	bl	8000298 <__aeabi_dsub>
 800f3a2:	a365      	add	r3, pc, #404	; (adr r3, 800f538 <_dtoa_r+0x2b8>)
 800f3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3a8:	f7f1 f92e 	bl	8000608 <__aeabi_dmul>
 800f3ac:	a364      	add	r3, pc, #400	; (adr r3, 800f540 <_dtoa_r+0x2c0>)
 800f3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3b2:	f7f0 ff73 	bl	800029c <__adddf3>
 800f3b6:	4606      	mov	r6, r0
 800f3b8:	4628      	mov	r0, r5
 800f3ba:	460f      	mov	r7, r1
 800f3bc:	f7f1 f8ba 	bl	8000534 <__aeabi_i2d>
 800f3c0:	a361      	add	r3, pc, #388	; (adr r3, 800f548 <_dtoa_r+0x2c8>)
 800f3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3c6:	f7f1 f91f 	bl	8000608 <__aeabi_dmul>
 800f3ca:	4602      	mov	r2, r0
 800f3cc:	460b      	mov	r3, r1
 800f3ce:	4630      	mov	r0, r6
 800f3d0:	4639      	mov	r1, r7
 800f3d2:	f7f0 ff63 	bl	800029c <__adddf3>
 800f3d6:	4606      	mov	r6, r0
 800f3d8:	460f      	mov	r7, r1
 800f3da:	f7f1 fbc5 	bl	8000b68 <__aeabi_d2iz>
 800f3de:	2200      	movs	r2, #0
 800f3e0:	9000      	str	r0, [sp, #0]
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	4630      	mov	r0, r6
 800f3e6:	4639      	mov	r1, r7
 800f3e8:	f7f1 fb80 	bl	8000aec <__aeabi_dcmplt>
 800f3ec:	b150      	cbz	r0, 800f404 <_dtoa_r+0x184>
 800f3ee:	9800      	ldr	r0, [sp, #0]
 800f3f0:	f7f1 f8a0 	bl	8000534 <__aeabi_i2d>
 800f3f4:	4632      	mov	r2, r6
 800f3f6:	463b      	mov	r3, r7
 800f3f8:	f7f1 fb6e 	bl	8000ad8 <__aeabi_dcmpeq>
 800f3fc:	b910      	cbnz	r0, 800f404 <_dtoa_r+0x184>
 800f3fe:	9b00      	ldr	r3, [sp, #0]
 800f400:	3b01      	subs	r3, #1
 800f402:	9300      	str	r3, [sp, #0]
 800f404:	9b00      	ldr	r3, [sp, #0]
 800f406:	2b16      	cmp	r3, #22
 800f408:	d85a      	bhi.n	800f4c0 <_dtoa_r+0x240>
 800f40a:	9a00      	ldr	r2, [sp, #0]
 800f40c:	4b57      	ldr	r3, [pc, #348]	; (800f56c <_dtoa_r+0x2ec>)
 800f40e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f416:	ec51 0b19 	vmov	r0, r1, d9
 800f41a:	f7f1 fb67 	bl	8000aec <__aeabi_dcmplt>
 800f41e:	2800      	cmp	r0, #0
 800f420:	d050      	beq.n	800f4c4 <_dtoa_r+0x244>
 800f422:	9b00      	ldr	r3, [sp, #0]
 800f424:	3b01      	subs	r3, #1
 800f426:	9300      	str	r3, [sp, #0]
 800f428:	2300      	movs	r3, #0
 800f42a:	930b      	str	r3, [sp, #44]	; 0x2c
 800f42c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f42e:	1b5d      	subs	r5, r3, r5
 800f430:	1e6b      	subs	r3, r5, #1
 800f432:	9305      	str	r3, [sp, #20]
 800f434:	bf45      	ittet	mi
 800f436:	f1c5 0301 	rsbmi	r3, r5, #1
 800f43a:	9304      	strmi	r3, [sp, #16]
 800f43c:	2300      	movpl	r3, #0
 800f43e:	2300      	movmi	r3, #0
 800f440:	bf4c      	ite	mi
 800f442:	9305      	strmi	r3, [sp, #20]
 800f444:	9304      	strpl	r3, [sp, #16]
 800f446:	9b00      	ldr	r3, [sp, #0]
 800f448:	2b00      	cmp	r3, #0
 800f44a:	db3d      	blt.n	800f4c8 <_dtoa_r+0x248>
 800f44c:	9b05      	ldr	r3, [sp, #20]
 800f44e:	9a00      	ldr	r2, [sp, #0]
 800f450:	920a      	str	r2, [sp, #40]	; 0x28
 800f452:	4413      	add	r3, r2
 800f454:	9305      	str	r3, [sp, #20]
 800f456:	2300      	movs	r3, #0
 800f458:	9307      	str	r3, [sp, #28]
 800f45a:	9b06      	ldr	r3, [sp, #24]
 800f45c:	2b09      	cmp	r3, #9
 800f45e:	f200 8089 	bhi.w	800f574 <_dtoa_r+0x2f4>
 800f462:	2b05      	cmp	r3, #5
 800f464:	bfc4      	itt	gt
 800f466:	3b04      	subgt	r3, #4
 800f468:	9306      	strgt	r3, [sp, #24]
 800f46a:	9b06      	ldr	r3, [sp, #24]
 800f46c:	f1a3 0302 	sub.w	r3, r3, #2
 800f470:	bfcc      	ite	gt
 800f472:	2500      	movgt	r5, #0
 800f474:	2501      	movle	r5, #1
 800f476:	2b03      	cmp	r3, #3
 800f478:	f200 8087 	bhi.w	800f58a <_dtoa_r+0x30a>
 800f47c:	e8df f003 	tbb	[pc, r3]
 800f480:	59383a2d 	.word	0x59383a2d
 800f484:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f488:	441d      	add	r5, r3
 800f48a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f48e:	2b20      	cmp	r3, #32
 800f490:	bfc1      	itttt	gt
 800f492:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f496:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f49a:	fa0b f303 	lslgt.w	r3, fp, r3
 800f49e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f4a2:	bfda      	itte	le
 800f4a4:	f1c3 0320 	rsble	r3, r3, #32
 800f4a8:	fa06 f003 	lslle.w	r0, r6, r3
 800f4ac:	4318      	orrgt	r0, r3
 800f4ae:	f7f1 f831 	bl	8000514 <__aeabi_ui2d>
 800f4b2:	2301      	movs	r3, #1
 800f4b4:	4606      	mov	r6, r0
 800f4b6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f4ba:	3d01      	subs	r5, #1
 800f4bc:	930e      	str	r3, [sp, #56]	; 0x38
 800f4be:	e76a      	b.n	800f396 <_dtoa_r+0x116>
 800f4c0:	2301      	movs	r3, #1
 800f4c2:	e7b2      	b.n	800f42a <_dtoa_r+0x1aa>
 800f4c4:	900b      	str	r0, [sp, #44]	; 0x2c
 800f4c6:	e7b1      	b.n	800f42c <_dtoa_r+0x1ac>
 800f4c8:	9b04      	ldr	r3, [sp, #16]
 800f4ca:	9a00      	ldr	r2, [sp, #0]
 800f4cc:	1a9b      	subs	r3, r3, r2
 800f4ce:	9304      	str	r3, [sp, #16]
 800f4d0:	4253      	negs	r3, r2
 800f4d2:	9307      	str	r3, [sp, #28]
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	930a      	str	r3, [sp, #40]	; 0x28
 800f4d8:	e7bf      	b.n	800f45a <_dtoa_r+0x1da>
 800f4da:	2300      	movs	r3, #0
 800f4dc:	9308      	str	r3, [sp, #32]
 800f4de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	dc55      	bgt.n	800f590 <_dtoa_r+0x310>
 800f4e4:	2301      	movs	r3, #1
 800f4e6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f4ea:	461a      	mov	r2, r3
 800f4ec:	9209      	str	r2, [sp, #36]	; 0x24
 800f4ee:	e00c      	b.n	800f50a <_dtoa_r+0x28a>
 800f4f0:	2301      	movs	r3, #1
 800f4f2:	e7f3      	b.n	800f4dc <_dtoa_r+0x25c>
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f4f8:	9308      	str	r3, [sp, #32]
 800f4fa:	9b00      	ldr	r3, [sp, #0]
 800f4fc:	4413      	add	r3, r2
 800f4fe:	9302      	str	r3, [sp, #8]
 800f500:	3301      	adds	r3, #1
 800f502:	2b01      	cmp	r3, #1
 800f504:	9303      	str	r3, [sp, #12]
 800f506:	bfb8      	it	lt
 800f508:	2301      	movlt	r3, #1
 800f50a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f50c:	2200      	movs	r2, #0
 800f50e:	6042      	str	r2, [r0, #4]
 800f510:	2204      	movs	r2, #4
 800f512:	f102 0614 	add.w	r6, r2, #20
 800f516:	429e      	cmp	r6, r3
 800f518:	6841      	ldr	r1, [r0, #4]
 800f51a:	d93d      	bls.n	800f598 <_dtoa_r+0x318>
 800f51c:	4620      	mov	r0, r4
 800f51e:	f001 f90b 	bl	8010738 <_Balloc>
 800f522:	9001      	str	r0, [sp, #4]
 800f524:	2800      	cmp	r0, #0
 800f526:	d13b      	bne.n	800f5a0 <_dtoa_r+0x320>
 800f528:	4b11      	ldr	r3, [pc, #68]	; (800f570 <_dtoa_r+0x2f0>)
 800f52a:	4602      	mov	r2, r0
 800f52c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f530:	e6c0      	b.n	800f2b4 <_dtoa_r+0x34>
 800f532:	2301      	movs	r3, #1
 800f534:	e7df      	b.n	800f4f6 <_dtoa_r+0x276>
 800f536:	bf00      	nop
 800f538:	636f4361 	.word	0x636f4361
 800f53c:	3fd287a7 	.word	0x3fd287a7
 800f540:	8b60c8b3 	.word	0x8b60c8b3
 800f544:	3fc68a28 	.word	0x3fc68a28
 800f548:	509f79fb 	.word	0x509f79fb
 800f54c:	3fd34413 	.word	0x3fd34413
 800f550:	0801487e 	.word	0x0801487e
 800f554:	08014895 	.word	0x08014895
 800f558:	7ff00000 	.word	0x7ff00000
 800f55c:	0801487a 	.word	0x0801487a
 800f560:	08014871 	.word	0x08014871
 800f564:	080146f1 	.word	0x080146f1
 800f568:	3ff80000 	.word	0x3ff80000
 800f56c:	08014a00 	.word	0x08014a00
 800f570:	080148f0 	.word	0x080148f0
 800f574:	2501      	movs	r5, #1
 800f576:	2300      	movs	r3, #0
 800f578:	9306      	str	r3, [sp, #24]
 800f57a:	9508      	str	r5, [sp, #32]
 800f57c:	f04f 33ff 	mov.w	r3, #4294967295
 800f580:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f584:	2200      	movs	r2, #0
 800f586:	2312      	movs	r3, #18
 800f588:	e7b0      	b.n	800f4ec <_dtoa_r+0x26c>
 800f58a:	2301      	movs	r3, #1
 800f58c:	9308      	str	r3, [sp, #32]
 800f58e:	e7f5      	b.n	800f57c <_dtoa_r+0x2fc>
 800f590:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f592:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f596:	e7b8      	b.n	800f50a <_dtoa_r+0x28a>
 800f598:	3101      	adds	r1, #1
 800f59a:	6041      	str	r1, [r0, #4]
 800f59c:	0052      	lsls	r2, r2, #1
 800f59e:	e7b8      	b.n	800f512 <_dtoa_r+0x292>
 800f5a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f5a2:	9a01      	ldr	r2, [sp, #4]
 800f5a4:	601a      	str	r2, [r3, #0]
 800f5a6:	9b03      	ldr	r3, [sp, #12]
 800f5a8:	2b0e      	cmp	r3, #14
 800f5aa:	f200 809d 	bhi.w	800f6e8 <_dtoa_r+0x468>
 800f5ae:	2d00      	cmp	r5, #0
 800f5b0:	f000 809a 	beq.w	800f6e8 <_dtoa_r+0x468>
 800f5b4:	9b00      	ldr	r3, [sp, #0]
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	dd32      	ble.n	800f620 <_dtoa_r+0x3a0>
 800f5ba:	4ab7      	ldr	r2, [pc, #732]	; (800f898 <_dtoa_r+0x618>)
 800f5bc:	f003 030f 	and.w	r3, r3, #15
 800f5c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f5c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f5c8:	9b00      	ldr	r3, [sp, #0]
 800f5ca:	05d8      	lsls	r0, r3, #23
 800f5cc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800f5d0:	d516      	bpl.n	800f600 <_dtoa_r+0x380>
 800f5d2:	4bb2      	ldr	r3, [pc, #712]	; (800f89c <_dtoa_r+0x61c>)
 800f5d4:	ec51 0b19 	vmov	r0, r1, d9
 800f5d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f5dc:	f7f1 f93e 	bl	800085c <__aeabi_ddiv>
 800f5e0:	f007 070f 	and.w	r7, r7, #15
 800f5e4:	4682      	mov	sl, r0
 800f5e6:	468b      	mov	fp, r1
 800f5e8:	2503      	movs	r5, #3
 800f5ea:	4eac      	ldr	r6, [pc, #688]	; (800f89c <_dtoa_r+0x61c>)
 800f5ec:	b957      	cbnz	r7, 800f604 <_dtoa_r+0x384>
 800f5ee:	4642      	mov	r2, r8
 800f5f0:	464b      	mov	r3, r9
 800f5f2:	4650      	mov	r0, sl
 800f5f4:	4659      	mov	r1, fp
 800f5f6:	f7f1 f931 	bl	800085c <__aeabi_ddiv>
 800f5fa:	4682      	mov	sl, r0
 800f5fc:	468b      	mov	fp, r1
 800f5fe:	e028      	b.n	800f652 <_dtoa_r+0x3d2>
 800f600:	2502      	movs	r5, #2
 800f602:	e7f2      	b.n	800f5ea <_dtoa_r+0x36a>
 800f604:	07f9      	lsls	r1, r7, #31
 800f606:	d508      	bpl.n	800f61a <_dtoa_r+0x39a>
 800f608:	4640      	mov	r0, r8
 800f60a:	4649      	mov	r1, r9
 800f60c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f610:	f7f0 fffa 	bl	8000608 <__aeabi_dmul>
 800f614:	3501      	adds	r5, #1
 800f616:	4680      	mov	r8, r0
 800f618:	4689      	mov	r9, r1
 800f61a:	107f      	asrs	r7, r7, #1
 800f61c:	3608      	adds	r6, #8
 800f61e:	e7e5      	b.n	800f5ec <_dtoa_r+0x36c>
 800f620:	f000 809b 	beq.w	800f75a <_dtoa_r+0x4da>
 800f624:	9b00      	ldr	r3, [sp, #0]
 800f626:	4f9d      	ldr	r7, [pc, #628]	; (800f89c <_dtoa_r+0x61c>)
 800f628:	425e      	negs	r6, r3
 800f62a:	4b9b      	ldr	r3, [pc, #620]	; (800f898 <_dtoa_r+0x618>)
 800f62c:	f006 020f 	and.w	r2, r6, #15
 800f630:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f638:	ec51 0b19 	vmov	r0, r1, d9
 800f63c:	f7f0 ffe4 	bl	8000608 <__aeabi_dmul>
 800f640:	1136      	asrs	r6, r6, #4
 800f642:	4682      	mov	sl, r0
 800f644:	468b      	mov	fp, r1
 800f646:	2300      	movs	r3, #0
 800f648:	2502      	movs	r5, #2
 800f64a:	2e00      	cmp	r6, #0
 800f64c:	d17a      	bne.n	800f744 <_dtoa_r+0x4c4>
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d1d3      	bne.n	800f5fa <_dtoa_r+0x37a>
 800f652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f654:	2b00      	cmp	r3, #0
 800f656:	f000 8082 	beq.w	800f75e <_dtoa_r+0x4de>
 800f65a:	4b91      	ldr	r3, [pc, #580]	; (800f8a0 <_dtoa_r+0x620>)
 800f65c:	2200      	movs	r2, #0
 800f65e:	4650      	mov	r0, sl
 800f660:	4659      	mov	r1, fp
 800f662:	f7f1 fa43 	bl	8000aec <__aeabi_dcmplt>
 800f666:	2800      	cmp	r0, #0
 800f668:	d079      	beq.n	800f75e <_dtoa_r+0x4de>
 800f66a:	9b03      	ldr	r3, [sp, #12]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d076      	beq.n	800f75e <_dtoa_r+0x4de>
 800f670:	9b02      	ldr	r3, [sp, #8]
 800f672:	2b00      	cmp	r3, #0
 800f674:	dd36      	ble.n	800f6e4 <_dtoa_r+0x464>
 800f676:	9b00      	ldr	r3, [sp, #0]
 800f678:	4650      	mov	r0, sl
 800f67a:	4659      	mov	r1, fp
 800f67c:	1e5f      	subs	r7, r3, #1
 800f67e:	2200      	movs	r2, #0
 800f680:	4b88      	ldr	r3, [pc, #544]	; (800f8a4 <_dtoa_r+0x624>)
 800f682:	f7f0 ffc1 	bl	8000608 <__aeabi_dmul>
 800f686:	9e02      	ldr	r6, [sp, #8]
 800f688:	4682      	mov	sl, r0
 800f68a:	468b      	mov	fp, r1
 800f68c:	3501      	adds	r5, #1
 800f68e:	4628      	mov	r0, r5
 800f690:	f7f0 ff50 	bl	8000534 <__aeabi_i2d>
 800f694:	4652      	mov	r2, sl
 800f696:	465b      	mov	r3, fp
 800f698:	f7f0 ffb6 	bl	8000608 <__aeabi_dmul>
 800f69c:	4b82      	ldr	r3, [pc, #520]	; (800f8a8 <_dtoa_r+0x628>)
 800f69e:	2200      	movs	r2, #0
 800f6a0:	f7f0 fdfc 	bl	800029c <__adddf3>
 800f6a4:	46d0      	mov	r8, sl
 800f6a6:	46d9      	mov	r9, fp
 800f6a8:	4682      	mov	sl, r0
 800f6aa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800f6ae:	2e00      	cmp	r6, #0
 800f6b0:	d158      	bne.n	800f764 <_dtoa_r+0x4e4>
 800f6b2:	4b7e      	ldr	r3, [pc, #504]	; (800f8ac <_dtoa_r+0x62c>)
 800f6b4:	2200      	movs	r2, #0
 800f6b6:	4640      	mov	r0, r8
 800f6b8:	4649      	mov	r1, r9
 800f6ba:	f7f0 fded 	bl	8000298 <__aeabi_dsub>
 800f6be:	4652      	mov	r2, sl
 800f6c0:	465b      	mov	r3, fp
 800f6c2:	4680      	mov	r8, r0
 800f6c4:	4689      	mov	r9, r1
 800f6c6:	f7f1 fa2f 	bl	8000b28 <__aeabi_dcmpgt>
 800f6ca:	2800      	cmp	r0, #0
 800f6cc:	f040 8295 	bne.w	800fbfa <_dtoa_r+0x97a>
 800f6d0:	4652      	mov	r2, sl
 800f6d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f6d6:	4640      	mov	r0, r8
 800f6d8:	4649      	mov	r1, r9
 800f6da:	f7f1 fa07 	bl	8000aec <__aeabi_dcmplt>
 800f6de:	2800      	cmp	r0, #0
 800f6e0:	f040 8289 	bne.w	800fbf6 <_dtoa_r+0x976>
 800f6e4:	ec5b ab19 	vmov	sl, fp, d9
 800f6e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	f2c0 8148 	blt.w	800f980 <_dtoa_r+0x700>
 800f6f0:	9a00      	ldr	r2, [sp, #0]
 800f6f2:	2a0e      	cmp	r2, #14
 800f6f4:	f300 8144 	bgt.w	800f980 <_dtoa_r+0x700>
 800f6f8:	4b67      	ldr	r3, [pc, #412]	; (800f898 <_dtoa_r+0x618>)
 800f6fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f702:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f704:	2b00      	cmp	r3, #0
 800f706:	f280 80d5 	bge.w	800f8b4 <_dtoa_r+0x634>
 800f70a:	9b03      	ldr	r3, [sp, #12]
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	f300 80d1 	bgt.w	800f8b4 <_dtoa_r+0x634>
 800f712:	f040 826f 	bne.w	800fbf4 <_dtoa_r+0x974>
 800f716:	4b65      	ldr	r3, [pc, #404]	; (800f8ac <_dtoa_r+0x62c>)
 800f718:	2200      	movs	r2, #0
 800f71a:	4640      	mov	r0, r8
 800f71c:	4649      	mov	r1, r9
 800f71e:	f7f0 ff73 	bl	8000608 <__aeabi_dmul>
 800f722:	4652      	mov	r2, sl
 800f724:	465b      	mov	r3, fp
 800f726:	f7f1 f9f5 	bl	8000b14 <__aeabi_dcmpge>
 800f72a:	9e03      	ldr	r6, [sp, #12]
 800f72c:	4637      	mov	r7, r6
 800f72e:	2800      	cmp	r0, #0
 800f730:	f040 8245 	bne.w	800fbbe <_dtoa_r+0x93e>
 800f734:	9d01      	ldr	r5, [sp, #4]
 800f736:	2331      	movs	r3, #49	; 0x31
 800f738:	f805 3b01 	strb.w	r3, [r5], #1
 800f73c:	9b00      	ldr	r3, [sp, #0]
 800f73e:	3301      	adds	r3, #1
 800f740:	9300      	str	r3, [sp, #0]
 800f742:	e240      	b.n	800fbc6 <_dtoa_r+0x946>
 800f744:	07f2      	lsls	r2, r6, #31
 800f746:	d505      	bpl.n	800f754 <_dtoa_r+0x4d4>
 800f748:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f74c:	f7f0 ff5c 	bl	8000608 <__aeabi_dmul>
 800f750:	3501      	adds	r5, #1
 800f752:	2301      	movs	r3, #1
 800f754:	1076      	asrs	r6, r6, #1
 800f756:	3708      	adds	r7, #8
 800f758:	e777      	b.n	800f64a <_dtoa_r+0x3ca>
 800f75a:	2502      	movs	r5, #2
 800f75c:	e779      	b.n	800f652 <_dtoa_r+0x3d2>
 800f75e:	9f00      	ldr	r7, [sp, #0]
 800f760:	9e03      	ldr	r6, [sp, #12]
 800f762:	e794      	b.n	800f68e <_dtoa_r+0x40e>
 800f764:	9901      	ldr	r1, [sp, #4]
 800f766:	4b4c      	ldr	r3, [pc, #304]	; (800f898 <_dtoa_r+0x618>)
 800f768:	4431      	add	r1, r6
 800f76a:	910d      	str	r1, [sp, #52]	; 0x34
 800f76c:	9908      	ldr	r1, [sp, #32]
 800f76e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f772:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f776:	2900      	cmp	r1, #0
 800f778:	d043      	beq.n	800f802 <_dtoa_r+0x582>
 800f77a:	494d      	ldr	r1, [pc, #308]	; (800f8b0 <_dtoa_r+0x630>)
 800f77c:	2000      	movs	r0, #0
 800f77e:	f7f1 f86d 	bl	800085c <__aeabi_ddiv>
 800f782:	4652      	mov	r2, sl
 800f784:	465b      	mov	r3, fp
 800f786:	f7f0 fd87 	bl	8000298 <__aeabi_dsub>
 800f78a:	9d01      	ldr	r5, [sp, #4]
 800f78c:	4682      	mov	sl, r0
 800f78e:	468b      	mov	fp, r1
 800f790:	4649      	mov	r1, r9
 800f792:	4640      	mov	r0, r8
 800f794:	f7f1 f9e8 	bl	8000b68 <__aeabi_d2iz>
 800f798:	4606      	mov	r6, r0
 800f79a:	f7f0 fecb 	bl	8000534 <__aeabi_i2d>
 800f79e:	4602      	mov	r2, r0
 800f7a0:	460b      	mov	r3, r1
 800f7a2:	4640      	mov	r0, r8
 800f7a4:	4649      	mov	r1, r9
 800f7a6:	f7f0 fd77 	bl	8000298 <__aeabi_dsub>
 800f7aa:	3630      	adds	r6, #48	; 0x30
 800f7ac:	f805 6b01 	strb.w	r6, [r5], #1
 800f7b0:	4652      	mov	r2, sl
 800f7b2:	465b      	mov	r3, fp
 800f7b4:	4680      	mov	r8, r0
 800f7b6:	4689      	mov	r9, r1
 800f7b8:	f7f1 f998 	bl	8000aec <__aeabi_dcmplt>
 800f7bc:	2800      	cmp	r0, #0
 800f7be:	d163      	bne.n	800f888 <_dtoa_r+0x608>
 800f7c0:	4642      	mov	r2, r8
 800f7c2:	464b      	mov	r3, r9
 800f7c4:	4936      	ldr	r1, [pc, #216]	; (800f8a0 <_dtoa_r+0x620>)
 800f7c6:	2000      	movs	r0, #0
 800f7c8:	f7f0 fd66 	bl	8000298 <__aeabi_dsub>
 800f7cc:	4652      	mov	r2, sl
 800f7ce:	465b      	mov	r3, fp
 800f7d0:	f7f1 f98c 	bl	8000aec <__aeabi_dcmplt>
 800f7d4:	2800      	cmp	r0, #0
 800f7d6:	f040 80b5 	bne.w	800f944 <_dtoa_r+0x6c4>
 800f7da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f7dc:	429d      	cmp	r5, r3
 800f7de:	d081      	beq.n	800f6e4 <_dtoa_r+0x464>
 800f7e0:	4b30      	ldr	r3, [pc, #192]	; (800f8a4 <_dtoa_r+0x624>)
 800f7e2:	2200      	movs	r2, #0
 800f7e4:	4650      	mov	r0, sl
 800f7e6:	4659      	mov	r1, fp
 800f7e8:	f7f0 ff0e 	bl	8000608 <__aeabi_dmul>
 800f7ec:	4b2d      	ldr	r3, [pc, #180]	; (800f8a4 <_dtoa_r+0x624>)
 800f7ee:	4682      	mov	sl, r0
 800f7f0:	468b      	mov	fp, r1
 800f7f2:	4640      	mov	r0, r8
 800f7f4:	4649      	mov	r1, r9
 800f7f6:	2200      	movs	r2, #0
 800f7f8:	f7f0 ff06 	bl	8000608 <__aeabi_dmul>
 800f7fc:	4680      	mov	r8, r0
 800f7fe:	4689      	mov	r9, r1
 800f800:	e7c6      	b.n	800f790 <_dtoa_r+0x510>
 800f802:	4650      	mov	r0, sl
 800f804:	4659      	mov	r1, fp
 800f806:	f7f0 feff 	bl	8000608 <__aeabi_dmul>
 800f80a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f80c:	9d01      	ldr	r5, [sp, #4]
 800f80e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f810:	4682      	mov	sl, r0
 800f812:	468b      	mov	fp, r1
 800f814:	4649      	mov	r1, r9
 800f816:	4640      	mov	r0, r8
 800f818:	f7f1 f9a6 	bl	8000b68 <__aeabi_d2iz>
 800f81c:	4606      	mov	r6, r0
 800f81e:	f7f0 fe89 	bl	8000534 <__aeabi_i2d>
 800f822:	3630      	adds	r6, #48	; 0x30
 800f824:	4602      	mov	r2, r0
 800f826:	460b      	mov	r3, r1
 800f828:	4640      	mov	r0, r8
 800f82a:	4649      	mov	r1, r9
 800f82c:	f7f0 fd34 	bl	8000298 <__aeabi_dsub>
 800f830:	f805 6b01 	strb.w	r6, [r5], #1
 800f834:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f836:	429d      	cmp	r5, r3
 800f838:	4680      	mov	r8, r0
 800f83a:	4689      	mov	r9, r1
 800f83c:	f04f 0200 	mov.w	r2, #0
 800f840:	d124      	bne.n	800f88c <_dtoa_r+0x60c>
 800f842:	4b1b      	ldr	r3, [pc, #108]	; (800f8b0 <_dtoa_r+0x630>)
 800f844:	4650      	mov	r0, sl
 800f846:	4659      	mov	r1, fp
 800f848:	f7f0 fd28 	bl	800029c <__adddf3>
 800f84c:	4602      	mov	r2, r0
 800f84e:	460b      	mov	r3, r1
 800f850:	4640      	mov	r0, r8
 800f852:	4649      	mov	r1, r9
 800f854:	f7f1 f968 	bl	8000b28 <__aeabi_dcmpgt>
 800f858:	2800      	cmp	r0, #0
 800f85a:	d173      	bne.n	800f944 <_dtoa_r+0x6c4>
 800f85c:	4652      	mov	r2, sl
 800f85e:	465b      	mov	r3, fp
 800f860:	4913      	ldr	r1, [pc, #76]	; (800f8b0 <_dtoa_r+0x630>)
 800f862:	2000      	movs	r0, #0
 800f864:	f7f0 fd18 	bl	8000298 <__aeabi_dsub>
 800f868:	4602      	mov	r2, r0
 800f86a:	460b      	mov	r3, r1
 800f86c:	4640      	mov	r0, r8
 800f86e:	4649      	mov	r1, r9
 800f870:	f7f1 f93c 	bl	8000aec <__aeabi_dcmplt>
 800f874:	2800      	cmp	r0, #0
 800f876:	f43f af35 	beq.w	800f6e4 <_dtoa_r+0x464>
 800f87a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f87c:	1e6b      	subs	r3, r5, #1
 800f87e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f880:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f884:	2b30      	cmp	r3, #48	; 0x30
 800f886:	d0f8      	beq.n	800f87a <_dtoa_r+0x5fa>
 800f888:	9700      	str	r7, [sp, #0]
 800f88a:	e049      	b.n	800f920 <_dtoa_r+0x6a0>
 800f88c:	4b05      	ldr	r3, [pc, #20]	; (800f8a4 <_dtoa_r+0x624>)
 800f88e:	f7f0 febb 	bl	8000608 <__aeabi_dmul>
 800f892:	4680      	mov	r8, r0
 800f894:	4689      	mov	r9, r1
 800f896:	e7bd      	b.n	800f814 <_dtoa_r+0x594>
 800f898:	08014a00 	.word	0x08014a00
 800f89c:	080149d8 	.word	0x080149d8
 800f8a0:	3ff00000 	.word	0x3ff00000
 800f8a4:	40240000 	.word	0x40240000
 800f8a8:	401c0000 	.word	0x401c0000
 800f8ac:	40140000 	.word	0x40140000
 800f8b0:	3fe00000 	.word	0x3fe00000
 800f8b4:	9d01      	ldr	r5, [sp, #4]
 800f8b6:	4656      	mov	r6, sl
 800f8b8:	465f      	mov	r7, fp
 800f8ba:	4642      	mov	r2, r8
 800f8bc:	464b      	mov	r3, r9
 800f8be:	4630      	mov	r0, r6
 800f8c0:	4639      	mov	r1, r7
 800f8c2:	f7f0 ffcb 	bl	800085c <__aeabi_ddiv>
 800f8c6:	f7f1 f94f 	bl	8000b68 <__aeabi_d2iz>
 800f8ca:	4682      	mov	sl, r0
 800f8cc:	f7f0 fe32 	bl	8000534 <__aeabi_i2d>
 800f8d0:	4642      	mov	r2, r8
 800f8d2:	464b      	mov	r3, r9
 800f8d4:	f7f0 fe98 	bl	8000608 <__aeabi_dmul>
 800f8d8:	4602      	mov	r2, r0
 800f8da:	460b      	mov	r3, r1
 800f8dc:	4630      	mov	r0, r6
 800f8de:	4639      	mov	r1, r7
 800f8e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800f8e4:	f7f0 fcd8 	bl	8000298 <__aeabi_dsub>
 800f8e8:	f805 6b01 	strb.w	r6, [r5], #1
 800f8ec:	9e01      	ldr	r6, [sp, #4]
 800f8ee:	9f03      	ldr	r7, [sp, #12]
 800f8f0:	1bae      	subs	r6, r5, r6
 800f8f2:	42b7      	cmp	r7, r6
 800f8f4:	4602      	mov	r2, r0
 800f8f6:	460b      	mov	r3, r1
 800f8f8:	d135      	bne.n	800f966 <_dtoa_r+0x6e6>
 800f8fa:	f7f0 fccf 	bl	800029c <__adddf3>
 800f8fe:	4642      	mov	r2, r8
 800f900:	464b      	mov	r3, r9
 800f902:	4606      	mov	r6, r0
 800f904:	460f      	mov	r7, r1
 800f906:	f7f1 f90f 	bl	8000b28 <__aeabi_dcmpgt>
 800f90a:	b9d0      	cbnz	r0, 800f942 <_dtoa_r+0x6c2>
 800f90c:	4642      	mov	r2, r8
 800f90e:	464b      	mov	r3, r9
 800f910:	4630      	mov	r0, r6
 800f912:	4639      	mov	r1, r7
 800f914:	f7f1 f8e0 	bl	8000ad8 <__aeabi_dcmpeq>
 800f918:	b110      	cbz	r0, 800f920 <_dtoa_r+0x6a0>
 800f91a:	f01a 0f01 	tst.w	sl, #1
 800f91e:	d110      	bne.n	800f942 <_dtoa_r+0x6c2>
 800f920:	4620      	mov	r0, r4
 800f922:	ee18 1a10 	vmov	r1, s16
 800f926:	f000 ff47 	bl	80107b8 <_Bfree>
 800f92a:	2300      	movs	r3, #0
 800f92c:	9800      	ldr	r0, [sp, #0]
 800f92e:	702b      	strb	r3, [r5, #0]
 800f930:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f932:	3001      	adds	r0, #1
 800f934:	6018      	str	r0, [r3, #0]
 800f936:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f938:	2b00      	cmp	r3, #0
 800f93a:	f43f acf1 	beq.w	800f320 <_dtoa_r+0xa0>
 800f93e:	601d      	str	r5, [r3, #0]
 800f940:	e4ee      	b.n	800f320 <_dtoa_r+0xa0>
 800f942:	9f00      	ldr	r7, [sp, #0]
 800f944:	462b      	mov	r3, r5
 800f946:	461d      	mov	r5, r3
 800f948:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f94c:	2a39      	cmp	r2, #57	; 0x39
 800f94e:	d106      	bne.n	800f95e <_dtoa_r+0x6de>
 800f950:	9a01      	ldr	r2, [sp, #4]
 800f952:	429a      	cmp	r2, r3
 800f954:	d1f7      	bne.n	800f946 <_dtoa_r+0x6c6>
 800f956:	9901      	ldr	r1, [sp, #4]
 800f958:	2230      	movs	r2, #48	; 0x30
 800f95a:	3701      	adds	r7, #1
 800f95c:	700a      	strb	r2, [r1, #0]
 800f95e:	781a      	ldrb	r2, [r3, #0]
 800f960:	3201      	adds	r2, #1
 800f962:	701a      	strb	r2, [r3, #0]
 800f964:	e790      	b.n	800f888 <_dtoa_r+0x608>
 800f966:	4ba6      	ldr	r3, [pc, #664]	; (800fc00 <_dtoa_r+0x980>)
 800f968:	2200      	movs	r2, #0
 800f96a:	f7f0 fe4d 	bl	8000608 <__aeabi_dmul>
 800f96e:	2200      	movs	r2, #0
 800f970:	2300      	movs	r3, #0
 800f972:	4606      	mov	r6, r0
 800f974:	460f      	mov	r7, r1
 800f976:	f7f1 f8af 	bl	8000ad8 <__aeabi_dcmpeq>
 800f97a:	2800      	cmp	r0, #0
 800f97c:	d09d      	beq.n	800f8ba <_dtoa_r+0x63a>
 800f97e:	e7cf      	b.n	800f920 <_dtoa_r+0x6a0>
 800f980:	9a08      	ldr	r2, [sp, #32]
 800f982:	2a00      	cmp	r2, #0
 800f984:	f000 80d7 	beq.w	800fb36 <_dtoa_r+0x8b6>
 800f988:	9a06      	ldr	r2, [sp, #24]
 800f98a:	2a01      	cmp	r2, #1
 800f98c:	f300 80ba 	bgt.w	800fb04 <_dtoa_r+0x884>
 800f990:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f992:	2a00      	cmp	r2, #0
 800f994:	f000 80b2 	beq.w	800fafc <_dtoa_r+0x87c>
 800f998:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f99c:	9e07      	ldr	r6, [sp, #28]
 800f99e:	9d04      	ldr	r5, [sp, #16]
 800f9a0:	9a04      	ldr	r2, [sp, #16]
 800f9a2:	441a      	add	r2, r3
 800f9a4:	9204      	str	r2, [sp, #16]
 800f9a6:	9a05      	ldr	r2, [sp, #20]
 800f9a8:	2101      	movs	r1, #1
 800f9aa:	441a      	add	r2, r3
 800f9ac:	4620      	mov	r0, r4
 800f9ae:	9205      	str	r2, [sp, #20]
 800f9b0:	f001 f804 	bl	80109bc <__i2b>
 800f9b4:	4607      	mov	r7, r0
 800f9b6:	2d00      	cmp	r5, #0
 800f9b8:	dd0c      	ble.n	800f9d4 <_dtoa_r+0x754>
 800f9ba:	9b05      	ldr	r3, [sp, #20]
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	dd09      	ble.n	800f9d4 <_dtoa_r+0x754>
 800f9c0:	42ab      	cmp	r3, r5
 800f9c2:	9a04      	ldr	r2, [sp, #16]
 800f9c4:	bfa8      	it	ge
 800f9c6:	462b      	movge	r3, r5
 800f9c8:	1ad2      	subs	r2, r2, r3
 800f9ca:	9204      	str	r2, [sp, #16]
 800f9cc:	9a05      	ldr	r2, [sp, #20]
 800f9ce:	1aed      	subs	r5, r5, r3
 800f9d0:	1ad3      	subs	r3, r2, r3
 800f9d2:	9305      	str	r3, [sp, #20]
 800f9d4:	9b07      	ldr	r3, [sp, #28]
 800f9d6:	b31b      	cbz	r3, 800fa20 <_dtoa_r+0x7a0>
 800f9d8:	9b08      	ldr	r3, [sp, #32]
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	f000 80af 	beq.w	800fb3e <_dtoa_r+0x8be>
 800f9e0:	2e00      	cmp	r6, #0
 800f9e2:	dd13      	ble.n	800fa0c <_dtoa_r+0x78c>
 800f9e4:	4639      	mov	r1, r7
 800f9e6:	4632      	mov	r2, r6
 800f9e8:	4620      	mov	r0, r4
 800f9ea:	f001 f8a7 	bl	8010b3c <__pow5mult>
 800f9ee:	ee18 2a10 	vmov	r2, s16
 800f9f2:	4601      	mov	r1, r0
 800f9f4:	4607      	mov	r7, r0
 800f9f6:	4620      	mov	r0, r4
 800f9f8:	f000 fff6 	bl	80109e8 <__multiply>
 800f9fc:	ee18 1a10 	vmov	r1, s16
 800fa00:	4680      	mov	r8, r0
 800fa02:	4620      	mov	r0, r4
 800fa04:	f000 fed8 	bl	80107b8 <_Bfree>
 800fa08:	ee08 8a10 	vmov	s16, r8
 800fa0c:	9b07      	ldr	r3, [sp, #28]
 800fa0e:	1b9a      	subs	r2, r3, r6
 800fa10:	d006      	beq.n	800fa20 <_dtoa_r+0x7a0>
 800fa12:	ee18 1a10 	vmov	r1, s16
 800fa16:	4620      	mov	r0, r4
 800fa18:	f001 f890 	bl	8010b3c <__pow5mult>
 800fa1c:	ee08 0a10 	vmov	s16, r0
 800fa20:	2101      	movs	r1, #1
 800fa22:	4620      	mov	r0, r4
 800fa24:	f000 ffca 	bl	80109bc <__i2b>
 800fa28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	4606      	mov	r6, r0
 800fa2e:	f340 8088 	ble.w	800fb42 <_dtoa_r+0x8c2>
 800fa32:	461a      	mov	r2, r3
 800fa34:	4601      	mov	r1, r0
 800fa36:	4620      	mov	r0, r4
 800fa38:	f001 f880 	bl	8010b3c <__pow5mult>
 800fa3c:	9b06      	ldr	r3, [sp, #24]
 800fa3e:	2b01      	cmp	r3, #1
 800fa40:	4606      	mov	r6, r0
 800fa42:	f340 8081 	ble.w	800fb48 <_dtoa_r+0x8c8>
 800fa46:	f04f 0800 	mov.w	r8, #0
 800fa4a:	6933      	ldr	r3, [r6, #16]
 800fa4c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fa50:	6918      	ldr	r0, [r3, #16]
 800fa52:	f000 ff63 	bl	801091c <__hi0bits>
 800fa56:	f1c0 0020 	rsb	r0, r0, #32
 800fa5a:	9b05      	ldr	r3, [sp, #20]
 800fa5c:	4418      	add	r0, r3
 800fa5e:	f010 001f 	ands.w	r0, r0, #31
 800fa62:	f000 8092 	beq.w	800fb8a <_dtoa_r+0x90a>
 800fa66:	f1c0 0320 	rsb	r3, r0, #32
 800fa6a:	2b04      	cmp	r3, #4
 800fa6c:	f340 808a 	ble.w	800fb84 <_dtoa_r+0x904>
 800fa70:	f1c0 001c 	rsb	r0, r0, #28
 800fa74:	9b04      	ldr	r3, [sp, #16]
 800fa76:	4403      	add	r3, r0
 800fa78:	9304      	str	r3, [sp, #16]
 800fa7a:	9b05      	ldr	r3, [sp, #20]
 800fa7c:	4403      	add	r3, r0
 800fa7e:	4405      	add	r5, r0
 800fa80:	9305      	str	r3, [sp, #20]
 800fa82:	9b04      	ldr	r3, [sp, #16]
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	dd07      	ble.n	800fa98 <_dtoa_r+0x818>
 800fa88:	ee18 1a10 	vmov	r1, s16
 800fa8c:	461a      	mov	r2, r3
 800fa8e:	4620      	mov	r0, r4
 800fa90:	f001 f8ae 	bl	8010bf0 <__lshift>
 800fa94:	ee08 0a10 	vmov	s16, r0
 800fa98:	9b05      	ldr	r3, [sp, #20]
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	dd05      	ble.n	800faaa <_dtoa_r+0x82a>
 800fa9e:	4631      	mov	r1, r6
 800faa0:	461a      	mov	r2, r3
 800faa2:	4620      	mov	r0, r4
 800faa4:	f001 f8a4 	bl	8010bf0 <__lshift>
 800faa8:	4606      	mov	r6, r0
 800faaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800faac:	2b00      	cmp	r3, #0
 800faae:	d06e      	beq.n	800fb8e <_dtoa_r+0x90e>
 800fab0:	ee18 0a10 	vmov	r0, s16
 800fab4:	4631      	mov	r1, r6
 800fab6:	f001 f90b 	bl	8010cd0 <__mcmp>
 800faba:	2800      	cmp	r0, #0
 800fabc:	da67      	bge.n	800fb8e <_dtoa_r+0x90e>
 800fabe:	9b00      	ldr	r3, [sp, #0]
 800fac0:	3b01      	subs	r3, #1
 800fac2:	ee18 1a10 	vmov	r1, s16
 800fac6:	9300      	str	r3, [sp, #0]
 800fac8:	220a      	movs	r2, #10
 800faca:	2300      	movs	r3, #0
 800facc:	4620      	mov	r0, r4
 800face:	f000 fe95 	bl	80107fc <__multadd>
 800fad2:	9b08      	ldr	r3, [sp, #32]
 800fad4:	ee08 0a10 	vmov	s16, r0
 800fad8:	2b00      	cmp	r3, #0
 800fada:	f000 81b1 	beq.w	800fe40 <_dtoa_r+0xbc0>
 800fade:	2300      	movs	r3, #0
 800fae0:	4639      	mov	r1, r7
 800fae2:	220a      	movs	r2, #10
 800fae4:	4620      	mov	r0, r4
 800fae6:	f000 fe89 	bl	80107fc <__multadd>
 800faea:	9b02      	ldr	r3, [sp, #8]
 800faec:	2b00      	cmp	r3, #0
 800faee:	4607      	mov	r7, r0
 800faf0:	f300 808e 	bgt.w	800fc10 <_dtoa_r+0x990>
 800faf4:	9b06      	ldr	r3, [sp, #24]
 800faf6:	2b02      	cmp	r3, #2
 800faf8:	dc51      	bgt.n	800fb9e <_dtoa_r+0x91e>
 800fafa:	e089      	b.n	800fc10 <_dtoa_r+0x990>
 800fafc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fafe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fb02:	e74b      	b.n	800f99c <_dtoa_r+0x71c>
 800fb04:	9b03      	ldr	r3, [sp, #12]
 800fb06:	1e5e      	subs	r6, r3, #1
 800fb08:	9b07      	ldr	r3, [sp, #28]
 800fb0a:	42b3      	cmp	r3, r6
 800fb0c:	bfbf      	itttt	lt
 800fb0e:	9b07      	ldrlt	r3, [sp, #28]
 800fb10:	9607      	strlt	r6, [sp, #28]
 800fb12:	1af2      	sublt	r2, r6, r3
 800fb14:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800fb16:	bfb6      	itet	lt
 800fb18:	189b      	addlt	r3, r3, r2
 800fb1a:	1b9e      	subge	r6, r3, r6
 800fb1c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800fb1e:	9b03      	ldr	r3, [sp, #12]
 800fb20:	bfb8      	it	lt
 800fb22:	2600      	movlt	r6, #0
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	bfb7      	itett	lt
 800fb28:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800fb2c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800fb30:	1a9d      	sublt	r5, r3, r2
 800fb32:	2300      	movlt	r3, #0
 800fb34:	e734      	b.n	800f9a0 <_dtoa_r+0x720>
 800fb36:	9e07      	ldr	r6, [sp, #28]
 800fb38:	9d04      	ldr	r5, [sp, #16]
 800fb3a:	9f08      	ldr	r7, [sp, #32]
 800fb3c:	e73b      	b.n	800f9b6 <_dtoa_r+0x736>
 800fb3e:	9a07      	ldr	r2, [sp, #28]
 800fb40:	e767      	b.n	800fa12 <_dtoa_r+0x792>
 800fb42:	9b06      	ldr	r3, [sp, #24]
 800fb44:	2b01      	cmp	r3, #1
 800fb46:	dc18      	bgt.n	800fb7a <_dtoa_r+0x8fa>
 800fb48:	f1ba 0f00 	cmp.w	sl, #0
 800fb4c:	d115      	bne.n	800fb7a <_dtoa_r+0x8fa>
 800fb4e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fb52:	b993      	cbnz	r3, 800fb7a <_dtoa_r+0x8fa>
 800fb54:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fb58:	0d1b      	lsrs	r3, r3, #20
 800fb5a:	051b      	lsls	r3, r3, #20
 800fb5c:	b183      	cbz	r3, 800fb80 <_dtoa_r+0x900>
 800fb5e:	9b04      	ldr	r3, [sp, #16]
 800fb60:	3301      	adds	r3, #1
 800fb62:	9304      	str	r3, [sp, #16]
 800fb64:	9b05      	ldr	r3, [sp, #20]
 800fb66:	3301      	adds	r3, #1
 800fb68:	9305      	str	r3, [sp, #20]
 800fb6a:	f04f 0801 	mov.w	r8, #1
 800fb6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	f47f af6a 	bne.w	800fa4a <_dtoa_r+0x7ca>
 800fb76:	2001      	movs	r0, #1
 800fb78:	e76f      	b.n	800fa5a <_dtoa_r+0x7da>
 800fb7a:	f04f 0800 	mov.w	r8, #0
 800fb7e:	e7f6      	b.n	800fb6e <_dtoa_r+0x8ee>
 800fb80:	4698      	mov	r8, r3
 800fb82:	e7f4      	b.n	800fb6e <_dtoa_r+0x8ee>
 800fb84:	f43f af7d 	beq.w	800fa82 <_dtoa_r+0x802>
 800fb88:	4618      	mov	r0, r3
 800fb8a:	301c      	adds	r0, #28
 800fb8c:	e772      	b.n	800fa74 <_dtoa_r+0x7f4>
 800fb8e:	9b03      	ldr	r3, [sp, #12]
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	dc37      	bgt.n	800fc04 <_dtoa_r+0x984>
 800fb94:	9b06      	ldr	r3, [sp, #24]
 800fb96:	2b02      	cmp	r3, #2
 800fb98:	dd34      	ble.n	800fc04 <_dtoa_r+0x984>
 800fb9a:	9b03      	ldr	r3, [sp, #12]
 800fb9c:	9302      	str	r3, [sp, #8]
 800fb9e:	9b02      	ldr	r3, [sp, #8]
 800fba0:	b96b      	cbnz	r3, 800fbbe <_dtoa_r+0x93e>
 800fba2:	4631      	mov	r1, r6
 800fba4:	2205      	movs	r2, #5
 800fba6:	4620      	mov	r0, r4
 800fba8:	f000 fe28 	bl	80107fc <__multadd>
 800fbac:	4601      	mov	r1, r0
 800fbae:	4606      	mov	r6, r0
 800fbb0:	ee18 0a10 	vmov	r0, s16
 800fbb4:	f001 f88c 	bl	8010cd0 <__mcmp>
 800fbb8:	2800      	cmp	r0, #0
 800fbba:	f73f adbb 	bgt.w	800f734 <_dtoa_r+0x4b4>
 800fbbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbc0:	9d01      	ldr	r5, [sp, #4]
 800fbc2:	43db      	mvns	r3, r3
 800fbc4:	9300      	str	r3, [sp, #0]
 800fbc6:	f04f 0800 	mov.w	r8, #0
 800fbca:	4631      	mov	r1, r6
 800fbcc:	4620      	mov	r0, r4
 800fbce:	f000 fdf3 	bl	80107b8 <_Bfree>
 800fbd2:	2f00      	cmp	r7, #0
 800fbd4:	f43f aea4 	beq.w	800f920 <_dtoa_r+0x6a0>
 800fbd8:	f1b8 0f00 	cmp.w	r8, #0
 800fbdc:	d005      	beq.n	800fbea <_dtoa_r+0x96a>
 800fbde:	45b8      	cmp	r8, r7
 800fbe0:	d003      	beq.n	800fbea <_dtoa_r+0x96a>
 800fbe2:	4641      	mov	r1, r8
 800fbe4:	4620      	mov	r0, r4
 800fbe6:	f000 fde7 	bl	80107b8 <_Bfree>
 800fbea:	4639      	mov	r1, r7
 800fbec:	4620      	mov	r0, r4
 800fbee:	f000 fde3 	bl	80107b8 <_Bfree>
 800fbf2:	e695      	b.n	800f920 <_dtoa_r+0x6a0>
 800fbf4:	2600      	movs	r6, #0
 800fbf6:	4637      	mov	r7, r6
 800fbf8:	e7e1      	b.n	800fbbe <_dtoa_r+0x93e>
 800fbfa:	9700      	str	r7, [sp, #0]
 800fbfc:	4637      	mov	r7, r6
 800fbfe:	e599      	b.n	800f734 <_dtoa_r+0x4b4>
 800fc00:	40240000 	.word	0x40240000
 800fc04:	9b08      	ldr	r3, [sp, #32]
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	f000 80ca 	beq.w	800fda0 <_dtoa_r+0xb20>
 800fc0c:	9b03      	ldr	r3, [sp, #12]
 800fc0e:	9302      	str	r3, [sp, #8]
 800fc10:	2d00      	cmp	r5, #0
 800fc12:	dd05      	ble.n	800fc20 <_dtoa_r+0x9a0>
 800fc14:	4639      	mov	r1, r7
 800fc16:	462a      	mov	r2, r5
 800fc18:	4620      	mov	r0, r4
 800fc1a:	f000 ffe9 	bl	8010bf0 <__lshift>
 800fc1e:	4607      	mov	r7, r0
 800fc20:	f1b8 0f00 	cmp.w	r8, #0
 800fc24:	d05b      	beq.n	800fcde <_dtoa_r+0xa5e>
 800fc26:	6879      	ldr	r1, [r7, #4]
 800fc28:	4620      	mov	r0, r4
 800fc2a:	f000 fd85 	bl	8010738 <_Balloc>
 800fc2e:	4605      	mov	r5, r0
 800fc30:	b928      	cbnz	r0, 800fc3e <_dtoa_r+0x9be>
 800fc32:	4b87      	ldr	r3, [pc, #540]	; (800fe50 <_dtoa_r+0xbd0>)
 800fc34:	4602      	mov	r2, r0
 800fc36:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fc3a:	f7ff bb3b 	b.w	800f2b4 <_dtoa_r+0x34>
 800fc3e:	693a      	ldr	r2, [r7, #16]
 800fc40:	3202      	adds	r2, #2
 800fc42:	0092      	lsls	r2, r2, #2
 800fc44:	f107 010c 	add.w	r1, r7, #12
 800fc48:	300c      	adds	r0, #12
 800fc4a:	f7fd fbb4 	bl	800d3b6 <memcpy>
 800fc4e:	2201      	movs	r2, #1
 800fc50:	4629      	mov	r1, r5
 800fc52:	4620      	mov	r0, r4
 800fc54:	f000 ffcc 	bl	8010bf0 <__lshift>
 800fc58:	9b01      	ldr	r3, [sp, #4]
 800fc5a:	f103 0901 	add.w	r9, r3, #1
 800fc5e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800fc62:	4413      	add	r3, r2
 800fc64:	9305      	str	r3, [sp, #20]
 800fc66:	f00a 0301 	and.w	r3, sl, #1
 800fc6a:	46b8      	mov	r8, r7
 800fc6c:	9304      	str	r3, [sp, #16]
 800fc6e:	4607      	mov	r7, r0
 800fc70:	4631      	mov	r1, r6
 800fc72:	ee18 0a10 	vmov	r0, s16
 800fc76:	f7ff fa75 	bl	800f164 <quorem>
 800fc7a:	4641      	mov	r1, r8
 800fc7c:	9002      	str	r0, [sp, #8]
 800fc7e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fc82:	ee18 0a10 	vmov	r0, s16
 800fc86:	f001 f823 	bl	8010cd0 <__mcmp>
 800fc8a:	463a      	mov	r2, r7
 800fc8c:	9003      	str	r0, [sp, #12]
 800fc8e:	4631      	mov	r1, r6
 800fc90:	4620      	mov	r0, r4
 800fc92:	f001 f839 	bl	8010d08 <__mdiff>
 800fc96:	68c2      	ldr	r2, [r0, #12]
 800fc98:	f109 3bff 	add.w	fp, r9, #4294967295
 800fc9c:	4605      	mov	r5, r0
 800fc9e:	bb02      	cbnz	r2, 800fce2 <_dtoa_r+0xa62>
 800fca0:	4601      	mov	r1, r0
 800fca2:	ee18 0a10 	vmov	r0, s16
 800fca6:	f001 f813 	bl	8010cd0 <__mcmp>
 800fcaa:	4602      	mov	r2, r0
 800fcac:	4629      	mov	r1, r5
 800fcae:	4620      	mov	r0, r4
 800fcb0:	9207      	str	r2, [sp, #28]
 800fcb2:	f000 fd81 	bl	80107b8 <_Bfree>
 800fcb6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800fcba:	ea43 0102 	orr.w	r1, r3, r2
 800fcbe:	9b04      	ldr	r3, [sp, #16]
 800fcc0:	430b      	orrs	r3, r1
 800fcc2:	464d      	mov	r5, r9
 800fcc4:	d10f      	bne.n	800fce6 <_dtoa_r+0xa66>
 800fcc6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fcca:	d02a      	beq.n	800fd22 <_dtoa_r+0xaa2>
 800fccc:	9b03      	ldr	r3, [sp, #12]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	dd02      	ble.n	800fcd8 <_dtoa_r+0xa58>
 800fcd2:	9b02      	ldr	r3, [sp, #8]
 800fcd4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800fcd8:	f88b a000 	strb.w	sl, [fp]
 800fcdc:	e775      	b.n	800fbca <_dtoa_r+0x94a>
 800fcde:	4638      	mov	r0, r7
 800fce0:	e7ba      	b.n	800fc58 <_dtoa_r+0x9d8>
 800fce2:	2201      	movs	r2, #1
 800fce4:	e7e2      	b.n	800fcac <_dtoa_r+0xa2c>
 800fce6:	9b03      	ldr	r3, [sp, #12]
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	db04      	blt.n	800fcf6 <_dtoa_r+0xa76>
 800fcec:	9906      	ldr	r1, [sp, #24]
 800fcee:	430b      	orrs	r3, r1
 800fcf0:	9904      	ldr	r1, [sp, #16]
 800fcf2:	430b      	orrs	r3, r1
 800fcf4:	d122      	bne.n	800fd3c <_dtoa_r+0xabc>
 800fcf6:	2a00      	cmp	r2, #0
 800fcf8:	ddee      	ble.n	800fcd8 <_dtoa_r+0xa58>
 800fcfa:	ee18 1a10 	vmov	r1, s16
 800fcfe:	2201      	movs	r2, #1
 800fd00:	4620      	mov	r0, r4
 800fd02:	f000 ff75 	bl	8010bf0 <__lshift>
 800fd06:	4631      	mov	r1, r6
 800fd08:	ee08 0a10 	vmov	s16, r0
 800fd0c:	f000 ffe0 	bl	8010cd0 <__mcmp>
 800fd10:	2800      	cmp	r0, #0
 800fd12:	dc03      	bgt.n	800fd1c <_dtoa_r+0xa9c>
 800fd14:	d1e0      	bne.n	800fcd8 <_dtoa_r+0xa58>
 800fd16:	f01a 0f01 	tst.w	sl, #1
 800fd1a:	d0dd      	beq.n	800fcd8 <_dtoa_r+0xa58>
 800fd1c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fd20:	d1d7      	bne.n	800fcd2 <_dtoa_r+0xa52>
 800fd22:	2339      	movs	r3, #57	; 0x39
 800fd24:	f88b 3000 	strb.w	r3, [fp]
 800fd28:	462b      	mov	r3, r5
 800fd2a:	461d      	mov	r5, r3
 800fd2c:	3b01      	subs	r3, #1
 800fd2e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fd32:	2a39      	cmp	r2, #57	; 0x39
 800fd34:	d071      	beq.n	800fe1a <_dtoa_r+0xb9a>
 800fd36:	3201      	adds	r2, #1
 800fd38:	701a      	strb	r2, [r3, #0]
 800fd3a:	e746      	b.n	800fbca <_dtoa_r+0x94a>
 800fd3c:	2a00      	cmp	r2, #0
 800fd3e:	dd07      	ble.n	800fd50 <_dtoa_r+0xad0>
 800fd40:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fd44:	d0ed      	beq.n	800fd22 <_dtoa_r+0xaa2>
 800fd46:	f10a 0301 	add.w	r3, sl, #1
 800fd4a:	f88b 3000 	strb.w	r3, [fp]
 800fd4e:	e73c      	b.n	800fbca <_dtoa_r+0x94a>
 800fd50:	9b05      	ldr	r3, [sp, #20]
 800fd52:	f809 ac01 	strb.w	sl, [r9, #-1]
 800fd56:	4599      	cmp	r9, r3
 800fd58:	d047      	beq.n	800fdea <_dtoa_r+0xb6a>
 800fd5a:	ee18 1a10 	vmov	r1, s16
 800fd5e:	2300      	movs	r3, #0
 800fd60:	220a      	movs	r2, #10
 800fd62:	4620      	mov	r0, r4
 800fd64:	f000 fd4a 	bl	80107fc <__multadd>
 800fd68:	45b8      	cmp	r8, r7
 800fd6a:	ee08 0a10 	vmov	s16, r0
 800fd6e:	f04f 0300 	mov.w	r3, #0
 800fd72:	f04f 020a 	mov.w	r2, #10
 800fd76:	4641      	mov	r1, r8
 800fd78:	4620      	mov	r0, r4
 800fd7a:	d106      	bne.n	800fd8a <_dtoa_r+0xb0a>
 800fd7c:	f000 fd3e 	bl	80107fc <__multadd>
 800fd80:	4680      	mov	r8, r0
 800fd82:	4607      	mov	r7, r0
 800fd84:	f109 0901 	add.w	r9, r9, #1
 800fd88:	e772      	b.n	800fc70 <_dtoa_r+0x9f0>
 800fd8a:	f000 fd37 	bl	80107fc <__multadd>
 800fd8e:	4639      	mov	r1, r7
 800fd90:	4680      	mov	r8, r0
 800fd92:	2300      	movs	r3, #0
 800fd94:	220a      	movs	r2, #10
 800fd96:	4620      	mov	r0, r4
 800fd98:	f000 fd30 	bl	80107fc <__multadd>
 800fd9c:	4607      	mov	r7, r0
 800fd9e:	e7f1      	b.n	800fd84 <_dtoa_r+0xb04>
 800fda0:	9b03      	ldr	r3, [sp, #12]
 800fda2:	9302      	str	r3, [sp, #8]
 800fda4:	9d01      	ldr	r5, [sp, #4]
 800fda6:	ee18 0a10 	vmov	r0, s16
 800fdaa:	4631      	mov	r1, r6
 800fdac:	f7ff f9da 	bl	800f164 <quorem>
 800fdb0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fdb4:	9b01      	ldr	r3, [sp, #4]
 800fdb6:	f805 ab01 	strb.w	sl, [r5], #1
 800fdba:	1aea      	subs	r2, r5, r3
 800fdbc:	9b02      	ldr	r3, [sp, #8]
 800fdbe:	4293      	cmp	r3, r2
 800fdc0:	dd09      	ble.n	800fdd6 <_dtoa_r+0xb56>
 800fdc2:	ee18 1a10 	vmov	r1, s16
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	220a      	movs	r2, #10
 800fdca:	4620      	mov	r0, r4
 800fdcc:	f000 fd16 	bl	80107fc <__multadd>
 800fdd0:	ee08 0a10 	vmov	s16, r0
 800fdd4:	e7e7      	b.n	800fda6 <_dtoa_r+0xb26>
 800fdd6:	9b02      	ldr	r3, [sp, #8]
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	bfc8      	it	gt
 800fddc:	461d      	movgt	r5, r3
 800fdde:	9b01      	ldr	r3, [sp, #4]
 800fde0:	bfd8      	it	le
 800fde2:	2501      	movle	r5, #1
 800fde4:	441d      	add	r5, r3
 800fde6:	f04f 0800 	mov.w	r8, #0
 800fdea:	ee18 1a10 	vmov	r1, s16
 800fdee:	2201      	movs	r2, #1
 800fdf0:	4620      	mov	r0, r4
 800fdf2:	f000 fefd 	bl	8010bf0 <__lshift>
 800fdf6:	4631      	mov	r1, r6
 800fdf8:	ee08 0a10 	vmov	s16, r0
 800fdfc:	f000 ff68 	bl	8010cd0 <__mcmp>
 800fe00:	2800      	cmp	r0, #0
 800fe02:	dc91      	bgt.n	800fd28 <_dtoa_r+0xaa8>
 800fe04:	d102      	bne.n	800fe0c <_dtoa_r+0xb8c>
 800fe06:	f01a 0f01 	tst.w	sl, #1
 800fe0a:	d18d      	bne.n	800fd28 <_dtoa_r+0xaa8>
 800fe0c:	462b      	mov	r3, r5
 800fe0e:	461d      	mov	r5, r3
 800fe10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fe14:	2a30      	cmp	r2, #48	; 0x30
 800fe16:	d0fa      	beq.n	800fe0e <_dtoa_r+0xb8e>
 800fe18:	e6d7      	b.n	800fbca <_dtoa_r+0x94a>
 800fe1a:	9a01      	ldr	r2, [sp, #4]
 800fe1c:	429a      	cmp	r2, r3
 800fe1e:	d184      	bne.n	800fd2a <_dtoa_r+0xaaa>
 800fe20:	9b00      	ldr	r3, [sp, #0]
 800fe22:	3301      	adds	r3, #1
 800fe24:	9300      	str	r3, [sp, #0]
 800fe26:	2331      	movs	r3, #49	; 0x31
 800fe28:	7013      	strb	r3, [r2, #0]
 800fe2a:	e6ce      	b.n	800fbca <_dtoa_r+0x94a>
 800fe2c:	4b09      	ldr	r3, [pc, #36]	; (800fe54 <_dtoa_r+0xbd4>)
 800fe2e:	f7ff ba95 	b.w	800f35c <_dtoa_r+0xdc>
 800fe32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	f47f aa6e 	bne.w	800f316 <_dtoa_r+0x96>
 800fe3a:	4b07      	ldr	r3, [pc, #28]	; (800fe58 <_dtoa_r+0xbd8>)
 800fe3c:	f7ff ba8e 	b.w	800f35c <_dtoa_r+0xdc>
 800fe40:	9b02      	ldr	r3, [sp, #8]
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	dcae      	bgt.n	800fda4 <_dtoa_r+0xb24>
 800fe46:	9b06      	ldr	r3, [sp, #24]
 800fe48:	2b02      	cmp	r3, #2
 800fe4a:	f73f aea8 	bgt.w	800fb9e <_dtoa_r+0x91e>
 800fe4e:	e7a9      	b.n	800fda4 <_dtoa_r+0xb24>
 800fe50:	080148f0 	.word	0x080148f0
 800fe54:	080146f0 	.word	0x080146f0
 800fe58:	08014871 	.word	0x08014871

0800fe5c <__sflush_r>:
 800fe5c:	898a      	ldrh	r2, [r1, #12]
 800fe5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe62:	4605      	mov	r5, r0
 800fe64:	0710      	lsls	r0, r2, #28
 800fe66:	460c      	mov	r4, r1
 800fe68:	d458      	bmi.n	800ff1c <__sflush_r+0xc0>
 800fe6a:	684b      	ldr	r3, [r1, #4]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	dc05      	bgt.n	800fe7c <__sflush_r+0x20>
 800fe70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	dc02      	bgt.n	800fe7c <__sflush_r+0x20>
 800fe76:	2000      	movs	r0, #0
 800fe78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fe7e:	2e00      	cmp	r6, #0
 800fe80:	d0f9      	beq.n	800fe76 <__sflush_r+0x1a>
 800fe82:	2300      	movs	r3, #0
 800fe84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fe88:	682f      	ldr	r7, [r5, #0]
 800fe8a:	602b      	str	r3, [r5, #0]
 800fe8c:	d032      	beq.n	800fef4 <__sflush_r+0x98>
 800fe8e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fe90:	89a3      	ldrh	r3, [r4, #12]
 800fe92:	075a      	lsls	r2, r3, #29
 800fe94:	d505      	bpl.n	800fea2 <__sflush_r+0x46>
 800fe96:	6863      	ldr	r3, [r4, #4]
 800fe98:	1ac0      	subs	r0, r0, r3
 800fe9a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fe9c:	b10b      	cbz	r3, 800fea2 <__sflush_r+0x46>
 800fe9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fea0:	1ac0      	subs	r0, r0, r3
 800fea2:	2300      	movs	r3, #0
 800fea4:	4602      	mov	r2, r0
 800fea6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fea8:	6a21      	ldr	r1, [r4, #32]
 800feaa:	4628      	mov	r0, r5
 800feac:	47b0      	blx	r6
 800feae:	1c43      	adds	r3, r0, #1
 800feb0:	89a3      	ldrh	r3, [r4, #12]
 800feb2:	d106      	bne.n	800fec2 <__sflush_r+0x66>
 800feb4:	6829      	ldr	r1, [r5, #0]
 800feb6:	291d      	cmp	r1, #29
 800feb8:	d82c      	bhi.n	800ff14 <__sflush_r+0xb8>
 800feba:	4a2a      	ldr	r2, [pc, #168]	; (800ff64 <__sflush_r+0x108>)
 800febc:	40ca      	lsrs	r2, r1
 800febe:	07d6      	lsls	r6, r2, #31
 800fec0:	d528      	bpl.n	800ff14 <__sflush_r+0xb8>
 800fec2:	2200      	movs	r2, #0
 800fec4:	6062      	str	r2, [r4, #4]
 800fec6:	04d9      	lsls	r1, r3, #19
 800fec8:	6922      	ldr	r2, [r4, #16]
 800feca:	6022      	str	r2, [r4, #0]
 800fecc:	d504      	bpl.n	800fed8 <__sflush_r+0x7c>
 800fece:	1c42      	adds	r2, r0, #1
 800fed0:	d101      	bne.n	800fed6 <__sflush_r+0x7a>
 800fed2:	682b      	ldr	r3, [r5, #0]
 800fed4:	b903      	cbnz	r3, 800fed8 <__sflush_r+0x7c>
 800fed6:	6560      	str	r0, [r4, #84]	; 0x54
 800fed8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800feda:	602f      	str	r7, [r5, #0]
 800fedc:	2900      	cmp	r1, #0
 800fede:	d0ca      	beq.n	800fe76 <__sflush_r+0x1a>
 800fee0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fee4:	4299      	cmp	r1, r3
 800fee6:	d002      	beq.n	800feee <__sflush_r+0x92>
 800fee8:	4628      	mov	r0, r5
 800feea:	f001 f8fd 	bl	80110e8 <_free_r>
 800feee:	2000      	movs	r0, #0
 800fef0:	6360      	str	r0, [r4, #52]	; 0x34
 800fef2:	e7c1      	b.n	800fe78 <__sflush_r+0x1c>
 800fef4:	6a21      	ldr	r1, [r4, #32]
 800fef6:	2301      	movs	r3, #1
 800fef8:	4628      	mov	r0, r5
 800fefa:	47b0      	blx	r6
 800fefc:	1c41      	adds	r1, r0, #1
 800fefe:	d1c7      	bne.n	800fe90 <__sflush_r+0x34>
 800ff00:	682b      	ldr	r3, [r5, #0]
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d0c4      	beq.n	800fe90 <__sflush_r+0x34>
 800ff06:	2b1d      	cmp	r3, #29
 800ff08:	d001      	beq.n	800ff0e <__sflush_r+0xb2>
 800ff0a:	2b16      	cmp	r3, #22
 800ff0c:	d101      	bne.n	800ff12 <__sflush_r+0xb6>
 800ff0e:	602f      	str	r7, [r5, #0]
 800ff10:	e7b1      	b.n	800fe76 <__sflush_r+0x1a>
 800ff12:	89a3      	ldrh	r3, [r4, #12]
 800ff14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff18:	81a3      	strh	r3, [r4, #12]
 800ff1a:	e7ad      	b.n	800fe78 <__sflush_r+0x1c>
 800ff1c:	690f      	ldr	r7, [r1, #16]
 800ff1e:	2f00      	cmp	r7, #0
 800ff20:	d0a9      	beq.n	800fe76 <__sflush_r+0x1a>
 800ff22:	0793      	lsls	r3, r2, #30
 800ff24:	680e      	ldr	r6, [r1, #0]
 800ff26:	bf08      	it	eq
 800ff28:	694b      	ldreq	r3, [r1, #20]
 800ff2a:	600f      	str	r7, [r1, #0]
 800ff2c:	bf18      	it	ne
 800ff2e:	2300      	movne	r3, #0
 800ff30:	eba6 0807 	sub.w	r8, r6, r7
 800ff34:	608b      	str	r3, [r1, #8]
 800ff36:	f1b8 0f00 	cmp.w	r8, #0
 800ff3a:	dd9c      	ble.n	800fe76 <__sflush_r+0x1a>
 800ff3c:	6a21      	ldr	r1, [r4, #32]
 800ff3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ff40:	4643      	mov	r3, r8
 800ff42:	463a      	mov	r2, r7
 800ff44:	4628      	mov	r0, r5
 800ff46:	47b0      	blx	r6
 800ff48:	2800      	cmp	r0, #0
 800ff4a:	dc06      	bgt.n	800ff5a <__sflush_r+0xfe>
 800ff4c:	89a3      	ldrh	r3, [r4, #12]
 800ff4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff52:	81a3      	strh	r3, [r4, #12]
 800ff54:	f04f 30ff 	mov.w	r0, #4294967295
 800ff58:	e78e      	b.n	800fe78 <__sflush_r+0x1c>
 800ff5a:	4407      	add	r7, r0
 800ff5c:	eba8 0800 	sub.w	r8, r8, r0
 800ff60:	e7e9      	b.n	800ff36 <__sflush_r+0xda>
 800ff62:	bf00      	nop
 800ff64:	20400001 	.word	0x20400001

0800ff68 <_fflush_r>:
 800ff68:	b538      	push	{r3, r4, r5, lr}
 800ff6a:	690b      	ldr	r3, [r1, #16]
 800ff6c:	4605      	mov	r5, r0
 800ff6e:	460c      	mov	r4, r1
 800ff70:	b913      	cbnz	r3, 800ff78 <_fflush_r+0x10>
 800ff72:	2500      	movs	r5, #0
 800ff74:	4628      	mov	r0, r5
 800ff76:	bd38      	pop	{r3, r4, r5, pc}
 800ff78:	b118      	cbz	r0, 800ff82 <_fflush_r+0x1a>
 800ff7a:	6983      	ldr	r3, [r0, #24]
 800ff7c:	b90b      	cbnz	r3, 800ff82 <_fflush_r+0x1a>
 800ff7e:	f7fd f955 	bl	800d22c <__sinit>
 800ff82:	4b14      	ldr	r3, [pc, #80]	; (800ffd4 <_fflush_r+0x6c>)
 800ff84:	429c      	cmp	r4, r3
 800ff86:	d11b      	bne.n	800ffc0 <_fflush_r+0x58>
 800ff88:	686c      	ldr	r4, [r5, #4]
 800ff8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d0ef      	beq.n	800ff72 <_fflush_r+0xa>
 800ff92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ff94:	07d0      	lsls	r0, r2, #31
 800ff96:	d404      	bmi.n	800ffa2 <_fflush_r+0x3a>
 800ff98:	0599      	lsls	r1, r3, #22
 800ff9a:	d402      	bmi.n	800ffa2 <_fflush_r+0x3a>
 800ff9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff9e:	f7fd fa08 	bl	800d3b2 <__retarget_lock_acquire_recursive>
 800ffa2:	4628      	mov	r0, r5
 800ffa4:	4621      	mov	r1, r4
 800ffa6:	f7ff ff59 	bl	800fe5c <__sflush_r>
 800ffaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ffac:	07da      	lsls	r2, r3, #31
 800ffae:	4605      	mov	r5, r0
 800ffb0:	d4e0      	bmi.n	800ff74 <_fflush_r+0xc>
 800ffb2:	89a3      	ldrh	r3, [r4, #12]
 800ffb4:	059b      	lsls	r3, r3, #22
 800ffb6:	d4dd      	bmi.n	800ff74 <_fflush_r+0xc>
 800ffb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ffba:	f7fd f9fb 	bl	800d3b4 <__retarget_lock_release_recursive>
 800ffbe:	e7d9      	b.n	800ff74 <_fflush_r+0xc>
 800ffc0:	4b05      	ldr	r3, [pc, #20]	; (800ffd8 <_fflush_r+0x70>)
 800ffc2:	429c      	cmp	r4, r3
 800ffc4:	d101      	bne.n	800ffca <_fflush_r+0x62>
 800ffc6:	68ac      	ldr	r4, [r5, #8]
 800ffc8:	e7df      	b.n	800ff8a <_fflush_r+0x22>
 800ffca:	4b04      	ldr	r3, [pc, #16]	; (800ffdc <_fflush_r+0x74>)
 800ffcc:	429c      	cmp	r4, r3
 800ffce:	bf08      	it	eq
 800ffd0:	68ec      	ldreq	r4, [r5, #12]
 800ffd2:	e7da      	b.n	800ff8a <_fflush_r+0x22>
 800ffd4:	0801469c 	.word	0x0801469c
 800ffd8:	080146bc 	.word	0x080146bc
 800ffdc:	0801467c 	.word	0x0801467c

0800ffe0 <rshift>:
 800ffe0:	6903      	ldr	r3, [r0, #16]
 800ffe2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ffe6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ffea:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ffee:	f100 0414 	add.w	r4, r0, #20
 800fff2:	dd45      	ble.n	8010080 <rshift+0xa0>
 800fff4:	f011 011f 	ands.w	r1, r1, #31
 800fff8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800fffc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010000:	d10c      	bne.n	801001c <rshift+0x3c>
 8010002:	f100 0710 	add.w	r7, r0, #16
 8010006:	4629      	mov	r1, r5
 8010008:	42b1      	cmp	r1, r6
 801000a:	d334      	bcc.n	8010076 <rshift+0x96>
 801000c:	1a9b      	subs	r3, r3, r2
 801000e:	009b      	lsls	r3, r3, #2
 8010010:	1eea      	subs	r2, r5, #3
 8010012:	4296      	cmp	r6, r2
 8010014:	bf38      	it	cc
 8010016:	2300      	movcc	r3, #0
 8010018:	4423      	add	r3, r4
 801001a:	e015      	b.n	8010048 <rshift+0x68>
 801001c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010020:	f1c1 0820 	rsb	r8, r1, #32
 8010024:	40cf      	lsrs	r7, r1
 8010026:	f105 0e04 	add.w	lr, r5, #4
 801002a:	46a1      	mov	r9, r4
 801002c:	4576      	cmp	r6, lr
 801002e:	46f4      	mov	ip, lr
 8010030:	d815      	bhi.n	801005e <rshift+0x7e>
 8010032:	1a9a      	subs	r2, r3, r2
 8010034:	0092      	lsls	r2, r2, #2
 8010036:	3a04      	subs	r2, #4
 8010038:	3501      	adds	r5, #1
 801003a:	42ae      	cmp	r6, r5
 801003c:	bf38      	it	cc
 801003e:	2200      	movcc	r2, #0
 8010040:	18a3      	adds	r3, r4, r2
 8010042:	50a7      	str	r7, [r4, r2]
 8010044:	b107      	cbz	r7, 8010048 <rshift+0x68>
 8010046:	3304      	adds	r3, #4
 8010048:	1b1a      	subs	r2, r3, r4
 801004a:	42a3      	cmp	r3, r4
 801004c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010050:	bf08      	it	eq
 8010052:	2300      	moveq	r3, #0
 8010054:	6102      	str	r2, [r0, #16]
 8010056:	bf08      	it	eq
 8010058:	6143      	streq	r3, [r0, #20]
 801005a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801005e:	f8dc c000 	ldr.w	ip, [ip]
 8010062:	fa0c fc08 	lsl.w	ip, ip, r8
 8010066:	ea4c 0707 	orr.w	r7, ip, r7
 801006a:	f849 7b04 	str.w	r7, [r9], #4
 801006e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010072:	40cf      	lsrs	r7, r1
 8010074:	e7da      	b.n	801002c <rshift+0x4c>
 8010076:	f851 cb04 	ldr.w	ip, [r1], #4
 801007a:	f847 cf04 	str.w	ip, [r7, #4]!
 801007e:	e7c3      	b.n	8010008 <rshift+0x28>
 8010080:	4623      	mov	r3, r4
 8010082:	e7e1      	b.n	8010048 <rshift+0x68>

08010084 <__hexdig_fun>:
 8010084:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010088:	2b09      	cmp	r3, #9
 801008a:	d802      	bhi.n	8010092 <__hexdig_fun+0xe>
 801008c:	3820      	subs	r0, #32
 801008e:	b2c0      	uxtb	r0, r0
 8010090:	4770      	bx	lr
 8010092:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010096:	2b05      	cmp	r3, #5
 8010098:	d801      	bhi.n	801009e <__hexdig_fun+0x1a>
 801009a:	3847      	subs	r0, #71	; 0x47
 801009c:	e7f7      	b.n	801008e <__hexdig_fun+0xa>
 801009e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80100a2:	2b05      	cmp	r3, #5
 80100a4:	d801      	bhi.n	80100aa <__hexdig_fun+0x26>
 80100a6:	3827      	subs	r0, #39	; 0x27
 80100a8:	e7f1      	b.n	801008e <__hexdig_fun+0xa>
 80100aa:	2000      	movs	r0, #0
 80100ac:	4770      	bx	lr
	...

080100b0 <__gethex>:
 80100b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100b4:	ed2d 8b02 	vpush	{d8}
 80100b8:	b089      	sub	sp, #36	; 0x24
 80100ba:	ee08 0a10 	vmov	s16, r0
 80100be:	9304      	str	r3, [sp, #16]
 80100c0:	4bb4      	ldr	r3, [pc, #720]	; (8010394 <__gethex+0x2e4>)
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	9301      	str	r3, [sp, #4]
 80100c6:	4618      	mov	r0, r3
 80100c8:	468b      	mov	fp, r1
 80100ca:	4690      	mov	r8, r2
 80100cc:	f7f0 f888 	bl	80001e0 <strlen>
 80100d0:	9b01      	ldr	r3, [sp, #4]
 80100d2:	f8db 2000 	ldr.w	r2, [fp]
 80100d6:	4403      	add	r3, r0
 80100d8:	4682      	mov	sl, r0
 80100da:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80100de:	9305      	str	r3, [sp, #20]
 80100e0:	1c93      	adds	r3, r2, #2
 80100e2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80100e6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80100ea:	32fe      	adds	r2, #254	; 0xfe
 80100ec:	18d1      	adds	r1, r2, r3
 80100ee:	461f      	mov	r7, r3
 80100f0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80100f4:	9100      	str	r1, [sp, #0]
 80100f6:	2830      	cmp	r0, #48	; 0x30
 80100f8:	d0f8      	beq.n	80100ec <__gethex+0x3c>
 80100fa:	f7ff ffc3 	bl	8010084 <__hexdig_fun>
 80100fe:	4604      	mov	r4, r0
 8010100:	2800      	cmp	r0, #0
 8010102:	d13a      	bne.n	801017a <__gethex+0xca>
 8010104:	9901      	ldr	r1, [sp, #4]
 8010106:	4652      	mov	r2, sl
 8010108:	4638      	mov	r0, r7
 801010a:	f001 f9b1 	bl	8011470 <strncmp>
 801010e:	4605      	mov	r5, r0
 8010110:	2800      	cmp	r0, #0
 8010112:	d168      	bne.n	80101e6 <__gethex+0x136>
 8010114:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010118:	eb07 060a 	add.w	r6, r7, sl
 801011c:	f7ff ffb2 	bl	8010084 <__hexdig_fun>
 8010120:	2800      	cmp	r0, #0
 8010122:	d062      	beq.n	80101ea <__gethex+0x13a>
 8010124:	4633      	mov	r3, r6
 8010126:	7818      	ldrb	r0, [r3, #0]
 8010128:	2830      	cmp	r0, #48	; 0x30
 801012a:	461f      	mov	r7, r3
 801012c:	f103 0301 	add.w	r3, r3, #1
 8010130:	d0f9      	beq.n	8010126 <__gethex+0x76>
 8010132:	f7ff ffa7 	bl	8010084 <__hexdig_fun>
 8010136:	2301      	movs	r3, #1
 8010138:	fab0 f480 	clz	r4, r0
 801013c:	0964      	lsrs	r4, r4, #5
 801013e:	4635      	mov	r5, r6
 8010140:	9300      	str	r3, [sp, #0]
 8010142:	463a      	mov	r2, r7
 8010144:	4616      	mov	r6, r2
 8010146:	3201      	adds	r2, #1
 8010148:	7830      	ldrb	r0, [r6, #0]
 801014a:	f7ff ff9b 	bl	8010084 <__hexdig_fun>
 801014e:	2800      	cmp	r0, #0
 8010150:	d1f8      	bne.n	8010144 <__gethex+0x94>
 8010152:	9901      	ldr	r1, [sp, #4]
 8010154:	4652      	mov	r2, sl
 8010156:	4630      	mov	r0, r6
 8010158:	f001 f98a 	bl	8011470 <strncmp>
 801015c:	b980      	cbnz	r0, 8010180 <__gethex+0xd0>
 801015e:	b94d      	cbnz	r5, 8010174 <__gethex+0xc4>
 8010160:	eb06 050a 	add.w	r5, r6, sl
 8010164:	462a      	mov	r2, r5
 8010166:	4616      	mov	r6, r2
 8010168:	3201      	adds	r2, #1
 801016a:	7830      	ldrb	r0, [r6, #0]
 801016c:	f7ff ff8a 	bl	8010084 <__hexdig_fun>
 8010170:	2800      	cmp	r0, #0
 8010172:	d1f8      	bne.n	8010166 <__gethex+0xb6>
 8010174:	1bad      	subs	r5, r5, r6
 8010176:	00ad      	lsls	r5, r5, #2
 8010178:	e004      	b.n	8010184 <__gethex+0xd4>
 801017a:	2400      	movs	r4, #0
 801017c:	4625      	mov	r5, r4
 801017e:	e7e0      	b.n	8010142 <__gethex+0x92>
 8010180:	2d00      	cmp	r5, #0
 8010182:	d1f7      	bne.n	8010174 <__gethex+0xc4>
 8010184:	7833      	ldrb	r3, [r6, #0]
 8010186:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801018a:	2b50      	cmp	r3, #80	; 0x50
 801018c:	d13b      	bne.n	8010206 <__gethex+0x156>
 801018e:	7873      	ldrb	r3, [r6, #1]
 8010190:	2b2b      	cmp	r3, #43	; 0x2b
 8010192:	d02c      	beq.n	80101ee <__gethex+0x13e>
 8010194:	2b2d      	cmp	r3, #45	; 0x2d
 8010196:	d02e      	beq.n	80101f6 <__gethex+0x146>
 8010198:	1c71      	adds	r1, r6, #1
 801019a:	f04f 0900 	mov.w	r9, #0
 801019e:	7808      	ldrb	r0, [r1, #0]
 80101a0:	f7ff ff70 	bl	8010084 <__hexdig_fun>
 80101a4:	1e43      	subs	r3, r0, #1
 80101a6:	b2db      	uxtb	r3, r3
 80101a8:	2b18      	cmp	r3, #24
 80101aa:	d82c      	bhi.n	8010206 <__gethex+0x156>
 80101ac:	f1a0 0210 	sub.w	r2, r0, #16
 80101b0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80101b4:	f7ff ff66 	bl	8010084 <__hexdig_fun>
 80101b8:	1e43      	subs	r3, r0, #1
 80101ba:	b2db      	uxtb	r3, r3
 80101bc:	2b18      	cmp	r3, #24
 80101be:	d91d      	bls.n	80101fc <__gethex+0x14c>
 80101c0:	f1b9 0f00 	cmp.w	r9, #0
 80101c4:	d000      	beq.n	80101c8 <__gethex+0x118>
 80101c6:	4252      	negs	r2, r2
 80101c8:	4415      	add	r5, r2
 80101ca:	f8cb 1000 	str.w	r1, [fp]
 80101ce:	b1e4      	cbz	r4, 801020a <__gethex+0x15a>
 80101d0:	9b00      	ldr	r3, [sp, #0]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	bf14      	ite	ne
 80101d6:	2700      	movne	r7, #0
 80101d8:	2706      	moveq	r7, #6
 80101da:	4638      	mov	r0, r7
 80101dc:	b009      	add	sp, #36	; 0x24
 80101de:	ecbd 8b02 	vpop	{d8}
 80101e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101e6:	463e      	mov	r6, r7
 80101e8:	4625      	mov	r5, r4
 80101ea:	2401      	movs	r4, #1
 80101ec:	e7ca      	b.n	8010184 <__gethex+0xd4>
 80101ee:	f04f 0900 	mov.w	r9, #0
 80101f2:	1cb1      	adds	r1, r6, #2
 80101f4:	e7d3      	b.n	801019e <__gethex+0xee>
 80101f6:	f04f 0901 	mov.w	r9, #1
 80101fa:	e7fa      	b.n	80101f2 <__gethex+0x142>
 80101fc:	230a      	movs	r3, #10
 80101fe:	fb03 0202 	mla	r2, r3, r2, r0
 8010202:	3a10      	subs	r2, #16
 8010204:	e7d4      	b.n	80101b0 <__gethex+0x100>
 8010206:	4631      	mov	r1, r6
 8010208:	e7df      	b.n	80101ca <__gethex+0x11a>
 801020a:	1bf3      	subs	r3, r6, r7
 801020c:	3b01      	subs	r3, #1
 801020e:	4621      	mov	r1, r4
 8010210:	2b07      	cmp	r3, #7
 8010212:	dc0b      	bgt.n	801022c <__gethex+0x17c>
 8010214:	ee18 0a10 	vmov	r0, s16
 8010218:	f000 fa8e 	bl	8010738 <_Balloc>
 801021c:	4604      	mov	r4, r0
 801021e:	b940      	cbnz	r0, 8010232 <__gethex+0x182>
 8010220:	4b5d      	ldr	r3, [pc, #372]	; (8010398 <__gethex+0x2e8>)
 8010222:	4602      	mov	r2, r0
 8010224:	21de      	movs	r1, #222	; 0xde
 8010226:	485d      	ldr	r0, [pc, #372]	; (801039c <__gethex+0x2ec>)
 8010228:	f001 f944 	bl	80114b4 <__assert_func>
 801022c:	3101      	adds	r1, #1
 801022e:	105b      	asrs	r3, r3, #1
 8010230:	e7ee      	b.n	8010210 <__gethex+0x160>
 8010232:	f100 0914 	add.w	r9, r0, #20
 8010236:	f04f 0b00 	mov.w	fp, #0
 801023a:	f1ca 0301 	rsb	r3, sl, #1
 801023e:	f8cd 9008 	str.w	r9, [sp, #8]
 8010242:	f8cd b000 	str.w	fp, [sp]
 8010246:	9306      	str	r3, [sp, #24]
 8010248:	42b7      	cmp	r7, r6
 801024a:	d340      	bcc.n	80102ce <__gethex+0x21e>
 801024c:	9802      	ldr	r0, [sp, #8]
 801024e:	9b00      	ldr	r3, [sp, #0]
 8010250:	f840 3b04 	str.w	r3, [r0], #4
 8010254:	eba0 0009 	sub.w	r0, r0, r9
 8010258:	1080      	asrs	r0, r0, #2
 801025a:	0146      	lsls	r6, r0, #5
 801025c:	6120      	str	r0, [r4, #16]
 801025e:	4618      	mov	r0, r3
 8010260:	f000 fb5c 	bl	801091c <__hi0bits>
 8010264:	1a30      	subs	r0, r6, r0
 8010266:	f8d8 6000 	ldr.w	r6, [r8]
 801026a:	42b0      	cmp	r0, r6
 801026c:	dd63      	ble.n	8010336 <__gethex+0x286>
 801026e:	1b87      	subs	r7, r0, r6
 8010270:	4639      	mov	r1, r7
 8010272:	4620      	mov	r0, r4
 8010274:	f000 ff00 	bl	8011078 <__any_on>
 8010278:	4682      	mov	sl, r0
 801027a:	b1a8      	cbz	r0, 80102a8 <__gethex+0x1f8>
 801027c:	1e7b      	subs	r3, r7, #1
 801027e:	1159      	asrs	r1, r3, #5
 8010280:	f003 021f 	and.w	r2, r3, #31
 8010284:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010288:	f04f 0a01 	mov.w	sl, #1
 801028c:	fa0a f202 	lsl.w	r2, sl, r2
 8010290:	420a      	tst	r2, r1
 8010292:	d009      	beq.n	80102a8 <__gethex+0x1f8>
 8010294:	4553      	cmp	r3, sl
 8010296:	dd05      	ble.n	80102a4 <__gethex+0x1f4>
 8010298:	1eb9      	subs	r1, r7, #2
 801029a:	4620      	mov	r0, r4
 801029c:	f000 feec 	bl	8011078 <__any_on>
 80102a0:	2800      	cmp	r0, #0
 80102a2:	d145      	bne.n	8010330 <__gethex+0x280>
 80102a4:	f04f 0a02 	mov.w	sl, #2
 80102a8:	4639      	mov	r1, r7
 80102aa:	4620      	mov	r0, r4
 80102ac:	f7ff fe98 	bl	800ffe0 <rshift>
 80102b0:	443d      	add	r5, r7
 80102b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80102b6:	42ab      	cmp	r3, r5
 80102b8:	da4c      	bge.n	8010354 <__gethex+0x2a4>
 80102ba:	ee18 0a10 	vmov	r0, s16
 80102be:	4621      	mov	r1, r4
 80102c0:	f000 fa7a 	bl	80107b8 <_Bfree>
 80102c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80102c6:	2300      	movs	r3, #0
 80102c8:	6013      	str	r3, [r2, #0]
 80102ca:	27a3      	movs	r7, #163	; 0xa3
 80102cc:	e785      	b.n	80101da <__gethex+0x12a>
 80102ce:	1e73      	subs	r3, r6, #1
 80102d0:	9a05      	ldr	r2, [sp, #20]
 80102d2:	9303      	str	r3, [sp, #12]
 80102d4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80102d8:	4293      	cmp	r3, r2
 80102da:	d019      	beq.n	8010310 <__gethex+0x260>
 80102dc:	f1bb 0f20 	cmp.w	fp, #32
 80102e0:	d107      	bne.n	80102f2 <__gethex+0x242>
 80102e2:	9b02      	ldr	r3, [sp, #8]
 80102e4:	9a00      	ldr	r2, [sp, #0]
 80102e6:	f843 2b04 	str.w	r2, [r3], #4
 80102ea:	9302      	str	r3, [sp, #8]
 80102ec:	2300      	movs	r3, #0
 80102ee:	9300      	str	r3, [sp, #0]
 80102f0:	469b      	mov	fp, r3
 80102f2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80102f6:	f7ff fec5 	bl	8010084 <__hexdig_fun>
 80102fa:	9b00      	ldr	r3, [sp, #0]
 80102fc:	f000 000f 	and.w	r0, r0, #15
 8010300:	fa00 f00b 	lsl.w	r0, r0, fp
 8010304:	4303      	orrs	r3, r0
 8010306:	9300      	str	r3, [sp, #0]
 8010308:	f10b 0b04 	add.w	fp, fp, #4
 801030c:	9b03      	ldr	r3, [sp, #12]
 801030e:	e00d      	b.n	801032c <__gethex+0x27c>
 8010310:	9b03      	ldr	r3, [sp, #12]
 8010312:	9a06      	ldr	r2, [sp, #24]
 8010314:	4413      	add	r3, r2
 8010316:	42bb      	cmp	r3, r7
 8010318:	d3e0      	bcc.n	80102dc <__gethex+0x22c>
 801031a:	4618      	mov	r0, r3
 801031c:	9901      	ldr	r1, [sp, #4]
 801031e:	9307      	str	r3, [sp, #28]
 8010320:	4652      	mov	r2, sl
 8010322:	f001 f8a5 	bl	8011470 <strncmp>
 8010326:	9b07      	ldr	r3, [sp, #28]
 8010328:	2800      	cmp	r0, #0
 801032a:	d1d7      	bne.n	80102dc <__gethex+0x22c>
 801032c:	461e      	mov	r6, r3
 801032e:	e78b      	b.n	8010248 <__gethex+0x198>
 8010330:	f04f 0a03 	mov.w	sl, #3
 8010334:	e7b8      	b.n	80102a8 <__gethex+0x1f8>
 8010336:	da0a      	bge.n	801034e <__gethex+0x29e>
 8010338:	1a37      	subs	r7, r6, r0
 801033a:	4621      	mov	r1, r4
 801033c:	ee18 0a10 	vmov	r0, s16
 8010340:	463a      	mov	r2, r7
 8010342:	f000 fc55 	bl	8010bf0 <__lshift>
 8010346:	1bed      	subs	r5, r5, r7
 8010348:	4604      	mov	r4, r0
 801034a:	f100 0914 	add.w	r9, r0, #20
 801034e:	f04f 0a00 	mov.w	sl, #0
 8010352:	e7ae      	b.n	80102b2 <__gethex+0x202>
 8010354:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010358:	42a8      	cmp	r0, r5
 801035a:	dd72      	ble.n	8010442 <__gethex+0x392>
 801035c:	1b45      	subs	r5, r0, r5
 801035e:	42ae      	cmp	r6, r5
 8010360:	dc36      	bgt.n	80103d0 <__gethex+0x320>
 8010362:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010366:	2b02      	cmp	r3, #2
 8010368:	d02a      	beq.n	80103c0 <__gethex+0x310>
 801036a:	2b03      	cmp	r3, #3
 801036c:	d02c      	beq.n	80103c8 <__gethex+0x318>
 801036e:	2b01      	cmp	r3, #1
 8010370:	d11c      	bne.n	80103ac <__gethex+0x2fc>
 8010372:	42ae      	cmp	r6, r5
 8010374:	d11a      	bne.n	80103ac <__gethex+0x2fc>
 8010376:	2e01      	cmp	r6, #1
 8010378:	d112      	bne.n	80103a0 <__gethex+0x2f0>
 801037a:	9a04      	ldr	r2, [sp, #16]
 801037c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010380:	6013      	str	r3, [r2, #0]
 8010382:	2301      	movs	r3, #1
 8010384:	6123      	str	r3, [r4, #16]
 8010386:	f8c9 3000 	str.w	r3, [r9]
 801038a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801038c:	2762      	movs	r7, #98	; 0x62
 801038e:	601c      	str	r4, [r3, #0]
 8010390:	e723      	b.n	80101da <__gethex+0x12a>
 8010392:	bf00      	nop
 8010394:	08014968 	.word	0x08014968
 8010398:	080148f0 	.word	0x080148f0
 801039c:	08014901 	.word	0x08014901
 80103a0:	1e71      	subs	r1, r6, #1
 80103a2:	4620      	mov	r0, r4
 80103a4:	f000 fe68 	bl	8011078 <__any_on>
 80103a8:	2800      	cmp	r0, #0
 80103aa:	d1e6      	bne.n	801037a <__gethex+0x2ca>
 80103ac:	ee18 0a10 	vmov	r0, s16
 80103b0:	4621      	mov	r1, r4
 80103b2:	f000 fa01 	bl	80107b8 <_Bfree>
 80103b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80103b8:	2300      	movs	r3, #0
 80103ba:	6013      	str	r3, [r2, #0]
 80103bc:	2750      	movs	r7, #80	; 0x50
 80103be:	e70c      	b.n	80101da <__gethex+0x12a>
 80103c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d1f2      	bne.n	80103ac <__gethex+0x2fc>
 80103c6:	e7d8      	b.n	801037a <__gethex+0x2ca>
 80103c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d1d5      	bne.n	801037a <__gethex+0x2ca>
 80103ce:	e7ed      	b.n	80103ac <__gethex+0x2fc>
 80103d0:	1e6f      	subs	r7, r5, #1
 80103d2:	f1ba 0f00 	cmp.w	sl, #0
 80103d6:	d131      	bne.n	801043c <__gethex+0x38c>
 80103d8:	b127      	cbz	r7, 80103e4 <__gethex+0x334>
 80103da:	4639      	mov	r1, r7
 80103dc:	4620      	mov	r0, r4
 80103de:	f000 fe4b 	bl	8011078 <__any_on>
 80103e2:	4682      	mov	sl, r0
 80103e4:	117b      	asrs	r3, r7, #5
 80103e6:	2101      	movs	r1, #1
 80103e8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80103ec:	f007 071f 	and.w	r7, r7, #31
 80103f0:	fa01 f707 	lsl.w	r7, r1, r7
 80103f4:	421f      	tst	r7, r3
 80103f6:	4629      	mov	r1, r5
 80103f8:	4620      	mov	r0, r4
 80103fa:	bf18      	it	ne
 80103fc:	f04a 0a02 	orrne.w	sl, sl, #2
 8010400:	1b76      	subs	r6, r6, r5
 8010402:	f7ff fded 	bl	800ffe0 <rshift>
 8010406:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801040a:	2702      	movs	r7, #2
 801040c:	f1ba 0f00 	cmp.w	sl, #0
 8010410:	d048      	beq.n	80104a4 <__gethex+0x3f4>
 8010412:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010416:	2b02      	cmp	r3, #2
 8010418:	d015      	beq.n	8010446 <__gethex+0x396>
 801041a:	2b03      	cmp	r3, #3
 801041c:	d017      	beq.n	801044e <__gethex+0x39e>
 801041e:	2b01      	cmp	r3, #1
 8010420:	d109      	bne.n	8010436 <__gethex+0x386>
 8010422:	f01a 0f02 	tst.w	sl, #2
 8010426:	d006      	beq.n	8010436 <__gethex+0x386>
 8010428:	f8d9 0000 	ldr.w	r0, [r9]
 801042c:	ea4a 0a00 	orr.w	sl, sl, r0
 8010430:	f01a 0f01 	tst.w	sl, #1
 8010434:	d10e      	bne.n	8010454 <__gethex+0x3a4>
 8010436:	f047 0710 	orr.w	r7, r7, #16
 801043a:	e033      	b.n	80104a4 <__gethex+0x3f4>
 801043c:	f04f 0a01 	mov.w	sl, #1
 8010440:	e7d0      	b.n	80103e4 <__gethex+0x334>
 8010442:	2701      	movs	r7, #1
 8010444:	e7e2      	b.n	801040c <__gethex+0x35c>
 8010446:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010448:	f1c3 0301 	rsb	r3, r3, #1
 801044c:	9315      	str	r3, [sp, #84]	; 0x54
 801044e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010450:	2b00      	cmp	r3, #0
 8010452:	d0f0      	beq.n	8010436 <__gethex+0x386>
 8010454:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010458:	f104 0314 	add.w	r3, r4, #20
 801045c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010460:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010464:	f04f 0c00 	mov.w	ip, #0
 8010468:	4618      	mov	r0, r3
 801046a:	f853 2b04 	ldr.w	r2, [r3], #4
 801046e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010472:	d01c      	beq.n	80104ae <__gethex+0x3fe>
 8010474:	3201      	adds	r2, #1
 8010476:	6002      	str	r2, [r0, #0]
 8010478:	2f02      	cmp	r7, #2
 801047a:	f104 0314 	add.w	r3, r4, #20
 801047e:	d13f      	bne.n	8010500 <__gethex+0x450>
 8010480:	f8d8 2000 	ldr.w	r2, [r8]
 8010484:	3a01      	subs	r2, #1
 8010486:	42b2      	cmp	r2, r6
 8010488:	d10a      	bne.n	80104a0 <__gethex+0x3f0>
 801048a:	1171      	asrs	r1, r6, #5
 801048c:	2201      	movs	r2, #1
 801048e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010492:	f006 061f 	and.w	r6, r6, #31
 8010496:	fa02 f606 	lsl.w	r6, r2, r6
 801049a:	421e      	tst	r6, r3
 801049c:	bf18      	it	ne
 801049e:	4617      	movne	r7, r2
 80104a0:	f047 0720 	orr.w	r7, r7, #32
 80104a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80104a6:	601c      	str	r4, [r3, #0]
 80104a8:	9b04      	ldr	r3, [sp, #16]
 80104aa:	601d      	str	r5, [r3, #0]
 80104ac:	e695      	b.n	80101da <__gethex+0x12a>
 80104ae:	4299      	cmp	r1, r3
 80104b0:	f843 cc04 	str.w	ip, [r3, #-4]
 80104b4:	d8d8      	bhi.n	8010468 <__gethex+0x3b8>
 80104b6:	68a3      	ldr	r3, [r4, #8]
 80104b8:	459b      	cmp	fp, r3
 80104ba:	db19      	blt.n	80104f0 <__gethex+0x440>
 80104bc:	6861      	ldr	r1, [r4, #4]
 80104be:	ee18 0a10 	vmov	r0, s16
 80104c2:	3101      	adds	r1, #1
 80104c4:	f000 f938 	bl	8010738 <_Balloc>
 80104c8:	4681      	mov	r9, r0
 80104ca:	b918      	cbnz	r0, 80104d4 <__gethex+0x424>
 80104cc:	4b1a      	ldr	r3, [pc, #104]	; (8010538 <__gethex+0x488>)
 80104ce:	4602      	mov	r2, r0
 80104d0:	2184      	movs	r1, #132	; 0x84
 80104d2:	e6a8      	b.n	8010226 <__gethex+0x176>
 80104d4:	6922      	ldr	r2, [r4, #16]
 80104d6:	3202      	adds	r2, #2
 80104d8:	f104 010c 	add.w	r1, r4, #12
 80104dc:	0092      	lsls	r2, r2, #2
 80104de:	300c      	adds	r0, #12
 80104e0:	f7fc ff69 	bl	800d3b6 <memcpy>
 80104e4:	4621      	mov	r1, r4
 80104e6:	ee18 0a10 	vmov	r0, s16
 80104ea:	f000 f965 	bl	80107b8 <_Bfree>
 80104ee:	464c      	mov	r4, r9
 80104f0:	6923      	ldr	r3, [r4, #16]
 80104f2:	1c5a      	adds	r2, r3, #1
 80104f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80104f8:	6122      	str	r2, [r4, #16]
 80104fa:	2201      	movs	r2, #1
 80104fc:	615a      	str	r2, [r3, #20]
 80104fe:	e7bb      	b.n	8010478 <__gethex+0x3c8>
 8010500:	6922      	ldr	r2, [r4, #16]
 8010502:	455a      	cmp	r2, fp
 8010504:	dd0b      	ble.n	801051e <__gethex+0x46e>
 8010506:	2101      	movs	r1, #1
 8010508:	4620      	mov	r0, r4
 801050a:	f7ff fd69 	bl	800ffe0 <rshift>
 801050e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010512:	3501      	adds	r5, #1
 8010514:	42ab      	cmp	r3, r5
 8010516:	f6ff aed0 	blt.w	80102ba <__gethex+0x20a>
 801051a:	2701      	movs	r7, #1
 801051c:	e7c0      	b.n	80104a0 <__gethex+0x3f0>
 801051e:	f016 061f 	ands.w	r6, r6, #31
 8010522:	d0fa      	beq.n	801051a <__gethex+0x46a>
 8010524:	4453      	add	r3, sl
 8010526:	f1c6 0620 	rsb	r6, r6, #32
 801052a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801052e:	f000 f9f5 	bl	801091c <__hi0bits>
 8010532:	42b0      	cmp	r0, r6
 8010534:	dbe7      	blt.n	8010506 <__gethex+0x456>
 8010536:	e7f0      	b.n	801051a <__gethex+0x46a>
 8010538:	080148f0 	.word	0x080148f0

0801053c <L_shift>:
 801053c:	f1c2 0208 	rsb	r2, r2, #8
 8010540:	0092      	lsls	r2, r2, #2
 8010542:	b570      	push	{r4, r5, r6, lr}
 8010544:	f1c2 0620 	rsb	r6, r2, #32
 8010548:	6843      	ldr	r3, [r0, #4]
 801054a:	6804      	ldr	r4, [r0, #0]
 801054c:	fa03 f506 	lsl.w	r5, r3, r6
 8010550:	432c      	orrs	r4, r5
 8010552:	40d3      	lsrs	r3, r2
 8010554:	6004      	str	r4, [r0, #0]
 8010556:	f840 3f04 	str.w	r3, [r0, #4]!
 801055a:	4288      	cmp	r0, r1
 801055c:	d3f4      	bcc.n	8010548 <L_shift+0xc>
 801055e:	bd70      	pop	{r4, r5, r6, pc}

08010560 <__match>:
 8010560:	b530      	push	{r4, r5, lr}
 8010562:	6803      	ldr	r3, [r0, #0]
 8010564:	3301      	adds	r3, #1
 8010566:	f811 4b01 	ldrb.w	r4, [r1], #1
 801056a:	b914      	cbnz	r4, 8010572 <__match+0x12>
 801056c:	6003      	str	r3, [r0, #0]
 801056e:	2001      	movs	r0, #1
 8010570:	bd30      	pop	{r4, r5, pc}
 8010572:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010576:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801057a:	2d19      	cmp	r5, #25
 801057c:	bf98      	it	ls
 801057e:	3220      	addls	r2, #32
 8010580:	42a2      	cmp	r2, r4
 8010582:	d0f0      	beq.n	8010566 <__match+0x6>
 8010584:	2000      	movs	r0, #0
 8010586:	e7f3      	b.n	8010570 <__match+0x10>

08010588 <__hexnan>:
 8010588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801058c:	680b      	ldr	r3, [r1, #0]
 801058e:	115e      	asrs	r6, r3, #5
 8010590:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010594:	f013 031f 	ands.w	r3, r3, #31
 8010598:	b087      	sub	sp, #28
 801059a:	bf18      	it	ne
 801059c:	3604      	addne	r6, #4
 801059e:	2500      	movs	r5, #0
 80105a0:	1f37      	subs	r7, r6, #4
 80105a2:	4690      	mov	r8, r2
 80105a4:	6802      	ldr	r2, [r0, #0]
 80105a6:	9301      	str	r3, [sp, #4]
 80105a8:	4682      	mov	sl, r0
 80105aa:	f846 5c04 	str.w	r5, [r6, #-4]
 80105ae:	46b9      	mov	r9, r7
 80105b0:	463c      	mov	r4, r7
 80105b2:	9502      	str	r5, [sp, #8]
 80105b4:	46ab      	mov	fp, r5
 80105b6:	7851      	ldrb	r1, [r2, #1]
 80105b8:	1c53      	adds	r3, r2, #1
 80105ba:	9303      	str	r3, [sp, #12]
 80105bc:	b341      	cbz	r1, 8010610 <__hexnan+0x88>
 80105be:	4608      	mov	r0, r1
 80105c0:	9205      	str	r2, [sp, #20]
 80105c2:	9104      	str	r1, [sp, #16]
 80105c4:	f7ff fd5e 	bl	8010084 <__hexdig_fun>
 80105c8:	2800      	cmp	r0, #0
 80105ca:	d14f      	bne.n	801066c <__hexnan+0xe4>
 80105cc:	9904      	ldr	r1, [sp, #16]
 80105ce:	9a05      	ldr	r2, [sp, #20]
 80105d0:	2920      	cmp	r1, #32
 80105d2:	d818      	bhi.n	8010606 <__hexnan+0x7e>
 80105d4:	9b02      	ldr	r3, [sp, #8]
 80105d6:	459b      	cmp	fp, r3
 80105d8:	dd13      	ble.n	8010602 <__hexnan+0x7a>
 80105da:	454c      	cmp	r4, r9
 80105dc:	d206      	bcs.n	80105ec <__hexnan+0x64>
 80105de:	2d07      	cmp	r5, #7
 80105e0:	dc04      	bgt.n	80105ec <__hexnan+0x64>
 80105e2:	462a      	mov	r2, r5
 80105e4:	4649      	mov	r1, r9
 80105e6:	4620      	mov	r0, r4
 80105e8:	f7ff ffa8 	bl	801053c <L_shift>
 80105ec:	4544      	cmp	r4, r8
 80105ee:	d950      	bls.n	8010692 <__hexnan+0x10a>
 80105f0:	2300      	movs	r3, #0
 80105f2:	f1a4 0904 	sub.w	r9, r4, #4
 80105f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80105fa:	f8cd b008 	str.w	fp, [sp, #8]
 80105fe:	464c      	mov	r4, r9
 8010600:	461d      	mov	r5, r3
 8010602:	9a03      	ldr	r2, [sp, #12]
 8010604:	e7d7      	b.n	80105b6 <__hexnan+0x2e>
 8010606:	2929      	cmp	r1, #41	; 0x29
 8010608:	d156      	bne.n	80106b8 <__hexnan+0x130>
 801060a:	3202      	adds	r2, #2
 801060c:	f8ca 2000 	str.w	r2, [sl]
 8010610:	f1bb 0f00 	cmp.w	fp, #0
 8010614:	d050      	beq.n	80106b8 <__hexnan+0x130>
 8010616:	454c      	cmp	r4, r9
 8010618:	d206      	bcs.n	8010628 <__hexnan+0xa0>
 801061a:	2d07      	cmp	r5, #7
 801061c:	dc04      	bgt.n	8010628 <__hexnan+0xa0>
 801061e:	462a      	mov	r2, r5
 8010620:	4649      	mov	r1, r9
 8010622:	4620      	mov	r0, r4
 8010624:	f7ff ff8a 	bl	801053c <L_shift>
 8010628:	4544      	cmp	r4, r8
 801062a:	d934      	bls.n	8010696 <__hexnan+0x10e>
 801062c:	f1a8 0204 	sub.w	r2, r8, #4
 8010630:	4623      	mov	r3, r4
 8010632:	f853 1b04 	ldr.w	r1, [r3], #4
 8010636:	f842 1f04 	str.w	r1, [r2, #4]!
 801063a:	429f      	cmp	r7, r3
 801063c:	d2f9      	bcs.n	8010632 <__hexnan+0xaa>
 801063e:	1b3b      	subs	r3, r7, r4
 8010640:	f023 0303 	bic.w	r3, r3, #3
 8010644:	3304      	adds	r3, #4
 8010646:	3401      	adds	r4, #1
 8010648:	3e03      	subs	r6, #3
 801064a:	42b4      	cmp	r4, r6
 801064c:	bf88      	it	hi
 801064e:	2304      	movhi	r3, #4
 8010650:	4443      	add	r3, r8
 8010652:	2200      	movs	r2, #0
 8010654:	f843 2b04 	str.w	r2, [r3], #4
 8010658:	429f      	cmp	r7, r3
 801065a:	d2fb      	bcs.n	8010654 <__hexnan+0xcc>
 801065c:	683b      	ldr	r3, [r7, #0]
 801065e:	b91b      	cbnz	r3, 8010668 <__hexnan+0xe0>
 8010660:	4547      	cmp	r7, r8
 8010662:	d127      	bne.n	80106b4 <__hexnan+0x12c>
 8010664:	2301      	movs	r3, #1
 8010666:	603b      	str	r3, [r7, #0]
 8010668:	2005      	movs	r0, #5
 801066a:	e026      	b.n	80106ba <__hexnan+0x132>
 801066c:	3501      	adds	r5, #1
 801066e:	2d08      	cmp	r5, #8
 8010670:	f10b 0b01 	add.w	fp, fp, #1
 8010674:	dd06      	ble.n	8010684 <__hexnan+0xfc>
 8010676:	4544      	cmp	r4, r8
 8010678:	d9c3      	bls.n	8010602 <__hexnan+0x7a>
 801067a:	2300      	movs	r3, #0
 801067c:	f844 3c04 	str.w	r3, [r4, #-4]
 8010680:	2501      	movs	r5, #1
 8010682:	3c04      	subs	r4, #4
 8010684:	6822      	ldr	r2, [r4, #0]
 8010686:	f000 000f 	and.w	r0, r0, #15
 801068a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801068e:	6022      	str	r2, [r4, #0]
 8010690:	e7b7      	b.n	8010602 <__hexnan+0x7a>
 8010692:	2508      	movs	r5, #8
 8010694:	e7b5      	b.n	8010602 <__hexnan+0x7a>
 8010696:	9b01      	ldr	r3, [sp, #4]
 8010698:	2b00      	cmp	r3, #0
 801069a:	d0df      	beq.n	801065c <__hexnan+0xd4>
 801069c:	f04f 32ff 	mov.w	r2, #4294967295
 80106a0:	f1c3 0320 	rsb	r3, r3, #32
 80106a4:	fa22 f303 	lsr.w	r3, r2, r3
 80106a8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80106ac:	401a      	ands	r2, r3
 80106ae:	f846 2c04 	str.w	r2, [r6, #-4]
 80106b2:	e7d3      	b.n	801065c <__hexnan+0xd4>
 80106b4:	3f04      	subs	r7, #4
 80106b6:	e7d1      	b.n	801065c <__hexnan+0xd4>
 80106b8:	2004      	movs	r0, #4
 80106ba:	b007      	add	sp, #28
 80106bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080106c0 <_localeconv_r>:
 80106c0:	4800      	ldr	r0, [pc, #0]	; (80106c4 <_localeconv_r+0x4>)
 80106c2:	4770      	bx	lr
 80106c4:	20000190 	.word	0x20000190

080106c8 <_lseek_r>:
 80106c8:	b538      	push	{r3, r4, r5, lr}
 80106ca:	4d07      	ldr	r5, [pc, #28]	; (80106e8 <_lseek_r+0x20>)
 80106cc:	4604      	mov	r4, r0
 80106ce:	4608      	mov	r0, r1
 80106d0:	4611      	mov	r1, r2
 80106d2:	2200      	movs	r2, #0
 80106d4:	602a      	str	r2, [r5, #0]
 80106d6:	461a      	mov	r2, r3
 80106d8:	f7f1 fd50 	bl	800217c <_lseek>
 80106dc:	1c43      	adds	r3, r0, #1
 80106de:	d102      	bne.n	80106e6 <_lseek_r+0x1e>
 80106e0:	682b      	ldr	r3, [r5, #0]
 80106e2:	b103      	cbz	r3, 80106e6 <_lseek_r+0x1e>
 80106e4:	6023      	str	r3, [r4, #0]
 80106e6:	bd38      	pop	{r3, r4, r5, pc}
 80106e8:	20004e54 	.word	0x20004e54

080106ec <malloc>:
 80106ec:	4b02      	ldr	r3, [pc, #8]	; (80106f8 <malloc+0xc>)
 80106ee:	4601      	mov	r1, r0
 80106f0:	6818      	ldr	r0, [r3, #0]
 80106f2:	f7fc be97 	b.w	800d424 <_malloc_r>
 80106f6:	bf00      	nop
 80106f8:	20000038 	.word	0x20000038

080106fc <__ascii_mbtowc>:
 80106fc:	b082      	sub	sp, #8
 80106fe:	b901      	cbnz	r1, 8010702 <__ascii_mbtowc+0x6>
 8010700:	a901      	add	r1, sp, #4
 8010702:	b142      	cbz	r2, 8010716 <__ascii_mbtowc+0x1a>
 8010704:	b14b      	cbz	r3, 801071a <__ascii_mbtowc+0x1e>
 8010706:	7813      	ldrb	r3, [r2, #0]
 8010708:	600b      	str	r3, [r1, #0]
 801070a:	7812      	ldrb	r2, [r2, #0]
 801070c:	1e10      	subs	r0, r2, #0
 801070e:	bf18      	it	ne
 8010710:	2001      	movne	r0, #1
 8010712:	b002      	add	sp, #8
 8010714:	4770      	bx	lr
 8010716:	4610      	mov	r0, r2
 8010718:	e7fb      	b.n	8010712 <__ascii_mbtowc+0x16>
 801071a:	f06f 0001 	mvn.w	r0, #1
 801071e:	e7f8      	b.n	8010712 <__ascii_mbtowc+0x16>

08010720 <__malloc_lock>:
 8010720:	4801      	ldr	r0, [pc, #4]	; (8010728 <__malloc_lock+0x8>)
 8010722:	f7fc be46 	b.w	800d3b2 <__retarget_lock_acquire_recursive>
 8010726:	bf00      	nop
 8010728:	20004e48 	.word	0x20004e48

0801072c <__malloc_unlock>:
 801072c:	4801      	ldr	r0, [pc, #4]	; (8010734 <__malloc_unlock+0x8>)
 801072e:	f7fc be41 	b.w	800d3b4 <__retarget_lock_release_recursive>
 8010732:	bf00      	nop
 8010734:	20004e48 	.word	0x20004e48

08010738 <_Balloc>:
 8010738:	b570      	push	{r4, r5, r6, lr}
 801073a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801073c:	4604      	mov	r4, r0
 801073e:	460d      	mov	r5, r1
 8010740:	b976      	cbnz	r6, 8010760 <_Balloc+0x28>
 8010742:	2010      	movs	r0, #16
 8010744:	f7ff ffd2 	bl	80106ec <malloc>
 8010748:	4602      	mov	r2, r0
 801074a:	6260      	str	r0, [r4, #36]	; 0x24
 801074c:	b920      	cbnz	r0, 8010758 <_Balloc+0x20>
 801074e:	4b18      	ldr	r3, [pc, #96]	; (80107b0 <_Balloc+0x78>)
 8010750:	4818      	ldr	r0, [pc, #96]	; (80107b4 <_Balloc+0x7c>)
 8010752:	2166      	movs	r1, #102	; 0x66
 8010754:	f000 feae 	bl	80114b4 <__assert_func>
 8010758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801075c:	6006      	str	r6, [r0, #0]
 801075e:	60c6      	str	r6, [r0, #12]
 8010760:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010762:	68f3      	ldr	r3, [r6, #12]
 8010764:	b183      	cbz	r3, 8010788 <_Balloc+0x50>
 8010766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010768:	68db      	ldr	r3, [r3, #12]
 801076a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801076e:	b9b8      	cbnz	r0, 80107a0 <_Balloc+0x68>
 8010770:	2101      	movs	r1, #1
 8010772:	fa01 f605 	lsl.w	r6, r1, r5
 8010776:	1d72      	adds	r2, r6, #5
 8010778:	0092      	lsls	r2, r2, #2
 801077a:	4620      	mov	r0, r4
 801077c:	f000 fc9d 	bl	80110ba <_calloc_r>
 8010780:	b160      	cbz	r0, 801079c <_Balloc+0x64>
 8010782:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010786:	e00e      	b.n	80107a6 <_Balloc+0x6e>
 8010788:	2221      	movs	r2, #33	; 0x21
 801078a:	2104      	movs	r1, #4
 801078c:	4620      	mov	r0, r4
 801078e:	f000 fc94 	bl	80110ba <_calloc_r>
 8010792:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010794:	60f0      	str	r0, [r6, #12]
 8010796:	68db      	ldr	r3, [r3, #12]
 8010798:	2b00      	cmp	r3, #0
 801079a:	d1e4      	bne.n	8010766 <_Balloc+0x2e>
 801079c:	2000      	movs	r0, #0
 801079e:	bd70      	pop	{r4, r5, r6, pc}
 80107a0:	6802      	ldr	r2, [r0, #0]
 80107a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80107a6:	2300      	movs	r3, #0
 80107a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80107ac:	e7f7      	b.n	801079e <_Balloc+0x66>
 80107ae:	bf00      	nop
 80107b0:	0801487e 	.word	0x0801487e
 80107b4:	0801497c 	.word	0x0801497c

080107b8 <_Bfree>:
 80107b8:	b570      	push	{r4, r5, r6, lr}
 80107ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80107bc:	4605      	mov	r5, r0
 80107be:	460c      	mov	r4, r1
 80107c0:	b976      	cbnz	r6, 80107e0 <_Bfree+0x28>
 80107c2:	2010      	movs	r0, #16
 80107c4:	f7ff ff92 	bl	80106ec <malloc>
 80107c8:	4602      	mov	r2, r0
 80107ca:	6268      	str	r0, [r5, #36]	; 0x24
 80107cc:	b920      	cbnz	r0, 80107d8 <_Bfree+0x20>
 80107ce:	4b09      	ldr	r3, [pc, #36]	; (80107f4 <_Bfree+0x3c>)
 80107d0:	4809      	ldr	r0, [pc, #36]	; (80107f8 <_Bfree+0x40>)
 80107d2:	218a      	movs	r1, #138	; 0x8a
 80107d4:	f000 fe6e 	bl	80114b4 <__assert_func>
 80107d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80107dc:	6006      	str	r6, [r0, #0]
 80107de:	60c6      	str	r6, [r0, #12]
 80107e0:	b13c      	cbz	r4, 80107f2 <_Bfree+0x3a>
 80107e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80107e4:	6862      	ldr	r2, [r4, #4]
 80107e6:	68db      	ldr	r3, [r3, #12]
 80107e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80107ec:	6021      	str	r1, [r4, #0]
 80107ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80107f2:	bd70      	pop	{r4, r5, r6, pc}
 80107f4:	0801487e 	.word	0x0801487e
 80107f8:	0801497c 	.word	0x0801497c

080107fc <__multadd>:
 80107fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010800:	690d      	ldr	r5, [r1, #16]
 8010802:	4607      	mov	r7, r0
 8010804:	460c      	mov	r4, r1
 8010806:	461e      	mov	r6, r3
 8010808:	f101 0c14 	add.w	ip, r1, #20
 801080c:	2000      	movs	r0, #0
 801080e:	f8dc 3000 	ldr.w	r3, [ip]
 8010812:	b299      	uxth	r1, r3
 8010814:	fb02 6101 	mla	r1, r2, r1, r6
 8010818:	0c1e      	lsrs	r6, r3, #16
 801081a:	0c0b      	lsrs	r3, r1, #16
 801081c:	fb02 3306 	mla	r3, r2, r6, r3
 8010820:	b289      	uxth	r1, r1
 8010822:	3001      	adds	r0, #1
 8010824:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010828:	4285      	cmp	r5, r0
 801082a:	f84c 1b04 	str.w	r1, [ip], #4
 801082e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010832:	dcec      	bgt.n	801080e <__multadd+0x12>
 8010834:	b30e      	cbz	r6, 801087a <__multadd+0x7e>
 8010836:	68a3      	ldr	r3, [r4, #8]
 8010838:	42ab      	cmp	r3, r5
 801083a:	dc19      	bgt.n	8010870 <__multadd+0x74>
 801083c:	6861      	ldr	r1, [r4, #4]
 801083e:	4638      	mov	r0, r7
 8010840:	3101      	adds	r1, #1
 8010842:	f7ff ff79 	bl	8010738 <_Balloc>
 8010846:	4680      	mov	r8, r0
 8010848:	b928      	cbnz	r0, 8010856 <__multadd+0x5a>
 801084a:	4602      	mov	r2, r0
 801084c:	4b0c      	ldr	r3, [pc, #48]	; (8010880 <__multadd+0x84>)
 801084e:	480d      	ldr	r0, [pc, #52]	; (8010884 <__multadd+0x88>)
 8010850:	21b5      	movs	r1, #181	; 0xb5
 8010852:	f000 fe2f 	bl	80114b4 <__assert_func>
 8010856:	6922      	ldr	r2, [r4, #16]
 8010858:	3202      	adds	r2, #2
 801085a:	f104 010c 	add.w	r1, r4, #12
 801085e:	0092      	lsls	r2, r2, #2
 8010860:	300c      	adds	r0, #12
 8010862:	f7fc fda8 	bl	800d3b6 <memcpy>
 8010866:	4621      	mov	r1, r4
 8010868:	4638      	mov	r0, r7
 801086a:	f7ff ffa5 	bl	80107b8 <_Bfree>
 801086e:	4644      	mov	r4, r8
 8010870:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010874:	3501      	adds	r5, #1
 8010876:	615e      	str	r6, [r3, #20]
 8010878:	6125      	str	r5, [r4, #16]
 801087a:	4620      	mov	r0, r4
 801087c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010880:	080148f0 	.word	0x080148f0
 8010884:	0801497c 	.word	0x0801497c

08010888 <__s2b>:
 8010888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801088c:	460c      	mov	r4, r1
 801088e:	4615      	mov	r5, r2
 8010890:	461f      	mov	r7, r3
 8010892:	2209      	movs	r2, #9
 8010894:	3308      	adds	r3, #8
 8010896:	4606      	mov	r6, r0
 8010898:	fb93 f3f2 	sdiv	r3, r3, r2
 801089c:	2100      	movs	r1, #0
 801089e:	2201      	movs	r2, #1
 80108a0:	429a      	cmp	r2, r3
 80108a2:	db09      	blt.n	80108b8 <__s2b+0x30>
 80108a4:	4630      	mov	r0, r6
 80108a6:	f7ff ff47 	bl	8010738 <_Balloc>
 80108aa:	b940      	cbnz	r0, 80108be <__s2b+0x36>
 80108ac:	4602      	mov	r2, r0
 80108ae:	4b19      	ldr	r3, [pc, #100]	; (8010914 <__s2b+0x8c>)
 80108b0:	4819      	ldr	r0, [pc, #100]	; (8010918 <__s2b+0x90>)
 80108b2:	21ce      	movs	r1, #206	; 0xce
 80108b4:	f000 fdfe 	bl	80114b4 <__assert_func>
 80108b8:	0052      	lsls	r2, r2, #1
 80108ba:	3101      	adds	r1, #1
 80108bc:	e7f0      	b.n	80108a0 <__s2b+0x18>
 80108be:	9b08      	ldr	r3, [sp, #32]
 80108c0:	6143      	str	r3, [r0, #20]
 80108c2:	2d09      	cmp	r5, #9
 80108c4:	f04f 0301 	mov.w	r3, #1
 80108c8:	6103      	str	r3, [r0, #16]
 80108ca:	dd16      	ble.n	80108fa <__s2b+0x72>
 80108cc:	f104 0909 	add.w	r9, r4, #9
 80108d0:	46c8      	mov	r8, r9
 80108d2:	442c      	add	r4, r5
 80108d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80108d8:	4601      	mov	r1, r0
 80108da:	3b30      	subs	r3, #48	; 0x30
 80108dc:	220a      	movs	r2, #10
 80108de:	4630      	mov	r0, r6
 80108e0:	f7ff ff8c 	bl	80107fc <__multadd>
 80108e4:	45a0      	cmp	r8, r4
 80108e6:	d1f5      	bne.n	80108d4 <__s2b+0x4c>
 80108e8:	f1a5 0408 	sub.w	r4, r5, #8
 80108ec:	444c      	add	r4, r9
 80108ee:	1b2d      	subs	r5, r5, r4
 80108f0:	1963      	adds	r3, r4, r5
 80108f2:	42bb      	cmp	r3, r7
 80108f4:	db04      	blt.n	8010900 <__s2b+0x78>
 80108f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80108fa:	340a      	adds	r4, #10
 80108fc:	2509      	movs	r5, #9
 80108fe:	e7f6      	b.n	80108ee <__s2b+0x66>
 8010900:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010904:	4601      	mov	r1, r0
 8010906:	3b30      	subs	r3, #48	; 0x30
 8010908:	220a      	movs	r2, #10
 801090a:	4630      	mov	r0, r6
 801090c:	f7ff ff76 	bl	80107fc <__multadd>
 8010910:	e7ee      	b.n	80108f0 <__s2b+0x68>
 8010912:	bf00      	nop
 8010914:	080148f0 	.word	0x080148f0
 8010918:	0801497c 	.word	0x0801497c

0801091c <__hi0bits>:
 801091c:	0c03      	lsrs	r3, r0, #16
 801091e:	041b      	lsls	r3, r3, #16
 8010920:	b9d3      	cbnz	r3, 8010958 <__hi0bits+0x3c>
 8010922:	0400      	lsls	r0, r0, #16
 8010924:	2310      	movs	r3, #16
 8010926:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801092a:	bf04      	itt	eq
 801092c:	0200      	lsleq	r0, r0, #8
 801092e:	3308      	addeq	r3, #8
 8010930:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010934:	bf04      	itt	eq
 8010936:	0100      	lsleq	r0, r0, #4
 8010938:	3304      	addeq	r3, #4
 801093a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801093e:	bf04      	itt	eq
 8010940:	0080      	lsleq	r0, r0, #2
 8010942:	3302      	addeq	r3, #2
 8010944:	2800      	cmp	r0, #0
 8010946:	db05      	blt.n	8010954 <__hi0bits+0x38>
 8010948:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801094c:	f103 0301 	add.w	r3, r3, #1
 8010950:	bf08      	it	eq
 8010952:	2320      	moveq	r3, #32
 8010954:	4618      	mov	r0, r3
 8010956:	4770      	bx	lr
 8010958:	2300      	movs	r3, #0
 801095a:	e7e4      	b.n	8010926 <__hi0bits+0xa>

0801095c <__lo0bits>:
 801095c:	6803      	ldr	r3, [r0, #0]
 801095e:	f013 0207 	ands.w	r2, r3, #7
 8010962:	4601      	mov	r1, r0
 8010964:	d00b      	beq.n	801097e <__lo0bits+0x22>
 8010966:	07da      	lsls	r2, r3, #31
 8010968:	d423      	bmi.n	80109b2 <__lo0bits+0x56>
 801096a:	0798      	lsls	r0, r3, #30
 801096c:	bf49      	itett	mi
 801096e:	085b      	lsrmi	r3, r3, #1
 8010970:	089b      	lsrpl	r3, r3, #2
 8010972:	2001      	movmi	r0, #1
 8010974:	600b      	strmi	r3, [r1, #0]
 8010976:	bf5c      	itt	pl
 8010978:	600b      	strpl	r3, [r1, #0]
 801097a:	2002      	movpl	r0, #2
 801097c:	4770      	bx	lr
 801097e:	b298      	uxth	r0, r3
 8010980:	b9a8      	cbnz	r0, 80109ae <__lo0bits+0x52>
 8010982:	0c1b      	lsrs	r3, r3, #16
 8010984:	2010      	movs	r0, #16
 8010986:	b2da      	uxtb	r2, r3
 8010988:	b90a      	cbnz	r2, 801098e <__lo0bits+0x32>
 801098a:	3008      	adds	r0, #8
 801098c:	0a1b      	lsrs	r3, r3, #8
 801098e:	071a      	lsls	r2, r3, #28
 8010990:	bf04      	itt	eq
 8010992:	091b      	lsreq	r3, r3, #4
 8010994:	3004      	addeq	r0, #4
 8010996:	079a      	lsls	r2, r3, #30
 8010998:	bf04      	itt	eq
 801099a:	089b      	lsreq	r3, r3, #2
 801099c:	3002      	addeq	r0, #2
 801099e:	07da      	lsls	r2, r3, #31
 80109a0:	d403      	bmi.n	80109aa <__lo0bits+0x4e>
 80109a2:	085b      	lsrs	r3, r3, #1
 80109a4:	f100 0001 	add.w	r0, r0, #1
 80109a8:	d005      	beq.n	80109b6 <__lo0bits+0x5a>
 80109aa:	600b      	str	r3, [r1, #0]
 80109ac:	4770      	bx	lr
 80109ae:	4610      	mov	r0, r2
 80109b0:	e7e9      	b.n	8010986 <__lo0bits+0x2a>
 80109b2:	2000      	movs	r0, #0
 80109b4:	4770      	bx	lr
 80109b6:	2020      	movs	r0, #32
 80109b8:	4770      	bx	lr
	...

080109bc <__i2b>:
 80109bc:	b510      	push	{r4, lr}
 80109be:	460c      	mov	r4, r1
 80109c0:	2101      	movs	r1, #1
 80109c2:	f7ff feb9 	bl	8010738 <_Balloc>
 80109c6:	4602      	mov	r2, r0
 80109c8:	b928      	cbnz	r0, 80109d6 <__i2b+0x1a>
 80109ca:	4b05      	ldr	r3, [pc, #20]	; (80109e0 <__i2b+0x24>)
 80109cc:	4805      	ldr	r0, [pc, #20]	; (80109e4 <__i2b+0x28>)
 80109ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80109d2:	f000 fd6f 	bl	80114b4 <__assert_func>
 80109d6:	2301      	movs	r3, #1
 80109d8:	6144      	str	r4, [r0, #20]
 80109da:	6103      	str	r3, [r0, #16]
 80109dc:	bd10      	pop	{r4, pc}
 80109de:	bf00      	nop
 80109e0:	080148f0 	.word	0x080148f0
 80109e4:	0801497c 	.word	0x0801497c

080109e8 <__multiply>:
 80109e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109ec:	4691      	mov	r9, r2
 80109ee:	690a      	ldr	r2, [r1, #16]
 80109f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80109f4:	429a      	cmp	r2, r3
 80109f6:	bfb8      	it	lt
 80109f8:	460b      	movlt	r3, r1
 80109fa:	460c      	mov	r4, r1
 80109fc:	bfbc      	itt	lt
 80109fe:	464c      	movlt	r4, r9
 8010a00:	4699      	movlt	r9, r3
 8010a02:	6927      	ldr	r7, [r4, #16]
 8010a04:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010a08:	68a3      	ldr	r3, [r4, #8]
 8010a0a:	6861      	ldr	r1, [r4, #4]
 8010a0c:	eb07 060a 	add.w	r6, r7, sl
 8010a10:	42b3      	cmp	r3, r6
 8010a12:	b085      	sub	sp, #20
 8010a14:	bfb8      	it	lt
 8010a16:	3101      	addlt	r1, #1
 8010a18:	f7ff fe8e 	bl	8010738 <_Balloc>
 8010a1c:	b930      	cbnz	r0, 8010a2c <__multiply+0x44>
 8010a1e:	4602      	mov	r2, r0
 8010a20:	4b44      	ldr	r3, [pc, #272]	; (8010b34 <__multiply+0x14c>)
 8010a22:	4845      	ldr	r0, [pc, #276]	; (8010b38 <__multiply+0x150>)
 8010a24:	f240 115d 	movw	r1, #349	; 0x15d
 8010a28:	f000 fd44 	bl	80114b4 <__assert_func>
 8010a2c:	f100 0514 	add.w	r5, r0, #20
 8010a30:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010a34:	462b      	mov	r3, r5
 8010a36:	2200      	movs	r2, #0
 8010a38:	4543      	cmp	r3, r8
 8010a3a:	d321      	bcc.n	8010a80 <__multiply+0x98>
 8010a3c:	f104 0314 	add.w	r3, r4, #20
 8010a40:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010a44:	f109 0314 	add.w	r3, r9, #20
 8010a48:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010a4c:	9202      	str	r2, [sp, #8]
 8010a4e:	1b3a      	subs	r2, r7, r4
 8010a50:	3a15      	subs	r2, #21
 8010a52:	f022 0203 	bic.w	r2, r2, #3
 8010a56:	3204      	adds	r2, #4
 8010a58:	f104 0115 	add.w	r1, r4, #21
 8010a5c:	428f      	cmp	r7, r1
 8010a5e:	bf38      	it	cc
 8010a60:	2204      	movcc	r2, #4
 8010a62:	9201      	str	r2, [sp, #4]
 8010a64:	9a02      	ldr	r2, [sp, #8]
 8010a66:	9303      	str	r3, [sp, #12]
 8010a68:	429a      	cmp	r2, r3
 8010a6a:	d80c      	bhi.n	8010a86 <__multiply+0x9e>
 8010a6c:	2e00      	cmp	r6, #0
 8010a6e:	dd03      	ble.n	8010a78 <__multiply+0x90>
 8010a70:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d05a      	beq.n	8010b2e <__multiply+0x146>
 8010a78:	6106      	str	r6, [r0, #16]
 8010a7a:	b005      	add	sp, #20
 8010a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a80:	f843 2b04 	str.w	r2, [r3], #4
 8010a84:	e7d8      	b.n	8010a38 <__multiply+0x50>
 8010a86:	f8b3 a000 	ldrh.w	sl, [r3]
 8010a8a:	f1ba 0f00 	cmp.w	sl, #0
 8010a8e:	d024      	beq.n	8010ada <__multiply+0xf2>
 8010a90:	f104 0e14 	add.w	lr, r4, #20
 8010a94:	46a9      	mov	r9, r5
 8010a96:	f04f 0c00 	mov.w	ip, #0
 8010a9a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010a9e:	f8d9 1000 	ldr.w	r1, [r9]
 8010aa2:	fa1f fb82 	uxth.w	fp, r2
 8010aa6:	b289      	uxth	r1, r1
 8010aa8:	fb0a 110b 	mla	r1, sl, fp, r1
 8010aac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010ab0:	f8d9 2000 	ldr.w	r2, [r9]
 8010ab4:	4461      	add	r1, ip
 8010ab6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010aba:	fb0a c20b 	mla	r2, sl, fp, ip
 8010abe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010ac2:	b289      	uxth	r1, r1
 8010ac4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010ac8:	4577      	cmp	r7, lr
 8010aca:	f849 1b04 	str.w	r1, [r9], #4
 8010ace:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010ad2:	d8e2      	bhi.n	8010a9a <__multiply+0xb2>
 8010ad4:	9a01      	ldr	r2, [sp, #4]
 8010ad6:	f845 c002 	str.w	ip, [r5, r2]
 8010ada:	9a03      	ldr	r2, [sp, #12]
 8010adc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010ae0:	3304      	adds	r3, #4
 8010ae2:	f1b9 0f00 	cmp.w	r9, #0
 8010ae6:	d020      	beq.n	8010b2a <__multiply+0x142>
 8010ae8:	6829      	ldr	r1, [r5, #0]
 8010aea:	f104 0c14 	add.w	ip, r4, #20
 8010aee:	46ae      	mov	lr, r5
 8010af0:	f04f 0a00 	mov.w	sl, #0
 8010af4:	f8bc b000 	ldrh.w	fp, [ip]
 8010af8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010afc:	fb09 220b 	mla	r2, r9, fp, r2
 8010b00:	4492      	add	sl, r2
 8010b02:	b289      	uxth	r1, r1
 8010b04:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010b08:	f84e 1b04 	str.w	r1, [lr], #4
 8010b0c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010b10:	f8be 1000 	ldrh.w	r1, [lr]
 8010b14:	0c12      	lsrs	r2, r2, #16
 8010b16:	fb09 1102 	mla	r1, r9, r2, r1
 8010b1a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010b1e:	4567      	cmp	r7, ip
 8010b20:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010b24:	d8e6      	bhi.n	8010af4 <__multiply+0x10c>
 8010b26:	9a01      	ldr	r2, [sp, #4]
 8010b28:	50a9      	str	r1, [r5, r2]
 8010b2a:	3504      	adds	r5, #4
 8010b2c:	e79a      	b.n	8010a64 <__multiply+0x7c>
 8010b2e:	3e01      	subs	r6, #1
 8010b30:	e79c      	b.n	8010a6c <__multiply+0x84>
 8010b32:	bf00      	nop
 8010b34:	080148f0 	.word	0x080148f0
 8010b38:	0801497c 	.word	0x0801497c

08010b3c <__pow5mult>:
 8010b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b40:	4615      	mov	r5, r2
 8010b42:	f012 0203 	ands.w	r2, r2, #3
 8010b46:	4606      	mov	r6, r0
 8010b48:	460f      	mov	r7, r1
 8010b4a:	d007      	beq.n	8010b5c <__pow5mult+0x20>
 8010b4c:	4c25      	ldr	r4, [pc, #148]	; (8010be4 <__pow5mult+0xa8>)
 8010b4e:	3a01      	subs	r2, #1
 8010b50:	2300      	movs	r3, #0
 8010b52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010b56:	f7ff fe51 	bl	80107fc <__multadd>
 8010b5a:	4607      	mov	r7, r0
 8010b5c:	10ad      	asrs	r5, r5, #2
 8010b5e:	d03d      	beq.n	8010bdc <__pow5mult+0xa0>
 8010b60:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010b62:	b97c      	cbnz	r4, 8010b84 <__pow5mult+0x48>
 8010b64:	2010      	movs	r0, #16
 8010b66:	f7ff fdc1 	bl	80106ec <malloc>
 8010b6a:	4602      	mov	r2, r0
 8010b6c:	6270      	str	r0, [r6, #36]	; 0x24
 8010b6e:	b928      	cbnz	r0, 8010b7c <__pow5mult+0x40>
 8010b70:	4b1d      	ldr	r3, [pc, #116]	; (8010be8 <__pow5mult+0xac>)
 8010b72:	481e      	ldr	r0, [pc, #120]	; (8010bec <__pow5mult+0xb0>)
 8010b74:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010b78:	f000 fc9c 	bl	80114b4 <__assert_func>
 8010b7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010b80:	6004      	str	r4, [r0, #0]
 8010b82:	60c4      	str	r4, [r0, #12]
 8010b84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010b88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010b8c:	b94c      	cbnz	r4, 8010ba2 <__pow5mult+0x66>
 8010b8e:	f240 2171 	movw	r1, #625	; 0x271
 8010b92:	4630      	mov	r0, r6
 8010b94:	f7ff ff12 	bl	80109bc <__i2b>
 8010b98:	2300      	movs	r3, #0
 8010b9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8010b9e:	4604      	mov	r4, r0
 8010ba0:	6003      	str	r3, [r0, #0]
 8010ba2:	f04f 0900 	mov.w	r9, #0
 8010ba6:	07eb      	lsls	r3, r5, #31
 8010ba8:	d50a      	bpl.n	8010bc0 <__pow5mult+0x84>
 8010baa:	4639      	mov	r1, r7
 8010bac:	4622      	mov	r2, r4
 8010bae:	4630      	mov	r0, r6
 8010bb0:	f7ff ff1a 	bl	80109e8 <__multiply>
 8010bb4:	4639      	mov	r1, r7
 8010bb6:	4680      	mov	r8, r0
 8010bb8:	4630      	mov	r0, r6
 8010bba:	f7ff fdfd 	bl	80107b8 <_Bfree>
 8010bbe:	4647      	mov	r7, r8
 8010bc0:	106d      	asrs	r5, r5, #1
 8010bc2:	d00b      	beq.n	8010bdc <__pow5mult+0xa0>
 8010bc4:	6820      	ldr	r0, [r4, #0]
 8010bc6:	b938      	cbnz	r0, 8010bd8 <__pow5mult+0x9c>
 8010bc8:	4622      	mov	r2, r4
 8010bca:	4621      	mov	r1, r4
 8010bcc:	4630      	mov	r0, r6
 8010bce:	f7ff ff0b 	bl	80109e8 <__multiply>
 8010bd2:	6020      	str	r0, [r4, #0]
 8010bd4:	f8c0 9000 	str.w	r9, [r0]
 8010bd8:	4604      	mov	r4, r0
 8010bda:	e7e4      	b.n	8010ba6 <__pow5mult+0x6a>
 8010bdc:	4638      	mov	r0, r7
 8010bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010be2:	bf00      	nop
 8010be4:	08014ac8 	.word	0x08014ac8
 8010be8:	0801487e 	.word	0x0801487e
 8010bec:	0801497c 	.word	0x0801497c

08010bf0 <__lshift>:
 8010bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010bf4:	460c      	mov	r4, r1
 8010bf6:	6849      	ldr	r1, [r1, #4]
 8010bf8:	6923      	ldr	r3, [r4, #16]
 8010bfa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010bfe:	68a3      	ldr	r3, [r4, #8]
 8010c00:	4607      	mov	r7, r0
 8010c02:	4691      	mov	r9, r2
 8010c04:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010c08:	f108 0601 	add.w	r6, r8, #1
 8010c0c:	42b3      	cmp	r3, r6
 8010c0e:	db0b      	blt.n	8010c28 <__lshift+0x38>
 8010c10:	4638      	mov	r0, r7
 8010c12:	f7ff fd91 	bl	8010738 <_Balloc>
 8010c16:	4605      	mov	r5, r0
 8010c18:	b948      	cbnz	r0, 8010c2e <__lshift+0x3e>
 8010c1a:	4602      	mov	r2, r0
 8010c1c:	4b2a      	ldr	r3, [pc, #168]	; (8010cc8 <__lshift+0xd8>)
 8010c1e:	482b      	ldr	r0, [pc, #172]	; (8010ccc <__lshift+0xdc>)
 8010c20:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010c24:	f000 fc46 	bl	80114b4 <__assert_func>
 8010c28:	3101      	adds	r1, #1
 8010c2a:	005b      	lsls	r3, r3, #1
 8010c2c:	e7ee      	b.n	8010c0c <__lshift+0x1c>
 8010c2e:	2300      	movs	r3, #0
 8010c30:	f100 0114 	add.w	r1, r0, #20
 8010c34:	f100 0210 	add.w	r2, r0, #16
 8010c38:	4618      	mov	r0, r3
 8010c3a:	4553      	cmp	r3, sl
 8010c3c:	db37      	blt.n	8010cae <__lshift+0xbe>
 8010c3e:	6920      	ldr	r0, [r4, #16]
 8010c40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010c44:	f104 0314 	add.w	r3, r4, #20
 8010c48:	f019 091f 	ands.w	r9, r9, #31
 8010c4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010c50:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010c54:	d02f      	beq.n	8010cb6 <__lshift+0xc6>
 8010c56:	f1c9 0e20 	rsb	lr, r9, #32
 8010c5a:	468a      	mov	sl, r1
 8010c5c:	f04f 0c00 	mov.w	ip, #0
 8010c60:	681a      	ldr	r2, [r3, #0]
 8010c62:	fa02 f209 	lsl.w	r2, r2, r9
 8010c66:	ea42 020c 	orr.w	r2, r2, ip
 8010c6a:	f84a 2b04 	str.w	r2, [sl], #4
 8010c6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c72:	4298      	cmp	r0, r3
 8010c74:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010c78:	d8f2      	bhi.n	8010c60 <__lshift+0x70>
 8010c7a:	1b03      	subs	r3, r0, r4
 8010c7c:	3b15      	subs	r3, #21
 8010c7e:	f023 0303 	bic.w	r3, r3, #3
 8010c82:	3304      	adds	r3, #4
 8010c84:	f104 0215 	add.w	r2, r4, #21
 8010c88:	4290      	cmp	r0, r2
 8010c8a:	bf38      	it	cc
 8010c8c:	2304      	movcc	r3, #4
 8010c8e:	f841 c003 	str.w	ip, [r1, r3]
 8010c92:	f1bc 0f00 	cmp.w	ip, #0
 8010c96:	d001      	beq.n	8010c9c <__lshift+0xac>
 8010c98:	f108 0602 	add.w	r6, r8, #2
 8010c9c:	3e01      	subs	r6, #1
 8010c9e:	4638      	mov	r0, r7
 8010ca0:	612e      	str	r6, [r5, #16]
 8010ca2:	4621      	mov	r1, r4
 8010ca4:	f7ff fd88 	bl	80107b8 <_Bfree>
 8010ca8:	4628      	mov	r0, r5
 8010caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010cae:	f842 0f04 	str.w	r0, [r2, #4]!
 8010cb2:	3301      	adds	r3, #1
 8010cb4:	e7c1      	b.n	8010c3a <__lshift+0x4a>
 8010cb6:	3904      	subs	r1, #4
 8010cb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8010cbc:	f841 2f04 	str.w	r2, [r1, #4]!
 8010cc0:	4298      	cmp	r0, r3
 8010cc2:	d8f9      	bhi.n	8010cb8 <__lshift+0xc8>
 8010cc4:	e7ea      	b.n	8010c9c <__lshift+0xac>
 8010cc6:	bf00      	nop
 8010cc8:	080148f0 	.word	0x080148f0
 8010ccc:	0801497c 	.word	0x0801497c

08010cd0 <__mcmp>:
 8010cd0:	b530      	push	{r4, r5, lr}
 8010cd2:	6902      	ldr	r2, [r0, #16]
 8010cd4:	690c      	ldr	r4, [r1, #16]
 8010cd6:	1b12      	subs	r2, r2, r4
 8010cd8:	d10e      	bne.n	8010cf8 <__mcmp+0x28>
 8010cda:	f100 0314 	add.w	r3, r0, #20
 8010cde:	3114      	adds	r1, #20
 8010ce0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010ce4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010ce8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010cec:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010cf0:	42a5      	cmp	r5, r4
 8010cf2:	d003      	beq.n	8010cfc <__mcmp+0x2c>
 8010cf4:	d305      	bcc.n	8010d02 <__mcmp+0x32>
 8010cf6:	2201      	movs	r2, #1
 8010cf8:	4610      	mov	r0, r2
 8010cfa:	bd30      	pop	{r4, r5, pc}
 8010cfc:	4283      	cmp	r3, r0
 8010cfe:	d3f3      	bcc.n	8010ce8 <__mcmp+0x18>
 8010d00:	e7fa      	b.n	8010cf8 <__mcmp+0x28>
 8010d02:	f04f 32ff 	mov.w	r2, #4294967295
 8010d06:	e7f7      	b.n	8010cf8 <__mcmp+0x28>

08010d08 <__mdiff>:
 8010d08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d0c:	460c      	mov	r4, r1
 8010d0e:	4606      	mov	r6, r0
 8010d10:	4611      	mov	r1, r2
 8010d12:	4620      	mov	r0, r4
 8010d14:	4690      	mov	r8, r2
 8010d16:	f7ff ffdb 	bl	8010cd0 <__mcmp>
 8010d1a:	1e05      	subs	r5, r0, #0
 8010d1c:	d110      	bne.n	8010d40 <__mdiff+0x38>
 8010d1e:	4629      	mov	r1, r5
 8010d20:	4630      	mov	r0, r6
 8010d22:	f7ff fd09 	bl	8010738 <_Balloc>
 8010d26:	b930      	cbnz	r0, 8010d36 <__mdiff+0x2e>
 8010d28:	4b3a      	ldr	r3, [pc, #232]	; (8010e14 <__mdiff+0x10c>)
 8010d2a:	4602      	mov	r2, r0
 8010d2c:	f240 2132 	movw	r1, #562	; 0x232
 8010d30:	4839      	ldr	r0, [pc, #228]	; (8010e18 <__mdiff+0x110>)
 8010d32:	f000 fbbf 	bl	80114b4 <__assert_func>
 8010d36:	2301      	movs	r3, #1
 8010d38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010d3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d40:	bfa4      	itt	ge
 8010d42:	4643      	movge	r3, r8
 8010d44:	46a0      	movge	r8, r4
 8010d46:	4630      	mov	r0, r6
 8010d48:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010d4c:	bfa6      	itte	ge
 8010d4e:	461c      	movge	r4, r3
 8010d50:	2500      	movge	r5, #0
 8010d52:	2501      	movlt	r5, #1
 8010d54:	f7ff fcf0 	bl	8010738 <_Balloc>
 8010d58:	b920      	cbnz	r0, 8010d64 <__mdiff+0x5c>
 8010d5a:	4b2e      	ldr	r3, [pc, #184]	; (8010e14 <__mdiff+0x10c>)
 8010d5c:	4602      	mov	r2, r0
 8010d5e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010d62:	e7e5      	b.n	8010d30 <__mdiff+0x28>
 8010d64:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010d68:	6926      	ldr	r6, [r4, #16]
 8010d6a:	60c5      	str	r5, [r0, #12]
 8010d6c:	f104 0914 	add.w	r9, r4, #20
 8010d70:	f108 0514 	add.w	r5, r8, #20
 8010d74:	f100 0e14 	add.w	lr, r0, #20
 8010d78:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010d7c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010d80:	f108 0210 	add.w	r2, r8, #16
 8010d84:	46f2      	mov	sl, lr
 8010d86:	2100      	movs	r1, #0
 8010d88:	f859 3b04 	ldr.w	r3, [r9], #4
 8010d8c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010d90:	fa1f f883 	uxth.w	r8, r3
 8010d94:	fa11 f18b 	uxtah	r1, r1, fp
 8010d98:	0c1b      	lsrs	r3, r3, #16
 8010d9a:	eba1 0808 	sub.w	r8, r1, r8
 8010d9e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010da2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010da6:	fa1f f888 	uxth.w	r8, r8
 8010daa:	1419      	asrs	r1, r3, #16
 8010dac:	454e      	cmp	r6, r9
 8010dae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010db2:	f84a 3b04 	str.w	r3, [sl], #4
 8010db6:	d8e7      	bhi.n	8010d88 <__mdiff+0x80>
 8010db8:	1b33      	subs	r3, r6, r4
 8010dba:	3b15      	subs	r3, #21
 8010dbc:	f023 0303 	bic.w	r3, r3, #3
 8010dc0:	3304      	adds	r3, #4
 8010dc2:	3415      	adds	r4, #21
 8010dc4:	42a6      	cmp	r6, r4
 8010dc6:	bf38      	it	cc
 8010dc8:	2304      	movcc	r3, #4
 8010dca:	441d      	add	r5, r3
 8010dcc:	4473      	add	r3, lr
 8010dce:	469e      	mov	lr, r3
 8010dd0:	462e      	mov	r6, r5
 8010dd2:	4566      	cmp	r6, ip
 8010dd4:	d30e      	bcc.n	8010df4 <__mdiff+0xec>
 8010dd6:	f10c 0203 	add.w	r2, ip, #3
 8010dda:	1b52      	subs	r2, r2, r5
 8010ddc:	f022 0203 	bic.w	r2, r2, #3
 8010de0:	3d03      	subs	r5, #3
 8010de2:	45ac      	cmp	ip, r5
 8010de4:	bf38      	it	cc
 8010de6:	2200      	movcc	r2, #0
 8010de8:	441a      	add	r2, r3
 8010dea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8010dee:	b17b      	cbz	r3, 8010e10 <__mdiff+0x108>
 8010df0:	6107      	str	r7, [r0, #16]
 8010df2:	e7a3      	b.n	8010d3c <__mdiff+0x34>
 8010df4:	f856 8b04 	ldr.w	r8, [r6], #4
 8010df8:	fa11 f288 	uxtah	r2, r1, r8
 8010dfc:	1414      	asrs	r4, r2, #16
 8010dfe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010e02:	b292      	uxth	r2, r2
 8010e04:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010e08:	f84e 2b04 	str.w	r2, [lr], #4
 8010e0c:	1421      	asrs	r1, r4, #16
 8010e0e:	e7e0      	b.n	8010dd2 <__mdiff+0xca>
 8010e10:	3f01      	subs	r7, #1
 8010e12:	e7ea      	b.n	8010dea <__mdiff+0xe2>
 8010e14:	080148f0 	.word	0x080148f0
 8010e18:	0801497c 	.word	0x0801497c

08010e1c <__ulp>:
 8010e1c:	b082      	sub	sp, #8
 8010e1e:	ed8d 0b00 	vstr	d0, [sp]
 8010e22:	9b01      	ldr	r3, [sp, #4]
 8010e24:	4912      	ldr	r1, [pc, #72]	; (8010e70 <__ulp+0x54>)
 8010e26:	4019      	ands	r1, r3
 8010e28:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8010e2c:	2900      	cmp	r1, #0
 8010e2e:	dd05      	ble.n	8010e3c <__ulp+0x20>
 8010e30:	2200      	movs	r2, #0
 8010e32:	460b      	mov	r3, r1
 8010e34:	ec43 2b10 	vmov	d0, r2, r3
 8010e38:	b002      	add	sp, #8
 8010e3a:	4770      	bx	lr
 8010e3c:	4249      	negs	r1, r1
 8010e3e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8010e42:	ea4f 5021 	mov.w	r0, r1, asr #20
 8010e46:	f04f 0200 	mov.w	r2, #0
 8010e4a:	f04f 0300 	mov.w	r3, #0
 8010e4e:	da04      	bge.n	8010e5a <__ulp+0x3e>
 8010e50:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8010e54:	fa41 f300 	asr.w	r3, r1, r0
 8010e58:	e7ec      	b.n	8010e34 <__ulp+0x18>
 8010e5a:	f1a0 0114 	sub.w	r1, r0, #20
 8010e5e:	291e      	cmp	r1, #30
 8010e60:	bfda      	itte	le
 8010e62:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8010e66:	fa20 f101 	lsrle.w	r1, r0, r1
 8010e6a:	2101      	movgt	r1, #1
 8010e6c:	460a      	mov	r2, r1
 8010e6e:	e7e1      	b.n	8010e34 <__ulp+0x18>
 8010e70:	7ff00000 	.word	0x7ff00000

08010e74 <__b2d>:
 8010e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e76:	6905      	ldr	r5, [r0, #16]
 8010e78:	f100 0714 	add.w	r7, r0, #20
 8010e7c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8010e80:	1f2e      	subs	r6, r5, #4
 8010e82:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8010e86:	4620      	mov	r0, r4
 8010e88:	f7ff fd48 	bl	801091c <__hi0bits>
 8010e8c:	f1c0 0320 	rsb	r3, r0, #32
 8010e90:	280a      	cmp	r0, #10
 8010e92:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8010f10 <__b2d+0x9c>
 8010e96:	600b      	str	r3, [r1, #0]
 8010e98:	dc14      	bgt.n	8010ec4 <__b2d+0x50>
 8010e9a:	f1c0 0e0b 	rsb	lr, r0, #11
 8010e9e:	fa24 f10e 	lsr.w	r1, r4, lr
 8010ea2:	42b7      	cmp	r7, r6
 8010ea4:	ea41 030c 	orr.w	r3, r1, ip
 8010ea8:	bf34      	ite	cc
 8010eaa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010eae:	2100      	movcs	r1, #0
 8010eb0:	3015      	adds	r0, #21
 8010eb2:	fa04 f000 	lsl.w	r0, r4, r0
 8010eb6:	fa21 f10e 	lsr.w	r1, r1, lr
 8010eba:	ea40 0201 	orr.w	r2, r0, r1
 8010ebe:	ec43 2b10 	vmov	d0, r2, r3
 8010ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010ec4:	42b7      	cmp	r7, r6
 8010ec6:	bf3a      	itte	cc
 8010ec8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010ecc:	f1a5 0608 	subcc.w	r6, r5, #8
 8010ed0:	2100      	movcs	r1, #0
 8010ed2:	380b      	subs	r0, #11
 8010ed4:	d017      	beq.n	8010f06 <__b2d+0x92>
 8010ed6:	f1c0 0c20 	rsb	ip, r0, #32
 8010eda:	fa04 f500 	lsl.w	r5, r4, r0
 8010ede:	42be      	cmp	r6, r7
 8010ee0:	fa21 f40c 	lsr.w	r4, r1, ip
 8010ee4:	ea45 0504 	orr.w	r5, r5, r4
 8010ee8:	bf8c      	ite	hi
 8010eea:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8010eee:	2400      	movls	r4, #0
 8010ef0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8010ef4:	fa01 f000 	lsl.w	r0, r1, r0
 8010ef8:	fa24 f40c 	lsr.w	r4, r4, ip
 8010efc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010f00:	ea40 0204 	orr.w	r2, r0, r4
 8010f04:	e7db      	b.n	8010ebe <__b2d+0x4a>
 8010f06:	ea44 030c 	orr.w	r3, r4, ip
 8010f0a:	460a      	mov	r2, r1
 8010f0c:	e7d7      	b.n	8010ebe <__b2d+0x4a>
 8010f0e:	bf00      	nop
 8010f10:	3ff00000 	.word	0x3ff00000

08010f14 <__d2b>:
 8010f14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010f18:	4689      	mov	r9, r1
 8010f1a:	2101      	movs	r1, #1
 8010f1c:	ec57 6b10 	vmov	r6, r7, d0
 8010f20:	4690      	mov	r8, r2
 8010f22:	f7ff fc09 	bl	8010738 <_Balloc>
 8010f26:	4604      	mov	r4, r0
 8010f28:	b930      	cbnz	r0, 8010f38 <__d2b+0x24>
 8010f2a:	4602      	mov	r2, r0
 8010f2c:	4b25      	ldr	r3, [pc, #148]	; (8010fc4 <__d2b+0xb0>)
 8010f2e:	4826      	ldr	r0, [pc, #152]	; (8010fc8 <__d2b+0xb4>)
 8010f30:	f240 310a 	movw	r1, #778	; 0x30a
 8010f34:	f000 fabe 	bl	80114b4 <__assert_func>
 8010f38:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010f3c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010f40:	bb35      	cbnz	r5, 8010f90 <__d2b+0x7c>
 8010f42:	2e00      	cmp	r6, #0
 8010f44:	9301      	str	r3, [sp, #4]
 8010f46:	d028      	beq.n	8010f9a <__d2b+0x86>
 8010f48:	4668      	mov	r0, sp
 8010f4a:	9600      	str	r6, [sp, #0]
 8010f4c:	f7ff fd06 	bl	801095c <__lo0bits>
 8010f50:	9900      	ldr	r1, [sp, #0]
 8010f52:	b300      	cbz	r0, 8010f96 <__d2b+0x82>
 8010f54:	9a01      	ldr	r2, [sp, #4]
 8010f56:	f1c0 0320 	rsb	r3, r0, #32
 8010f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8010f5e:	430b      	orrs	r3, r1
 8010f60:	40c2      	lsrs	r2, r0
 8010f62:	6163      	str	r3, [r4, #20]
 8010f64:	9201      	str	r2, [sp, #4]
 8010f66:	9b01      	ldr	r3, [sp, #4]
 8010f68:	61a3      	str	r3, [r4, #24]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	bf14      	ite	ne
 8010f6e:	2202      	movne	r2, #2
 8010f70:	2201      	moveq	r2, #1
 8010f72:	6122      	str	r2, [r4, #16]
 8010f74:	b1d5      	cbz	r5, 8010fac <__d2b+0x98>
 8010f76:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010f7a:	4405      	add	r5, r0
 8010f7c:	f8c9 5000 	str.w	r5, [r9]
 8010f80:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010f84:	f8c8 0000 	str.w	r0, [r8]
 8010f88:	4620      	mov	r0, r4
 8010f8a:	b003      	add	sp, #12
 8010f8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010f90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010f94:	e7d5      	b.n	8010f42 <__d2b+0x2e>
 8010f96:	6161      	str	r1, [r4, #20]
 8010f98:	e7e5      	b.n	8010f66 <__d2b+0x52>
 8010f9a:	a801      	add	r0, sp, #4
 8010f9c:	f7ff fcde 	bl	801095c <__lo0bits>
 8010fa0:	9b01      	ldr	r3, [sp, #4]
 8010fa2:	6163      	str	r3, [r4, #20]
 8010fa4:	2201      	movs	r2, #1
 8010fa6:	6122      	str	r2, [r4, #16]
 8010fa8:	3020      	adds	r0, #32
 8010faa:	e7e3      	b.n	8010f74 <__d2b+0x60>
 8010fac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010fb0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010fb4:	f8c9 0000 	str.w	r0, [r9]
 8010fb8:	6918      	ldr	r0, [r3, #16]
 8010fba:	f7ff fcaf 	bl	801091c <__hi0bits>
 8010fbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010fc2:	e7df      	b.n	8010f84 <__d2b+0x70>
 8010fc4:	080148f0 	.word	0x080148f0
 8010fc8:	0801497c 	.word	0x0801497c

08010fcc <__ratio>:
 8010fcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fd0:	4688      	mov	r8, r1
 8010fd2:	4669      	mov	r1, sp
 8010fd4:	4681      	mov	r9, r0
 8010fd6:	f7ff ff4d 	bl	8010e74 <__b2d>
 8010fda:	a901      	add	r1, sp, #4
 8010fdc:	4640      	mov	r0, r8
 8010fde:	ec55 4b10 	vmov	r4, r5, d0
 8010fe2:	f7ff ff47 	bl	8010e74 <__b2d>
 8010fe6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010fea:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8010fee:	eba3 0c02 	sub.w	ip, r3, r2
 8010ff2:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010ff6:	1a9b      	subs	r3, r3, r2
 8010ff8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8010ffc:	ec51 0b10 	vmov	r0, r1, d0
 8011000:	2b00      	cmp	r3, #0
 8011002:	bfd6      	itet	le
 8011004:	460a      	movle	r2, r1
 8011006:	462a      	movgt	r2, r5
 8011008:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801100c:	468b      	mov	fp, r1
 801100e:	462f      	mov	r7, r5
 8011010:	bfd4      	ite	le
 8011012:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8011016:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801101a:	4620      	mov	r0, r4
 801101c:	ee10 2a10 	vmov	r2, s0
 8011020:	465b      	mov	r3, fp
 8011022:	4639      	mov	r1, r7
 8011024:	f7ef fc1a 	bl	800085c <__aeabi_ddiv>
 8011028:	ec41 0b10 	vmov	d0, r0, r1
 801102c:	b003      	add	sp, #12
 801102e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011032 <__copybits>:
 8011032:	3901      	subs	r1, #1
 8011034:	b570      	push	{r4, r5, r6, lr}
 8011036:	1149      	asrs	r1, r1, #5
 8011038:	6914      	ldr	r4, [r2, #16]
 801103a:	3101      	adds	r1, #1
 801103c:	f102 0314 	add.w	r3, r2, #20
 8011040:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011044:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011048:	1f05      	subs	r5, r0, #4
 801104a:	42a3      	cmp	r3, r4
 801104c:	d30c      	bcc.n	8011068 <__copybits+0x36>
 801104e:	1aa3      	subs	r3, r4, r2
 8011050:	3b11      	subs	r3, #17
 8011052:	f023 0303 	bic.w	r3, r3, #3
 8011056:	3211      	adds	r2, #17
 8011058:	42a2      	cmp	r2, r4
 801105a:	bf88      	it	hi
 801105c:	2300      	movhi	r3, #0
 801105e:	4418      	add	r0, r3
 8011060:	2300      	movs	r3, #0
 8011062:	4288      	cmp	r0, r1
 8011064:	d305      	bcc.n	8011072 <__copybits+0x40>
 8011066:	bd70      	pop	{r4, r5, r6, pc}
 8011068:	f853 6b04 	ldr.w	r6, [r3], #4
 801106c:	f845 6f04 	str.w	r6, [r5, #4]!
 8011070:	e7eb      	b.n	801104a <__copybits+0x18>
 8011072:	f840 3b04 	str.w	r3, [r0], #4
 8011076:	e7f4      	b.n	8011062 <__copybits+0x30>

08011078 <__any_on>:
 8011078:	f100 0214 	add.w	r2, r0, #20
 801107c:	6900      	ldr	r0, [r0, #16]
 801107e:	114b      	asrs	r3, r1, #5
 8011080:	4298      	cmp	r0, r3
 8011082:	b510      	push	{r4, lr}
 8011084:	db11      	blt.n	80110aa <__any_on+0x32>
 8011086:	dd0a      	ble.n	801109e <__any_on+0x26>
 8011088:	f011 011f 	ands.w	r1, r1, #31
 801108c:	d007      	beq.n	801109e <__any_on+0x26>
 801108e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011092:	fa24 f001 	lsr.w	r0, r4, r1
 8011096:	fa00 f101 	lsl.w	r1, r0, r1
 801109a:	428c      	cmp	r4, r1
 801109c:	d10b      	bne.n	80110b6 <__any_on+0x3e>
 801109e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80110a2:	4293      	cmp	r3, r2
 80110a4:	d803      	bhi.n	80110ae <__any_on+0x36>
 80110a6:	2000      	movs	r0, #0
 80110a8:	bd10      	pop	{r4, pc}
 80110aa:	4603      	mov	r3, r0
 80110ac:	e7f7      	b.n	801109e <__any_on+0x26>
 80110ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80110b2:	2900      	cmp	r1, #0
 80110b4:	d0f5      	beq.n	80110a2 <__any_on+0x2a>
 80110b6:	2001      	movs	r0, #1
 80110b8:	e7f6      	b.n	80110a8 <__any_on+0x30>

080110ba <_calloc_r>:
 80110ba:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80110bc:	fba1 2402 	umull	r2, r4, r1, r2
 80110c0:	b94c      	cbnz	r4, 80110d6 <_calloc_r+0x1c>
 80110c2:	4611      	mov	r1, r2
 80110c4:	9201      	str	r2, [sp, #4]
 80110c6:	f7fc f9ad 	bl	800d424 <_malloc_r>
 80110ca:	9a01      	ldr	r2, [sp, #4]
 80110cc:	4605      	mov	r5, r0
 80110ce:	b930      	cbnz	r0, 80110de <_calloc_r+0x24>
 80110d0:	4628      	mov	r0, r5
 80110d2:	b003      	add	sp, #12
 80110d4:	bd30      	pop	{r4, r5, pc}
 80110d6:	220c      	movs	r2, #12
 80110d8:	6002      	str	r2, [r0, #0]
 80110da:	2500      	movs	r5, #0
 80110dc:	e7f8      	b.n	80110d0 <_calloc_r+0x16>
 80110de:	4621      	mov	r1, r4
 80110e0:	f7fc f977 	bl	800d3d2 <memset>
 80110e4:	e7f4      	b.n	80110d0 <_calloc_r+0x16>
	...

080110e8 <_free_r>:
 80110e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80110ea:	2900      	cmp	r1, #0
 80110ec:	d044      	beq.n	8011178 <_free_r+0x90>
 80110ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80110f2:	9001      	str	r0, [sp, #4]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	f1a1 0404 	sub.w	r4, r1, #4
 80110fa:	bfb8      	it	lt
 80110fc:	18e4      	addlt	r4, r4, r3
 80110fe:	f7ff fb0f 	bl	8010720 <__malloc_lock>
 8011102:	4a1e      	ldr	r2, [pc, #120]	; (801117c <_free_r+0x94>)
 8011104:	9801      	ldr	r0, [sp, #4]
 8011106:	6813      	ldr	r3, [r2, #0]
 8011108:	b933      	cbnz	r3, 8011118 <_free_r+0x30>
 801110a:	6063      	str	r3, [r4, #4]
 801110c:	6014      	str	r4, [r2, #0]
 801110e:	b003      	add	sp, #12
 8011110:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011114:	f7ff bb0a 	b.w	801072c <__malloc_unlock>
 8011118:	42a3      	cmp	r3, r4
 801111a:	d908      	bls.n	801112e <_free_r+0x46>
 801111c:	6825      	ldr	r5, [r4, #0]
 801111e:	1961      	adds	r1, r4, r5
 8011120:	428b      	cmp	r3, r1
 8011122:	bf01      	itttt	eq
 8011124:	6819      	ldreq	r1, [r3, #0]
 8011126:	685b      	ldreq	r3, [r3, #4]
 8011128:	1949      	addeq	r1, r1, r5
 801112a:	6021      	streq	r1, [r4, #0]
 801112c:	e7ed      	b.n	801110a <_free_r+0x22>
 801112e:	461a      	mov	r2, r3
 8011130:	685b      	ldr	r3, [r3, #4]
 8011132:	b10b      	cbz	r3, 8011138 <_free_r+0x50>
 8011134:	42a3      	cmp	r3, r4
 8011136:	d9fa      	bls.n	801112e <_free_r+0x46>
 8011138:	6811      	ldr	r1, [r2, #0]
 801113a:	1855      	adds	r5, r2, r1
 801113c:	42a5      	cmp	r5, r4
 801113e:	d10b      	bne.n	8011158 <_free_r+0x70>
 8011140:	6824      	ldr	r4, [r4, #0]
 8011142:	4421      	add	r1, r4
 8011144:	1854      	adds	r4, r2, r1
 8011146:	42a3      	cmp	r3, r4
 8011148:	6011      	str	r1, [r2, #0]
 801114a:	d1e0      	bne.n	801110e <_free_r+0x26>
 801114c:	681c      	ldr	r4, [r3, #0]
 801114e:	685b      	ldr	r3, [r3, #4]
 8011150:	6053      	str	r3, [r2, #4]
 8011152:	4421      	add	r1, r4
 8011154:	6011      	str	r1, [r2, #0]
 8011156:	e7da      	b.n	801110e <_free_r+0x26>
 8011158:	d902      	bls.n	8011160 <_free_r+0x78>
 801115a:	230c      	movs	r3, #12
 801115c:	6003      	str	r3, [r0, #0]
 801115e:	e7d6      	b.n	801110e <_free_r+0x26>
 8011160:	6825      	ldr	r5, [r4, #0]
 8011162:	1961      	adds	r1, r4, r5
 8011164:	428b      	cmp	r3, r1
 8011166:	bf04      	itt	eq
 8011168:	6819      	ldreq	r1, [r3, #0]
 801116a:	685b      	ldreq	r3, [r3, #4]
 801116c:	6063      	str	r3, [r4, #4]
 801116e:	bf04      	itt	eq
 8011170:	1949      	addeq	r1, r1, r5
 8011172:	6021      	streq	r1, [r4, #0]
 8011174:	6054      	str	r4, [r2, #4]
 8011176:	e7ca      	b.n	801110e <_free_r+0x26>
 8011178:	b003      	add	sp, #12
 801117a:	bd30      	pop	{r4, r5, pc}
 801117c:	20004e4c 	.word	0x20004e4c

08011180 <__ssputs_r>:
 8011180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011184:	688e      	ldr	r6, [r1, #8]
 8011186:	429e      	cmp	r6, r3
 8011188:	4682      	mov	sl, r0
 801118a:	460c      	mov	r4, r1
 801118c:	4690      	mov	r8, r2
 801118e:	461f      	mov	r7, r3
 8011190:	d838      	bhi.n	8011204 <__ssputs_r+0x84>
 8011192:	898a      	ldrh	r2, [r1, #12]
 8011194:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011198:	d032      	beq.n	8011200 <__ssputs_r+0x80>
 801119a:	6825      	ldr	r5, [r4, #0]
 801119c:	6909      	ldr	r1, [r1, #16]
 801119e:	eba5 0901 	sub.w	r9, r5, r1
 80111a2:	6965      	ldr	r5, [r4, #20]
 80111a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80111a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80111ac:	3301      	adds	r3, #1
 80111ae:	444b      	add	r3, r9
 80111b0:	106d      	asrs	r5, r5, #1
 80111b2:	429d      	cmp	r5, r3
 80111b4:	bf38      	it	cc
 80111b6:	461d      	movcc	r5, r3
 80111b8:	0553      	lsls	r3, r2, #21
 80111ba:	d531      	bpl.n	8011220 <__ssputs_r+0xa0>
 80111bc:	4629      	mov	r1, r5
 80111be:	f7fc f931 	bl	800d424 <_malloc_r>
 80111c2:	4606      	mov	r6, r0
 80111c4:	b950      	cbnz	r0, 80111dc <__ssputs_r+0x5c>
 80111c6:	230c      	movs	r3, #12
 80111c8:	f8ca 3000 	str.w	r3, [sl]
 80111cc:	89a3      	ldrh	r3, [r4, #12]
 80111ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111d2:	81a3      	strh	r3, [r4, #12]
 80111d4:	f04f 30ff 	mov.w	r0, #4294967295
 80111d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80111dc:	6921      	ldr	r1, [r4, #16]
 80111de:	464a      	mov	r2, r9
 80111e0:	f7fc f8e9 	bl	800d3b6 <memcpy>
 80111e4:	89a3      	ldrh	r3, [r4, #12]
 80111e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80111ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80111ee:	81a3      	strh	r3, [r4, #12]
 80111f0:	6126      	str	r6, [r4, #16]
 80111f2:	6165      	str	r5, [r4, #20]
 80111f4:	444e      	add	r6, r9
 80111f6:	eba5 0509 	sub.w	r5, r5, r9
 80111fa:	6026      	str	r6, [r4, #0]
 80111fc:	60a5      	str	r5, [r4, #8]
 80111fe:	463e      	mov	r6, r7
 8011200:	42be      	cmp	r6, r7
 8011202:	d900      	bls.n	8011206 <__ssputs_r+0x86>
 8011204:	463e      	mov	r6, r7
 8011206:	6820      	ldr	r0, [r4, #0]
 8011208:	4632      	mov	r2, r6
 801120a:	4641      	mov	r1, r8
 801120c:	f000 f982 	bl	8011514 <memmove>
 8011210:	68a3      	ldr	r3, [r4, #8]
 8011212:	1b9b      	subs	r3, r3, r6
 8011214:	60a3      	str	r3, [r4, #8]
 8011216:	6823      	ldr	r3, [r4, #0]
 8011218:	4433      	add	r3, r6
 801121a:	6023      	str	r3, [r4, #0]
 801121c:	2000      	movs	r0, #0
 801121e:	e7db      	b.n	80111d8 <__ssputs_r+0x58>
 8011220:	462a      	mov	r2, r5
 8011222:	f000 f991 	bl	8011548 <_realloc_r>
 8011226:	4606      	mov	r6, r0
 8011228:	2800      	cmp	r0, #0
 801122a:	d1e1      	bne.n	80111f0 <__ssputs_r+0x70>
 801122c:	6921      	ldr	r1, [r4, #16]
 801122e:	4650      	mov	r0, sl
 8011230:	f7ff ff5a 	bl	80110e8 <_free_r>
 8011234:	e7c7      	b.n	80111c6 <__ssputs_r+0x46>
	...

08011238 <_svfiprintf_r>:
 8011238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801123c:	4698      	mov	r8, r3
 801123e:	898b      	ldrh	r3, [r1, #12]
 8011240:	061b      	lsls	r3, r3, #24
 8011242:	b09d      	sub	sp, #116	; 0x74
 8011244:	4607      	mov	r7, r0
 8011246:	460d      	mov	r5, r1
 8011248:	4614      	mov	r4, r2
 801124a:	d50e      	bpl.n	801126a <_svfiprintf_r+0x32>
 801124c:	690b      	ldr	r3, [r1, #16]
 801124e:	b963      	cbnz	r3, 801126a <_svfiprintf_r+0x32>
 8011250:	2140      	movs	r1, #64	; 0x40
 8011252:	f7fc f8e7 	bl	800d424 <_malloc_r>
 8011256:	6028      	str	r0, [r5, #0]
 8011258:	6128      	str	r0, [r5, #16]
 801125a:	b920      	cbnz	r0, 8011266 <_svfiprintf_r+0x2e>
 801125c:	230c      	movs	r3, #12
 801125e:	603b      	str	r3, [r7, #0]
 8011260:	f04f 30ff 	mov.w	r0, #4294967295
 8011264:	e0d1      	b.n	801140a <_svfiprintf_r+0x1d2>
 8011266:	2340      	movs	r3, #64	; 0x40
 8011268:	616b      	str	r3, [r5, #20]
 801126a:	2300      	movs	r3, #0
 801126c:	9309      	str	r3, [sp, #36]	; 0x24
 801126e:	2320      	movs	r3, #32
 8011270:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011274:	f8cd 800c 	str.w	r8, [sp, #12]
 8011278:	2330      	movs	r3, #48	; 0x30
 801127a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011424 <_svfiprintf_r+0x1ec>
 801127e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011282:	f04f 0901 	mov.w	r9, #1
 8011286:	4623      	mov	r3, r4
 8011288:	469a      	mov	sl, r3
 801128a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801128e:	b10a      	cbz	r2, 8011294 <_svfiprintf_r+0x5c>
 8011290:	2a25      	cmp	r2, #37	; 0x25
 8011292:	d1f9      	bne.n	8011288 <_svfiprintf_r+0x50>
 8011294:	ebba 0b04 	subs.w	fp, sl, r4
 8011298:	d00b      	beq.n	80112b2 <_svfiprintf_r+0x7a>
 801129a:	465b      	mov	r3, fp
 801129c:	4622      	mov	r2, r4
 801129e:	4629      	mov	r1, r5
 80112a0:	4638      	mov	r0, r7
 80112a2:	f7ff ff6d 	bl	8011180 <__ssputs_r>
 80112a6:	3001      	adds	r0, #1
 80112a8:	f000 80aa 	beq.w	8011400 <_svfiprintf_r+0x1c8>
 80112ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80112ae:	445a      	add	r2, fp
 80112b0:	9209      	str	r2, [sp, #36]	; 0x24
 80112b2:	f89a 3000 	ldrb.w	r3, [sl]
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	f000 80a2 	beq.w	8011400 <_svfiprintf_r+0x1c8>
 80112bc:	2300      	movs	r3, #0
 80112be:	f04f 32ff 	mov.w	r2, #4294967295
 80112c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80112c6:	f10a 0a01 	add.w	sl, sl, #1
 80112ca:	9304      	str	r3, [sp, #16]
 80112cc:	9307      	str	r3, [sp, #28]
 80112ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80112d2:	931a      	str	r3, [sp, #104]	; 0x68
 80112d4:	4654      	mov	r4, sl
 80112d6:	2205      	movs	r2, #5
 80112d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80112dc:	4851      	ldr	r0, [pc, #324]	; (8011424 <_svfiprintf_r+0x1ec>)
 80112de:	f7ee ff87 	bl	80001f0 <memchr>
 80112e2:	9a04      	ldr	r2, [sp, #16]
 80112e4:	b9d8      	cbnz	r0, 801131e <_svfiprintf_r+0xe6>
 80112e6:	06d0      	lsls	r0, r2, #27
 80112e8:	bf44      	itt	mi
 80112ea:	2320      	movmi	r3, #32
 80112ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80112f0:	0711      	lsls	r1, r2, #28
 80112f2:	bf44      	itt	mi
 80112f4:	232b      	movmi	r3, #43	; 0x2b
 80112f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80112fa:	f89a 3000 	ldrb.w	r3, [sl]
 80112fe:	2b2a      	cmp	r3, #42	; 0x2a
 8011300:	d015      	beq.n	801132e <_svfiprintf_r+0xf6>
 8011302:	9a07      	ldr	r2, [sp, #28]
 8011304:	4654      	mov	r4, sl
 8011306:	2000      	movs	r0, #0
 8011308:	f04f 0c0a 	mov.w	ip, #10
 801130c:	4621      	mov	r1, r4
 801130e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011312:	3b30      	subs	r3, #48	; 0x30
 8011314:	2b09      	cmp	r3, #9
 8011316:	d94e      	bls.n	80113b6 <_svfiprintf_r+0x17e>
 8011318:	b1b0      	cbz	r0, 8011348 <_svfiprintf_r+0x110>
 801131a:	9207      	str	r2, [sp, #28]
 801131c:	e014      	b.n	8011348 <_svfiprintf_r+0x110>
 801131e:	eba0 0308 	sub.w	r3, r0, r8
 8011322:	fa09 f303 	lsl.w	r3, r9, r3
 8011326:	4313      	orrs	r3, r2
 8011328:	9304      	str	r3, [sp, #16]
 801132a:	46a2      	mov	sl, r4
 801132c:	e7d2      	b.n	80112d4 <_svfiprintf_r+0x9c>
 801132e:	9b03      	ldr	r3, [sp, #12]
 8011330:	1d19      	adds	r1, r3, #4
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	9103      	str	r1, [sp, #12]
 8011336:	2b00      	cmp	r3, #0
 8011338:	bfbb      	ittet	lt
 801133a:	425b      	neglt	r3, r3
 801133c:	f042 0202 	orrlt.w	r2, r2, #2
 8011340:	9307      	strge	r3, [sp, #28]
 8011342:	9307      	strlt	r3, [sp, #28]
 8011344:	bfb8      	it	lt
 8011346:	9204      	strlt	r2, [sp, #16]
 8011348:	7823      	ldrb	r3, [r4, #0]
 801134a:	2b2e      	cmp	r3, #46	; 0x2e
 801134c:	d10c      	bne.n	8011368 <_svfiprintf_r+0x130>
 801134e:	7863      	ldrb	r3, [r4, #1]
 8011350:	2b2a      	cmp	r3, #42	; 0x2a
 8011352:	d135      	bne.n	80113c0 <_svfiprintf_r+0x188>
 8011354:	9b03      	ldr	r3, [sp, #12]
 8011356:	1d1a      	adds	r2, r3, #4
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	9203      	str	r2, [sp, #12]
 801135c:	2b00      	cmp	r3, #0
 801135e:	bfb8      	it	lt
 8011360:	f04f 33ff 	movlt.w	r3, #4294967295
 8011364:	3402      	adds	r4, #2
 8011366:	9305      	str	r3, [sp, #20]
 8011368:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011434 <_svfiprintf_r+0x1fc>
 801136c:	7821      	ldrb	r1, [r4, #0]
 801136e:	2203      	movs	r2, #3
 8011370:	4650      	mov	r0, sl
 8011372:	f7ee ff3d 	bl	80001f0 <memchr>
 8011376:	b140      	cbz	r0, 801138a <_svfiprintf_r+0x152>
 8011378:	2340      	movs	r3, #64	; 0x40
 801137a:	eba0 000a 	sub.w	r0, r0, sl
 801137e:	fa03 f000 	lsl.w	r0, r3, r0
 8011382:	9b04      	ldr	r3, [sp, #16]
 8011384:	4303      	orrs	r3, r0
 8011386:	3401      	adds	r4, #1
 8011388:	9304      	str	r3, [sp, #16]
 801138a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801138e:	4826      	ldr	r0, [pc, #152]	; (8011428 <_svfiprintf_r+0x1f0>)
 8011390:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011394:	2206      	movs	r2, #6
 8011396:	f7ee ff2b 	bl	80001f0 <memchr>
 801139a:	2800      	cmp	r0, #0
 801139c:	d038      	beq.n	8011410 <_svfiprintf_r+0x1d8>
 801139e:	4b23      	ldr	r3, [pc, #140]	; (801142c <_svfiprintf_r+0x1f4>)
 80113a0:	bb1b      	cbnz	r3, 80113ea <_svfiprintf_r+0x1b2>
 80113a2:	9b03      	ldr	r3, [sp, #12]
 80113a4:	3307      	adds	r3, #7
 80113a6:	f023 0307 	bic.w	r3, r3, #7
 80113aa:	3308      	adds	r3, #8
 80113ac:	9303      	str	r3, [sp, #12]
 80113ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113b0:	4433      	add	r3, r6
 80113b2:	9309      	str	r3, [sp, #36]	; 0x24
 80113b4:	e767      	b.n	8011286 <_svfiprintf_r+0x4e>
 80113b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80113ba:	460c      	mov	r4, r1
 80113bc:	2001      	movs	r0, #1
 80113be:	e7a5      	b.n	801130c <_svfiprintf_r+0xd4>
 80113c0:	2300      	movs	r3, #0
 80113c2:	3401      	adds	r4, #1
 80113c4:	9305      	str	r3, [sp, #20]
 80113c6:	4619      	mov	r1, r3
 80113c8:	f04f 0c0a 	mov.w	ip, #10
 80113cc:	4620      	mov	r0, r4
 80113ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80113d2:	3a30      	subs	r2, #48	; 0x30
 80113d4:	2a09      	cmp	r2, #9
 80113d6:	d903      	bls.n	80113e0 <_svfiprintf_r+0x1a8>
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d0c5      	beq.n	8011368 <_svfiprintf_r+0x130>
 80113dc:	9105      	str	r1, [sp, #20]
 80113de:	e7c3      	b.n	8011368 <_svfiprintf_r+0x130>
 80113e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80113e4:	4604      	mov	r4, r0
 80113e6:	2301      	movs	r3, #1
 80113e8:	e7f0      	b.n	80113cc <_svfiprintf_r+0x194>
 80113ea:	ab03      	add	r3, sp, #12
 80113ec:	9300      	str	r3, [sp, #0]
 80113ee:	462a      	mov	r2, r5
 80113f0:	4b0f      	ldr	r3, [pc, #60]	; (8011430 <_svfiprintf_r+0x1f8>)
 80113f2:	a904      	add	r1, sp, #16
 80113f4:	4638      	mov	r0, r7
 80113f6:	f7fc f929 	bl	800d64c <_printf_float>
 80113fa:	1c42      	adds	r2, r0, #1
 80113fc:	4606      	mov	r6, r0
 80113fe:	d1d6      	bne.n	80113ae <_svfiprintf_r+0x176>
 8011400:	89ab      	ldrh	r3, [r5, #12]
 8011402:	065b      	lsls	r3, r3, #25
 8011404:	f53f af2c 	bmi.w	8011260 <_svfiprintf_r+0x28>
 8011408:	9809      	ldr	r0, [sp, #36]	; 0x24
 801140a:	b01d      	add	sp, #116	; 0x74
 801140c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011410:	ab03      	add	r3, sp, #12
 8011412:	9300      	str	r3, [sp, #0]
 8011414:	462a      	mov	r2, r5
 8011416:	4b06      	ldr	r3, [pc, #24]	; (8011430 <_svfiprintf_r+0x1f8>)
 8011418:	a904      	add	r1, sp, #16
 801141a:	4638      	mov	r0, r7
 801141c:	f7fc fbba 	bl	800db94 <_printf_i>
 8011420:	e7eb      	b.n	80113fa <_svfiprintf_r+0x1c2>
 8011422:	bf00      	nop
 8011424:	08014ad4 	.word	0x08014ad4
 8011428:	08014ade 	.word	0x08014ade
 801142c:	0800d64d 	.word	0x0800d64d
 8011430:	08011181 	.word	0x08011181
 8011434:	08014ada 	.word	0x08014ada

08011438 <_read_r>:
 8011438:	b538      	push	{r3, r4, r5, lr}
 801143a:	4d07      	ldr	r5, [pc, #28]	; (8011458 <_read_r+0x20>)
 801143c:	4604      	mov	r4, r0
 801143e:	4608      	mov	r0, r1
 8011440:	4611      	mov	r1, r2
 8011442:	2200      	movs	r2, #0
 8011444:	602a      	str	r2, [r5, #0]
 8011446:	461a      	mov	r2, r3
 8011448:	f7f0 fe38 	bl	80020bc <_read>
 801144c:	1c43      	adds	r3, r0, #1
 801144e:	d102      	bne.n	8011456 <_read_r+0x1e>
 8011450:	682b      	ldr	r3, [r5, #0]
 8011452:	b103      	cbz	r3, 8011456 <_read_r+0x1e>
 8011454:	6023      	str	r3, [r4, #0]
 8011456:	bd38      	pop	{r3, r4, r5, pc}
 8011458:	20004e54 	.word	0x20004e54
 801145c:	00000000 	.word	0x00000000

08011460 <nan>:
 8011460:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011468 <nan+0x8>
 8011464:	4770      	bx	lr
 8011466:	bf00      	nop
 8011468:	00000000 	.word	0x00000000
 801146c:	7ff80000 	.word	0x7ff80000

08011470 <strncmp>:
 8011470:	b510      	push	{r4, lr}
 8011472:	b17a      	cbz	r2, 8011494 <strncmp+0x24>
 8011474:	4603      	mov	r3, r0
 8011476:	3901      	subs	r1, #1
 8011478:	1884      	adds	r4, r0, r2
 801147a:	f813 0b01 	ldrb.w	r0, [r3], #1
 801147e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011482:	4290      	cmp	r0, r2
 8011484:	d101      	bne.n	801148a <strncmp+0x1a>
 8011486:	42a3      	cmp	r3, r4
 8011488:	d101      	bne.n	801148e <strncmp+0x1e>
 801148a:	1a80      	subs	r0, r0, r2
 801148c:	bd10      	pop	{r4, pc}
 801148e:	2800      	cmp	r0, #0
 8011490:	d1f3      	bne.n	801147a <strncmp+0xa>
 8011492:	e7fa      	b.n	801148a <strncmp+0x1a>
 8011494:	4610      	mov	r0, r2
 8011496:	e7f9      	b.n	801148c <strncmp+0x1c>

08011498 <__ascii_wctomb>:
 8011498:	b149      	cbz	r1, 80114ae <__ascii_wctomb+0x16>
 801149a:	2aff      	cmp	r2, #255	; 0xff
 801149c:	bf85      	ittet	hi
 801149e:	238a      	movhi	r3, #138	; 0x8a
 80114a0:	6003      	strhi	r3, [r0, #0]
 80114a2:	700a      	strbls	r2, [r1, #0]
 80114a4:	f04f 30ff 	movhi.w	r0, #4294967295
 80114a8:	bf98      	it	ls
 80114aa:	2001      	movls	r0, #1
 80114ac:	4770      	bx	lr
 80114ae:	4608      	mov	r0, r1
 80114b0:	4770      	bx	lr
	...

080114b4 <__assert_func>:
 80114b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80114b6:	4614      	mov	r4, r2
 80114b8:	461a      	mov	r2, r3
 80114ba:	4b09      	ldr	r3, [pc, #36]	; (80114e0 <__assert_func+0x2c>)
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	4605      	mov	r5, r0
 80114c0:	68d8      	ldr	r0, [r3, #12]
 80114c2:	b14c      	cbz	r4, 80114d8 <__assert_func+0x24>
 80114c4:	4b07      	ldr	r3, [pc, #28]	; (80114e4 <__assert_func+0x30>)
 80114c6:	9100      	str	r1, [sp, #0]
 80114c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80114cc:	4906      	ldr	r1, [pc, #24]	; (80114e8 <__assert_func+0x34>)
 80114ce:	462b      	mov	r3, r5
 80114d0:	f000 f80e 	bl	80114f0 <fiprintf>
 80114d4:	f000 fa80 	bl	80119d8 <abort>
 80114d8:	4b04      	ldr	r3, [pc, #16]	; (80114ec <__assert_func+0x38>)
 80114da:	461c      	mov	r4, r3
 80114dc:	e7f3      	b.n	80114c6 <__assert_func+0x12>
 80114de:	bf00      	nop
 80114e0:	20000038 	.word	0x20000038
 80114e4:	08014ae5 	.word	0x08014ae5
 80114e8:	08014af2 	.word	0x08014af2
 80114ec:	08014b20 	.word	0x08014b20

080114f0 <fiprintf>:
 80114f0:	b40e      	push	{r1, r2, r3}
 80114f2:	b503      	push	{r0, r1, lr}
 80114f4:	4601      	mov	r1, r0
 80114f6:	ab03      	add	r3, sp, #12
 80114f8:	4805      	ldr	r0, [pc, #20]	; (8011510 <fiprintf+0x20>)
 80114fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80114fe:	6800      	ldr	r0, [r0, #0]
 8011500:	9301      	str	r3, [sp, #4]
 8011502:	f000 f879 	bl	80115f8 <_vfiprintf_r>
 8011506:	b002      	add	sp, #8
 8011508:	f85d eb04 	ldr.w	lr, [sp], #4
 801150c:	b003      	add	sp, #12
 801150e:	4770      	bx	lr
 8011510:	20000038 	.word	0x20000038

08011514 <memmove>:
 8011514:	4288      	cmp	r0, r1
 8011516:	b510      	push	{r4, lr}
 8011518:	eb01 0402 	add.w	r4, r1, r2
 801151c:	d902      	bls.n	8011524 <memmove+0x10>
 801151e:	4284      	cmp	r4, r0
 8011520:	4623      	mov	r3, r4
 8011522:	d807      	bhi.n	8011534 <memmove+0x20>
 8011524:	1e43      	subs	r3, r0, #1
 8011526:	42a1      	cmp	r1, r4
 8011528:	d008      	beq.n	801153c <memmove+0x28>
 801152a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801152e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011532:	e7f8      	b.n	8011526 <memmove+0x12>
 8011534:	4402      	add	r2, r0
 8011536:	4601      	mov	r1, r0
 8011538:	428a      	cmp	r2, r1
 801153a:	d100      	bne.n	801153e <memmove+0x2a>
 801153c:	bd10      	pop	{r4, pc}
 801153e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011542:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011546:	e7f7      	b.n	8011538 <memmove+0x24>

08011548 <_realloc_r>:
 8011548:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801154c:	4680      	mov	r8, r0
 801154e:	4614      	mov	r4, r2
 8011550:	460e      	mov	r6, r1
 8011552:	b921      	cbnz	r1, 801155e <_realloc_r+0x16>
 8011554:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011558:	4611      	mov	r1, r2
 801155a:	f7fb bf63 	b.w	800d424 <_malloc_r>
 801155e:	b92a      	cbnz	r2, 801156c <_realloc_r+0x24>
 8011560:	f7ff fdc2 	bl	80110e8 <_free_r>
 8011564:	4625      	mov	r5, r4
 8011566:	4628      	mov	r0, r5
 8011568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801156c:	f000 faa0 	bl	8011ab0 <_malloc_usable_size_r>
 8011570:	4284      	cmp	r4, r0
 8011572:	4607      	mov	r7, r0
 8011574:	d802      	bhi.n	801157c <_realloc_r+0x34>
 8011576:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801157a:	d812      	bhi.n	80115a2 <_realloc_r+0x5a>
 801157c:	4621      	mov	r1, r4
 801157e:	4640      	mov	r0, r8
 8011580:	f7fb ff50 	bl	800d424 <_malloc_r>
 8011584:	4605      	mov	r5, r0
 8011586:	2800      	cmp	r0, #0
 8011588:	d0ed      	beq.n	8011566 <_realloc_r+0x1e>
 801158a:	42bc      	cmp	r4, r7
 801158c:	4622      	mov	r2, r4
 801158e:	4631      	mov	r1, r6
 8011590:	bf28      	it	cs
 8011592:	463a      	movcs	r2, r7
 8011594:	f7fb ff0f 	bl	800d3b6 <memcpy>
 8011598:	4631      	mov	r1, r6
 801159a:	4640      	mov	r0, r8
 801159c:	f7ff fda4 	bl	80110e8 <_free_r>
 80115a0:	e7e1      	b.n	8011566 <_realloc_r+0x1e>
 80115a2:	4635      	mov	r5, r6
 80115a4:	e7df      	b.n	8011566 <_realloc_r+0x1e>

080115a6 <__sfputc_r>:
 80115a6:	6893      	ldr	r3, [r2, #8]
 80115a8:	3b01      	subs	r3, #1
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	b410      	push	{r4}
 80115ae:	6093      	str	r3, [r2, #8]
 80115b0:	da08      	bge.n	80115c4 <__sfputc_r+0x1e>
 80115b2:	6994      	ldr	r4, [r2, #24]
 80115b4:	42a3      	cmp	r3, r4
 80115b6:	db01      	blt.n	80115bc <__sfputc_r+0x16>
 80115b8:	290a      	cmp	r1, #10
 80115ba:	d103      	bne.n	80115c4 <__sfputc_r+0x1e>
 80115bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115c0:	f000 b94a 	b.w	8011858 <__swbuf_r>
 80115c4:	6813      	ldr	r3, [r2, #0]
 80115c6:	1c58      	adds	r0, r3, #1
 80115c8:	6010      	str	r0, [r2, #0]
 80115ca:	7019      	strb	r1, [r3, #0]
 80115cc:	4608      	mov	r0, r1
 80115ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115d2:	4770      	bx	lr

080115d4 <__sfputs_r>:
 80115d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115d6:	4606      	mov	r6, r0
 80115d8:	460f      	mov	r7, r1
 80115da:	4614      	mov	r4, r2
 80115dc:	18d5      	adds	r5, r2, r3
 80115de:	42ac      	cmp	r4, r5
 80115e0:	d101      	bne.n	80115e6 <__sfputs_r+0x12>
 80115e2:	2000      	movs	r0, #0
 80115e4:	e007      	b.n	80115f6 <__sfputs_r+0x22>
 80115e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115ea:	463a      	mov	r2, r7
 80115ec:	4630      	mov	r0, r6
 80115ee:	f7ff ffda 	bl	80115a6 <__sfputc_r>
 80115f2:	1c43      	adds	r3, r0, #1
 80115f4:	d1f3      	bne.n	80115de <__sfputs_r+0xa>
 80115f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080115f8 <_vfiprintf_r>:
 80115f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115fc:	460d      	mov	r5, r1
 80115fe:	b09d      	sub	sp, #116	; 0x74
 8011600:	4614      	mov	r4, r2
 8011602:	4698      	mov	r8, r3
 8011604:	4606      	mov	r6, r0
 8011606:	b118      	cbz	r0, 8011610 <_vfiprintf_r+0x18>
 8011608:	6983      	ldr	r3, [r0, #24]
 801160a:	b90b      	cbnz	r3, 8011610 <_vfiprintf_r+0x18>
 801160c:	f7fb fe0e 	bl	800d22c <__sinit>
 8011610:	4b89      	ldr	r3, [pc, #548]	; (8011838 <_vfiprintf_r+0x240>)
 8011612:	429d      	cmp	r5, r3
 8011614:	d11b      	bne.n	801164e <_vfiprintf_r+0x56>
 8011616:	6875      	ldr	r5, [r6, #4]
 8011618:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801161a:	07d9      	lsls	r1, r3, #31
 801161c:	d405      	bmi.n	801162a <_vfiprintf_r+0x32>
 801161e:	89ab      	ldrh	r3, [r5, #12]
 8011620:	059a      	lsls	r2, r3, #22
 8011622:	d402      	bmi.n	801162a <_vfiprintf_r+0x32>
 8011624:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011626:	f7fb fec4 	bl	800d3b2 <__retarget_lock_acquire_recursive>
 801162a:	89ab      	ldrh	r3, [r5, #12]
 801162c:	071b      	lsls	r3, r3, #28
 801162e:	d501      	bpl.n	8011634 <_vfiprintf_r+0x3c>
 8011630:	692b      	ldr	r3, [r5, #16]
 8011632:	b9eb      	cbnz	r3, 8011670 <_vfiprintf_r+0x78>
 8011634:	4629      	mov	r1, r5
 8011636:	4630      	mov	r0, r6
 8011638:	f000 f960 	bl	80118fc <__swsetup_r>
 801163c:	b1c0      	cbz	r0, 8011670 <_vfiprintf_r+0x78>
 801163e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011640:	07dc      	lsls	r4, r3, #31
 8011642:	d50e      	bpl.n	8011662 <_vfiprintf_r+0x6a>
 8011644:	f04f 30ff 	mov.w	r0, #4294967295
 8011648:	b01d      	add	sp, #116	; 0x74
 801164a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801164e:	4b7b      	ldr	r3, [pc, #492]	; (801183c <_vfiprintf_r+0x244>)
 8011650:	429d      	cmp	r5, r3
 8011652:	d101      	bne.n	8011658 <_vfiprintf_r+0x60>
 8011654:	68b5      	ldr	r5, [r6, #8]
 8011656:	e7df      	b.n	8011618 <_vfiprintf_r+0x20>
 8011658:	4b79      	ldr	r3, [pc, #484]	; (8011840 <_vfiprintf_r+0x248>)
 801165a:	429d      	cmp	r5, r3
 801165c:	bf08      	it	eq
 801165e:	68f5      	ldreq	r5, [r6, #12]
 8011660:	e7da      	b.n	8011618 <_vfiprintf_r+0x20>
 8011662:	89ab      	ldrh	r3, [r5, #12]
 8011664:	0598      	lsls	r0, r3, #22
 8011666:	d4ed      	bmi.n	8011644 <_vfiprintf_r+0x4c>
 8011668:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801166a:	f7fb fea3 	bl	800d3b4 <__retarget_lock_release_recursive>
 801166e:	e7e9      	b.n	8011644 <_vfiprintf_r+0x4c>
 8011670:	2300      	movs	r3, #0
 8011672:	9309      	str	r3, [sp, #36]	; 0x24
 8011674:	2320      	movs	r3, #32
 8011676:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801167a:	f8cd 800c 	str.w	r8, [sp, #12]
 801167e:	2330      	movs	r3, #48	; 0x30
 8011680:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011844 <_vfiprintf_r+0x24c>
 8011684:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011688:	f04f 0901 	mov.w	r9, #1
 801168c:	4623      	mov	r3, r4
 801168e:	469a      	mov	sl, r3
 8011690:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011694:	b10a      	cbz	r2, 801169a <_vfiprintf_r+0xa2>
 8011696:	2a25      	cmp	r2, #37	; 0x25
 8011698:	d1f9      	bne.n	801168e <_vfiprintf_r+0x96>
 801169a:	ebba 0b04 	subs.w	fp, sl, r4
 801169e:	d00b      	beq.n	80116b8 <_vfiprintf_r+0xc0>
 80116a0:	465b      	mov	r3, fp
 80116a2:	4622      	mov	r2, r4
 80116a4:	4629      	mov	r1, r5
 80116a6:	4630      	mov	r0, r6
 80116a8:	f7ff ff94 	bl	80115d4 <__sfputs_r>
 80116ac:	3001      	adds	r0, #1
 80116ae:	f000 80aa 	beq.w	8011806 <_vfiprintf_r+0x20e>
 80116b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80116b4:	445a      	add	r2, fp
 80116b6:	9209      	str	r2, [sp, #36]	; 0x24
 80116b8:	f89a 3000 	ldrb.w	r3, [sl]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	f000 80a2 	beq.w	8011806 <_vfiprintf_r+0x20e>
 80116c2:	2300      	movs	r3, #0
 80116c4:	f04f 32ff 	mov.w	r2, #4294967295
 80116c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80116cc:	f10a 0a01 	add.w	sl, sl, #1
 80116d0:	9304      	str	r3, [sp, #16]
 80116d2:	9307      	str	r3, [sp, #28]
 80116d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80116d8:	931a      	str	r3, [sp, #104]	; 0x68
 80116da:	4654      	mov	r4, sl
 80116dc:	2205      	movs	r2, #5
 80116de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116e2:	4858      	ldr	r0, [pc, #352]	; (8011844 <_vfiprintf_r+0x24c>)
 80116e4:	f7ee fd84 	bl	80001f0 <memchr>
 80116e8:	9a04      	ldr	r2, [sp, #16]
 80116ea:	b9d8      	cbnz	r0, 8011724 <_vfiprintf_r+0x12c>
 80116ec:	06d1      	lsls	r1, r2, #27
 80116ee:	bf44      	itt	mi
 80116f0:	2320      	movmi	r3, #32
 80116f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80116f6:	0713      	lsls	r3, r2, #28
 80116f8:	bf44      	itt	mi
 80116fa:	232b      	movmi	r3, #43	; 0x2b
 80116fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011700:	f89a 3000 	ldrb.w	r3, [sl]
 8011704:	2b2a      	cmp	r3, #42	; 0x2a
 8011706:	d015      	beq.n	8011734 <_vfiprintf_r+0x13c>
 8011708:	9a07      	ldr	r2, [sp, #28]
 801170a:	4654      	mov	r4, sl
 801170c:	2000      	movs	r0, #0
 801170e:	f04f 0c0a 	mov.w	ip, #10
 8011712:	4621      	mov	r1, r4
 8011714:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011718:	3b30      	subs	r3, #48	; 0x30
 801171a:	2b09      	cmp	r3, #9
 801171c:	d94e      	bls.n	80117bc <_vfiprintf_r+0x1c4>
 801171e:	b1b0      	cbz	r0, 801174e <_vfiprintf_r+0x156>
 8011720:	9207      	str	r2, [sp, #28]
 8011722:	e014      	b.n	801174e <_vfiprintf_r+0x156>
 8011724:	eba0 0308 	sub.w	r3, r0, r8
 8011728:	fa09 f303 	lsl.w	r3, r9, r3
 801172c:	4313      	orrs	r3, r2
 801172e:	9304      	str	r3, [sp, #16]
 8011730:	46a2      	mov	sl, r4
 8011732:	e7d2      	b.n	80116da <_vfiprintf_r+0xe2>
 8011734:	9b03      	ldr	r3, [sp, #12]
 8011736:	1d19      	adds	r1, r3, #4
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	9103      	str	r1, [sp, #12]
 801173c:	2b00      	cmp	r3, #0
 801173e:	bfbb      	ittet	lt
 8011740:	425b      	neglt	r3, r3
 8011742:	f042 0202 	orrlt.w	r2, r2, #2
 8011746:	9307      	strge	r3, [sp, #28]
 8011748:	9307      	strlt	r3, [sp, #28]
 801174a:	bfb8      	it	lt
 801174c:	9204      	strlt	r2, [sp, #16]
 801174e:	7823      	ldrb	r3, [r4, #0]
 8011750:	2b2e      	cmp	r3, #46	; 0x2e
 8011752:	d10c      	bne.n	801176e <_vfiprintf_r+0x176>
 8011754:	7863      	ldrb	r3, [r4, #1]
 8011756:	2b2a      	cmp	r3, #42	; 0x2a
 8011758:	d135      	bne.n	80117c6 <_vfiprintf_r+0x1ce>
 801175a:	9b03      	ldr	r3, [sp, #12]
 801175c:	1d1a      	adds	r2, r3, #4
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	9203      	str	r2, [sp, #12]
 8011762:	2b00      	cmp	r3, #0
 8011764:	bfb8      	it	lt
 8011766:	f04f 33ff 	movlt.w	r3, #4294967295
 801176a:	3402      	adds	r4, #2
 801176c:	9305      	str	r3, [sp, #20]
 801176e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011854 <_vfiprintf_r+0x25c>
 8011772:	7821      	ldrb	r1, [r4, #0]
 8011774:	2203      	movs	r2, #3
 8011776:	4650      	mov	r0, sl
 8011778:	f7ee fd3a 	bl	80001f0 <memchr>
 801177c:	b140      	cbz	r0, 8011790 <_vfiprintf_r+0x198>
 801177e:	2340      	movs	r3, #64	; 0x40
 8011780:	eba0 000a 	sub.w	r0, r0, sl
 8011784:	fa03 f000 	lsl.w	r0, r3, r0
 8011788:	9b04      	ldr	r3, [sp, #16]
 801178a:	4303      	orrs	r3, r0
 801178c:	3401      	adds	r4, #1
 801178e:	9304      	str	r3, [sp, #16]
 8011790:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011794:	482c      	ldr	r0, [pc, #176]	; (8011848 <_vfiprintf_r+0x250>)
 8011796:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801179a:	2206      	movs	r2, #6
 801179c:	f7ee fd28 	bl	80001f0 <memchr>
 80117a0:	2800      	cmp	r0, #0
 80117a2:	d03f      	beq.n	8011824 <_vfiprintf_r+0x22c>
 80117a4:	4b29      	ldr	r3, [pc, #164]	; (801184c <_vfiprintf_r+0x254>)
 80117a6:	bb1b      	cbnz	r3, 80117f0 <_vfiprintf_r+0x1f8>
 80117a8:	9b03      	ldr	r3, [sp, #12]
 80117aa:	3307      	adds	r3, #7
 80117ac:	f023 0307 	bic.w	r3, r3, #7
 80117b0:	3308      	adds	r3, #8
 80117b2:	9303      	str	r3, [sp, #12]
 80117b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80117b6:	443b      	add	r3, r7
 80117b8:	9309      	str	r3, [sp, #36]	; 0x24
 80117ba:	e767      	b.n	801168c <_vfiprintf_r+0x94>
 80117bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80117c0:	460c      	mov	r4, r1
 80117c2:	2001      	movs	r0, #1
 80117c4:	e7a5      	b.n	8011712 <_vfiprintf_r+0x11a>
 80117c6:	2300      	movs	r3, #0
 80117c8:	3401      	adds	r4, #1
 80117ca:	9305      	str	r3, [sp, #20]
 80117cc:	4619      	mov	r1, r3
 80117ce:	f04f 0c0a 	mov.w	ip, #10
 80117d2:	4620      	mov	r0, r4
 80117d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80117d8:	3a30      	subs	r2, #48	; 0x30
 80117da:	2a09      	cmp	r2, #9
 80117dc:	d903      	bls.n	80117e6 <_vfiprintf_r+0x1ee>
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d0c5      	beq.n	801176e <_vfiprintf_r+0x176>
 80117e2:	9105      	str	r1, [sp, #20]
 80117e4:	e7c3      	b.n	801176e <_vfiprintf_r+0x176>
 80117e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80117ea:	4604      	mov	r4, r0
 80117ec:	2301      	movs	r3, #1
 80117ee:	e7f0      	b.n	80117d2 <_vfiprintf_r+0x1da>
 80117f0:	ab03      	add	r3, sp, #12
 80117f2:	9300      	str	r3, [sp, #0]
 80117f4:	462a      	mov	r2, r5
 80117f6:	4b16      	ldr	r3, [pc, #88]	; (8011850 <_vfiprintf_r+0x258>)
 80117f8:	a904      	add	r1, sp, #16
 80117fa:	4630      	mov	r0, r6
 80117fc:	f7fb ff26 	bl	800d64c <_printf_float>
 8011800:	4607      	mov	r7, r0
 8011802:	1c78      	adds	r0, r7, #1
 8011804:	d1d6      	bne.n	80117b4 <_vfiprintf_r+0x1bc>
 8011806:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011808:	07d9      	lsls	r1, r3, #31
 801180a:	d405      	bmi.n	8011818 <_vfiprintf_r+0x220>
 801180c:	89ab      	ldrh	r3, [r5, #12]
 801180e:	059a      	lsls	r2, r3, #22
 8011810:	d402      	bmi.n	8011818 <_vfiprintf_r+0x220>
 8011812:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011814:	f7fb fdce 	bl	800d3b4 <__retarget_lock_release_recursive>
 8011818:	89ab      	ldrh	r3, [r5, #12]
 801181a:	065b      	lsls	r3, r3, #25
 801181c:	f53f af12 	bmi.w	8011644 <_vfiprintf_r+0x4c>
 8011820:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011822:	e711      	b.n	8011648 <_vfiprintf_r+0x50>
 8011824:	ab03      	add	r3, sp, #12
 8011826:	9300      	str	r3, [sp, #0]
 8011828:	462a      	mov	r2, r5
 801182a:	4b09      	ldr	r3, [pc, #36]	; (8011850 <_vfiprintf_r+0x258>)
 801182c:	a904      	add	r1, sp, #16
 801182e:	4630      	mov	r0, r6
 8011830:	f7fc f9b0 	bl	800db94 <_printf_i>
 8011834:	e7e4      	b.n	8011800 <_vfiprintf_r+0x208>
 8011836:	bf00      	nop
 8011838:	0801469c 	.word	0x0801469c
 801183c:	080146bc 	.word	0x080146bc
 8011840:	0801467c 	.word	0x0801467c
 8011844:	08014ad4 	.word	0x08014ad4
 8011848:	08014ade 	.word	0x08014ade
 801184c:	0800d64d 	.word	0x0800d64d
 8011850:	080115d5 	.word	0x080115d5
 8011854:	08014ada 	.word	0x08014ada

08011858 <__swbuf_r>:
 8011858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801185a:	460e      	mov	r6, r1
 801185c:	4614      	mov	r4, r2
 801185e:	4605      	mov	r5, r0
 8011860:	b118      	cbz	r0, 801186a <__swbuf_r+0x12>
 8011862:	6983      	ldr	r3, [r0, #24]
 8011864:	b90b      	cbnz	r3, 801186a <__swbuf_r+0x12>
 8011866:	f7fb fce1 	bl	800d22c <__sinit>
 801186a:	4b21      	ldr	r3, [pc, #132]	; (80118f0 <__swbuf_r+0x98>)
 801186c:	429c      	cmp	r4, r3
 801186e:	d12b      	bne.n	80118c8 <__swbuf_r+0x70>
 8011870:	686c      	ldr	r4, [r5, #4]
 8011872:	69a3      	ldr	r3, [r4, #24]
 8011874:	60a3      	str	r3, [r4, #8]
 8011876:	89a3      	ldrh	r3, [r4, #12]
 8011878:	071a      	lsls	r2, r3, #28
 801187a:	d52f      	bpl.n	80118dc <__swbuf_r+0x84>
 801187c:	6923      	ldr	r3, [r4, #16]
 801187e:	b36b      	cbz	r3, 80118dc <__swbuf_r+0x84>
 8011880:	6923      	ldr	r3, [r4, #16]
 8011882:	6820      	ldr	r0, [r4, #0]
 8011884:	1ac0      	subs	r0, r0, r3
 8011886:	6963      	ldr	r3, [r4, #20]
 8011888:	b2f6      	uxtb	r6, r6
 801188a:	4283      	cmp	r3, r0
 801188c:	4637      	mov	r7, r6
 801188e:	dc04      	bgt.n	801189a <__swbuf_r+0x42>
 8011890:	4621      	mov	r1, r4
 8011892:	4628      	mov	r0, r5
 8011894:	f7fe fb68 	bl	800ff68 <_fflush_r>
 8011898:	bb30      	cbnz	r0, 80118e8 <__swbuf_r+0x90>
 801189a:	68a3      	ldr	r3, [r4, #8]
 801189c:	3b01      	subs	r3, #1
 801189e:	60a3      	str	r3, [r4, #8]
 80118a0:	6823      	ldr	r3, [r4, #0]
 80118a2:	1c5a      	adds	r2, r3, #1
 80118a4:	6022      	str	r2, [r4, #0]
 80118a6:	701e      	strb	r6, [r3, #0]
 80118a8:	6963      	ldr	r3, [r4, #20]
 80118aa:	3001      	adds	r0, #1
 80118ac:	4283      	cmp	r3, r0
 80118ae:	d004      	beq.n	80118ba <__swbuf_r+0x62>
 80118b0:	89a3      	ldrh	r3, [r4, #12]
 80118b2:	07db      	lsls	r3, r3, #31
 80118b4:	d506      	bpl.n	80118c4 <__swbuf_r+0x6c>
 80118b6:	2e0a      	cmp	r6, #10
 80118b8:	d104      	bne.n	80118c4 <__swbuf_r+0x6c>
 80118ba:	4621      	mov	r1, r4
 80118bc:	4628      	mov	r0, r5
 80118be:	f7fe fb53 	bl	800ff68 <_fflush_r>
 80118c2:	b988      	cbnz	r0, 80118e8 <__swbuf_r+0x90>
 80118c4:	4638      	mov	r0, r7
 80118c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80118c8:	4b0a      	ldr	r3, [pc, #40]	; (80118f4 <__swbuf_r+0x9c>)
 80118ca:	429c      	cmp	r4, r3
 80118cc:	d101      	bne.n	80118d2 <__swbuf_r+0x7a>
 80118ce:	68ac      	ldr	r4, [r5, #8]
 80118d0:	e7cf      	b.n	8011872 <__swbuf_r+0x1a>
 80118d2:	4b09      	ldr	r3, [pc, #36]	; (80118f8 <__swbuf_r+0xa0>)
 80118d4:	429c      	cmp	r4, r3
 80118d6:	bf08      	it	eq
 80118d8:	68ec      	ldreq	r4, [r5, #12]
 80118da:	e7ca      	b.n	8011872 <__swbuf_r+0x1a>
 80118dc:	4621      	mov	r1, r4
 80118de:	4628      	mov	r0, r5
 80118e0:	f000 f80c 	bl	80118fc <__swsetup_r>
 80118e4:	2800      	cmp	r0, #0
 80118e6:	d0cb      	beq.n	8011880 <__swbuf_r+0x28>
 80118e8:	f04f 37ff 	mov.w	r7, #4294967295
 80118ec:	e7ea      	b.n	80118c4 <__swbuf_r+0x6c>
 80118ee:	bf00      	nop
 80118f0:	0801469c 	.word	0x0801469c
 80118f4:	080146bc 	.word	0x080146bc
 80118f8:	0801467c 	.word	0x0801467c

080118fc <__swsetup_r>:
 80118fc:	4b32      	ldr	r3, [pc, #200]	; (80119c8 <__swsetup_r+0xcc>)
 80118fe:	b570      	push	{r4, r5, r6, lr}
 8011900:	681d      	ldr	r5, [r3, #0]
 8011902:	4606      	mov	r6, r0
 8011904:	460c      	mov	r4, r1
 8011906:	b125      	cbz	r5, 8011912 <__swsetup_r+0x16>
 8011908:	69ab      	ldr	r3, [r5, #24]
 801190a:	b913      	cbnz	r3, 8011912 <__swsetup_r+0x16>
 801190c:	4628      	mov	r0, r5
 801190e:	f7fb fc8d 	bl	800d22c <__sinit>
 8011912:	4b2e      	ldr	r3, [pc, #184]	; (80119cc <__swsetup_r+0xd0>)
 8011914:	429c      	cmp	r4, r3
 8011916:	d10f      	bne.n	8011938 <__swsetup_r+0x3c>
 8011918:	686c      	ldr	r4, [r5, #4]
 801191a:	89a3      	ldrh	r3, [r4, #12]
 801191c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011920:	0719      	lsls	r1, r3, #28
 8011922:	d42c      	bmi.n	801197e <__swsetup_r+0x82>
 8011924:	06dd      	lsls	r5, r3, #27
 8011926:	d411      	bmi.n	801194c <__swsetup_r+0x50>
 8011928:	2309      	movs	r3, #9
 801192a:	6033      	str	r3, [r6, #0]
 801192c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011930:	81a3      	strh	r3, [r4, #12]
 8011932:	f04f 30ff 	mov.w	r0, #4294967295
 8011936:	e03e      	b.n	80119b6 <__swsetup_r+0xba>
 8011938:	4b25      	ldr	r3, [pc, #148]	; (80119d0 <__swsetup_r+0xd4>)
 801193a:	429c      	cmp	r4, r3
 801193c:	d101      	bne.n	8011942 <__swsetup_r+0x46>
 801193e:	68ac      	ldr	r4, [r5, #8]
 8011940:	e7eb      	b.n	801191a <__swsetup_r+0x1e>
 8011942:	4b24      	ldr	r3, [pc, #144]	; (80119d4 <__swsetup_r+0xd8>)
 8011944:	429c      	cmp	r4, r3
 8011946:	bf08      	it	eq
 8011948:	68ec      	ldreq	r4, [r5, #12]
 801194a:	e7e6      	b.n	801191a <__swsetup_r+0x1e>
 801194c:	0758      	lsls	r0, r3, #29
 801194e:	d512      	bpl.n	8011976 <__swsetup_r+0x7a>
 8011950:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011952:	b141      	cbz	r1, 8011966 <__swsetup_r+0x6a>
 8011954:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011958:	4299      	cmp	r1, r3
 801195a:	d002      	beq.n	8011962 <__swsetup_r+0x66>
 801195c:	4630      	mov	r0, r6
 801195e:	f7ff fbc3 	bl	80110e8 <_free_r>
 8011962:	2300      	movs	r3, #0
 8011964:	6363      	str	r3, [r4, #52]	; 0x34
 8011966:	89a3      	ldrh	r3, [r4, #12]
 8011968:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801196c:	81a3      	strh	r3, [r4, #12]
 801196e:	2300      	movs	r3, #0
 8011970:	6063      	str	r3, [r4, #4]
 8011972:	6923      	ldr	r3, [r4, #16]
 8011974:	6023      	str	r3, [r4, #0]
 8011976:	89a3      	ldrh	r3, [r4, #12]
 8011978:	f043 0308 	orr.w	r3, r3, #8
 801197c:	81a3      	strh	r3, [r4, #12]
 801197e:	6923      	ldr	r3, [r4, #16]
 8011980:	b94b      	cbnz	r3, 8011996 <__swsetup_r+0x9a>
 8011982:	89a3      	ldrh	r3, [r4, #12]
 8011984:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011988:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801198c:	d003      	beq.n	8011996 <__swsetup_r+0x9a>
 801198e:	4621      	mov	r1, r4
 8011990:	4630      	mov	r0, r6
 8011992:	f000 f84d 	bl	8011a30 <__smakebuf_r>
 8011996:	89a0      	ldrh	r0, [r4, #12]
 8011998:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801199c:	f010 0301 	ands.w	r3, r0, #1
 80119a0:	d00a      	beq.n	80119b8 <__swsetup_r+0xbc>
 80119a2:	2300      	movs	r3, #0
 80119a4:	60a3      	str	r3, [r4, #8]
 80119a6:	6963      	ldr	r3, [r4, #20]
 80119a8:	425b      	negs	r3, r3
 80119aa:	61a3      	str	r3, [r4, #24]
 80119ac:	6923      	ldr	r3, [r4, #16]
 80119ae:	b943      	cbnz	r3, 80119c2 <__swsetup_r+0xc6>
 80119b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80119b4:	d1ba      	bne.n	801192c <__swsetup_r+0x30>
 80119b6:	bd70      	pop	{r4, r5, r6, pc}
 80119b8:	0781      	lsls	r1, r0, #30
 80119ba:	bf58      	it	pl
 80119bc:	6963      	ldrpl	r3, [r4, #20]
 80119be:	60a3      	str	r3, [r4, #8]
 80119c0:	e7f4      	b.n	80119ac <__swsetup_r+0xb0>
 80119c2:	2000      	movs	r0, #0
 80119c4:	e7f7      	b.n	80119b6 <__swsetup_r+0xba>
 80119c6:	bf00      	nop
 80119c8:	20000038 	.word	0x20000038
 80119cc:	0801469c 	.word	0x0801469c
 80119d0:	080146bc 	.word	0x080146bc
 80119d4:	0801467c 	.word	0x0801467c

080119d8 <abort>:
 80119d8:	b508      	push	{r3, lr}
 80119da:	2006      	movs	r0, #6
 80119dc:	f000 f898 	bl	8011b10 <raise>
 80119e0:	2001      	movs	r0, #1
 80119e2:	f7f0 fb61 	bl	80020a8 <_exit>

080119e6 <__swhatbuf_r>:
 80119e6:	b570      	push	{r4, r5, r6, lr}
 80119e8:	460e      	mov	r6, r1
 80119ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119ee:	2900      	cmp	r1, #0
 80119f0:	b096      	sub	sp, #88	; 0x58
 80119f2:	4614      	mov	r4, r2
 80119f4:	461d      	mov	r5, r3
 80119f6:	da08      	bge.n	8011a0a <__swhatbuf_r+0x24>
 80119f8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80119fc:	2200      	movs	r2, #0
 80119fe:	602a      	str	r2, [r5, #0]
 8011a00:	061a      	lsls	r2, r3, #24
 8011a02:	d410      	bmi.n	8011a26 <__swhatbuf_r+0x40>
 8011a04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a08:	e00e      	b.n	8011a28 <__swhatbuf_r+0x42>
 8011a0a:	466a      	mov	r2, sp
 8011a0c:	f000 f89c 	bl	8011b48 <_fstat_r>
 8011a10:	2800      	cmp	r0, #0
 8011a12:	dbf1      	blt.n	80119f8 <__swhatbuf_r+0x12>
 8011a14:	9a01      	ldr	r2, [sp, #4]
 8011a16:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011a1a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011a1e:	425a      	negs	r2, r3
 8011a20:	415a      	adcs	r2, r3
 8011a22:	602a      	str	r2, [r5, #0]
 8011a24:	e7ee      	b.n	8011a04 <__swhatbuf_r+0x1e>
 8011a26:	2340      	movs	r3, #64	; 0x40
 8011a28:	2000      	movs	r0, #0
 8011a2a:	6023      	str	r3, [r4, #0]
 8011a2c:	b016      	add	sp, #88	; 0x58
 8011a2e:	bd70      	pop	{r4, r5, r6, pc}

08011a30 <__smakebuf_r>:
 8011a30:	898b      	ldrh	r3, [r1, #12]
 8011a32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011a34:	079d      	lsls	r5, r3, #30
 8011a36:	4606      	mov	r6, r0
 8011a38:	460c      	mov	r4, r1
 8011a3a:	d507      	bpl.n	8011a4c <__smakebuf_r+0x1c>
 8011a3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011a40:	6023      	str	r3, [r4, #0]
 8011a42:	6123      	str	r3, [r4, #16]
 8011a44:	2301      	movs	r3, #1
 8011a46:	6163      	str	r3, [r4, #20]
 8011a48:	b002      	add	sp, #8
 8011a4a:	bd70      	pop	{r4, r5, r6, pc}
 8011a4c:	ab01      	add	r3, sp, #4
 8011a4e:	466a      	mov	r2, sp
 8011a50:	f7ff ffc9 	bl	80119e6 <__swhatbuf_r>
 8011a54:	9900      	ldr	r1, [sp, #0]
 8011a56:	4605      	mov	r5, r0
 8011a58:	4630      	mov	r0, r6
 8011a5a:	f7fb fce3 	bl	800d424 <_malloc_r>
 8011a5e:	b948      	cbnz	r0, 8011a74 <__smakebuf_r+0x44>
 8011a60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a64:	059a      	lsls	r2, r3, #22
 8011a66:	d4ef      	bmi.n	8011a48 <__smakebuf_r+0x18>
 8011a68:	f023 0303 	bic.w	r3, r3, #3
 8011a6c:	f043 0302 	orr.w	r3, r3, #2
 8011a70:	81a3      	strh	r3, [r4, #12]
 8011a72:	e7e3      	b.n	8011a3c <__smakebuf_r+0xc>
 8011a74:	4b0d      	ldr	r3, [pc, #52]	; (8011aac <__smakebuf_r+0x7c>)
 8011a76:	62b3      	str	r3, [r6, #40]	; 0x28
 8011a78:	89a3      	ldrh	r3, [r4, #12]
 8011a7a:	6020      	str	r0, [r4, #0]
 8011a7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a80:	81a3      	strh	r3, [r4, #12]
 8011a82:	9b00      	ldr	r3, [sp, #0]
 8011a84:	6163      	str	r3, [r4, #20]
 8011a86:	9b01      	ldr	r3, [sp, #4]
 8011a88:	6120      	str	r0, [r4, #16]
 8011a8a:	b15b      	cbz	r3, 8011aa4 <__smakebuf_r+0x74>
 8011a8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011a90:	4630      	mov	r0, r6
 8011a92:	f000 f86b 	bl	8011b6c <_isatty_r>
 8011a96:	b128      	cbz	r0, 8011aa4 <__smakebuf_r+0x74>
 8011a98:	89a3      	ldrh	r3, [r4, #12]
 8011a9a:	f023 0303 	bic.w	r3, r3, #3
 8011a9e:	f043 0301 	orr.w	r3, r3, #1
 8011aa2:	81a3      	strh	r3, [r4, #12]
 8011aa4:	89a0      	ldrh	r0, [r4, #12]
 8011aa6:	4305      	orrs	r5, r0
 8011aa8:	81a5      	strh	r5, [r4, #12]
 8011aaa:	e7cd      	b.n	8011a48 <__smakebuf_r+0x18>
 8011aac:	0800d1c5 	.word	0x0800d1c5

08011ab0 <_malloc_usable_size_r>:
 8011ab0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011ab4:	1f18      	subs	r0, r3, #4
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	bfbc      	itt	lt
 8011aba:	580b      	ldrlt	r3, [r1, r0]
 8011abc:	18c0      	addlt	r0, r0, r3
 8011abe:	4770      	bx	lr

08011ac0 <_raise_r>:
 8011ac0:	291f      	cmp	r1, #31
 8011ac2:	b538      	push	{r3, r4, r5, lr}
 8011ac4:	4604      	mov	r4, r0
 8011ac6:	460d      	mov	r5, r1
 8011ac8:	d904      	bls.n	8011ad4 <_raise_r+0x14>
 8011aca:	2316      	movs	r3, #22
 8011acc:	6003      	str	r3, [r0, #0]
 8011ace:	f04f 30ff 	mov.w	r0, #4294967295
 8011ad2:	bd38      	pop	{r3, r4, r5, pc}
 8011ad4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011ad6:	b112      	cbz	r2, 8011ade <_raise_r+0x1e>
 8011ad8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011adc:	b94b      	cbnz	r3, 8011af2 <_raise_r+0x32>
 8011ade:	4620      	mov	r0, r4
 8011ae0:	f000 f830 	bl	8011b44 <_getpid_r>
 8011ae4:	462a      	mov	r2, r5
 8011ae6:	4601      	mov	r1, r0
 8011ae8:	4620      	mov	r0, r4
 8011aea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011aee:	f000 b817 	b.w	8011b20 <_kill_r>
 8011af2:	2b01      	cmp	r3, #1
 8011af4:	d00a      	beq.n	8011b0c <_raise_r+0x4c>
 8011af6:	1c59      	adds	r1, r3, #1
 8011af8:	d103      	bne.n	8011b02 <_raise_r+0x42>
 8011afa:	2316      	movs	r3, #22
 8011afc:	6003      	str	r3, [r0, #0]
 8011afe:	2001      	movs	r0, #1
 8011b00:	e7e7      	b.n	8011ad2 <_raise_r+0x12>
 8011b02:	2400      	movs	r4, #0
 8011b04:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011b08:	4628      	mov	r0, r5
 8011b0a:	4798      	blx	r3
 8011b0c:	2000      	movs	r0, #0
 8011b0e:	e7e0      	b.n	8011ad2 <_raise_r+0x12>

08011b10 <raise>:
 8011b10:	4b02      	ldr	r3, [pc, #8]	; (8011b1c <raise+0xc>)
 8011b12:	4601      	mov	r1, r0
 8011b14:	6818      	ldr	r0, [r3, #0]
 8011b16:	f7ff bfd3 	b.w	8011ac0 <_raise_r>
 8011b1a:	bf00      	nop
 8011b1c:	20000038 	.word	0x20000038

08011b20 <_kill_r>:
 8011b20:	b538      	push	{r3, r4, r5, lr}
 8011b22:	4d07      	ldr	r5, [pc, #28]	; (8011b40 <_kill_r+0x20>)
 8011b24:	2300      	movs	r3, #0
 8011b26:	4604      	mov	r4, r0
 8011b28:	4608      	mov	r0, r1
 8011b2a:	4611      	mov	r1, r2
 8011b2c:	602b      	str	r3, [r5, #0]
 8011b2e:	f7f0 faab 	bl	8002088 <_kill>
 8011b32:	1c43      	adds	r3, r0, #1
 8011b34:	d102      	bne.n	8011b3c <_kill_r+0x1c>
 8011b36:	682b      	ldr	r3, [r5, #0]
 8011b38:	b103      	cbz	r3, 8011b3c <_kill_r+0x1c>
 8011b3a:	6023      	str	r3, [r4, #0]
 8011b3c:	bd38      	pop	{r3, r4, r5, pc}
 8011b3e:	bf00      	nop
 8011b40:	20004e54 	.word	0x20004e54

08011b44 <_getpid_r>:
 8011b44:	f7f0 ba98 	b.w	8002078 <_getpid>

08011b48 <_fstat_r>:
 8011b48:	b538      	push	{r3, r4, r5, lr}
 8011b4a:	4d07      	ldr	r5, [pc, #28]	; (8011b68 <_fstat_r+0x20>)
 8011b4c:	2300      	movs	r3, #0
 8011b4e:	4604      	mov	r4, r0
 8011b50:	4608      	mov	r0, r1
 8011b52:	4611      	mov	r1, r2
 8011b54:	602b      	str	r3, [r5, #0]
 8011b56:	f7f0 faf6 	bl	8002146 <_fstat>
 8011b5a:	1c43      	adds	r3, r0, #1
 8011b5c:	d102      	bne.n	8011b64 <_fstat_r+0x1c>
 8011b5e:	682b      	ldr	r3, [r5, #0]
 8011b60:	b103      	cbz	r3, 8011b64 <_fstat_r+0x1c>
 8011b62:	6023      	str	r3, [r4, #0]
 8011b64:	bd38      	pop	{r3, r4, r5, pc}
 8011b66:	bf00      	nop
 8011b68:	20004e54 	.word	0x20004e54

08011b6c <_isatty_r>:
 8011b6c:	b538      	push	{r3, r4, r5, lr}
 8011b6e:	4d06      	ldr	r5, [pc, #24]	; (8011b88 <_isatty_r+0x1c>)
 8011b70:	2300      	movs	r3, #0
 8011b72:	4604      	mov	r4, r0
 8011b74:	4608      	mov	r0, r1
 8011b76:	602b      	str	r3, [r5, #0]
 8011b78:	f7f0 faf5 	bl	8002166 <_isatty>
 8011b7c:	1c43      	adds	r3, r0, #1
 8011b7e:	d102      	bne.n	8011b86 <_isatty_r+0x1a>
 8011b80:	682b      	ldr	r3, [r5, #0]
 8011b82:	b103      	cbz	r3, 8011b86 <_isatty_r+0x1a>
 8011b84:	6023      	str	r3, [r4, #0]
 8011b86:	bd38      	pop	{r3, r4, r5, pc}
 8011b88:	20004e54 	.word	0x20004e54

08011b8c <pow>:
 8011b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b8e:	ed2d 8b02 	vpush	{d8}
 8011b92:	eeb0 8a40 	vmov.f32	s16, s0
 8011b96:	eef0 8a60 	vmov.f32	s17, s1
 8011b9a:	ec55 4b11 	vmov	r4, r5, d1
 8011b9e:	f000 f867 	bl	8011c70 <__ieee754_pow>
 8011ba2:	4622      	mov	r2, r4
 8011ba4:	462b      	mov	r3, r5
 8011ba6:	4620      	mov	r0, r4
 8011ba8:	4629      	mov	r1, r5
 8011baa:	ec57 6b10 	vmov	r6, r7, d0
 8011bae:	f7ee ffc5 	bl	8000b3c <__aeabi_dcmpun>
 8011bb2:	2800      	cmp	r0, #0
 8011bb4:	d13b      	bne.n	8011c2e <pow+0xa2>
 8011bb6:	ec51 0b18 	vmov	r0, r1, d8
 8011bba:	2200      	movs	r2, #0
 8011bbc:	2300      	movs	r3, #0
 8011bbe:	f7ee ff8b 	bl	8000ad8 <__aeabi_dcmpeq>
 8011bc2:	b1b8      	cbz	r0, 8011bf4 <pow+0x68>
 8011bc4:	2200      	movs	r2, #0
 8011bc6:	2300      	movs	r3, #0
 8011bc8:	4620      	mov	r0, r4
 8011bca:	4629      	mov	r1, r5
 8011bcc:	f7ee ff84 	bl	8000ad8 <__aeabi_dcmpeq>
 8011bd0:	2800      	cmp	r0, #0
 8011bd2:	d146      	bne.n	8011c62 <pow+0xd6>
 8011bd4:	ec45 4b10 	vmov	d0, r4, r5
 8011bd8:	f000 fe63 	bl	80128a2 <finite>
 8011bdc:	b338      	cbz	r0, 8011c2e <pow+0xa2>
 8011bde:	2200      	movs	r2, #0
 8011be0:	2300      	movs	r3, #0
 8011be2:	4620      	mov	r0, r4
 8011be4:	4629      	mov	r1, r5
 8011be6:	f7ee ff81 	bl	8000aec <__aeabi_dcmplt>
 8011bea:	b300      	cbz	r0, 8011c2e <pow+0xa2>
 8011bec:	f7fb fac0 	bl	800d170 <__errno>
 8011bf0:	2322      	movs	r3, #34	; 0x22
 8011bf2:	e01b      	b.n	8011c2c <pow+0xa0>
 8011bf4:	ec47 6b10 	vmov	d0, r6, r7
 8011bf8:	f000 fe53 	bl	80128a2 <finite>
 8011bfc:	b9e0      	cbnz	r0, 8011c38 <pow+0xac>
 8011bfe:	eeb0 0a48 	vmov.f32	s0, s16
 8011c02:	eef0 0a68 	vmov.f32	s1, s17
 8011c06:	f000 fe4c 	bl	80128a2 <finite>
 8011c0a:	b1a8      	cbz	r0, 8011c38 <pow+0xac>
 8011c0c:	ec45 4b10 	vmov	d0, r4, r5
 8011c10:	f000 fe47 	bl	80128a2 <finite>
 8011c14:	b180      	cbz	r0, 8011c38 <pow+0xac>
 8011c16:	4632      	mov	r2, r6
 8011c18:	463b      	mov	r3, r7
 8011c1a:	4630      	mov	r0, r6
 8011c1c:	4639      	mov	r1, r7
 8011c1e:	f7ee ff8d 	bl	8000b3c <__aeabi_dcmpun>
 8011c22:	2800      	cmp	r0, #0
 8011c24:	d0e2      	beq.n	8011bec <pow+0x60>
 8011c26:	f7fb faa3 	bl	800d170 <__errno>
 8011c2a:	2321      	movs	r3, #33	; 0x21
 8011c2c:	6003      	str	r3, [r0, #0]
 8011c2e:	ecbd 8b02 	vpop	{d8}
 8011c32:	ec47 6b10 	vmov	d0, r6, r7
 8011c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011c38:	2200      	movs	r2, #0
 8011c3a:	2300      	movs	r3, #0
 8011c3c:	4630      	mov	r0, r6
 8011c3e:	4639      	mov	r1, r7
 8011c40:	f7ee ff4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8011c44:	2800      	cmp	r0, #0
 8011c46:	d0f2      	beq.n	8011c2e <pow+0xa2>
 8011c48:	eeb0 0a48 	vmov.f32	s0, s16
 8011c4c:	eef0 0a68 	vmov.f32	s1, s17
 8011c50:	f000 fe27 	bl	80128a2 <finite>
 8011c54:	2800      	cmp	r0, #0
 8011c56:	d0ea      	beq.n	8011c2e <pow+0xa2>
 8011c58:	ec45 4b10 	vmov	d0, r4, r5
 8011c5c:	f000 fe21 	bl	80128a2 <finite>
 8011c60:	e7c3      	b.n	8011bea <pow+0x5e>
 8011c62:	4f01      	ldr	r7, [pc, #4]	; (8011c68 <pow+0xdc>)
 8011c64:	2600      	movs	r6, #0
 8011c66:	e7e2      	b.n	8011c2e <pow+0xa2>
 8011c68:	3ff00000 	.word	0x3ff00000
 8011c6c:	00000000 	.word	0x00000000

08011c70 <__ieee754_pow>:
 8011c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c74:	ed2d 8b06 	vpush	{d8-d10}
 8011c78:	b089      	sub	sp, #36	; 0x24
 8011c7a:	ed8d 1b00 	vstr	d1, [sp]
 8011c7e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8011c82:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8011c86:	ea58 0102 	orrs.w	r1, r8, r2
 8011c8a:	ec57 6b10 	vmov	r6, r7, d0
 8011c8e:	d115      	bne.n	8011cbc <__ieee754_pow+0x4c>
 8011c90:	19b3      	adds	r3, r6, r6
 8011c92:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8011c96:	4152      	adcs	r2, r2
 8011c98:	4299      	cmp	r1, r3
 8011c9a:	4b89      	ldr	r3, [pc, #548]	; (8011ec0 <__ieee754_pow+0x250>)
 8011c9c:	4193      	sbcs	r3, r2
 8011c9e:	f080 84d2 	bcs.w	8012646 <__ieee754_pow+0x9d6>
 8011ca2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011ca6:	4630      	mov	r0, r6
 8011ca8:	4639      	mov	r1, r7
 8011caa:	f7ee faf7 	bl	800029c <__adddf3>
 8011cae:	ec41 0b10 	vmov	d0, r0, r1
 8011cb2:	b009      	add	sp, #36	; 0x24
 8011cb4:	ecbd 8b06 	vpop	{d8-d10}
 8011cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cbc:	4b81      	ldr	r3, [pc, #516]	; (8011ec4 <__ieee754_pow+0x254>)
 8011cbe:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8011cc2:	429c      	cmp	r4, r3
 8011cc4:	ee10 aa10 	vmov	sl, s0
 8011cc8:	463d      	mov	r5, r7
 8011cca:	dc06      	bgt.n	8011cda <__ieee754_pow+0x6a>
 8011ccc:	d101      	bne.n	8011cd2 <__ieee754_pow+0x62>
 8011cce:	2e00      	cmp	r6, #0
 8011cd0:	d1e7      	bne.n	8011ca2 <__ieee754_pow+0x32>
 8011cd2:	4598      	cmp	r8, r3
 8011cd4:	dc01      	bgt.n	8011cda <__ieee754_pow+0x6a>
 8011cd6:	d10f      	bne.n	8011cf8 <__ieee754_pow+0x88>
 8011cd8:	b172      	cbz	r2, 8011cf8 <__ieee754_pow+0x88>
 8011cda:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8011cde:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8011ce2:	ea55 050a 	orrs.w	r5, r5, sl
 8011ce6:	d1dc      	bne.n	8011ca2 <__ieee754_pow+0x32>
 8011ce8:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011cec:	18db      	adds	r3, r3, r3
 8011cee:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8011cf2:	4152      	adcs	r2, r2
 8011cf4:	429d      	cmp	r5, r3
 8011cf6:	e7d0      	b.n	8011c9a <__ieee754_pow+0x2a>
 8011cf8:	2d00      	cmp	r5, #0
 8011cfa:	da3b      	bge.n	8011d74 <__ieee754_pow+0x104>
 8011cfc:	4b72      	ldr	r3, [pc, #456]	; (8011ec8 <__ieee754_pow+0x258>)
 8011cfe:	4598      	cmp	r8, r3
 8011d00:	dc51      	bgt.n	8011da6 <__ieee754_pow+0x136>
 8011d02:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8011d06:	4598      	cmp	r8, r3
 8011d08:	f340 84ac 	ble.w	8012664 <__ieee754_pow+0x9f4>
 8011d0c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8011d10:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011d14:	2b14      	cmp	r3, #20
 8011d16:	dd0f      	ble.n	8011d38 <__ieee754_pow+0xc8>
 8011d18:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8011d1c:	fa22 f103 	lsr.w	r1, r2, r3
 8011d20:	fa01 f303 	lsl.w	r3, r1, r3
 8011d24:	4293      	cmp	r3, r2
 8011d26:	f040 849d 	bne.w	8012664 <__ieee754_pow+0x9f4>
 8011d2a:	f001 0101 	and.w	r1, r1, #1
 8011d2e:	f1c1 0302 	rsb	r3, r1, #2
 8011d32:	9304      	str	r3, [sp, #16]
 8011d34:	b182      	cbz	r2, 8011d58 <__ieee754_pow+0xe8>
 8011d36:	e05f      	b.n	8011df8 <__ieee754_pow+0x188>
 8011d38:	2a00      	cmp	r2, #0
 8011d3a:	d15b      	bne.n	8011df4 <__ieee754_pow+0x184>
 8011d3c:	f1c3 0314 	rsb	r3, r3, #20
 8011d40:	fa48 f103 	asr.w	r1, r8, r3
 8011d44:	fa01 f303 	lsl.w	r3, r1, r3
 8011d48:	4543      	cmp	r3, r8
 8011d4a:	f040 8488 	bne.w	801265e <__ieee754_pow+0x9ee>
 8011d4e:	f001 0101 	and.w	r1, r1, #1
 8011d52:	f1c1 0302 	rsb	r3, r1, #2
 8011d56:	9304      	str	r3, [sp, #16]
 8011d58:	4b5c      	ldr	r3, [pc, #368]	; (8011ecc <__ieee754_pow+0x25c>)
 8011d5a:	4598      	cmp	r8, r3
 8011d5c:	d132      	bne.n	8011dc4 <__ieee754_pow+0x154>
 8011d5e:	f1b9 0f00 	cmp.w	r9, #0
 8011d62:	f280 8478 	bge.w	8012656 <__ieee754_pow+0x9e6>
 8011d66:	4959      	ldr	r1, [pc, #356]	; (8011ecc <__ieee754_pow+0x25c>)
 8011d68:	4632      	mov	r2, r6
 8011d6a:	463b      	mov	r3, r7
 8011d6c:	2000      	movs	r0, #0
 8011d6e:	f7ee fd75 	bl	800085c <__aeabi_ddiv>
 8011d72:	e79c      	b.n	8011cae <__ieee754_pow+0x3e>
 8011d74:	2300      	movs	r3, #0
 8011d76:	9304      	str	r3, [sp, #16]
 8011d78:	2a00      	cmp	r2, #0
 8011d7a:	d13d      	bne.n	8011df8 <__ieee754_pow+0x188>
 8011d7c:	4b51      	ldr	r3, [pc, #324]	; (8011ec4 <__ieee754_pow+0x254>)
 8011d7e:	4598      	cmp	r8, r3
 8011d80:	d1ea      	bne.n	8011d58 <__ieee754_pow+0xe8>
 8011d82:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8011d86:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8011d8a:	ea53 030a 	orrs.w	r3, r3, sl
 8011d8e:	f000 845a 	beq.w	8012646 <__ieee754_pow+0x9d6>
 8011d92:	4b4f      	ldr	r3, [pc, #316]	; (8011ed0 <__ieee754_pow+0x260>)
 8011d94:	429c      	cmp	r4, r3
 8011d96:	dd08      	ble.n	8011daa <__ieee754_pow+0x13a>
 8011d98:	f1b9 0f00 	cmp.w	r9, #0
 8011d9c:	f2c0 8457 	blt.w	801264e <__ieee754_pow+0x9de>
 8011da0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011da4:	e783      	b.n	8011cae <__ieee754_pow+0x3e>
 8011da6:	2302      	movs	r3, #2
 8011da8:	e7e5      	b.n	8011d76 <__ieee754_pow+0x106>
 8011daa:	f1b9 0f00 	cmp.w	r9, #0
 8011dae:	f04f 0000 	mov.w	r0, #0
 8011db2:	f04f 0100 	mov.w	r1, #0
 8011db6:	f6bf af7a 	bge.w	8011cae <__ieee754_pow+0x3e>
 8011dba:	e9dd 0300 	ldrd	r0, r3, [sp]
 8011dbe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011dc2:	e774      	b.n	8011cae <__ieee754_pow+0x3e>
 8011dc4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8011dc8:	d106      	bne.n	8011dd8 <__ieee754_pow+0x168>
 8011dca:	4632      	mov	r2, r6
 8011dcc:	463b      	mov	r3, r7
 8011dce:	4630      	mov	r0, r6
 8011dd0:	4639      	mov	r1, r7
 8011dd2:	f7ee fc19 	bl	8000608 <__aeabi_dmul>
 8011dd6:	e76a      	b.n	8011cae <__ieee754_pow+0x3e>
 8011dd8:	4b3e      	ldr	r3, [pc, #248]	; (8011ed4 <__ieee754_pow+0x264>)
 8011dda:	4599      	cmp	r9, r3
 8011ddc:	d10c      	bne.n	8011df8 <__ieee754_pow+0x188>
 8011dde:	2d00      	cmp	r5, #0
 8011de0:	db0a      	blt.n	8011df8 <__ieee754_pow+0x188>
 8011de2:	ec47 6b10 	vmov	d0, r6, r7
 8011de6:	b009      	add	sp, #36	; 0x24
 8011de8:	ecbd 8b06 	vpop	{d8-d10}
 8011dec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011df0:	f000 bc6c 	b.w	80126cc <__ieee754_sqrt>
 8011df4:	2300      	movs	r3, #0
 8011df6:	9304      	str	r3, [sp, #16]
 8011df8:	ec47 6b10 	vmov	d0, r6, r7
 8011dfc:	f000 fd48 	bl	8012890 <fabs>
 8011e00:	ec51 0b10 	vmov	r0, r1, d0
 8011e04:	f1ba 0f00 	cmp.w	sl, #0
 8011e08:	d129      	bne.n	8011e5e <__ieee754_pow+0x1ee>
 8011e0a:	b124      	cbz	r4, 8011e16 <__ieee754_pow+0x1a6>
 8011e0c:	4b2f      	ldr	r3, [pc, #188]	; (8011ecc <__ieee754_pow+0x25c>)
 8011e0e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8011e12:	429a      	cmp	r2, r3
 8011e14:	d123      	bne.n	8011e5e <__ieee754_pow+0x1ee>
 8011e16:	f1b9 0f00 	cmp.w	r9, #0
 8011e1a:	da05      	bge.n	8011e28 <__ieee754_pow+0x1b8>
 8011e1c:	4602      	mov	r2, r0
 8011e1e:	460b      	mov	r3, r1
 8011e20:	2000      	movs	r0, #0
 8011e22:	492a      	ldr	r1, [pc, #168]	; (8011ecc <__ieee754_pow+0x25c>)
 8011e24:	f7ee fd1a 	bl	800085c <__aeabi_ddiv>
 8011e28:	2d00      	cmp	r5, #0
 8011e2a:	f6bf af40 	bge.w	8011cae <__ieee754_pow+0x3e>
 8011e2e:	9b04      	ldr	r3, [sp, #16]
 8011e30:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011e34:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011e38:	4323      	orrs	r3, r4
 8011e3a:	d108      	bne.n	8011e4e <__ieee754_pow+0x1de>
 8011e3c:	4602      	mov	r2, r0
 8011e3e:	460b      	mov	r3, r1
 8011e40:	4610      	mov	r0, r2
 8011e42:	4619      	mov	r1, r3
 8011e44:	f7ee fa28 	bl	8000298 <__aeabi_dsub>
 8011e48:	4602      	mov	r2, r0
 8011e4a:	460b      	mov	r3, r1
 8011e4c:	e78f      	b.n	8011d6e <__ieee754_pow+0xfe>
 8011e4e:	9b04      	ldr	r3, [sp, #16]
 8011e50:	2b01      	cmp	r3, #1
 8011e52:	f47f af2c 	bne.w	8011cae <__ieee754_pow+0x3e>
 8011e56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011e5a:	4619      	mov	r1, r3
 8011e5c:	e727      	b.n	8011cae <__ieee754_pow+0x3e>
 8011e5e:	0feb      	lsrs	r3, r5, #31
 8011e60:	3b01      	subs	r3, #1
 8011e62:	9306      	str	r3, [sp, #24]
 8011e64:	9a06      	ldr	r2, [sp, #24]
 8011e66:	9b04      	ldr	r3, [sp, #16]
 8011e68:	4313      	orrs	r3, r2
 8011e6a:	d102      	bne.n	8011e72 <__ieee754_pow+0x202>
 8011e6c:	4632      	mov	r2, r6
 8011e6e:	463b      	mov	r3, r7
 8011e70:	e7e6      	b.n	8011e40 <__ieee754_pow+0x1d0>
 8011e72:	4b19      	ldr	r3, [pc, #100]	; (8011ed8 <__ieee754_pow+0x268>)
 8011e74:	4598      	cmp	r8, r3
 8011e76:	f340 80fb 	ble.w	8012070 <__ieee754_pow+0x400>
 8011e7a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8011e7e:	4598      	cmp	r8, r3
 8011e80:	4b13      	ldr	r3, [pc, #76]	; (8011ed0 <__ieee754_pow+0x260>)
 8011e82:	dd0c      	ble.n	8011e9e <__ieee754_pow+0x22e>
 8011e84:	429c      	cmp	r4, r3
 8011e86:	dc0f      	bgt.n	8011ea8 <__ieee754_pow+0x238>
 8011e88:	f1b9 0f00 	cmp.w	r9, #0
 8011e8c:	da0f      	bge.n	8011eae <__ieee754_pow+0x23e>
 8011e8e:	2000      	movs	r0, #0
 8011e90:	b009      	add	sp, #36	; 0x24
 8011e92:	ecbd 8b06 	vpop	{d8-d10}
 8011e96:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e9a:	f000 bcf0 	b.w	801287e <__math_oflow>
 8011e9e:	429c      	cmp	r4, r3
 8011ea0:	dbf2      	blt.n	8011e88 <__ieee754_pow+0x218>
 8011ea2:	4b0a      	ldr	r3, [pc, #40]	; (8011ecc <__ieee754_pow+0x25c>)
 8011ea4:	429c      	cmp	r4, r3
 8011ea6:	dd19      	ble.n	8011edc <__ieee754_pow+0x26c>
 8011ea8:	f1b9 0f00 	cmp.w	r9, #0
 8011eac:	dcef      	bgt.n	8011e8e <__ieee754_pow+0x21e>
 8011eae:	2000      	movs	r0, #0
 8011eb0:	b009      	add	sp, #36	; 0x24
 8011eb2:	ecbd 8b06 	vpop	{d8-d10}
 8011eb6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011eba:	f000 bcd7 	b.w	801286c <__math_uflow>
 8011ebe:	bf00      	nop
 8011ec0:	fff00000 	.word	0xfff00000
 8011ec4:	7ff00000 	.word	0x7ff00000
 8011ec8:	433fffff 	.word	0x433fffff
 8011ecc:	3ff00000 	.word	0x3ff00000
 8011ed0:	3fefffff 	.word	0x3fefffff
 8011ed4:	3fe00000 	.word	0x3fe00000
 8011ed8:	41e00000 	.word	0x41e00000
 8011edc:	4b60      	ldr	r3, [pc, #384]	; (8012060 <__ieee754_pow+0x3f0>)
 8011ede:	2200      	movs	r2, #0
 8011ee0:	f7ee f9da 	bl	8000298 <__aeabi_dsub>
 8011ee4:	a354      	add	r3, pc, #336	; (adr r3, 8012038 <__ieee754_pow+0x3c8>)
 8011ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eea:	4604      	mov	r4, r0
 8011eec:	460d      	mov	r5, r1
 8011eee:	f7ee fb8b 	bl	8000608 <__aeabi_dmul>
 8011ef2:	a353      	add	r3, pc, #332	; (adr r3, 8012040 <__ieee754_pow+0x3d0>)
 8011ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ef8:	4606      	mov	r6, r0
 8011efa:	460f      	mov	r7, r1
 8011efc:	4620      	mov	r0, r4
 8011efe:	4629      	mov	r1, r5
 8011f00:	f7ee fb82 	bl	8000608 <__aeabi_dmul>
 8011f04:	4b57      	ldr	r3, [pc, #348]	; (8012064 <__ieee754_pow+0x3f4>)
 8011f06:	4682      	mov	sl, r0
 8011f08:	468b      	mov	fp, r1
 8011f0a:	2200      	movs	r2, #0
 8011f0c:	4620      	mov	r0, r4
 8011f0e:	4629      	mov	r1, r5
 8011f10:	f7ee fb7a 	bl	8000608 <__aeabi_dmul>
 8011f14:	4602      	mov	r2, r0
 8011f16:	460b      	mov	r3, r1
 8011f18:	a14b      	add	r1, pc, #300	; (adr r1, 8012048 <__ieee754_pow+0x3d8>)
 8011f1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011f1e:	f7ee f9bb 	bl	8000298 <__aeabi_dsub>
 8011f22:	4622      	mov	r2, r4
 8011f24:	462b      	mov	r3, r5
 8011f26:	f7ee fb6f 	bl	8000608 <__aeabi_dmul>
 8011f2a:	4602      	mov	r2, r0
 8011f2c:	460b      	mov	r3, r1
 8011f2e:	2000      	movs	r0, #0
 8011f30:	494d      	ldr	r1, [pc, #308]	; (8012068 <__ieee754_pow+0x3f8>)
 8011f32:	f7ee f9b1 	bl	8000298 <__aeabi_dsub>
 8011f36:	4622      	mov	r2, r4
 8011f38:	4680      	mov	r8, r0
 8011f3a:	4689      	mov	r9, r1
 8011f3c:	462b      	mov	r3, r5
 8011f3e:	4620      	mov	r0, r4
 8011f40:	4629      	mov	r1, r5
 8011f42:	f7ee fb61 	bl	8000608 <__aeabi_dmul>
 8011f46:	4602      	mov	r2, r0
 8011f48:	460b      	mov	r3, r1
 8011f4a:	4640      	mov	r0, r8
 8011f4c:	4649      	mov	r1, r9
 8011f4e:	f7ee fb5b 	bl	8000608 <__aeabi_dmul>
 8011f52:	a33f      	add	r3, pc, #252	; (adr r3, 8012050 <__ieee754_pow+0x3e0>)
 8011f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f58:	f7ee fb56 	bl	8000608 <__aeabi_dmul>
 8011f5c:	4602      	mov	r2, r0
 8011f5e:	460b      	mov	r3, r1
 8011f60:	4650      	mov	r0, sl
 8011f62:	4659      	mov	r1, fp
 8011f64:	f7ee f998 	bl	8000298 <__aeabi_dsub>
 8011f68:	4602      	mov	r2, r0
 8011f6a:	460b      	mov	r3, r1
 8011f6c:	4680      	mov	r8, r0
 8011f6e:	4689      	mov	r9, r1
 8011f70:	4630      	mov	r0, r6
 8011f72:	4639      	mov	r1, r7
 8011f74:	f7ee f992 	bl	800029c <__adddf3>
 8011f78:	2000      	movs	r0, #0
 8011f7a:	4632      	mov	r2, r6
 8011f7c:	463b      	mov	r3, r7
 8011f7e:	4604      	mov	r4, r0
 8011f80:	460d      	mov	r5, r1
 8011f82:	f7ee f989 	bl	8000298 <__aeabi_dsub>
 8011f86:	4602      	mov	r2, r0
 8011f88:	460b      	mov	r3, r1
 8011f8a:	4640      	mov	r0, r8
 8011f8c:	4649      	mov	r1, r9
 8011f8e:	f7ee f983 	bl	8000298 <__aeabi_dsub>
 8011f92:	9b04      	ldr	r3, [sp, #16]
 8011f94:	9a06      	ldr	r2, [sp, #24]
 8011f96:	3b01      	subs	r3, #1
 8011f98:	4313      	orrs	r3, r2
 8011f9a:	4682      	mov	sl, r0
 8011f9c:	468b      	mov	fp, r1
 8011f9e:	f040 81e7 	bne.w	8012370 <__ieee754_pow+0x700>
 8011fa2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8012058 <__ieee754_pow+0x3e8>
 8011fa6:	eeb0 8a47 	vmov.f32	s16, s14
 8011faa:	eef0 8a67 	vmov.f32	s17, s15
 8011fae:	e9dd 6700 	ldrd	r6, r7, [sp]
 8011fb2:	2600      	movs	r6, #0
 8011fb4:	4632      	mov	r2, r6
 8011fb6:	463b      	mov	r3, r7
 8011fb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011fbc:	f7ee f96c 	bl	8000298 <__aeabi_dsub>
 8011fc0:	4622      	mov	r2, r4
 8011fc2:	462b      	mov	r3, r5
 8011fc4:	f7ee fb20 	bl	8000608 <__aeabi_dmul>
 8011fc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011fcc:	4680      	mov	r8, r0
 8011fce:	4689      	mov	r9, r1
 8011fd0:	4650      	mov	r0, sl
 8011fd2:	4659      	mov	r1, fp
 8011fd4:	f7ee fb18 	bl	8000608 <__aeabi_dmul>
 8011fd8:	4602      	mov	r2, r0
 8011fda:	460b      	mov	r3, r1
 8011fdc:	4640      	mov	r0, r8
 8011fde:	4649      	mov	r1, r9
 8011fe0:	f7ee f95c 	bl	800029c <__adddf3>
 8011fe4:	4632      	mov	r2, r6
 8011fe6:	463b      	mov	r3, r7
 8011fe8:	4680      	mov	r8, r0
 8011fea:	4689      	mov	r9, r1
 8011fec:	4620      	mov	r0, r4
 8011fee:	4629      	mov	r1, r5
 8011ff0:	f7ee fb0a 	bl	8000608 <__aeabi_dmul>
 8011ff4:	460b      	mov	r3, r1
 8011ff6:	4604      	mov	r4, r0
 8011ff8:	460d      	mov	r5, r1
 8011ffa:	4602      	mov	r2, r0
 8011ffc:	4649      	mov	r1, r9
 8011ffe:	4640      	mov	r0, r8
 8012000:	f7ee f94c 	bl	800029c <__adddf3>
 8012004:	4b19      	ldr	r3, [pc, #100]	; (801206c <__ieee754_pow+0x3fc>)
 8012006:	4299      	cmp	r1, r3
 8012008:	ec45 4b19 	vmov	d9, r4, r5
 801200c:	4606      	mov	r6, r0
 801200e:	460f      	mov	r7, r1
 8012010:	468b      	mov	fp, r1
 8012012:	f340 82f1 	ble.w	80125f8 <__ieee754_pow+0x988>
 8012016:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801201a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801201e:	4303      	orrs	r3, r0
 8012020:	f000 81e4 	beq.w	80123ec <__ieee754_pow+0x77c>
 8012024:	ec51 0b18 	vmov	r0, r1, d8
 8012028:	2200      	movs	r2, #0
 801202a:	2300      	movs	r3, #0
 801202c:	f7ee fd5e 	bl	8000aec <__aeabi_dcmplt>
 8012030:	3800      	subs	r0, #0
 8012032:	bf18      	it	ne
 8012034:	2001      	movne	r0, #1
 8012036:	e72b      	b.n	8011e90 <__ieee754_pow+0x220>
 8012038:	60000000 	.word	0x60000000
 801203c:	3ff71547 	.word	0x3ff71547
 8012040:	f85ddf44 	.word	0xf85ddf44
 8012044:	3e54ae0b 	.word	0x3e54ae0b
 8012048:	55555555 	.word	0x55555555
 801204c:	3fd55555 	.word	0x3fd55555
 8012050:	652b82fe 	.word	0x652b82fe
 8012054:	3ff71547 	.word	0x3ff71547
 8012058:	00000000 	.word	0x00000000
 801205c:	bff00000 	.word	0xbff00000
 8012060:	3ff00000 	.word	0x3ff00000
 8012064:	3fd00000 	.word	0x3fd00000
 8012068:	3fe00000 	.word	0x3fe00000
 801206c:	408fffff 	.word	0x408fffff
 8012070:	4bd5      	ldr	r3, [pc, #852]	; (80123c8 <__ieee754_pow+0x758>)
 8012072:	402b      	ands	r3, r5
 8012074:	2200      	movs	r2, #0
 8012076:	b92b      	cbnz	r3, 8012084 <__ieee754_pow+0x414>
 8012078:	4bd4      	ldr	r3, [pc, #848]	; (80123cc <__ieee754_pow+0x75c>)
 801207a:	f7ee fac5 	bl	8000608 <__aeabi_dmul>
 801207e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8012082:	460c      	mov	r4, r1
 8012084:	1523      	asrs	r3, r4, #20
 8012086:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801208a:	4413      	add	r3, r2
 801208c:	9305      	str	r3, [sp, #20]
 801208e:	4bd0      	ldr	r3, [pc, #832]	; (80123d0 <__ieee754_pow+0x760>)
 8012090:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012094:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8012098:	429c      	cmp	r4, r3
 801209a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801209e:	dd08      	ble.n	80120b2 <__ieee754_pow+0x442>
 80120a0:	4bcc      	ldr	r3, [pc, #816]	; (80123d4 <__ieee754_pow+0x764>)
 80120a2:	429c      	cmp	r4, r3
 80120a4:	f340 8162 	ble.w	801236c <__ieee754_pow+0x6fc>
 80120a8:	9b05      	ldr	r3, [sp, #20]
 80120aa:	3301      	adds	r3, #1
 80120ac:	9305      	str	r3, [sp, #20]
 80120ae:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80120b2:	2400      	movs	r4, #0
 80120b4:	00e3      	lsls	r3, r4, #3
 80120b6:	9307      	str	r3, [sp, #28]
 80120b8:	4bc7      	ldr	r3, [pc, #796]	; (80123d8 <__ieee754_pow+0x768>)
 80120ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80120be:	ed93 7b00 	vldr	d7, [r3]
 80120c2:	4629      	mov	r1, r5
 80120c4:	ec53 2b17 	vmov	r2, r3, d7
 80120c8:	eeb0 9a47 	vmov.f32	s18, s14
 80120cc:	eef0 9a67 	vmov.f32	s19, s15
 80120d0:	4682      	mov	sl, r0
 80120d2:	f7ee f8e1 	bl	8000298 <__aeabi_dsub>
 80120d6:	4652      	mov	r2, sl
 80120d8:	4606      	mov	r6, r0
 80120da:	460f      	mov	r7, r1
 80120dc:	462b      	mov	r3, r5
 80120de:	ec51 0b19 	vmov	r0, r1, d9
 80120e2:	f7ee f8db 	bl	800029c <__adddf3>
 80120e6:	4602      	mov	r2, r0
 80120e8:	460b      	mov	r3, r1
 80120ea:	2000      	movs	r0, #0
 80120ec:	49bb      	ldr	r1, [pc, #748]	; (80123dc <__ieee754_pow+0x76c>)
 80120ee:	f7ee fbb5 	bl	800085c <__aeabi_ddiv>
 80120f2:	ec41 0b1a 	vmov	d10, r0, r1
 80120f6:	4602      	mov	r2, r0
 80120f8:	460b      	mov	r3, r1
 80120fa:	4630      	mov	r0, r6
 80120fc:	4639      	mov	r1, r7
 80120fe:	f7ee fa83 	bl	8000608 <__aeabi_dmul>
 8012102:	2300      	movs	r3, #0
 8012104:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012108:	9302      	str	r3, [sp, #8]
 801210a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801210e:	46ab      	mov	fp, r5
 8012110:	106d      	asrs	r5, r5, #1
 8012112:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8012116:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801211a:	ec41 0b18 	vmov	d8, r0, r1
 801211e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8012122:	2200      	movs	r2, #0
 8012124:	4640      	mov	r0, r8
 8012126:	4649      	mov	r1, r9
 8012128:	4614      	mov	r4, r2
 801212a:	461d      	mov	r5, r3
 801212c:	f7ee fa6c 	bl	8000608 <__aeabi_dmul>
 8012130:	4602      	mov	r2, r0
 8012132:	460b      	mov	r3, r1
 8012134:	4630      	mov	r0, r6
 8012136:	4639      	mov	r1, r7
 8012138:	f7ee f8ae 	bl	8000298 <__aeabi_dsub>
 801213c:	ec53 2b19 	vmov	r2, r3, d9
 8012140:	4606      	mov	r6, r0
 8012142:	460f      	mov	r7, r1
 8012144:	4620      	mov	r0, r4
 8012146:	4629      	mov	r1, r5
 8012148:	f7ee f8a6 	bl	8000298 <__aeabi_dsub>
 801214c:	4602      	mov	r2, r0
 801214e:	460b      	mov	r3, r1
 8012150:	4650      	mov	r0, sl
 8012152:	4659      	mov	r1, fp
 8012154:	f7ee f8a0 	bl	8000298 <__aeabi_dsub>
 8012158:	4642      	mov	r2, r8
 801215a:	464b      	mov	r3, r9
 801215c:	f7ee fa54 	bl	8000608 <__aeabi_dmul>
 8012160:	4602      	mov	r2, r0
 8012162:	460b      	mov	r3, r1
 8012164:	4630      	mov	r0, r6
 8012166:	4639      	mov	r1, r7
 8012168:	f7ee f896 	bl	8000298 <__aeabi_dsub>
 801216c:	ec53 2b1a 	vmov	r2, r3, d10
 8012170:	f7ee fa4a 	bl	8000608 <__aeabi_dmul>
 8012174:	ec53 2b18 	vmov	r2, r3, d8
 8012178:	ec41 0b19 	vmov	d9, r0, r1
 801217c:	ec51 0b18 	vmov	r0, r1, d8
 8012180:	f7ee fa42 	bl	8000608 <__aeabi_dmul>
 8012184:	a37c      	add	r3, pc, #496	; (adr r3, 8012378 <__ieee754_pow+0x708>)
 8012186:	e9d3 2300 	ldrd	r2, r3, [r3]
 801218a:	4604      	mov	r4, r0
 801218c:	460d      	mov	r5, r1
 801218e:	f7ee fa3b 	bl	8000608 <__aeabi_dmul>
 8012192:	a37b      	add	r3, pc, #492	; (adr r3, 8012380 <__ieee754_pow+0x710>)
 8012194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012198:	f7ee f880 	bl	800029c <__adddf3>
 801219c:	4622      	mov	r2, r4
 801219e:	462b      	mov	r3, r5
 80121a0:	f7ee fa32 	bl	8000608 <__aeabi_dmul>
 80121a4:	a378      	add	r3, pc, #480	; (adr r3, 8012388 <__ieee754_pow+0x718>)
 80121a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121aa:	f7ee f877 	bl	800029c <__adddf3>
 80121ae:	4622      	mov	r2, r4
 80121b0:	462b      	mov	r3, r5
 80121b2:	f7ee fa29 	bl	8000608 <__aeabi_dmul>
 80121b6:	a376      	add	r3, pc, #472	; (adr r3, 8012390 <__ieee754_pow+0x720>)
 80121b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121bc:	f7ee f86e 	bl	800029c <__adddf3>
 80121c0:	4622      	mov	r2, r4
 80121c2:	462b      	mov	r3, r5
 80121c4:	f7ee fa20 	bl	8000608 <__aeabi_dmul>
 80121c8:	a373      	add	r3, pc, #460	; (adr r3, 8012398 <__ieee754_pow+0x728>)
 80121ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121ce:	f7ee f865 	bl	800029c <__adddf3>
 80121d2:	4622      	mov	r2, r4
 80121d4:	462b      	mov	r3, r5
 80121d6:	f7ee fa17 	bl	8000608 <__aeabi_dmul>
 80121da:	a371      	add	r3, pc, #452	; (adr r3, 80123a0 <__ieee754_pow+0x730>)
 80121dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121e0:	f7ee f85c 	bl	800029c <__adddf3>
 80121e4:	4622      	mov	r2, r4
 80121e6:	4606      	mov	r6, r0
 80121e8:	460f      	mov	r7, r1
 80121ea:	462b      	mov	r3, r5
 80121ec:	4620      	mov	r0, r4
 80121ee:	4629      	mov	r1, r5
 80121f0:	f7ee fa0a 	bl	8000608 <__aeabi_dmul>
 80121f4:	4602      	mov	r2, r0
 80121f6:	460b      	mov	r3, r1
 80121f8:	4630      	mov	r0, r6
 80121fa:	4639      	mov	r1, r7
 80121fc:	f7ee fa04 	bl	8000608 <__aeabi_dmul>
 8012200:	4642      	mov	r2, r8
 8012202:	4604      	mov	r4, r0
 8012204:	460d      	mov	r5, r1
 8012206:	464b      	mov	r3, r9
 8012208:	ec51 0b18 	vmov	r0, r1, d8
 801220c:	f7ee f846 	bl	800029c <__adddf3>
 8012210:	ec53 2b19 	vmov	r2, r3, d9
 8012214:	f7ee f9f8 	bl	8000608 <__aeabi_dmul>
 8012218:	4622      	mov	r2, r4
 801221a:	462b      	mov	r3, r5
 801221c:	f7ee f83e 	bl	800029c <__adddf3>
 8012220:	4642      	mov	r2, r8
 8012222:	4682      	mov	sl, r0
 8012224:	468b      	mov	fp, r1
 8012226:	464b      	mov	r3, r9
 8012228:	4640      	mov	r0, r8
 801222a:	4649      	mov	r1, r9
 801222c:	f7ee f9ec 	bl	8000608 <__aeabi_dmul>
 8012230:	4b6b      	ldr	r3, [pc, #428]	; (80123e0 <__ieee754_pow+0x770>)
 8012232:	2200      	movs	r2, #0
 8012234:	4606      	mov	r6, r0
 8012236:	460f      	mov	r7, r1
 8012238:	f7ee f830 	bl	800029c <__adddf3>
 801223c:	4652      	mov	r2, sl
 801223e:	465b      	mov	r3, fp
 8012240:	f7ee f82c 	bl	800029c <__adddf3>
 8012244:	2000      	movs	r0, #0
 8012246:	4604      	mov	r4, r0
 8012248:	460d      	mov	r5, r1
 801224a:	4602      	mov	r2, r0
 801224c:	460b      	mov	r3, r1
 801224e:	4640      	mov	r0, r8
 8012250:	4649      	mov	r1, r9
 8012252:	f7ee f9d9 	bl	8000608 <__aeabi_dmul>
 8012256:	4b62      	ldr	r3, [pc, #392]	; (80123e0 <__ieee754_pow+0x770>)
 8012258:	4680      	mov	r8, r0
 801225a:	4689      	mov	r9, r1
 801225c:	2200      	movs	r2, #0
 801225e:	4620      	mov	r0, r4
 8012260:	4629      	mov	r1, r5
 8012262:	f7ee f819 	bl	8000298 <__aeabi_dsub>
 8012266:	4632      	mov	r2, r6
 8012268:	463b      	mov	r3, r7
 801226a:	f7ee f815 	bl	8000298 <__aeabi_dsub>
 801226e:	4602      	mov	r2, r0
 8012270:	460b      	mov	r3, r1
 8012272:	4650      	mov	r0, sl
 8012274:	4659      	mov	r1, fp
 8012276:	f7ee f80f 	bl	8000298 <__aeabi_dsub>
 801227a:	ec53 2b18 	vmov	r2, r3, d8
 801227e:	f7ee f9c3 	bl	8000608 <__aeabi_dmul>
 8012282:	4622      	mov	r2, r4
 8012284:	4606      	mov	r6, r0
 8012286:	460f      	mov	r7, r1
 8012288:	462b      	mov	r3, r5
 801228a:	ec51 0b19 	vmov	r0, r1, d9
 801228e:	f7ee f9bb 	bl	8000608 <__aeabi_dmul>
 8012292:	4602      	mov	r2, r0
 8012294:	460b      	mov	r3, r1
 8012296:	4630      	mov	r0, r6
 8012298:	4639      	mov	r1, r7
 801229a:	f7ed ffff 	bl	800029c <__adddf3>
 801229e:	4606      	mov	r6, r0
 80122a0:	460f      	mov	r7, r1
 80122a2:	4602      	mov	r2, r0
 80122a4:	460b      	mov	r3, r1
 80122a6:	4640      	mov	r0, r8
 80122a8:	4649      	mov	r1, r9
 80122aa:	f7ed fff7 	bl	800029c <__adddf3>
 80122ae:	a33e      	add	r3, pc, #248	; (adr r3, 80123a8 <__ieee754_pow+0x738>)
 80122b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122b4:	2000      	movs	r0, #0
 80122b6:	4604      	mov	r4, r0
 80122b8:	460d      	mov	r5, r1
 80122ba:	f7ee f9a5 	bl	8000608 <__aeabi_dmul>
 80122be:	4642      	mov	r2, r8
 80122c0:	ec41 0b18 	vmov	d8, r0, r1
 80122c4:	464b      	mov	r3, r9
 80122c6:	4620      	mov	r0, r4
 80122c8:	4629      	mov	r1, r5
 80122ca:	f7ed ffe5 	bl	8000298 <__aeabi_dsub>
 80122ce:	4602      	mov	r2, r0
 80122d0:	460b      	mov	r3, r1
 80122d2:	4630      	mov	r0, r6
 80122d4:	4639      	mov	r1, r7
 80122d6:	f7ed ffdf 	bl	8000298 <__aeabi_dsub>
 80122da:	a335      	add	r3, pc, #212	; (adr r3, 80123b0 <__ieee754_pow+0x740>)
 80122dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122e0:	f7ee f992 	bl	8000608 <__aeabi_dmul>
 80122e4:	a334      	add	r3, pc, #208	; (adr r3, 80123b8 <__ieee754_pow+0x748>)
 80122e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122ea:	4606      	mov	r6, r0
 80122ec:	460f      	mov	r7, r1
 80122ee:	4620      	mov	r0, r4
 80122f0:	4629      	mov	r1, r5
 80122f2:	f7ee f989 	bl	8000608 <__aeabi_dmul>
 80122f6:	4602      	mov	r2, r0
 80122f8:	460b      	mov	r3, r1
 80122fa:	4630      	mov	r0, r6
 80122fc:	4639      	mov	r1, r7
 80122fe:	f7ed ffcd 	bl	800029c <__adddf3>
 8012302:	9a07      	ldr	r2, [sp, #28]
 8012304:	4b37      	ldr	r3, [pc, #220]	; (80123e4 <__ieee754_pow+0x774>)
 8012306:	4413      	add	r3, r2
 8012308:	e9d3 2300 	ldrd	r2, r3, [r3]
 801230c:	f7ed ffc6 	bl	800029c <__adddf3>
 8012310:	4682      	mov	sl, r0
 8012312:	9805      	ldr	r0, [sp, #20]
 8012314:	468b      	mov	fp, r1
 8012316:	f7ee f90d 	bl	8000534 <__aeabi_i2d>
 801231a:	9a07      	ldr	r2, [sp, #28]
 801231c:	4b32      	ldr	r3, [pc, #200]	; (80123e8 <__ieee754_pow+0x778>)
 801231e:	4413      	add	r3, r2
 8012320:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012324:	4606      	mov	r6, r0
 8012326:	460f      	mov	r7, r1
 8012328:	4652      	mov	r2, sl
 801232a:	465b      	mov	r3, fp
 801232c:	ec51 0b18 	vmov	r0, r1, d8
 8012330:	f7ed ffb4 	bl	800029c <__adddf3>
 8012334:	4642      	mov	r2, r8
 8012336:	464b      	mov	r3, r9
 8012338:	f7ed ffb0 	bl	800029c <__adddf3>
 801233c:	4632      	mov	r2, r6
 801233e:	463b      	mov	r3, r7
 8012340:	f7ed ffac 	bl	800029c <__adddf3>
 8012344:	2000      	movs	r0, #0
 8012346:	4632      	mov	r2, r6
 8012348:	463b      	mov	r3, r7
 801234a:	4604      	mov	r4, r0
 801234c:	460d      	mov	r5, r1
 801234e:	f7ed ffa3 	bl	8000298 <__aeabi_dsub>
 8012352:	4642      	mov	r2, r8
 8012354:	464b      	mov	r3, r9
 8012356:	f7ed ff9f 	bl	8000298 <__aeabi_dsub>
 801235a:	ec53 2b18 	vmov	r2, r3, d8
 801235e:	f7ed ff9b 	bl	8000298 <__aeabi_dsub>
 8012362:	4602      	mov	r2, r0
 8012364:	460b      	mov	r3, r1
 8012366:	4650      	mov	r0, sl
 8012368:	4659      	mov	r1, fp
 801236a:	e610      	b.n	8011f8e <__ieee754_pow+0x31e>
 801236c:	2401      	movs	r4, #1
 801236e:	e6a1      	b.n	80120b4 <__ieee754_pow+0x444>
 8012370:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80123c0 <__ieee754_pow+0x750>
 8012374:	e617      	b.n	8011fa6 <__ieee754_pow+0x336>
 8012376:	bf00      	nop
 8012378:	4a454eef 	.word	0x4a454eef
 801237c:	3fca7e28 	.word	0x3fca7e28
 8012380:	93c9db65 	.word	0x93c9db65
 8012384:	3fcd864a 	.word	0x3fcd864a
 8012388:	a91d4101 	.word	0xa91d4101
 801238c:	3fd17460 	.word	0x3fd17460
 8012390:	518f264d 	.word	0x518f264d
 8012394:	3fd55555 	.word	0x3fd55555
 8012398:	db6fabff 	.word	0xdb6fabff
 801239c:	3fdb6db6 	.word	0x3fdb6db6
 80123a0:	33333303 	.word	0x33333303
 80123a4:	3fe33333 	.word	0x3fe33333
 80123a8:	e0000000 	.word	0xe0000000
 80123ac:	3feec709 	.word	0x3feec709
 80123b0:	dc3a03fd 	.word	0xdc3a03fd
 80123b4:	3feec709 	.word	0x3feec709
 80123b8:	145b01f5 	.word	0x145b01f5
 80123bc:	be3e2fe0 	.word	0xbe3e2fe0
 80123c0:	00000000 	.word	0x00000000
 80123c4:	3ff00000 	.word	0x3ff00000
 80123c8:	7ff00000 	.word	0x7ff00000
 80123cc:	43400000 	.word	0x43400000
 80123d0:	0003988e 	.word	0x0003988e
 80123d4:	000bb679 	.word	0x000bb679
 80123d8:	08014b28 	.word	0x08014b28
 80123dc:	3ff00000 	.word	0x3ff00000
 80123e0:	40080000 	.word	0x40080000
 80123e4:	08014b48 	.word	0x08014b48
 80123e8:	08014b38 	.word	0x08014b38
 80123ec:	a3b5      	add	r3, pc, #724	; (adr r3, 80126c4 <__ieee754_pow+0xa54>)
 80123ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123f2:	4640      	mov	r0, r8
 80123f4:	4649      	mov	r1, r9
 80123f6:	f7ed ff51 	bl	800029c <__adddf3>
 80123fa:	4622      	mov	r2, r4
 80123fc:	ec41 0b1a 	vmov	d10, r0, r1
 8012400:	462b      	mov	r3, r5
 8012402:	4630      	mov	r0, r6
 8012404:	4639      	mov	r1, r7
 8012406:	f7ed ff47 	bl	8000298 <__aeabi_dsub>
 801240a:	4602      	mov	r2, r0
 801240c:	460b      	mov	r3, r1
 801240e:	ec51 0b1a 	vmov	r0, r1, d10
 8012412:	f7ee fb89 	bl	8000b28 <__aeabi_dcmpgt>
 8012416:	2800      	cmp	r0, #0
 8012418:	f47f ae04 	bne.w	8012024 <__ieee754_pow+0x3b4>
 801241c:	4aa4      	ldr	r2, [pc, #656]	; (80126b0 <__ieee754_pow+0xa40>)
 801241e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012422:	4293      	cmp	r3, r2
 8012424:	f340 8108 	ble.w	8012638 <__ieee754_pow+0x9c8>
 8012428:	151b      	asrs	r3, r3, #20
 801242a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801242e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8012432:	fa4a f303 	asr.w	r3, sl, r3
 8012436:	445b      	add	r3, fp
 8012438:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801243c:	4e9d      	ldr	r6, [pc, #628]	; (80126b4 <__ieee754_pow+0xa44>)
 801243e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8012442:	4116      	asrs	r6, r2
 8012444:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8012448:	2000      	movs	r0, #0
 801244a:	ea23 0106 	bic.w	r1, r3, r6
 801244e:	f1c2 0214 	rsb	r2, r2, #20
 8012452:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8012456:	fa4a fa02 	asr.w	sl, sl, r2
 801245a:	f1bb 0f00 	cmp.w	fp, #0
 801245e:	4602      	mov	r2, r0
 8012460:	460b      	mov	r3, r1
 8012462:	4620      	mov	r0, r4
 8012464:	4629      	mov	r1, r5
 8012466:	bfb8      	it	lt
 8012468:	f1ca 0a00 	rsblt	sl, sl, #0
 801246c:	f7ed ff14 	bl	8000298 <__aeabi_dsub>
 8012470:	ec41 0b19 	vmov	d9, r0, r1
 8012474:	4642      	mov	r2, r8
 8012476:	464b      	mov	r3, r9
 8012478:	ec51 0b19 	vmov	r0, r1, d9
 801247c:	f7ed ff0e 	bl	800029c <__adddf3>
 8012480:	a37b      	add	r3, pc, #492	; (adr r3, 8012670 <__ieee754_pow+0xa00>)
 8012482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012486:	2000      	movs	r0, #0
 8012488:	4604      	mov	r4, r0
 801248a:	460d      	mov	r5, r1
 801248c:	f7ee f8bc 	bl	8000608 <__aeabi_dmul>
 8012490:	ec53 2b19 	vmov	r2, r3, d9
 8012494:	4606      	mov	r6, r0
 8012496:	460f      	mov	r7, r1
 8012498:	4620      	mov	r0, r4
 801249a:	4629      	mov	r1, r5
 801249c:	f7ed fefc 	bl	8000298 <__aeabi_dsub>
 80124a0:	4602      	mov	r2, r0
 80124a2:	460b      	mov	r3, r1
 80124a4:	4640      	mov	r0, r8
 80124a6:	4649      	mov	r1, r9
 80124a8:	f7ed fef6 	bl	8000298 <__aeabi_dsub>
 80124ac:	a372      	add	r3, pc, #456	; (adr r3, 8012678 <__ieee754_pow+0xa08>)
 80124ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124b2:	f7ee f8a9 	bl	8000608 <__aeabi_dmul>
 80124b6:	a372      	add	r3, pc, #456	; (adr r3, 8012680 <__ieee754_pow+0xa10>)
 80124b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124bc:	4680      	mov	r8, r0
 80124be:	4689      	mov	r9, r1
 80124c0:	4620      	mov	r0, r4
 80124c2:	4629      	mov	r1, r5
 80124c4:	f7ee f8a0 	bl	8000608 <__aeabi_dmul>
 80124c8:	4602      	mov	r2, r0
 80124ca:	460b      	mov	r3, r1
 80124cc:	4640      	mov	r0, r8
 80124ce:	4649      	mov	r1, r9
 80124d0:	f7ed fee4 	bl	800029c <__adddf3>
 80124d4:	4604      	mov	r4, r0
 80124d6:	460d      	mov	r5, r1
 80124d8:	4602      	mov	r2, r0
 80124da:	460b      	mov	r3, r1
 80124dc:	4630      	mov	r0, r6
 80124de:	4639      	mov	r1, r7
 80124e0:	f7ed fedc 	bl	800029c <__adddf3>
 80124e4:	4632      	mov	r2, r6
 80124e6:	463b      	mov	r3, r7
 80124e8:	4680      	mov	r8, r0
 80124ea:	4689      	mov	r9, r1
 80124ec:	f7ed fed4 	bl	8000298 <__aeabi_dsub>
 80124f0:	4602      	mov	r2, r0
 80124f2:	460b      	mov	r3, r1
 80124f4:	4620      	mov	r0, r4
 80124f6:	4629      	mov	r1, r5
 80124f8:	f7ed fece 	bl	8000298 <__aeabi_dsub>
 80124fc:	4642      	mov	r2, r8
 80124fe:	4606      	mov	r6, r0
 8012500:	460f      	mov	r7, r1
 8012502:	464b      	mov	r3, r9
 8012504:	4640      	mov	r0, r8
 8012506:	4649      	mov	r1, r9
 8012508:	f7ee f87e 	bl	8000608 <__aeabi_dmul>
 801250c:	a35e      	add	r3, pc, #376	; (adr r3, 8012688 <__ieee754_pow+0xa18>)
 801250e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012512:	4604      	mov	r4, r0
 8012514:	460d      	mov	r5, r1
 8012516:	f7ee f877 	bl	8000608 <__aeabi_dmul>
 801251a:	a35d      	add	r3, pc, #372	; (adr r3, 8012690 <__ieee754_pow+0xa20>)
 801251c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012520:	f7ed feba 	bl	8000298 <__aeabi_dsub>
 8012524:	4622      	mov	r2, r4
 8012526:	462b      	mov	r3, r5
 8012528:	f7ee f86e 	bl	8000608 <__aeabi_dmul>
 801252c:	a35a      	add	r3, pc, #360	; (adr r3, 8012698 <__ieee754_pow+0xa28>)
 801252e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012532:	f7ed feb3 	bl	800029c <__adddf3>
 8012536:	4622      	mov	r2, r4
 8012538:	462b      	mov	r3, r5
 801253a:	f7ee f865 	bl	8000608 <__aeabi_dmul>
 801253e:	a358      	add	r3, pc, #352	; (adr r3, 80126a0 <__ieee754_pow+0xa30>)
 8012540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012544:	f7ed fea8 	bl	8000298 <__aeabi_dsub>
 8012548:	4622      	mov	r2, r4
 801254a:	462b      	mov	r3, r5
 801254c:	f7ee f85c 	bl	8000608 <__aeabi_dmul>
 8012550:	a355      	add	r3, pc, #340	; (adr r3, 80126a8 <__ieee754_pow+0xa38>)
 8012552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012556:	f7ed fea1 	bl	800029c <__adddf3>
 801255a:	4622      	mov	r2, r4
 801255c:	462b      	mov	r3, r5
 801255e:	f7ee f853 	bl	8000608 <__aeabi_dmul>
 8012562:	4602      	mov	r2, r0
 8012564:	460b      	mov	r3, r1
 8012566:	4640      	mov	r0, r8
 8012568:	4649      	mov	r1, r9
 801256a:	f7ed fe95 	bl	8000298 <__aeabi_dsub>
 801256e:	4604      	mov	r4, r0
 8012570:	460d      	mov	r5, r1
 8012572:	4602      	mov	r2, r0
 8012574:	460b      	mov	r3, r1
 8012576:	4640      	mov	r0, r8
 8012578:	4649      	mov	r1, r9
 801257a:	f7ee f845 	bl	8000608 <__aeabi_dmul>
 801257e:	2200      	movs	r2, #0
 8012580:	ec41 0b19 	vmov	d9, r0, r1
 8012584:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012588:	4620      	mov	r0, r4
 801258a:	4629      	mov	r1, r5
 801258c:	f7ed fe84 	bl	8000298 <__aeabi_dsub>
 8012590:	4602      	mov	r2, r0
 8012592:	460b      	mov	r3, r1
 8012594:	ec51 0b19 	vmov	r0, r1, d9
 8012598:	f7ee f960 	bl	800085c <__aeabi_ddiv>
 801259c:	4632      	mov	r2, r6
 801259e:	4604      	mov	r4, r0
 80125a0:	460d      	mov	r5, r1
 80125a2:	463b      	mov	r3, r7
 80125a4:	4640      	mov	r0, r8
 80125a6:	4649      	mov	r1, r9
 80125a8:	f7ee f82e 	bl	8000608 <__aeabi_dmul>
 80125ac:	4632      	mov	r2, r6
 80125ae:	463b      	mov	r3, r7
 80125b0:	f7ed fe74 	bl	800029c <__adddf3>
 80125b4:	4602      	mov	r2, r0
 80125b6:	460b      	mov	r3, r1
 80125b8:	4620      	mov	r0, r4
 80125ba:	4629      	mov	r1, r5
 80125bc:	f7ed fe6c 	bl	8000298 <__aeabi_dsub>
 80125c0:	4642      	mov	r2, r8
 80125c2:	464b      	mov	r3, r9
 80125c4:	f7ed fe68 	bl	8000298 <__aeabi_dsub>
 80125c8:	460b      	mov	r3, r1
 80125ca:	4602      	mov	r2, r0
 80125cc:	493a      	ldr	r1, [pc, #232]	; (80126b8 <__ieee754_pow+0xa48>)
 80125ce:	2000      	movs	r0, #0
 80125d0:	f7ed fe62 	bl	8000298 <__aeabi_dsub>
 80125d4:	ec41 0b10 	vmov	d0, r0, r1
 80125d8:	ee10 3a90 	vmov	r3, s1
 80125dc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80125e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80125e4:	da2b      	bge.n	801263e <__ieee754_pow+0x9ce>
 80125e6:	4650      	mov	r0, sl
 80125e8:	f000 f966 	bl	80128b8 <scalbn>
 80125ec:	ec51 0b10 	vmov	r0, r1, d0
 80125f0:	ec53 2b18 	vmov	r2, r3, d8
 80125f4:	f7ff bbed 	b.w	8011dd2 <__ieee754_pow+0x162>
 80125f8:	4b30      	ldr	r3, [pc, #192]	; (80126bc <__ieee754_pow+0xa4c>)
 80125fa:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80125fe:	429e      	cmp	r6, r3
 8012600:	f77f af0c 	ble.w	801241c <__ieee754_pow+0x7ac>
 8012604:	4b2e      	ldr	r3, [pc, #184]	; (80126c0 <__ieee754_pow+0xa50>)
 8012606:	440b      	add	r3, r1
 8012608:	4303      	orrs	r3, r0
 801260a:	d009      	beq.n	8012620 <__ieee754_pow+0x9b0>
 801260c:	ec51 0b18 	vmov	r0, r1, d8
 8012610:	2200      	movs	r2, #0
 8012612:	2300      	movs	r3, #0
 8012614:	f7ee fa6a 	bl	8000aec <__aeabi_dcmplt>
 8012618:	3800      	subs	r0, #0
 801261a:	bf18      	it	ne
 801261c:	2001      	movne	r0, #1
 801261e:	e447      	b.n	8011eb0 <__ieee754_pow+0x240>
 8012620:	4622      	mov	r2, r4
 8012622:	462b      	mov	r3, r5
 8012624:	f7ed fe38 	bl	8000298 <__aeabi_dsub>
 8012628:	4642      	mov	r2, r8
 801262a:	464b      	mov	r3, r9
 801262c:	f7ee fa72 	bl	8000b14 <__aeabi_dcmpge>
 8012630:	2800      	cmp	r0, #0
 8012632:	f43f aef3 	beq.w	801241c <__ieee754_pow+0x7ac>
 8012636:	e7e9      	b.n	801260c <__ieee754_pow+0x99c>
 8012638:	f04f 0a00 	mov.w	sl, #0
 801263c:	e71a      	b.n	8012474 <__ieee754_pow+0x804>
 801263e:	ec51 0b10 	vmov	r0, r1, d0
 8012642:	4619      	mov	r1, r3
 8012644:	e7d4      	b.n	80125f0 <__ieee754_pow+0x980>
 8012646:	491c      	ldr	r1, [pc, #112]	; (80126b8 <__ieee754_pow+0xa48>)
 8012648:	2000      	movs	r0, #0
 801264a:	f7ff bb30 	b.w	8011cae <__ieee754_pow+0x3e>
 801264e:	2000      	movs	r0, #0
 8012650:	2100      	movs	r1, #0
 8012652:	f7ff bb2c 	b.w	8011cae <__ieee754_pow+0x3e>
 8012656:	4630      	mov	r0, r6
 8012658:	4639      	mov	r1, r7
 801265a:	f7ff bb28 	b.w	8011cae <__ieee754_pow+0x3e>
 801265e:	9204      	str	r2, [sp, #16]
 8012660:	f7ff bb7a 	b.w	8011d58 <__ieee754_pow+0xe8>
 8012664:	2300      	movs	r3, #0
 8012666:	f7ff bb64 	b.w	8011d32 <__ieee754_pow+0xc2>
 801266a:	bf00      	nop
 801266c:	f3af 8000 	nop.w
 8012670:	00000000 	.word	0x00000000
 8012674:	3fe62e43 	.word	0x3fe62e43
 8012678:	fefa39ef 	.word	0xfefa39ef
 801267c:	3fe62e42 	.word	0x3fe62e42
 8012680:	0ca86c39 	.word	0x0ca86c39
 8012684:	be205c61 	.word	0xbe205c61
 8012688:	72bea4d0 	.word	0x72bea4d0
 801268c:	3e663769 	.word	0x3e663769
 8012690:	c5d26bf1 	.word	0xc5d26bf1
 8012694:	3ebbbd41 	.word	0x3ebbbd41
 8012698:	af25de2c 	.word	0xaf25de2c
 801269c:	3f11566a 	.word	0x3f11566a
 80126a0:	16bebd93 	.word	0x16bebd93
 80126a4:	3f66c16c 	.word	0x3f66c16c
 80126a8:	5555553e 	.word	0x5555553e
 80126ac:	3fc55555 	.word	0x3fc55555
 80126b0:	3fe00000 	.word	0x3fe00000
 80126b4:	000fffff 	.word	0x000fffff
 80126b8:	3ff00000 	.word	0x3ff00000
 80126bc:	4090cbff 	.word	0x4090cbff
 80126c0:	3f6f3400 	.word	0x3f6f3400
 80126c4:	652b82fe 	.word	0x652b82fe
 80126c8:	3c971547 	.word	0x3c971547

080126cc <__ieee754_sqrt>:
 80126cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126d0:	ec55 4b10 	vmov	r4, r5, d0
 80126d4:	4e55      	ldr	r6, [pc, #340]	; (801282c <__ieee754_sqrt+0x160>)
 80126d6:	43ae      	bics	r6, r5
 80126d8:	ee10 0a10 	vmov	r0, s0
 80126dc:	ee10 3a10 	vmov	r3, s0
 80126e0:	462a      	mov	r2, r5
 80126e2:	4629      	mov	r1, r5
 80126e4:	d110      	bne.n	8012708 <__ieee754_sqrt+0x3c>
 80126e6:	ee10 2a10 	vmov	r2, s0
 80126ea:	462b      	mov	r3, r5
 80126ec:	f7ed ff8c 	bl	8000608 <__aeabi_dmul>
 80126f0:	4602      	mov	r2, r0
 80126f2:	460b      	mov	r3, r1
 80126f4:	4620      	mov	r0, r4
 80126f6:	4629      	mov	r1, r5
 80126f8:	f7ed fdd0 	bl	800029c <__adddf3>
 80126fc:	4604      	mov	r4, r0
 80126fe:	460d      	mov	r5, r1
 8012700:	ec45 4b10 	vmov	d0, r4, r5
 8012704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012708:	2d00      	cmp	r5, #0
 801270a:	dc10      	bgt.n	801272e <__ieee754_sqrt+0x62>
 801270c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012710:	4330      	orrs	r0, r6
 8012712:	d0f5      	beq.n	8012700 <__ieee754_sqrt+0x34>
 8012714:	b15d      	cbz	r5, 801272e <__ieee754_sqrt+0x62>
 8012716:	ee10 2a10 	vmov	r2, s0
 801271a:	462b      	mov	r3, r5
 801271c:	ee10 0a10 	vmov	r0, s0
 8012720:	f7ed fdba 	bl	8000298 <__aeabi_dsub>
 8012724:	4602      	mov	r2, r0
 8012726:	460b      	mov	r3, r1
 8012728:	f7ee f898 	bl	800085c <__aeabi_ddiv>
 801272c:	e7e6      	b.n	80126fc <__ieee754_sqrt+0x30>
 801272e:	1512      	asrs	r2, r2, #20
 8012730:	d074      	beq.n	801281c <__ieee754_sqrt+0x150>
 8012732:	07d4      	lsls	r4, r2, #31
 8012734:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8012738:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 801273c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8012740:	bf5e      	ittt	pl
 8012742:	0fda      	lsrpl	r2, r3, #31
 8012744:	005b      	lslpl	r3, r3, #1
 8012746:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801274a:	2400      	movs	r4, #0
 801274c:	0fda      	lsrs	r2, r3, #31
 801274e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8012752:	107f      	asrs	r7, r7, #1
 8012754:	005b      	lsls	r3, r3, #1
 8012756:	2516      	movs	r5, #22
 8012758:	4620      	mov	r0, r4
 801275a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801275e:	1886      	adds	r6, r0, r2
 8012760:	428e      	cmp	r6, r1
 8012762:	bfde      	ittt	le
 8012764:	1b89      	suble	r1, r1, r6
 8012766:	18b0      	addle	r0, r6, r2
 8012768:	18a4      	addle	r4, r4, r2
 801276a:	0049      	lsls	r1, r1, #1
 801276c:	3d01      	subs	r5, #1
 801276e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8012772:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8012776:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801277a:	d1f0      	bne.n	801275e <__ieee754_sqrt+0x92>
 801277c:	462a      	mov	r2, r5
 801277e:	f04f 0e20 	mov.w	lr, #32
 8012782:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012786:	4281      	cmp	r1, r0
 8012788:	eb06 0c05 	add.w	ip, r6, r5
 801278c:	dc02      	bgt.n	8012794 <__ieee754_sqrt+0xc8>
 801278e:	d113      	bne.n	80127b8 <__ieee754_sqrt+0xec>
 8012790:	459c      	cmp	ip, r3
 8012792:	d811      	bhi.n	80127b8 <__ieee754_sqrt+0xec>
 8012794:	f1bc 0f00 	cmp.w	ip, #0
 8012798:	eb0c 0506 	add.w	r5, ip, r6
 801279c:	da43      	bge.n	8012826 <__ieee754_sqrt+0x15a>
 801279e:	2d00      	cmp	r5, #0
 80127a0:	db41      	blt.n	8012826 <__ieee754_sqrt+0x15a>
 80127a2:	f100 0801 	add.w	r8, r0, #1
 80127a6:	1a09      	subs	r1, r1, r0
 80127a8:	459c      	cmp	ip, r3
 80127aa:	bf88      	it	hi
 80127ac:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80127b0:	eba3 030c 	sub.w	r3, r3, ip
 80127b4:	4432      	add	r2, r6
 80127b6:	4640      	mov	r0, r8
 80127b8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80127bc:	f1be 0e01 	subs.w	lr, lr, #1
 80127c0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80127c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80127c8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80127cc:	d1db      	bne.n	8012786 <__ieee754_sqrt+0xba>
 80127ce:	430b      	orrs	r3, r1
 80127d0:	d006      	beq.n	80127e0 <__ieee754_sqrt+0x114>
 80127d2:	1c50      	adds	r0, r2, #1
 80127d4:	bf13      	iteet	ne
 80127d6:	3201      	addne	r2, #1
 80127d8:	3401      	addeq	r4, #1
 80127da:	4672      	moveq	r2, lr
 80127dc:	f022 0201 	bicne.w	r2, r2, #1
 80127e0:	1063      	asrs	r3, r4, #1
 80127e2:	0852      	lsrs	r2, r2, #1
 80127e4:	07e1      	lsls	r1, r4, #31
 80127e6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80127ea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80127ee:	bf48      	it	mi
 80127f0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80127f4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80127f8:	4614      	mov	r4, r2
 80127fa:	e781      	b.n	8012700 <__ieee754_sqrt+0x34>
 80127fc:	0ad9      	lsrs	r1, r3, #11
 80127fe:	3815      	subs	r0, #21
 8012800:	055b      	lsls	r3, r3, #21
 8012802:	2900      	cmp	r1, #0
 8012804:	d0fa      	beq.n	80127fc <__ieee754_sqrt+0x130>
 8012806:	02cd      	lsls	r5, r1, #11
 8012808:	d50a      	bpl.n	8012820 <__ieee754_sqrt+0x154>
 801280a:	f1c2 0420 	rsb	r4, r2, #32
 801280e:	fa23 f404 	lsr.w	r4, r3, r4
 8012812:	1e55      	subs	r5, r2, #1
 8012814:	4093      	lsls	r3, r2
 8012816:	4321      	orrs	r1, r4
 8012818:	1b42      	subs	r2, r0, r5
 801281a:	e78a      	b.n	8012732 <__ieee754_sqrt+0x66>
 801281c:	4610      	mov	r0, r2
 801281e:	e7f0      	b.n	8012802 <__ieee754_sqrt+0x136>
 8012820:	0049      	lsls	r1, r1, #1
 8012822:	3201      	adds	r2, #1
 8012824:	e7ef      	b.n	8012806 <__ieee754_sqrt+0x13a>
 8012826:	4680      	mov	r8, r0
 8012828:	e7bd      	b.n	80127a6 <__ieee754_sqrt+0xda>
 801282a:	bf00      	nop
 801282c:	7ff00000 	.word	0x7ff00000

08012830 <with_errno>:
 8012830:	b570      	push	{r4, r5, r6, lr}
 8012832:	4604      	mov	r4, r0
 8012834:	460d      	mov	r5, r1
 8012836:	4616      	mov	r6, r2
 8012838:	f7fa fc9a 	bl	800d170 <__errno>
 801283c:	4629      	mov	r1, r5
 801283e:	6006      	str	r6, [r0, #0]
 8012840:	4620      	mov	r0, r4
 8012842:	bd70      	pop	{r4, r5, r6, pc}

08012844 <xflow>:
 8012844:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012846:	4614      	mov	r4, r2
 8012848:	461d      	mov	r5, r3
 801284a:	b108      	cbz	r0, 8012850 <xflow+0xc>
 801284c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012850:	e9cd 2300 	strd	r2, r3, [sp]
 8012854:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012858:	4620      	mov	r0, r4
 801285a:	4629      	mov	r1, r5
 801285c:	f7ed fed4 	bl	8000608 <__aeabi_dmul>
 8012860:	2222      	movs	r2, #34	; 0x22
 8012862:	b003      	add	sp, #12
 8012864:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012868:	f7ff bfe2 	b.w	8012830 <with_errno>

0801286c <__math_uflow>:
 801286c:	b508      	push	{r3, lr}
 801286e:	2200      	movs	r2, #0
 8012870:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8012874:	f7ff ffe6 	bl	8012844 <xflow>
 8012878:	ec41 0b10 	vmov	d0, r0, r1
 801287c:	bd08      	pop	{r3, pc}

0801287e <__math_oflow>:
 801287e:	b508      	push	{r3, lr}
 8012880:	2200      	movs	r2, #0
 8012882:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8012886:	f7ff ffdd 	bl	8012844 <xflow>
 801288a:	ec41 0b10 	vmov	d0, r0, r1
 801288e:	bd08      	pop	{r3, pc}

08012890 <fabs>:
 8012890:	ec51 0b10 	vmov	r0, r1, d0
 8012894:	ee10 2a10 	vmov	r2, s0
 8012898:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801289c:	ec43 2b10 	vmov	d0, r2, r3
 80128a0:	4770      	bx	lr

080128a2 <finite>:
 80128a2:	b082      	sub	sp, #8
 80128a4:	ed8d 0b00 	vstr	d0, [sp]
 80128a8:	9801      	ldr	r0, [sp, #4]
 80128aa:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80128ae:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80128b2:	0fc0      	lsrs	r0, r0, #31
 80128b4:	b002      	add	sp, #8
 80128b6:	4770      	bx	lr

080128b8 <scalbn>:
 80128b8:	b570      	push	{r4, r5, r6, lr}
 80128ba:	ec55 4b10 	vmov	r4, r5, d0
 80128be:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80128c2:	4606      	mov	r6, r0
 80128c4:	462b      	mov	r3, r5
 80128c6:	b99a      	cbnz	r2, 80128f0 <scalbn+0x38>
 80128c8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80128cc:	4323      	orrs	r3, r4
 80128ce:	d036      	beq.n	801293e <scalbn+0x86>
 80128d0:	4b39      	ldr	r3, [pc, #228]	; (80129b8 <scalbn+0x100>)
 80128d2:	4629      	mov	r1, r5
 80128d4:	ee10 0a10 	vmov	r0, s0
 80128d8:	2200      	movs	r2, #0
 80128da:	f7ed fe95 	bl	8000608 <__aeabi_dmul>
 80128de:	4b37      	ldr	r3, [pc, #220]	; (80129bc <scalbn+0x104>)
 80128e0:	429e      	cmp	r6, r3
 80128e2:	4604      	mov	r4, r0
 80128e4:	460d      	mov	r5, r1
 80128e6:	da10      	bge.n	801290a <scalbn+0x52>
 80128e8:	a32b      	add	r3, pc, #172	; (adr r3, 8012998 <scalbn+0xe0>)
 80128ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ee:	e03a      	b.n	8012966 <scalbn+0xae>
 80128f0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80128f4:	428a      	cmp	r2, r1
 80128f6:	d10c      	bne.n	8012912 <scalbn+0x5a>
 80128f8:	ee10 2a10 	vmov	r2, s0
 80128fc:	4620      	mov	r0, r4
 80128fe:	4629      	mov	r1, r5
 8012900:	f7ed fccc 	bl	800029c <__adddf3>
 8012904:	4604      	mov	r4, r0
 8012906:	460d      	mov	r5, r1
 8012908:	e019      	b.n	801293e <scalbn+0x86>
 801290a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801290e:	460b      	mov	r3, r1
 8012910:	3a36      	subs	r2, #54	; 0x36
 8012912:	4432      	add	r2, r6
 8012914:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8012918:	428a      	cmp	r2, r1
 801291a:	dd08      	ble.n	801292e <scalbn+0x76>
 801291c:	2d00      	cmp	r5, #0
 801291e:	a120      	add	r1, pc, #128	; (adr r1, 80129a0 <scalbn+0xe8>)
 8012920:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012924:	da1c      	bge.n	8012960 <scalbn+0xa8>
 8012926:	a120      	add	r1, pc, #128	; (adr r1, 80129a8 <scalbn+0xf0>)
 8012928:	e9d1 0100 	ldrd	r0, r1, [r1]
 801292c:	e018      	b.n	8012960 <scalbn+0xa8>
 801292e:	2a00      	cmp	r2, #0
 8012930:	dd08      	ble.n	8012944 <scalbn+0x8c>
 8012932:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012936:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801293a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801293e:	ec45 4b10 	vmov	d0, r4, r5
 8012942:	bd70      	pop	{r4, r5, r6, pc}
 8012944:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8012948:	da19      	bge.n	801297e <scalbn+0xc6>
 801294a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801294e:	429e      	cmp	r6, r3
 8012950:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8012954:	dd0a      	ble.n	801296c <scalbn+0xb4>
 8012956:	a112      	add	r1, pc, #72	; (adr r1, 80129a0 <scalbn+0xe8>)
 8012958:	e9d1 0100 	ldrd	r0, r1, [r1]
 801295c:	2b00      	cmp	r3, #0
 801295e:	d1e2      	bne.n	8012926 <scalbn+0x6e>
 8012960:	a30f      	add	r3, pc, #60	; (adr r3, 80129a0 <scalbn+0xe8>)
 8012962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012966:	f7ed fe4f 	bl	8000608 <__aeabi_dmul>
 801296a:	e7cb      	b.n	8012904 <scalbn+0x4c>
 801296c:	a10a      	add	r1, pc, #40	; (adr r1, 8012998 <scalbn+0xe0>)
 801296e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012972:	2b00      	cmp	r3, #0
 8012974:	d0b8      	beq.n	80128e8 <scalbn+0x30>
 8012976:	a10e      	add	r1, pc, #56	; (adr r1, 80129b0 <scalbn+0xf8>)
 8012978:	e9d1 0100 	ldrd	r0, r1, [r1]
 801297c:	e7b4      	b.n	80128e8 <scalbn+0x30>
 801297e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012982:	3236      	adds	r2, #54	; 0x36
 8012984:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012988:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801298c:	4620      	mov	r0, r4
 801298e:	4b0c      	ldr	r3, [pc, #48]	; (80129c0 <scalbn+0x108>)
 8012990:	2200      	movs	r2, #0
 8012992:	e7e8      	b.n	8012966 <scalbn+0xae>
 8012994:	f3af 8000 	nop.w
 8012998:	c2f8f359 	.word	0xc2f8f359
 801299c:	01a56e1f 	.word	0x01a56e1f
 80129a0:	8800759c 	.word	0x8800759c
 80129a4:	7e37e43c 	.word	0x7e37e43c
 80129a8:	8800759c 	.word	0x8800759c
 80129ac:	fe37e43c 	.word	0xfe37e43c
 80129b0:	c2f8f359 	.word	0xc2f8f359
 80129b4:	81a56e1f 	.word	0x81a56e1f
 80129b8:	43500000 	.word	0x43500000
 80129bc:	ffff3cb0 	.word	0xffff3cb0
 80129c0:	3c900000 	.word	0x3c900000

080129c4 <_init>:
 80129c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129c6:	bf00      	nop
 80129c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80129ca:	bc08      	pop	{r3}
 80129cc:	469e      	mov	lr, r3
 80129ce:	4770      	bx	lr

080129d0 <_fini>:
 80129d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129d2:	bf00      	nop
 80129d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80129d6:	bc08      	pop	{r3}
 80129d8:	469e      	mov	lr, r3
 80129da:	4770      	bx	lr
