// Seed: 2707258945
module module_0 #(
    parameter id_13 = 32'd27,
    parameter id_4  = 32'd66,
    parameter id_8  = 32'd78
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire _id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  parameter id_12 = 1;
  wire _id_13;
  logic [1 : 1] id_14;
  wire id_15;
  wire id_16;
  assign id_1 = id_9;
  logic [id_8  !=  id_13 : id_4] id_17;
endmodule
module module_1 #(
    parameter id_1 = 32'd71,
    parameter id_6 = 32'd80,
    parameter id_7 = 32'd43
) (
    output wor id_0,
    input supply0 _id_1
);
  assign id_0 = id_1;
  logic [7:0][id_1 : id_1] id_3;
  id_4 :
  assert property (@(posedge -1) -1)
  else $signed(86);
  ;
  localparam id_5 = 1, id_6 = id_6 == -1, id_7 = id_5 == id_1;
  wire id_8, id_9;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_8,
      id_7,
      id_8,
      id_8,
      id_9,
      id_7,
      id_5,
      id_5
  );
  assign id_3 = ~|id_1;
  wire id_10;
  defparam id_7.id_6 = id_7;
  wire id_11;
  assign id_11 = id_1;
endmodule
