Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: test_cam.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_cam.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_cam"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : test_cam
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/VGA_driver.v" into library work
Parsing module <VGA_Driver640x480>.
Analyzing Verilog file "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/buffer_ram_dp.v" into library work
Parsing module <buffer_ram_dp>.
Analyzing Verilog file "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" into library work
Parsing module <clk24_25_nexys4>.
Analyzing Verilog file "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/Captura_de_datos.v" into library work
Parsing module <Captura_de_datos>.
Analyzing Verilog file "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/test_cam.v" into library work
Parsing module <test_cam>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/test_cam.v" Line 106: Port LOCKED is not connected to this instance

Elaborating module <test_cam>.

Elaborating module <clk24_25_nexys4>.

Elaborating module <BUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=12.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=48.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=50,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 132: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 134: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 136: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 137: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 138: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 139: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 140: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 141: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 142: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 143: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 155: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 156: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 162: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 165: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v" Line 166: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <buffer_ram_dp(AW=15,DW=8)>.
Reading initialization file \"src/image.men\".
WARNING:HDLCompiler:1670 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/buffer_ram_dp.v" Line 53: Signal <ram> in initial block is partially initialized.

Elaborating module <VGA_Driver640x480>.
WARNING:HDLCompiler:413 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/VGA_driver.v" Line 68: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/VGA_driver.v" Line 72: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <Captura_de_datos>.
WARNING:HDLCompiler:413 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/Captura_de_datos.v" Line 66: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/Captura_de_datos.v" Line 67: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/test_cam.v" Line 164: Result of 17-bit expression is truncated to fit in 15-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test_cam>.
    Related source file is "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/test_cam.v".
        CAM_SCREEN_X = 160
        CAM_SCREEN_Y = 120
INFO:Xst:3210 - "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/test_cam.v" line 107: Output port <LOCKED> of the instance <clk25_24> is unconnected or connected to loadless signal.
    Found 16-bit adder for signal <n0023> created at line 164.
    Found 9x7-bit multiplier for signal <n0029> created at line 164.
    Found 10-bit comparator greater for signal <GND_1_o_VGA_posX[9]_LessThan_4_o> created at line 161
    Found 9-bit comparator greater for signal <GND_1_o_VGA_posY[8]_LessThan_5_o> created at line 161
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <test_cam> synthesized.

Synthesizing Unit <clk24_25_nexys4>.
    Related source file is "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/clk24_25_nexys4.v".
    Summary:
	no macro.
Unit <clk24_25_nexys4> synthesized.

Synthesizing Unit <buffer_ram_dp>.
    Related source file is "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/buffer_ram_dp.v".
        AW = 15
        DW = 8
        imageFILE = "src/image.men"
    Found 32768x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <buffer_ram_dp> synthesized.

Synthesizing Unit <VGA_Driver640x480>.
    Related source file is "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/src/VGA_driver.v".
    Found 9-bit register for signal <countY>.
    Found 10-bit register for signal <countX>.
    Found 9-bit adder for signal <countY[8]_GND_6_o_add_10_OUT> created at line 68.
    Found 10-bit adder for signal <countX[9]_GND_6_o_add_11_OUT> created at line 72.
    Found 10-bit comparator greater for signal <countX[9]_PWR_6_o_LessThan_3_o> created at line 50
    Found 10-bit comparator lessequal for signal <n0004> created at line 52
    Found 10-bit comparator greater for signal <countX[9]_PWR_6_o_LessThan_6_o> created at line 52
    Found 9-bit comparator lessequal for signal <n0009> created at line 53
    Found 9-bit comparator greater for signal <countY[8]_PWR_6_o_LessThan_8_o> created at line 53
    Found 10-bit comparator greater for signal <n0014> created at line 62
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VGA_Driver640x480> synthesized.

Synthesizing Unit <Captura_de_datos>.
    Related source file is "/home/jhonathann/Escritorio/Digital 2/Proyecto digital 2/work01-camara-grupo_1/hw/Captura_de_datos.v".
WARNING:Xst:647 - Input <D<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <countData>.
    Found 1-bit register for signal <write>.
    Found 15-bit register for signal <addr>.
    Found 15-bit register for signal <address>.
    Found 8-bit register for signal <RGB332>.
    Found 15-bit adder for signal <address[14]_GND_7_o_add_3_OUT> created at line 66.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <Captura_de_datos> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port RAM                             : 1
# Multipliers                                          : 1
 9x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 2
 10-bit register                                       : 1
 15-bit register                                       : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 8
 15-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <address_10> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_10> 
INFO:Xst:2261 - The FF/Latch <address_11> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_11> 
INFO:Xst:2261 - The FF/Latch <address_12> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_12> 
INFO:Xst:2261 - The FF/Latch <address_0> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_0> 
INFO:Xst:2261 - The FF/Latch <address_13> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_13> 
INFO:Xst:2261 - The FF/Latch <address_1> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_1> 
INFO:Xst:2261 - The FF/Latch <address_14> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_14> 
INFO:Xst:2261 - The FF/Latch <address_2> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_2> 
INFO:Xst:2261 - The FF/Latch <address_3> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_3> 
INFO:Xst:2261 - The FF/Latch <address_4> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_4> 
INFO:Xst:2261 - The FF/Latch <address_5> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_5> 
INFO:Xst:2261 - The FF/Latch <address_6> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_6> 
INFO:Xst:2261 - The FF/Latch <address_7> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_7> 
INFO:Xst:2261 - The FF/Latch <address_8> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_8> 
INFO:Xst:2261 - The FF/Latch <address_9> in Unit <Captura_de_datos> is equivalent to the following FF/Latch, which will be removed : <addr_9> 

Synthesizing (advanced) Unit <Captura_de_datos>.
The following registers are absorbed into counter <address>: 1 register on signal <address>.
Unit <Captura_de_datos> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Driver640x480>.
The following registers are absorbed into counter <countX>: 1 register on signal <countX>.
The following registers are absorbed into counter <countY>: 1 register on signal <countY>.
Unit <VGA_Driver640x480> synthesized (advanced).

Synthesizing (advanced) Unit <test_cam>.
	Multiplier <Mmult_n0029> in block <test_cam> and adder/subtractor <Madd_n0023_Madd> in block <test_cam> are combined into a MAC<Maddsub_n0029>.
INFO:Xst:3226 - The RAM <DP_RAM/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <DP_RAM/data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <DP_RAM_regW>   | high     |
    |     addrA          | connected to signal <DP_RAM_addr_in> |          |
    |     diA            | connected to signal <DP_RAM_data_in> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk25M>        | rise     |
    |     addrB          | connected to signal <DP_RAM_addr_out> |          |
    |     doB            | connected to signal <data_mem>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <test_cam> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port block RAM                       : 1
# MACs                                                 : 1
 9x7-to-15-bit MAC                                     : 1
# Adders/Subtractors                                   : 1
 15-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 15-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 8
 15-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_cam> ...

Optimizing unit <VGA_Driver640x480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_cam, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test_cam.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 189
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 45
#      LUT2                        : 19
#      LUT3                        : 11
#      LUT5                        : 1
#      LUT6                        : 13
#      MUXCY                       : 45
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 60
#      FD                          : 3
#      FDE                         : 38
#      FDR                         : 10
#      FDRE                        : 9
# RAMS                             : 16
#      RAMB16BWER                  : 16
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 17
# DSPs                             : 1
#      DSP48A1                     : 1
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              60  out of  11440     0%  
 Number of Slice LUTs:                   93  out of   5720     1%  
    Number used as Logic:                93  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    102
   Number with an unused Flip Flop:      42  out of    102    41%  
   Number with an unused LUT:             9  out of    102     8%  
   Number of fully used LUT-FF pairs:    51  out of    102    50%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  29  out of    102    28%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of     32    50%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Pclk                               | BUFGP                  | 40    |
clk25_24/clkout0                   | BUFG                   | 37    |
clk                                | IBUFG                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.662ns (Maximum Frequency: 130.510MHz)
   Minimum input arrival time before clock: 3.779ns
   Maximum output required time after clock: 6.127ns
   Maximum combinational path delay: 2.078ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Pclk'
  Clock period: 3.336ns (frequency: 299.767MHz)
  Total number of paths / destination ports: 288 / 70
-------------------------------------------------------------------------
Delay:               3.336ns (Levels of Logic = 1)
  Source:            Captura_de_datos/countData (FF)
  Destination:       Captura_de_datos/addr_0 (FF)
  Source Clock:      Pclk rising
  Destination Clock: Pclk rising

  Data Path: Captura_de_datos/countData to Captura_de_datos/addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  Captura_de_datos/countData (Captura_de_datos/countData)
     LUT3:I0->O           31   0.205   1.277  Captura_de_datos/_n0069_inv1 (Captura_de_datos/_n0069_inv)
     FDE:CE                    0.322          Captura_de_datos/addr_0
    ----------------------------------------
    Total                      3.336ns (0.974ns logic, 2.362ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk25_24/clkout0'
  Clock period: 7.662ns (frequency: 130.510MHz)
  Total number of paths / destination ports: 5080 / 274
-------------------------------------------------------------------------
Delay:               7.662ns (Levels of Logic = 2)
  Source:            VGA640x480/countY_8 (FF)
  Destination:       DP_RAM/Mram_ram1 (RAM)
  Source Clock:      clk25_24/clkout0 rising
  Destination Clock: clk25_24/clkout0 rising

  Data Path: VGA640x480/countY_8 to DP_RAM/Mram_ram1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   0.683  VGA640x480/countY_8 (VGA640x480/countY_8)
     DSP48A1:B8->P13       1   4.394   0.580  Maddsub_n0029 (n0023<13>)
     LUT2:I1->O           16   0.205   1.004  Mmux_DP_RAM_addr_out51 (DP_RAM_addr_out<13>)
     RAMB16BWER:ADDRB13        0.350          DP_RAM/Mram_ram1
    ----------------------------------------
    Total                      7.662ns (5.396ns logic, 2.266ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Pclk'
  Total number of paths / destination ports: 88 / 48
-------------------------------------------------------------------------
Offset:              3.779ns (Levels of Logic = 2)
  Source:            Href (PAD)
  Destination:       Captura_de_datos/addr_0 (FF)
  Destination Clock: Pclk rising

  Data Path: Href to Captura_de_datos/addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  Href_IBUF (Href_IBUF)
     LUT3:I1->O           31   0.203   1.277  Captura_de_datos/_n0069_inv1 (Captura_de_datos/_n0069_inv)
     FDE:CE                    0.322          Captura_de_datos/addr_0
    ----------------------------------------
    Total                      3.779ns (1.747ns logic, 2.032ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk25_24/clkout0'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.698ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       VGA640x480/countX_0 (FF)
  Destination Clock: clk25_24/clkout0 rising

  Data Path: rst to VGA640x480/countX_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   0.961  rst_IBUF (rst_IBUF)
     LUT2:I0->O           11   0.203   0.882  VGA640x480/Mcount_countX_val1 (VGA640x480/Mcount_countX_val)
     FDR:R                     0.430          VGA640x480/countX_0
    ----------------------------------------
    Total                      3.698ns (1.855ns logic, 1.843ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk25_24/clkout0'
  Total number of paths / destination ports: 62 / 10
-------------------------------------------------------------------------
Offset:              6.127ns (Levels of Logic = 2)
  Source:            DP_RAM/Mram_ram16 (RAM)
  Destination:       VGA_R<3> (PAD)
  Source Clock:      clk25_24/clkout0 rising

  Data Path: DP_RAM/Mram_ram16 to VGA_R<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB0    1   1.850   0.924  DP_RAM/Mram_ram16 (N35)
     LUT6:I1->O            1   0.203   0.579  VGA640x480/Mmux_pixelOut81 (VGA_R_3_OBUF)
     OBUF:I->O                 2.571          VGA_R_3_OBUF (VGA_R<3>)
    ----------------------------------------
    Total                      6.127ns (4.624ns logic, 1.503ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       clk25_24/mmcm_adv_inst:RST (PAD)

  Data Path: rst to clk25_24/mmcm_adv_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   0.856  rst_IBUF (rst_IBUF)
    MMCME2_ADV:RST             0.000          clk25_24/mmcm_adv_inst
    ----------------------------------------
    Total                      2.078ns (1.222ns logic, 0.856ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Pclk           |    3.336|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Pclk           |    2.962|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25_24/clkout0
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk25_24/clkout0|    7.662|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.52 secs
 
--> 


Total memory usage is 392564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :   17 (   0 filtered)

