0.6
2018.3
Dec  7 2018
00:33:28
D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,1595870853,verilog,,D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/ip/design_1_test_ram_0_0/sim/design_1_test_ram_0_0.v,,design_1_blk_mem_gen_0_0,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/ip/design_1_logic_in_0_0/sim/design_1_logic_in_0_0.v,1595920186,verilog,,D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,,design_1_logic_in_0_0,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/ip/design_1_test_ram_0_0/sim/design_1_test_ram_0_0.v,1595920186,verilog,,D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/sim/design_1.v,,design_1_test_ram_0_0,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/sim/design_1.v,1595920186,verilog,,D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sim_1/new/clk_test.v,1595839258,verilog,,,,clk_test,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sim_1/new/logic_intb.v,1595921057,verilog,,,,logic_intb,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1595920186,verilog,,D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sim_1/new/logic_intb.v,,design_1_wrapper,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/intern_clk.v,1595838239,verilog,,D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/trig.v,,intern_clk,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/logic_in.v,1595919116,verilog,,D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/test_ram.v,,logic_in,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/test_ram.v,1595919375,verilog,,D:/summer-camp/logic-analyse/hardware_input/hardware_input.ip_user_files/bd/design_1/ip/design_1_logic_in_0_0/sim/design_1_logic_in_0_0.v,,test_ram,,,,,,,,
D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/trig.v,1595920617,verilog,,D:/summer-camp/logic-analyse/hardware_input/hardware_input.srcs/sources_1/new/logic_in.v,,trigger_module,,,,,,,,
