// Seed: 3519311636
module module_0 (
    input tri0 id_0,
    output id_1
);
  logic id_2;
  logic id_3;
  type_7(
      id_2, 1
  ); type_8(
      1, 1, 1'h0 & 1, id_2, id_0[1], id_1, 1, 1
  );
endmodule
