
test_black_pill_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001c08  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001d14  08001d14  00011d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001d38  08001d38  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001d38  08001d38  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001d38  08001d38  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001d38  08001d38  00011d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001d3c  08001d3c  00011d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001d40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  2000000c  08001d4c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  08001d4c  0002006c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006f2c  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000129b  00000000  00000000  00026f61  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008e8  00000000  00000000  00028200  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000840  00000000  00000000  00028ae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001300b  00000000  00000000  00029328  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005ec8  00000000  00000000  0003c333  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006b485  00000000  00000000  000421fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ad680  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002484  00000000  00000000  000ad6fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001cfc 	.word	0x08001cfc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001cfc 	.word	0x08001cfc

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fa2a 	bl	80005a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f805 	bl	8000162 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f8f6 	bl	8000348 <MX_GPIO_Init>
  MX_TIM1_Init();
 800015c:	f000 f83c 	bl	80001d8 <MX_TIM1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000160:	e7fe      	b.n	8000160 <main+0x14>

08000162 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000162:	b580      	push	{r7, lr}
 8000164:	b090      	sub	sp, #64	; 0x40
 8000166:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000168:	f107 0318 	add.w	r3, r7, #24
 800016c:	2228      	movs	r2, #40	; 0x28
 800016e:	2100      	movs	r1, #0
 8000170:	4618      	mov	r0, r3
 8000172:	f001 fdbb 	bl	8001cec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000176:	1d3b      	adds	r3, r7, #4
 8000178:	2200      	movs	r2, #0
 800017a:	601a      	str	r2, [r3, #0]
 800017c:	605a      	str	r2, [r3, #4]
 800017e:	609a      	str	r2, [r3, #8]
 8000180:	60da      	str	r2, [r3, #12]
 8000182:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000184:	2301      	movs	r3, #1
 8000186:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000188:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800018c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800018e:	2300      	movs	r3, #0
 8000190:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000192:	f107 0318 	add.w	r3, r7, #24
 8000196:	4618      	mov	r0, r3
 8000198:	f000 fca6 	bl	8000ae8 <HAL_RCC_OscConfig>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <SystemClock_Config+0x44>
  {
    Error_Handler();
 80001a2:	f000 f8f3 	bl	800038c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001a6:	230f      	movs	r3, #15
 80001a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80001aa:	2301      	movs	r3, #1
 80001ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001ae:	2300      	movs	r3, #0
 80001b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001b2:	2300      	movs	r3, #0
 80001b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001b6:	2300      	movs	r3, #0
 80001b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001ba:	1d3b      	adds	r3, r7, #4
 80001bc:	2100      	movs	r1, #0
 80001be:	4618      	mov	r0, r3
 80001c0:	f000 ff12 	bl	8000fe8 <HAL_RCC_ClockConfig>
 80001c4:	4603      	mov	r3, r0
 80001c6:	2b00      	cmp	r3, #0
 80001c8:	d001      	beq.n	80001ce <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80001ca:	f000 f8df 	bl	800038c <Error_Handler>
  }
}
 80001ce:	bf00      	nop
 80001d0:	3740      	adds	r7, #64	; 0x40
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}
	...

080001d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b096      	sub	sp, #88	; 0x58
 80001dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80001de:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80001e2:	2200      	movs	r2, #0
 80001e4:	601a      	str	r2, [r3, #0]
 80001e6:	605a      	str	r2, [r3, #4]
 80001e8:	609a      	str	r2, [r3, #8]
 80001ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80001ec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80001f0:	2200      	movs	r2, #0
 80001f2:	601a      	str	r2, [r3, #0]
 80001f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80001f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80001fa:	2200      	movs	r2, #0
 80001fc:	601a      	str	r2, [r3, #0]
 80001fe:	605a      	str	r2, [r3, #4]
 8000200:	609a      	str	r2, [r3, #8]
 8000202:	60da      	str	r2, [r3, #12]
 8000204:	611a      	str	r2, [r3, #16]
 8000206:	615a      	str	r2, [r3, #20]
 8000208:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800020a:	1d3b      	adds	r3, r7, #4
 800020c:	2220      	movs	r2, #32
 800020e:	2100      	movs	r1, #0
 8000210:	4618      	mov	r0, r3
 8000212:	f001 fd6b 	bl	8001cec <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000216:	4b4a      	ldr	r3, [pc, #296]	; (8000340 <MX_TIM1_Init+0x168>)
 8000218:	4a4a      	ldr	r2, [pc, #296]	; (8000344 <MX_TIM1_Init+0x16c>)
 800021a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 800021c:	4b48      	ldr	r3, [pc, #288]	; (8000340 <MX_TIM1_Init+0x168>)
 800021e:	2207      	movs	r2, #7
 8000220:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000222:	4b47      	ldr	r3, [pc, #284]	; (8000340 <MX_TIM1_Init+0x168>)
 8000224:	2200      	movs	r2, #0
 8000226:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8000228:	4b45      	ldr	r3, [pc, #276]	; (8000340 <MX_TIM1_Init+0x168>)
 800022a:	2200      	movs	r2, #0
 800022c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800022e:	4b44      	ldr	r3, [pc, #272]	; (8000340 <MX_TIM1_Init+0x168>)
 8000230:	2200      	movs	r2, #0
 8000232:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000234:	4b42      	ldr	r3, [pc, #264]	; (8000340 <MX_TIM1_Init+0x168>)
 8000236:	2200      	movs	r2, #0
 8000238:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800023a:	4b41      	ldr	r3, [pc, #260]	; (8000340 <MX_TIM1_Init+0x168>)
 800023c:	2200      	movs	r2, #0
 800023e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000240:	483f      	ldr	r0, [pc, #252]	; (8000340 <MX_TIM1_Init+0x168>)
 8000242:	f001 f83b 	bl	80012bc <HAL_TIM_Base_Init>
 8000246:	4603      	mov	r3, r0
 8000248:	2b00      	cmp	r3, #0
 800024a:	d001      	beq.n	8000250 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800024c:	f000 f89e 	bl	800038c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000250:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000254:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000256:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800025a:	4619      	mov	r1, r3
 800025c:	4838      	ldr	r0, [pc, #224]	; (8000340 <MX_TIM1_Init+0x168>)
 800025e:	f001 f953 	bl	8001508 <HAL_TIM_ConfigClockSource>
 8000262:	4603      	mov	r3, r0
 8000264:	2b00      	cmp	r3, #0
 8000266:	d001      	beq.n	800026c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8000268:	f000 f890 	bl	800038c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800026c:	4834      	ldr	r0, [pc, #208]	; (8000340 <MX_TIM1_Init+0x168>)
 800026e:	f001 f850 	bl	8001312 <HAL_TIM_PWM_Init>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000278:	f000 f888 	bl	800038c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800027c:	2300      	movs	r3, #0
 800027e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000280:	2300      	movs	r3, #0
 8000282:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000284:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000288:	4619      	mov	r1, r3
 800028a:	482d      	ldr	r0, [pc, #180]	; (8000340 <MX_TIM1_Init+0x168>)
 800028c:	f001 fc74 	bl	8001b78 <HAL_TIMEx_MasterConfigSynchronization>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8000296:	f000 f879 	bl	800038c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800029a:	2360      	movs	r3, #96	; 0x60
 800029c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800029e:	2300      	movs	r3, #0
 80002a0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80002a2:	2300      	movs	r3, #0
 80002a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80002a6:	2300      	movs	r3, #0
 80002a8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80002aa:	2300      	movs	r3, #0
 80002ac:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80002ae:	2300      	movs	r3, #0
 80002b0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80002b2:	2300      	movs	r3, #0
 80002b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80002b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80002ba:	2200      	movs	r2, #0
 80002bc:	4619      	mov	r1, r3
 80002be:	4820      	ldr	r0, [pc, #128]	; (8000340 <MX_TIM1_Init+0x168>)
 80002c0:	f001 f85c 	bl	800137c <HAL_TIM_PWM_ConfigChannel>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80002ca:	f000 f85f 	bl	800038c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80002ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80002d2:	2204      	movs	r2, #4
 80002d4:	4619      	mov	r1, r3
 80002d6:	481a      	ldr	r0, [pc, #104]	; (8000340 <MX_TIM1_Init+0x168>)
 80002d8:	f001 f850 	bl	800137c <HAL_TIM_PWM_ConfigChannel>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80002e2:	f000 f853 	bl	800038c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80002e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80002ea:	2208      	movs	r2, #8
 80002ec:	4619      	mov	r1, r3
 80002ee:	4814      	ldr	r0, [pc, #80]	; (8000340 <MX_TIM1_Init+0x168>)
 80002f0:	f001 f844 	bl	800137c <HAL_TIM_PWM_ConfigChannel>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80002fa:	f000 f847 	bl	800038c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80002fe:	2300      	movs	r3, #0
 8000300:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000302:	2300      	movs	r3, #0
 8000304:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000306:	2300      	movs	r3, #0
 8000308:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800030a:	2300      	movs	r3, #0
 800030c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800030e:	2300      	movs	r3, #0
 8000310:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000312:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000316:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000318:	2300      	movs	r3, #0
 800031a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800031c:	1d3b      	adds	r3, r7, #4
 800031e:	4619      	mov	r1, r3
 8000320:	4807      	ldr	r0, [pc, #28]	; (8000340 <MX_TIM1_Init+0x168>)
 8000322:	f001 fc6d 	bl	8001c00 <HAL_TIMEx_ConfigBreakDeadTime>
 8000326:	4603      	mov	r3, r0
 8000328:	2b00      	cmp	r3, #0
 800032a:	d001      	beq.n	8000330 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 800032c:	f000 f82e 	bl	800038c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000330:	4803      	ldr	r0, [pc, #12]	; (8000340 <MX_TIM1_Init+0x168>)
 8000332:	f000 f881 	bl	8000438 <HAL_TIM_MspPostInit>

}
 8000336:	bf00      	nop
 8000338:	3758      	adds	r7, #88	; 0x58
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	20000028 	.word	0x20000028
 8000344:	40012c00 	.word	0x40012c00

08000348 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000348:	b480      	push	{r7}
 800034a:	b083      	sub	sp, #12
 800034c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800034e:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <MX_GPIO_Init+0x40>)
 8000350:	699b      	ldr	r3, [r3, #24]
 8000352:	4a0d      	ldr	r2, [pc, #52]	; (8000388 <MX_GPIO_Init+0x40>)
 8000354:	f043 0320 	orr.w	r3, r3, #32
 8000358:	6193      	str	r3, [r2, #24]
 800035a:	4b0b      	ldr	r3, [pc, #44]	; (8000388 <MX_GPIO_Init+0x40>)
 800035c:	699b      	ldr	r3, [r3, #24]
 800035e:	f003 0320 	and.w	r3, r3, #32
 8000362:	607b      	str	r3, [r7, #4]
 8000364:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000366:	4b08      	ldr	r3, [pc, #32]	; (8000388 <MX_GPIO_Init+0x40>)
 8000368:	699b      	ldr	r3, [r3, #24]
 800036a:	4a07      	ldr	r2, [pc, #28]	; (8000388 <MX_GPIO_Init+0x40>)
 800036c:	f043 0304 	orr.w	r3, r3, #4
 8000370:	6193      	str	r3, [r2, #24]
 8000372:	4b05      	ldr	r3, [pc, #20]	; (8000388 <MX_GPIO_Init+0x40>)
 8000374:	699b      	ldr	r3, [r3, #24]
 8000376:	f003 0304 	and.w	r3, r3, #4
 800037a:	603b      	str	r3, [r7, #0]
 800037c:	683b      	ldr	r3, [r7, #0]

}
 800037e:	bf00      	nop
 8000380:	370c      	adds	r7, #12
 8000382:	46bd      	mov	sp, r7
 8000384:	bc80      	pop	{r7}
 8000386:	4770      	bx	lr
 8000388:	40021000 	.word	0x40021000

0800038c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000390:	bf00      	nop
 8000392:	46bd      	mov	sp, r7
 8000394:	bc80      	pop	{r7}
 8000396:	4770      	bx	lr

08000398 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800039e:	4b15      	ldr	r3, [pc, #84]	; (80003f4 <HAL_MspInit+0x5c>)
 80003a0:	699b      	ldr	r3, [r3, #24]
 80003a2:	4a14      	ldr	r2, [pc, #80]	; (80003f4 <HAL_MspInit+0x5c>)
 80003a4:	f043 0301 	orr.w	r3, r3, #1
 80003a8:	6193      	str	r3, [r2, #24]
 80003aa:	4b12      	ldr	r3, [pc, #72]	; (80003f4 <HAL_MspInit+0x5c>)
 80003ac:	699b      	ldr	r3, [r3, #24]
 80003ae:	f003 0301 	and.w	r3, r3, #1
 80003b2:	60bb      	str	r3, [r7, #8]
 80003b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003b6:	4b0f      	ldr	r3, [pc, #60]	; (80003f4 <HAL_MspInit+0x5c>)
 80003b8:	69db      	ldr	r3, [r3, #28]
 80003ba:	4a0e      	ldr	r2, [pc, #56]	; (80003f4 <HAL_MspInit+0x5c>)
 80003bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003c0:	61d3      	str	r3, [r2, #28]
 80003c2:	4b0c      	ldr	r3, [pc, #48]	; (80003f4 <HAL_MspInit+0x5c>)
 80003c4:	69db      	ldr	r3, [r3, #28]
 80003c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ca:	607b      	str	r3, [r7, #4]
 80003cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ce:	4b0a      	ldr	r3, [pc, #40]	; (80003f8 <HAL_MspInit+0x60>)
 80003d0:	685b      	ldr	r3, [r3, #4]
 80003d2:	60fb      	str	r3, [r7, #12]
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003da:	60fb      	str	r3, [r7, #12]
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003e2:	60fb      	str	r3, [r7, #12]
 80003e4:	4a04      	ldr	r2, [pc, #16]	; (80003f8 <HAL_MspInit+0x60>)
 80003e6:	68fb      	ldr	r3, [r7, #12]
 80003e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ea:	bf00      	nop
 80003ec:	3714      	adds	r7, #20
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr
 80003f4:	40021000 	.word	0x40021000
 80003f8:	40010000 	.word	0x40010000

080003fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80003fc:	b480      	push	{r7}
 80003fe:	b085      	sub	sp, #20
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	4a09      	ldr	r2, [pc, #36]	; (8000430 <HAL_TIM_Base_MspInit+0x34>)
 800040a:	4293      	cmp	r3, r2
 800040c:	d10b      	bne.n	8000426 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800040e:	4b09      	ldr	r3, [pc, #36]	; (8000434 <HAL_TIM_Base_MspInit+0x38>)
 8000410:	699b      	ldr	r3, [r3, #24]
 8000412:	4a08      	ldr	r2, [pc, #32]	; (8000434 <HAL_TIM_Base_MspInit+0x38>)
 8000414:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000418:	6193      	str	r3, [r2, #24]
 800041a:	4b06      	ldr	r3, [pc, #24]	; (8000434 <HAL_TIM_Base_MspInit+0x38>)
 800041c:	699b      	ldr	r3, [r3, #24]
 800041e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000422:	60fb      	str	r3, [r7, #12]
 8000424:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000426:	bf00      	nop
 8000428:	3714      	adds	r7, #20
 800042a:	46bd      	mov	sp, r7
 800042c:	bc80      	pop	{r7}
 800042e:	4770      	bx	lr
 8000430:	40012c00 	.word	0x40012c00
 8000434:	40021000 	.word	0x40021000

08000438 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b088      	sub	sp, #32
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000440:	f107 0310 	add.w	r3, r7, #16
 8000444:	2200      	movs	r2, #0
 8000446:	601a      	str	r2, [r3, #0]
 8000448:	605a      	str	r2, [r3, #4]
 800044a:	609a      	str	r2, [r3, #8]
 800044c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4a10      	ldr	r2, [pc, #64]	; (8000494 <HAL_TIM_MspPostInit+0x5c>)
 8000454:	4293      	cmp	r3, r2
 8000456:	d118      	bne.n	800048a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000458:	4b0f      	ldr	r3, [pc, #60]	; (8000498 <HAL_TIM_MspPostInit+0x60>)
 800045a:	699b      	ldr	r3, [r3, #24]
 800045c:	4a0e      	ldr	r2, [pc, #56]	; (8000498 <HAL_TIM_MspPostInit+0x60>)
 800045e:	f043 0304 	orr.w	r3, r3, #4
 8000462:	6193      	str	r3, [r2, #24]
 8000464:	4b0c      	ldr	r3, [pc, #48]	; (8000498 <HAL_TIM_MspPostInit+0x60>)
 8000466:	699b      	ldr	r3, [r3, #24]
 8000468:	f003 0304 	and.w	r3, r3, #4
 800046c:	60fb      	str	r3, [r7, #12]
 800046e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000470:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000474:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000476:	2302      	movs	r3, #2
 8000478:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800047a:	2302      	movs	r3, #2
 800047c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800047e:	f107 0310 	add.w	r3, r7, #16
 8000482:	4619      	mov	r1, r3
 8000484:	4805      	ldr	r0, [pc, #20]	; (800049c <HAL_TIM_MspPostInit+0x64>)
 8000486:	f000 f9d5 	bl	8000834 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800048a:	bf00      	nop
 800048c:	3720      	adds	r7, #32
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	40012c00 	.word	0x40012c00
 8000498:	40021000 	.word	0x40021000
 800049c:	40010800 	.word	0x40010800

080004a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80004a4:	bf00      	nop
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004b0:	e7fe      	b.n	80004b0 <HardFault_Handler+0x4>

080004b2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004b2:	b480      	push	{r7}
 80004b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004b6:	e7fe      	b.n	80004b6 <MemManage_Handler+0x4>

080004b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004bc:	e7fe      	b.n	80004bc <BusFault_Handler+0x4>

080004be <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004be:	b480      	push	{r7}
 80004c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004c2:	e7fe      	b.n	80004c2 <UsageFault_Handler+0x4>

080004c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004c8:	bf00      	nop
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bc80      	pop	{r7}
 80004ce:	4770      	bx	lr

080004d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bc80      	pop	{r7}
 80004da:	4770      	bx	lr

080004dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bc80      	pop	{r7}
 80004e6:	4770      	bx	lr

080004e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004ec:	f000 f8a2 	bl	8000634 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004f0:	bf00      	nop
 80004f2:	bd80      	pop	{r7, pc}

080004f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80004f8:	4b15      	ldr	r3, [pc, #84]	; (8000550 <SystemInit+0x5c>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a14      	ldr	r2, [pc, #80]	; (8000550 <SystemInit+0x5c>)
 80004fe:	f043 0301 	orr.w	r3, r3, #1
 8000502:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000504:	4b12      	ldr	r3, [pc, #72]	; (8000550 <SystemInit+0x5c>)
 8000506:	685a      	ldr	r2, [r3, #4]
 8000508:	4911      	ldr	r1, [pc, #68]	; (8000550 <SystemInit+0x5c>)
 800050a:	4b12      	ldr	r3, [pc, #72]	; (8000554 <SystemInit+0x60>)
 800050c:	4013      	ands	r3, r2
 800050e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000510:	4b0f      	ldr	r3, [pc, #60]	; (8000550 <SystemInit+0x5c>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4a0e      	ldr	r2, [pc, #56]	; (8000550 <SystemInit+0x5c>)
 8000516:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800051a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800051e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000520:	4b0b      	ldr	r3, [pc, #44]	; (8000550 <SystemInit+0x5c>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a0a      	ldr	r2, [pc, #40]	; (8000550 <SystemInit+0x5c>)
 8000526:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800052a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800052c:	4b08      	ldr	r3, [pc, #32]	; (8000550 <SystemInit+0x5c>)
 800052e:	685b      	ldr	r3, [r3, #4]
 8000530:	4a07      	ldr	r2, [pc, #28]	; (8000550 <SystemInit+0x5c>)
 8000532:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000536:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000538:	4b05      	ldr	r3, [pc, #20]	; (8000550 <SystemInit+0x5c>)
 800053a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800053e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000540:	4b05      	ldr	r3, [pc, #20]	; (8000558 <SystemInit+0x64>)
 8000542:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000546:	609a      	str	r2, [r3, #8]
#endif 
}
 8000548:	bf00      	nop
 800054a:	46bd      	mov	sp, r7
 800054c:	bc80      	pop	{r7}
 800054e:	4770      	bx	lr
 8000550:	40021000 	.word	0x40021000
 8000554:	f8ff0000 	.word	0xf8ff0000
 8000558:	e000ed00 	.word	0xe000ed00

0800055c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800055c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800055e:	e003      	b.n	8000568 <LoopCopyDataInit>

08000560 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000560:	4b0b      	ldr	r3, [pc, #44]	; (8000590 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000562:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000564:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000566:	3104      	adds	r1, #4

08000568 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000568:	480a      	ldr	r0, [pc, #40]	; (8000594 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800056a:	4b0b      	ldr	r3, [pc, #44]	; (8000598 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800056c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800056e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000570:	d3f6      	bcc.n	8000560 <CopyDataInit>
  ldr r2, =_sbss
 8000572:	4a0a      	ldr	r2, [pc, #40]	; (800059c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000574:	e002      	b.n	800057c <LoopFillZerobss>

08000576 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000576:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000578:	f842 3b04 	str.w	r3, [r2], #4

0800057c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800057c:	4b08      	ldr	r3, [pc, #32]	; (80005a0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800057e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000580:	d3f9      	bcc.n	8000576 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000582:	f7ff ffb7 	bl	80004f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000586:	f001 fb8d 	bl	8001ca4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800058a:	f7ff fddf 	bl	800014c <main>
  bx lr
 800058e:	4770      	bx	lr
  ldr r3, =_sidata
 8000590:	08001d40 	.word	0x08001d40
  ldr r0, =_sdata
 8000594:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000598:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 800059c:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80005a0:	2000006c 	.word	0x2000006c

080005a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005a4:	e7fe      	b.n	80005a4 <ADC1_2_IRQHandler>
	...

080005a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005ac:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <HAL_Init+0x28>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <HAL_Init+0x28>)
 80005b2:	f043 0310 	orr.w	r3, r3, #16
 80005b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005b8:	2003      	movs	r0, #3
 80005ba:	f000 f907 	bl	80007cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005be:	2000      	movs	r0, #0
 80005c0:	f000 f808 	bl	80005d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005c4:	f7ff fee8 	bl	8000398 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005c8:	2300      	movs	r3, #0
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40022000 	.word	0x40022000

080005d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <HAL_InitTick+0x54>)
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <HAL_InitTick+0x58>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	4619      	mov	r1, r3
 80005e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 f911 	bl	800081a <HAL_SYSTICK_Config>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
 8000600:	e00e      	b.n	8000620 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2b0f      	cmp	r3, #15
 8000606:	d80a      	bhi.n	800061e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000608:	2200      	movs	r2, #0
 800060a:	6879      	ldr	r1, [r7, #4]
 800060c:	f04f 30ff 	mov.w	r0, #4294967295
 8000610:	f000 f8e7 	bl	80007e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000614:	4a06      	ldr	r2, [pc, #24]	; (8000630 <HAL_InitTick+0x5c>)
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800061a:	2300      	movs	r3, #0
 800061c:	e000      	b.n	8000620 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800061e:	2301      	movs	r3, #1
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000000 	.word	0x20000000
 800062c:	20000008 	.word	0x20000008
 8000630:	20000004 	.word	0x20000004

08000634 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000638:	4b05      	ldr	r3, [pc, #20]	; (8000650 <HAL_IncTick+0x1c>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	461a      	mov	r2, r3
 800063e:	4b05      	ldr	r3, [pc, #20]	; (8000654 <HAL_IncTick+0x20>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4413      	add	r3, r2
 8000644:	4a03      	ldr	r2, [pc, #12]	; (8000654 <HAL_IncTick+0x20>)
 8000646:	6013      	str	r3, [r2, #0]
}
 8000648:	bf00      	nop
 800064a:	46bd      	mov	sp, r7
 800064c:	bc80      	pop	{r7}
 800064e:	4770      	bx	lr
 8000650:	20000008 	.word	0x20000008
 8000654:	20000068 	.word	0x20000068

08000658 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
  return uwTick;
 800065c:	4b02      	ldr	r3, [pc, #8]	; (8000668 <HAL_GetTick+0x10>)
 800065e:	681b      	ldr	r3, [r3, #0]
}
 8000660:	4618      	mov	r0, r3
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr
 8000668:	20000068 	.word	0x20000068

0800066c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800066c:	b480      	push	{r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	f003 0307 	and.w	r3, r3, #7
 800067a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800067c:	4b0c      	ldr	r3, [pc, #48]	; (80006b0 <__NVIC_SetPriorityGrouping+0x44>)
 800067e:	68db      	ldr	r3, [r3, #12]
 8000680:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000682:	68ba      	ldr	r2, [r7, #8]
 8000684:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000688:	4013      	ands	r3, r2
 800068a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000694:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000698:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800069c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800069e:	4a04      	ldr	r2, [pc, #16]	; (80006b0 <__NVIC_SetPriorityGrouping+0x44>)
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	60d3      	str	r3, [r2, #12]
}
 80006a4:	bf00      	nop
 80006a6:	3714      	adds	r7, #20
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bc80      	pop	{r7}
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	e000ed00 	.word	0xe000ed00

080006b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006b8:	4b04      	ldr	r3, [pc, #16]	; (80006cc <__NVIC_GetPriorityGrouping+0x18>)
 80006ba:	68db      	ldr	r3, [r3, #12]
 80006bc:	0a1b      	lsrs	r3, r3, #8
 80006be:	f003 0307 	and.w	r3, r3, #7
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bc80      	pop	{r7}
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	e000ed00 	.word	0xe000ed00

080006d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	6039      	str	r1, [r7, #0]
 80006da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	db0a      	blt.n	80006fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	490c      	ldr	r1, [pc, #48]	; (800071c <__NVIC_SetPriority+0x4c>)
 80006ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ee:	0112      	lsls	r2, r2, #4
 80006f0:	b2d2      	uxtb	r2, r2
 80006f2:	440b      	add	r3, r1
 80006f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006f8:	e00a      	b.n	8000710 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	b2da      	uxtb	r2, r3
 80006fe:	4908      	ldr	r1, [pc, #32]	; (8000720 <__NVIC_SetPriority+0x50>)
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	f003 030f 	and.w	r3, r3, #15
 8000706:	3b04      	subs	r3, #4
 8000708:	0112      	lsls	r2, r2, #4
 800070a:	b2d2      	uxtb	r2, r2
 800070c:	440b      	add	r3, r1
 800070e:	761a      	strb	r2, [r3, #24]
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	bc80      	pop	{r7}
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	e000e100 	.word	0xe000e100
 8000720:	e000ed00 	.word	0xe000ed00

08000724 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000724:	b480      	push	{r7}
 8000726:	b089      	sub	sp, #36	; 0x24
 8000728:	af00      	add	r7, sp, #0
 800072a:	60f8      	str	r0, [r7, #12]
 800072c:	60b9      	str	r1, [r7, #8]
 800072e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	f003 0307 	and.w	r3, r3, #7
 8000736:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000738:	69fb      	ldr	r3, [r7, #28]
 800073a:	f1c3 0307 	rsb	r3, r3, #7
 800073e:	2b04      	cmp	r3, #4
 8000740:	bf28      	it	cs
 8000742:	2304      	movcs	r3, #4
 8000744:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	3304      	adds	r3, #4
 800074a:	2b06      	cmp	r3, #6
 800074c:	d902      	bls.n	8000754 <NVIC_EncodePriority+0x30>
 800074e:	69fb      	ldr	r3, [r7, #28]
 8000750:	3b03      	subs	r3, #3
 8000752:	e000      	b.n	8000756 <NVIC_EncodePriority+0x32>
 8000754:	2300      	movs	r3, #0
 8000756:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000758:	f04f 32ff 	mov.w	r2, #4294967295
 800075c:	69bb      	ldr	r3, [r7, #24]
 800075e:	fa02 f303 	lsl.w	r3, r2, r3
 8000762:	43da      	mvns	r2, r3
 8000764:	68bb      	ldr	r3, [r7, #8]
 8000766:	401a      	ands	r2, r3
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800076c:	f04f 31ff 	mov.w	r1, #4294967295
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	fa01 f303 	lsl.w	r3, r1, r3
 8000776:	43d9      	mvns	r1, r3
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800077c:	4313      	orrs	r3, r2
         );
}
 800077e:	4618      	mov	r0, r3
 8000780:	3724      	adds	r7, #36	; 0x24
 8000782:	46bd      	mov	sp, r7
 8000784:	bc80      	pop	{r7}
 8000786:	4770      	bx	lr

08000788 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	3b01      	subs	r3, #1
 8000794:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000798:	d301      	bcc.n	800079e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800079a:	2301      	movs	r3, #1
 800079c:	e00f      	b.n	80007be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800079e:	4a0a      	ldr	r2, [pc, #40]	; (80007c8 <SysTick_Config+0x40>)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	3b01      	subs	r3, #1
 80007a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007a6:	210f      	movs	r1, #15
 80007a8:	f04f 30ff 	mov.w	r0, #4294967295
 80007ac:	f7ff ff90 	bl	80006d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007b0:	4b05      	ldr	r3, [pc, #20]	; (80007c8 <SysTick_Config+0x40>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007b6:	4b04      	ldr	r3, [pc, #16]	; (80007c8 <SysTick_Config+0x40>)
 80007b8:	2207      	movs	r2, #7
 80007ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007bc:	2300      	movs	r3, #0
}
 80007be:	4618      	mov	r0, r3
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	e000e010 	.word	0xe000e010

080007cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007d4:	6878      	ldr	r0, [r7, #4]
 80007d6:	f7ff ff49 	bl	800066c <__NVIC_SetPriorityGrouping>
}
 80007da:	bf00      	nop
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}

080007e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007e2:	b580      	push	{r7, lr}
 80007e4:	b086      	sub	sp, #24
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	4603      	mov	r3, r0
 80007ea:	60b9      	str	r1, [r7, #8]
 80007ec:	607a      	str	r2, [r7, #4]
 80007ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007f0:	2300      	movs	r3, #0
 80007f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007f4:	f7ff ff5e 	bl	80006b4 <__NVIC_GetPriorityGrouping>
 80007f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007fa:	687a      	ldr	r2, [r7, #4]
 80007fc:	68b9      	ldr	r1, [r7, #8]
 80007fe:	6978      	ldr	r0, [r7, #20]
 8000800:	f7ff ff90 	bl	8000724 <NVIC_EncodePriority>
 8000804:	4602      	mov	r2, r0
 8000806:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800080a:	4611      	mov	r1, r2
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff ff5f 	bl	80006d0 <__NVIC_SetPriority>
}
 8000812:	bf00      	nop
 8000814:	3718      	adds	r7, #24
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}

0800081a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800081a:	b580      	push	{r7, lr}
 800081c:	b082      	sub	sp, #8
 800081e:	af00      	add	r7, sp, #0
 8000820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f7ff ffb0 	bl	8000788 <SysTick_Config>
 8000828:	4603      	mov	r3, r0
}
 800082a:	4618      	mov	r0, r3
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
	...

08000834 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000834:	b480      	push	{r7}
 8000836:	b08b      	sub	sp, #44	; 0x2c
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800083e:	2300      	movs	r3, #0
 8000840:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000842:	2300      	movs	r3, #0
 8000844:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000846:	e127      	b.n	8000a98 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000848:	2201      	movs	r2, #1
 800084a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800084c:	fa02 f303 	lsl.w	r3, r2, r3
 8000850:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	69fa      	ldr	r2, [r7, #28]
 8000858:	4013      	ands	r3, r2
 800085a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800085c:	69ba      	ldr	r2, [r7, #24]
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	429a      	cmp	r2, r3
 8000862:	f040 8116 	bne.w	8000a92 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	2b12      	cmp	r3, #18
 800086c:	d034      	beq.n	80008d8 <HAL_GPIO_Init+0xa4>
 800086e:	2b12      	cmp	r3, #18
 8000870:	d80d      	bhi.n	800088e <HAL_GPIO_Init+0x5a>
 8000872:	2b02      	cmp	r3, #2
 8000874:	d02b      	beq.n	80008ce <HAL_GPIO_Init+0x9a>
 8000876:	2b02      	cmp	r3, #2
 8000878:	d804      	bhi.n	8000884 <HAL_GPIO_Init+0x50>
 800087a:	2b00      	cmp	r3, #0
 800087c:	d031      	beq.n	80008e2 <HAL_GPIO_Init+0xae>
 800087e:	2b01      	cmp	r3, #1
 8000880:	d01c      	beq.n	80008bc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000882:	e048      	b.n	8000916 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000884:	2b03      	cmp	r3, #3
 8000886:	d043      	beq.n	8000910 <HAL_GPIO_Init+0xdc>
 8000888:	2b11      	cmp	r3, #17
 800088a:	d01b      	beq.n	80008c4 <HAL_GPIO_Init+0x90>
          break;
 800088c:	e043      	b.n	8000916 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800088e:	4a89      	ldr	r2, [pc, #548]	; (8000ab4 <HAL_GPIO_Init+0x280>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d026      	beq.n	80008e2 <HAL_GPIO_Init+0xae>
 8000894:	4a87      	ldr	r2, [pc, #540]	; (8000ab4 <HAL_GPIO_Init+0x280>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d806      	bhi.n	80008a8 <HAL_GPIO_Init+0x74>
 800089a:	4a87      	ldr	r2, [pc, #540]	; (8000ab8 <HAL_GPIO_Init+0x284>)
 800089c:	4293      	cmp	r3, r2
 800089e:	d020      	beq.n	80008e2 <HAL_GPIO_Init+0xae>
 80008a0:	4a86      	ldr	r2, [pc, #536]	; (8000abc <HAL_GPIO_Init+0x288>)
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d01d      	beq.n	80008e2 <HAL_GPIO_Init+0xae>
          break;
 80008a6:	e036      	b.n	8000916 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80008a8:	4a85      	ldr	r2, [pc, #532]	; (8000ac0 <HAL_GPIO_Init+0x28c>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d019      	beq.n	80008e2 <HAL_GPIO_Init+0xae>
 80008ae:	4a85      	ldr	r2, [pc, #532]	; (8000ac4 <HAL_GPIO_Init+0x290>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d016      	beq.n	80008e2 <HAL_GPIO_Init+0xae>
 80008b4:	4a84      	ldr	r2, [pc, #528]	; (8000ac8 <HAL_GPIO_Init+0x294>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d013      	beq.n	80008e2 <HAL_GPIO_Init+0xae>
          break;
 80008ba:	e02c      	b.n	8000916 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	623b      	str	r3, [r7, #32]
          break;
 80008c2:	e028      	b.n	8000916 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	68db      	ldr	r3, [r3, #12]
 80008c8:	3304      	adds	r3, #4
 80008ca:	623b      	str	r3, [r7, #32]
          break;
 80008cc:	e023      	b.n	8000916 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	68db      	ldr	r3, [r3, #12]
 80008d2:	3308      	adds	r3, #8
 80008d4:	623b      	str	r3, [r7, #32]
          break;
 80008d6:	e01e      	b.n	8000916 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	68db      	ldr	r3, [r3, #12]
 80008dc:	330c      	adds	r3, #12
 80008de:	623b      	str	r3, [r7, #32]
          break;
 80008e0:	e019      	b.n	8000916 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	689b      	ldr	r3, [r3, #8]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d102      	bne.n	80008f0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80008ea:	2304      	movs	r3, #4
 80008ec:	623b      	str	r3, [r7, #32]
          break;
 80008ee:	e012      	b.n	8000916 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	689b      	ldr	r3, [r3, #8]
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d105      	bne.n	8000904 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008f8:	2308      	movs	r3, #8
 80008fa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	69fa      	ldr	r2, [r7, #28]
 8000900:	611a      	str	r2, [r3, #16]
          break;
 8000902:	e008      	b.n	8000916 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000904:	2308      	movs	r3, #8
 8000906:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	69fa      	ldr	r2, [r7, #28]
 800090c:	615a      	str	r2, [r3, #20]
          break;
 800090e:	e002      	b.n	8000916 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000910:	2300      	movs	r3, #0
 8000912:	623b      	str	r3, [r7, #32]
          break;
 8000914:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000916:	69bb      	ldr	r3, [r7, #24]
 8000918:	2bff      	cmp	r3, #255	; 0xff
 800091a:	d801      	bhi.n	8000920 <HAL_GPIO_Init+0xec>
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	e001      	b.n	8000924 <HAL_GPIO_Init+0xf0>
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	3304      	adds	r3, #4
 8000924:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000926:	69bb      	ldr	r3, [r7, #24]
 8000928:	2bff      	cmp	r3, #255	; 0xff
 800092a:	d802      	bhi.n	8000932 <HAL_GPIO_Init+0xfe>
 800092c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	e002      	b.n	8000938 <HAL_GPIO_Init+0x104>
 8000932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000934:	3b08      	subs	r3, #8
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	210f      	movs	r1, #15
 8000940:	693b      	ldr	r3, [r7, #16]
 8000942:	fa01 f303 	lsl.w	r3, r1, r3
 8000946:	43db      	mvns	r3, r3
 8000948:	401a      	ands	r2, r3
 800094a:	6a39      	ldr	r1, [r7, #32]
 800094c:	693b      	ldr	r3, [r7, #16]
 800094e:	fa01 f303 	lsl.w	r3, r1, r3
 8000952:	431a      	orrs	r2, r3
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000960:	2b00      	cmp	r3, #0
 8000962:	f000 8096 	beq.w	8000a92 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000966:	4b59      	ldr	r3, [pc, #356]	; (8000acc <HAL_GPIO_Init+0x298>)
 8000968:	699b      	ldr	r3, [r3, #24]
 800096a:	4a58      	ldr	r2, [pc, #352]	; (8000acc <HAL_GPIO_Init+0x298>)
 800096c:	f043 0301 	orr.w	r3, r3, #1
 8000970:	6193      	str	r3, [r2, #24]
 8000972:	4b56      	ldr	r3, [pc, #344]	; (8000acc <HAL_GPIO_Init+0x298>)
 8000974:	699b      	ldr	r3, [r3, #24]
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	60bb      	str	r3, [r7, #8]
 800097c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800097e:	4a54      	ldr	r2, [pc, #336]	; (8000ad0 <HAL_GPIO_Init+0x29c>)
 8000980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000982:	089b      	lsrs	r3, r3, #2
 8000984:	3302      	adds	r3, #2
 8000986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800098a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800098c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800098e:	f003 0303 	and.w	r3, r3, #3
 8000992:	009b      	lsls	r3, r3, #2
 8000994:	220f      	movs	r2, #15
 8000996:	fa02 f303 	lsl.w	r3, r2, r3
 800099a:	43db      	mvns	r3, r3
 800099c:	68fa      	ldr	r2, [r7, #12]
 800099e:	4013      	ands	r3, r2
 80009a0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4a4b      	ldr	r2, [pc, #300]	; (8000ad4 <HAL_GPIO_Init+0x2a0>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d013      	beq.n	80009d2 <HAL_GPIO_Init+0x19e>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4a4a      	ldr	r2, [pc, #296]	; (8000ad8 <HAL_GPIO_Init+0x2a4>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d00d      	beq.n	80009ce <HAL_GPIO_Init+0x19a>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4a49      	ldr	r2, [pc, #292]	; (8000adc <HAL_GPIO_Init+0x2a8>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d007      	beq.n	80009ca <HAL_GPIO_Init+0x196>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4a48      	ldr	r2, [pc, #288]	; (8000ae0 <HAL_GPIO_Init+0x2ac>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d101      	bne.n	80009c6 <HAL_GPIO_Init+0x192>
 80009c2:	2303      	movs	r3, #3
 80009c4:	e006      	b.n	80009d4 <HAL_GPIO_Init+0x1a0>
 80009c6:	2304      	movs	r3, #4
 80009c8:	e004      	b.n	80009d4 <HAL_GPIO_Init+0x1a0>
 80009ca:	2302      	movs	r3, #2
 80009cc:	e002      	b.n	80009d4 <HAL_GPIO_Init+0x1a0>
 80009ce:	2301      	movs	r3, #1
 80009d0:	e000      	b.n	80009d4 <HAL_GPIO_Init+0x1a0>
 80009d2:	2300      	movs	r3, #0
 80009d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009d6:	f002 0203 	and.w	r2, r2, #3
 80009da:	0092      	lsls	r2, r2, #2
 80009dc:	4093      	lsls	r3, r2
 80009de:	68fa      	ldr	r2, [r7, #12]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80009e4:	493a      	ldr	r1, [pc, #232]	; (8000ad0 <HAL_GPIO_Init+0x29c>)
 80009e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e8:	089b      	lsrs	r3, r3, #2
 80009ea:	3302      	adds	r3, #2
 80009ec:	68fa      	ldr	r2, [r7, #12]
 80009ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d006      	beq.n	8000a0c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009fe:	4b39      	ldr	r3, [pc, #228]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a00:	681a      	ldr	r2, [r3, #0]
 8000a02:	4938      	ldr	r1, [pc, #224]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a04:	69bb      	ldr	r3, [r7, #24]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	600b      	str	r3, [r1, #0]
 8000a0a:	e006      	b.n	8000a1a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a0c:	4b35      	ldr	r3, [pc, #212]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a0e:	681a      	ldr	r2, [r3, #0]
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	43db      	mvns	r3, r3
 8000a14:	4933      	ldr	r1, [pc, #204]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a16:	4013      	ands	r3, r2
 8000a18:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d006      	beq.n	8000a34 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a26:	4b2f      	ldr	r3, [pc, #188]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a28:	685a      	ldr	r2, [r3, #4]
 8000a2a:	492e      	ldr	r1, [pc, #184]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a2c:	69bb      	ldr	r3, [r7, #24]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	604b      	str	r3, [r1, #4]
 8000a32:	e006      	b.n	8000a42 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a34:	4b2b      	ldr	r3, [pc, #172]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a36:	685a      	ldr	r2, [r3, #4]
 8000a38:	69bb      	ldr	r3, [r7, #24]
 8000a3a:	43db      	mvns	r3, r3
 8000a3c:	4929      	ldr	r1, [pc, #164]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a3e:	4013      	ands	r3, r2
 8000a40:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d006      	beq.n	8000a5c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a4e:	4b25      	ldr	r3, [pc, #148]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a50:	689a      	ldr	r2, [r3, #8]
 8000a52:	4924      	ldr	r1, [pc, #144]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a54:	69bb      	ldr	r3, [r7, #24]
 8000a56:	4313      	orrs	r3, r2
 8000a58:	608b      	str	r3, [r1, #8]
 8000a5a:	e006      	b.n	8000a6a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a5c:	4b21      	ldr	r3, [pc, #132]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a5e:	689a      	ldr	r2, [r3, #8]
 8000a60:	69bb      	ldr	r3, [r7, #24]
 8000a62:	43db      	mvns	r3, r3
 8000a64:	491f      	ldr	r1, [pc, #124]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a66:	4013      	ands	r3, r2
 8000a68:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d006      	beq.n	8000a84 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a76:	4b1b      	ldr	r3, [pc, #108]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a78:	68da      	ldr	r2, [r3, #12]
 8000a7a:	491a      	ldr	r1, [pc, #104]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a7c:	69bb      	ldr	r3, [r7, #24]
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	60cb      	str	r3, [r1, #12]
 8000a82:	e006      	b.n	8000a92 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a84:	4b17      	ldr	r3, [pc, #92]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a86:	68da      	ldr	r2, [r3, #12]
 8000a88:	69bb      	ldr	r3, [r7, #24]
 8000a8a:	43db      	mvns	r3, r3
 8000a8c:	4915      	ldr	r1, [pc, #84]	; (8000ae4 <HAL_GPIO_Init+0x2b0>)
 8000a8e:	4013      	ands	r3, r2
 8000a90:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a94:	3301      	adds	r3, #1
 8000a96:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a9e:	fa22 f303 	lsr.w	r3, r2, r3
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	f47f aed0 	bne.w	8000848 <HAL_GPIO_Init+0x14>
  }
}
 8000aa8:	bf00      	nop
 8000aaa:	372c      	adds	r7, #44	; 0x2c
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bc80      	pop	{r7}
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	10210000 	.word	0x10210000
 8000ab8:	10110000 	.word	0x10110000
 8000abc:	10120000 	.word	0x10120000
 8000ac0:	10310000 	.word	0x10310000
 8000ac4:	10320000 	.word	0x10320000
 8000ac8:	10220000 	.word	0x10220000
 8000acc:	40021000 	.word	0x40021000
 8000ad0:	40010000 	.word	0x40010000
 8000ad4:	40010800 	.word	0x40010800
 8000ad8:	40010c00 	.word	0x40010c00
 8000adc:	40011000 	.word	0x40011000
 8000ae0:	40011400 	.word	0x40011400
 8000ae4:	40010400 	.word	0x40010400

08000ae8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b086      	sub	sp, #24
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d101      	bne.n	8000afa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000af6:	2301      	movs	r3, #1
 8000af8:	e26c      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	f000 8087 	beq.w	8000c16 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b08:	4b92      	ldr	r3, [pc, #584]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f003 030c 	and.w	r3, r3, #12
 8000b10:	2b04      	cmp	r3, #4
 8000b12:	d00c      	beq.n	8000b2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b14:	4b8f      	ldr	r3, [pc, #572]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f003 030c 	and.w	r3, r3, #12
 8000b1c:	2b08      	cmp	r3, #8
 8000b1e:	d112      	bne.n	8000b46 <HAL_RCC_OscConfig+0x5e>
 8000b20:	4b8c      	ldr	r3, [pc, #560]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b2c:	d10b      	bne.n	8000b46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b2e:	4b89      	ldr	r3, [pc, #548]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d06c      	beq.n	8000c14 <HAL_RCC_OscConfig+0x12c>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d168      	bne.n	8000c14 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b42:	2301      	movs	r3, #1
 8000b44:	e246      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b4e:	d106      	bne.n	8000b5e <HAL_RCC_OscConfig+0x76>
 8000b50:	4b80      	ldr	r3, [pc, #512]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a7f      	ldr	r2, [pc, #508]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b5a:	6013      	str	r3, [r2, #0]
 8000b5c:	e02e      	b.n	8000bbc <HAL_RCC_OscConfig+0xd4>
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d10c      	bne.n	8000b80 <HAL_RCC_OscConfig+0x98>
 8000b66:	4b7b      	ldr	r3, [pc, #492]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a7a      	ldr	r2, [pc, #488]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b70:	6013      	str	r3, [r2, #0]
 8000b72:	4b78      	ldr	r3, [pc, #480]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a77      	ldr	r2, [pc, #476]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b7c:	6013      	str	r3, [r2, #0]
 8000b7e:	e01d      	b.n	8000bbc <HAL_RCC_OscConfig+0xd4>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b88:	d10c      	bne.n	8000ba4 <HAL_RCC_OscConfig+0xbc>
 8000b8a:	4b72      	ldr	r3, [pc, #456]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a71      	ldr	r2, [pc, #452]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b94:	6013      	str	r3, [r2, #0]
 8000b96:	4b6f      	ldr	r3, [pc, #444]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a6e      	ldr	r2, [pc, #440]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000b9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ba0:	6013      	str	r3, [r2, #0]
 8000ba2:	e00b      	b.n	8000bbc <HAL_RCC_OscConfig+0xd4>
 8000ba4:	4b6b      	ldr	r3, [pc, #428]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a6a      	ldr	r2, [pc, #424]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000baa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	4b68      	ldr	r3, [pc, #416]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a67      	ldr	r2, [pc, #412]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000bb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d013      	beq.n	8000bec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bc4:	f7ff fd48 	bl	8000658 <HAL_GetTick>
 8000bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bca:	e008      	b.n	8000bde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bcc:	f7ff fd44 	bl	8000658 <HAL_GetTick>
 8000bd0:	4602      	mov	r2, r0
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	2b64      	cmp	r3, #100	; 0x64
 8000bd8:	d901      	bls.n	8000bde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	e1fa      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bde:	4b5d      	ldr	r3, [pc, #372]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d0f0      	beq.n	8000bcc <HAL_RCC_OscConfig+0xe4>
 8000bea:	e014      	b.n	8000c16 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bec:	f7ff fd34 	bl	8000658 <HAL_GetTick>
 8000bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bf2:	e008      	b.n	8000c06 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bf4:	f7ff fd30 	bl	8000658 <HAL_GetTick>
 8000bf8:	4602      	mov	r2, r0
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	2b64      	cmp	r3, #100	; 0x64
 8000c00:	d901      	bls.n	8000c06 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000c02:	2303      	movs	r3, #3
 8000c04:	e1e6      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c06:	4b53      	ldr	r3, [pc, #332]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d1f0      	bne.n	8000bf4 <HAL_RCC_OscConfig+0x10c>
 8000c12:	e000      	b.n	8000c16 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f003 0302 	and.w	r3, r3, #2
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d063      	beq.n	8000cea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c22:	4b4c      	ldr	r3, [pc, #304]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f003 030c 	and.w	r3, r3, #12
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d00b      	beq.n	8000c46 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c2e:	4b49      	ldr	r3, [pc, #292]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f003 030c 	and.w	r3, r3, #12
 8000c36:	2b08      	cmp	r3, #8
 8000c38:	d11c      	bne.n	8000c74 <HAL_RCC_OscConfig+0x18c>
 8000c3a:	4b46      	ldr	r3, [pc, #280]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d116      	bne.n	8000c74 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c46:	4b43      	ldr	r3, [pc, #268]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f003 0302 	and.w	r3, r3, #2
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d005      	beq.n	8000c5e <HAL_RCC_OscConfig+0x176>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	691b      	ldr	r3, [r3, #16]
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d001      	beq.n	8000c5e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	e1ba      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c5e:	4b3d      	ldr	r3, [pc, #244]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	695b      	ldr	r3, [r3, #20]
 8000c6a:	00db      	lsls	r3, r3, #3
 8000c6c:	4939      	ldr	r1, [pc, #228]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c72:	e03a      	b.n	8000cea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	691b      	ldr	r3, [r3, #16]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d020      	beq.n	8000cbe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c7c:	4b36      	ldr	r3, [pc, #216]	; (8000d58 <HAL_RCC_OscConfig+0x270>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c82:	f7ff fce9 	bl	8000658 <HAL_GetTick>
 8000c86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c88:	e008      	b.n	8000c9c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c8a:	f7ff fce5 	bl	8000658 <HAL_GetTick>
 8000c8e:	4602      	mov	r2, r0
 8000c90:	693b      	ldr	r3, [r7, #16]
 8000c92:	1ad3      	subs	r3, r2, r3
 8000c94:	2b02      	cmp	r3, #2
 8000c96:	d901      	bls.n	8000c9c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	e19b      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c9c:	4b2d      	ldr	r3, [pc, #180]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f003 0302 	and.w	r3, r3, #2
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d0f0      	beq.n	8000c8a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ca8:	4b2a      	ldr	r3, [pc, #168]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	695b      	ldr	r3, [r3, #20]
 8000cb4:	00db      	lsls	r3, r3, #3
 8000cb6:	4927      	ldr	r1, [pc, #156]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	600b      	str	r3, [r1, #0]
 8000cbc:	e015      	b.n	8000cea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000cbe:	4b26      	ldr	r3, [pc, #152]	; (8000d58 <HAL_RCC_OscConfig+0x270>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cc4:	f7ff fcc8 	bl	8000658 <HAL_GetTick>
 8000cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cca:	e008      	b.n	8000cde <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ccc:	f7ff fcc4 	bl	8000658 <HAL_GetTick>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	2b02      	cmp	r3, #2
 8000cd8:	d901      	bls.n	8000cde <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	e17a      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cde:	4b1d      	ldr	r3, [pc, #116]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f003 0302 	and.w	r3, r3, #2
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d1f0      	bne.n	8000ccc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f003 0308 	and.w	r3, r3, #8
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d03a      	beq.n	8000d6c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	699b      	ldr	r3, [r3, #24]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d019      	beq.n	8000d32 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cfe:	4b17      	ldr	r3, [pc, #92]	; (8000d5c <HAL_RCC_OscConfig+0x274>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d04:	f7ff fca8 	bl	8000658 <HAL_GetTick>
 8000d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d0a:	e008      	b.n	8000d1e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d0c:	f7ff fca4 	bl	8000658 <HAL_GetTick>
 8000d10:	4602      	mov	r2, r0
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	2b02      	cmp	r3, #2
 8000d18:	d901      	bls.n	8000d1e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	e15a      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d1e:	4b0d      	ldr	r3, [pc, #52]	; (8000d54 <HAL_RCC_OscConfig+0x26c>)
 8000d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d22:	f003 0302 	and.w	r3, r3, #2
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d0f0      	beq.n	8000d0c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	f000 faa8 	bl	8001280 <RCC_Delay>
 8000d30:	e01c      	b.n	8000d6c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d32:	4b0a      	ldr	r3, [pc, #40]	; (8000d5c <HAL_RCC_OscConfig+0x274>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d38:	f7ff fc8e 	bl	8000658 <HAL_GetTick>
 8000d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d3e:	e00f      	b.n	8000d60 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d40:	f7ff fc8a 	bl	8000658 <HAL_GetTick>
 8000d44:	4602      	mov	r2, r0
 8000d46:	693b      	ldr	r3, [r7, #16]
 8000d48:	1ad3      	subs	r3, r2, r3
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	d908      	bls.n	8000d60 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d4e:	2303      	movs	r3, #3
 8000d50:	e140      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
 8000d52:	bf00      	nop
 8000d54:	40021000 	.word	0x40021000
 8000d58:	42420000 	.word	0x42420000
 8000d5c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d60:	4b9e      	ldr	r3, [pc, #632]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d64:	f003 0302 	and.w	r3, r3, #2
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d1e9      	bne.n	8000d40 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f003 0304 	and.w	r3, r3, #4
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	f000 80a6 	beq.w	8000ec6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d7e:	4b97      	ldr	r3, [pc, #604]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000d80:	69db      	ldr	r3, [r3, #28]
 8000d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d10d      	bne.n	8000da6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d8a:	4b94      	ldr	r3, [pc, #592]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000d8c:	69db      	ldr	r3, [r3, #28]
 8000d8e:	4a93      	ldr	r2, [pc, #588]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d94:	61d3      	str	r3, [r2, #28]
 8000d96:	4b91      	ldr	r3, [pc, #580]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000d98:	69db      	ldr	r3, [r3, #28]
 8000d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d9e:	60bb      	str	r3, [r7, #8]
 8000da0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000da2:	2301      	movs	r3, #1
 8000da4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000da6:	4b8e      	ldr	r3, [pc, #568]	; (8000fe0 <HAL_RCC_OscConfig+0x4f8>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d118      	bne.n	8000de4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000db2:	4b8b      	ldr	r3, [pc, #556]	; (8000fe0 <HAL_RCC_OscConfig+0x4f8>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a8a      	ldr	r2, [pc, #552]	; (8000fe0 <HAL_RCC_OscConfig+0x4f8>)
 8000db8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000dbe:	f7ff fc4b 	bl	8000658 <HAL_GetTick>
 8000dc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dc4:	e008      	b.n	8000dd8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000dc6:	f7ff fc47 	bl	8000658 <HAL_GetTick>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	1ad3      	subs	r3, r2, r3
 8000dd0:	2b64      	cmp	r3, #100	; 0x64
 8000dd2:	d901      	bls.n	8000dd8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	e0fd      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dd8:	4b81      	ldr	r3, [pc, #516]	; (8000fe0 <HAL_RCC_OscConfig+0x4f8>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d0f0      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d106      	bne.n	8000dfa <HAL_RCC_OscConfig+0x312>
 8000dec:	4b7b      	ldr	r3, [pc, #492]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000dee:	6a1b      	ldr	r3, [r3, #32]
 8000df0:	4a7a      	ldr	r2, [pc, #488]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000df2:	f043 0301 	orr.w	r3, r3, #1
 8000df6:	6213      	str	r3, [r2, #32]
 8000df8:	e02d      	b.n	8000e56 <HAL_RCC_OscConfig+0x36e>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	68db      	ldr	r3, [r3, #12]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d10c      	bne.n	8000e1c <HAL_RCC_OscConfig+0x334>
 8000e02:	4b76      	ldr	r3, [pc, #472]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e04:	6a1b      	ldr	r3, [r3, #32]
 8000e06:	4a75      	ldr	r2, [pc, #468]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e08:	f023 0301 	bic.w	r3, r3, #1
 8000e0c:	6213      	str	r3, [r2, #32]
 8000e0e:	4b73      	ldr	r3, [pc, #460]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e10:	6a1b      	ldr	r3, [r3, #32]
 8000e12:	4a72      	ldr	r2, [pc, #456]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e14:	f023 0304 	bic.w	r3, r3, #4
 8000e18:	6213      	str	r3, [r2, #32]
 8000e1a:	e01c      	b.n	8000e56 <HAL_RCC_OscConfig+0x36e>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	2b05      	cmp	r3, #5
 8000e22:	d10c      	bne.n	8000e3e <HAL_RCC_OscConfig+0x356>
 8000e24:	4b6d      	ldr	r3, [pc, #436]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e26:	6a1b      	ldr	r3, [r3, #32]
 8000e28:	4a6c      	ldr	r2, [pc, #432]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e2a:	f043 0304 	orr.w	r3, r3, #4
 8000e2e:	6213      	str	r3, [r2, #32]
 8000e30:	4b6a      	ldr	r3, [pc, #424]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e32:	6a1b      	ldr	r3, [r3, #32]
 8000e34:	4a69      	ldr	r2, [pc, #420]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e36:	f043 0301 	orr.w	r3, r3, #1
 8000e3a:	6213      	str	r3, [r2, #32]
 8000e3c:	e00b      	b.n	8000e56 <HAL_RCC_OscConfig+0x36e>
 8000e3e:	4b67      	ldr	r3, [pc, #412]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e40:	6a1b      	ldr	r3, [r3, #32]
 8000e42:	4a66      	ldr	r2, [pc, #408]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e44:	f023 0301 	bic.w	r3, r3, #1
 8000e48:	6213      	str	r3, [r2, #32]
 8000e4a:	4b64      	ldr	r3, [pc, #400]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e4c:	6a1b      	ldr	r3, [r3, #32]
 8000e4e:	4a63      	ldr	r2, [pc, #396]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e50:	f023 0304 	bic.w	r3, r3, #4
 8000e54:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	68db      	ldr	r3, [r3, #12]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d015      	beq.n	8000e8a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e5e:	f7ff fbfb 	bl	8000658 <HAL_GetTick>
 8000e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e64:	e00a      	b.n	8000e7c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e66:	f7ff fbf7 	bl	8000658 <HAL_GetTick>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d901      	bls.n	8000e7c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	e0ab      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e7c:	4b57      	ldr	r3, [pc, #348]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000e7e:	6a1b      	ldr	r3, [r3, #32]
 8000e80:	f003 0302 	and.w	r3, r3, #2
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d0ee      	beq.n	8000e66 <HAL_RCC_OscConfig+0x37e>
 8000e88:	e014      	b.n	8000eb4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e8a:	f7ff fbe5 	bl	8000658 <HAL_GetTick>
 8000e8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e90:	e00a      	b.n	8000ea8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e92:	f7ff fbe1 	bl	8000658 <HAL_GetTick>
 8000e96:	4602      	mov	r2, r0
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d901      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	e095      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ea8:	4b4c      	ldr	r3, [pc, #304]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000eaa:	6a1b      	ldr	r3, [r3, #32]
 8000eac:	f003 0302 	and.w	r3, r3, #2
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d1ee      	bne.n	8000e92 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000eb4:	7dfb      	ldrb	r3, [r7, #23]
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d105      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000eba:	4b48      	ldr	r3, [pc, #288]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000ebc:	69db      	ldr	r3, [r3, #28]
 8000ebe:	4a47      	ldr	r2, [pc, #284]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000ec0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ec4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	69db      	ldr	r3, [r3, #28]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	f000 8081 	beq.w	8000fd2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ed0:	4b42      	ldr	r3, [pc, #264]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f003 030c 	and.w	r3, r3, #12
 8000ed8:	2b08      	cmp	r3, #8
 8000eda:	d061      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	69db      	ldr	r3, [r3, #28]
 8000ee0:	2b02      	cmp	r3, #2
 8000ee2:	d146      	bne.n	8000f72 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ee4:	4b3f      	ldr	r3, [pc, #252]	; (8000fe4 <HAL_RCC_OscConfig+0x4fc>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eea:	f7ff fbb5 	bl	8000658 <HAL_GetTick>
 8000eee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ef0:	e008      	b.n	8000f04 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ef2:	f7ff fbb1 	bl	8000658 <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d901      	bls.n	8000f04 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000f00:	2303      	movs	r3, #3
 8000f02:	e067      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f04:	4b35      	ldr	r3, [pc, #212]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d1f0      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6a1b      	ldr	r3, [r3, #32]
 8000f14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f18:	d108      	bne.n	8000f2c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f1a:	4b30      	ldr	r3, [pc, #192]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	492d      	ldr	r1, [pc, #180]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f2c:	4b2b      	ldr	r3, [pc, #172]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6a19      	ldr	r1, [r3, #32]
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f3c:	430b      	orrs	r3, r1
 8000f3e:	4927      	ldr	r1, [pc, #156]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000f40:	4313      	orrs	r3, r2
 8000f42:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f44:	4b27      	ldr	r3, [pc, #156]	; (8000fe4 <HAL_RCC_OscConfig+0x4fc>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4a:	f7ff fb85 	bl	8000658 <HAL_GetTick>
 8000f4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f50:	e008      	b.n	8000f64 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f52:	f7ff fb81 	bl	8000658 <HAL_GetTick>
 8000f56:	4602      	mov	r2, r0
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d901      	bls.n	8000f64 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f60:	2303      	movs	r3, #3
 8000f62:	e037      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f64:	4b1d      	ldr	r3, [pc, #116]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d0f0      	beq.n	8000f52 <HAL_RCC_OscConfig+0x46a>
 8000f70:	e02f      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f72:	4b1c      	ldr	r3, [pc, #112]	; (8000fe4 <HAL_RCC_OscConfig+0x4fc>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f78:	f7ff fb6e 	bl	8000658 <HAL_GetTick>
 8000f7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f7e:	e008      	b.n	8000f92 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f80:	f7ff fb6a 	bl	8000658 <HAL_GetTick>
 8000f84:	4602      	mov	r2, r0
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d901      	bls.n	8000f92 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	e020      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f92:	4b12      	ldr	r3, [pc, #72]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d1f0      	bne.n	8000f80 <HAL_RCC_OscConfig+0x498>
 8000f9e:	e018      	b.n	8000fd2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	69db      	ldr	r3, [r3, #28]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d101      	bne.n	8000fac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e013      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000fac:	4b0b      	ldr	r3, [pc, #44]	; (8000fdc <HAL_RCC_OscConfig+0x4f4>)
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6a1b      	ldr	r3, [r3, #32]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d106      	bne.n	8000fce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d001      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e000      	b.n	8000fd4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000fd2:	2300      	movs	r3, #0
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3718      	adds	r7, #24
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	40007000 	.word	0x40007000
 8000fe4:	42420060 	.word	0x42420060

08000fe8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d101      	bne.n	8000ffc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e0d0      	b.n	800119e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ffc:	4b6a      	ldr	r3, [pc, #424]	; (80011a8 <HAL_RCC_ClockConfig+0x1c0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f003 0307 	and.w	r3, r3, #7
 8001004:	683a      	ldr	r2, [r7, #0]
 8001006:	429a      	cmp	r2, r3
 8001008:	d910      	bls.n	800102c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800100a:	4b67      	ldr	r3, [pc, #412]	; (80011a8 <HAL_RCC_ClockConfig+0x1c0>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f023 0207 	bic.w	r2, r3, #7
 8001012:	4965      	ldr	r1, [pc, #404]	; (80011a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	4313      	orrs	r3, r2
 8001018:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800101a:	4b63      	ldr	r3, [pc, #396]	; (80011a8 <HAL_RCC_ClockConfig+0x1c0>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f003 0307 	and.w	r3, r3, #7
 8001022:	683a      	ldr	r2, [r7, #0]
 8001024:	429a      	cmp	r2, r3
 8001026:	d001      	beq.n	800102c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	e0b8      	b.n	800119e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f003 0302 	and.w	r3, r3, #2
 8001034:	2b00      	cmp	r3, #0
 8001036:	d020      	beq.n	800107a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f003 0304 	and.w	r3, r3, #4
 8001040:	2b00      	cmp	r3, #0
 8001042:	d005      	beq.n	8001050 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001044:	4b59      	ldr	r3, [pc, #356]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	4a58      	ldr	r2, [pc, #352]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 800104a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800104e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f003 0308 	and.w	r3, r3, #8
 8001058:	2b00      	cmp	r3, #0
 800105a:	d005      	beq.n	8001068 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800105c:	4b53      	ldr	r3, [pc, #332]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	4a52      	ldr	r2, [pc, #328]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 8001062:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001066:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001068:	4b50      	ldr	r3, [pc, #320]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	494d      	ldr	r1, [pc, #308]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 8001076:	4313      	orrs	r3, r2
 8001078:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	2b00      	cmp	r3, #0
 8001084:	d040      	beq.n	8001108 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d107      	bne.n	800109e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800108e:	4b47      	ldr	r3, [pc, #284]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001096:	2b00      	cmp	r3, #0
 8001098:	d115      	bne.n	80010c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e07f      	b.n	800119e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d107      	bne.n	80010b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010a6:	4b41      	ldr	r3, [pc, #260]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d109      	bne.n	80010c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	e073      	b.n	800119e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b6:	4b3d      	ldr	r3, [pc, #244]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d101      	bne.n	80010c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e06b      	b.n	800119e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010c6:	4b39      	ldr	r3, [pc, #228]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f023 0203 	bic.w	r2, r3, #3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	4936      	ldr	r1, [pc, #216]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 80010d4:	4313      	orrs	r3, r2
 80010d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010d8:	f7ff fabe 	bl	8000658 <HAL_GetTick>
 80010dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010de:	e00a      	b.n	80010f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010e0:	f7ff faba 	bl	8000658 <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e053      	b.n	800119e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010f6:	4b2d      	ldr	r3, [pc, #180]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 020c 	and.w	r2, r3, #12
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	429a      	cmp	r2, r3
 8001106:	d1eb      	bne.n	80010e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001108:	4b27      	ldr	r3, [pc, #156]	; (80011a8 <HAL_RCC_ClockConfig+0x1c0>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 0307 	and.w	r3, r3, #7
 8001110:	683a      	ldr	r2, [r7, #0]
 8001112:	429a      	cmp	r2, r3
 8001114:	d210      	bcs.n	8001138 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001116:	4b24      	ldr	r3, [pc, #144]	; (80011a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f023 0207 	bic.w	r2, r3, #7
 800111e:	4922      	ldr	r1, [pc, #136]	; (80011a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	4313      	orrs	r3, r2
 8001124:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001126:	4b20      	ldr	r3, [pc, #128]	; (80011a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	683a      	ldr	r2, [r7, #0]
 8001130:	429a      	cmp	r2, r3
 8001132:	d001      	beq.n	8001138 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001134:	2301      	movs	r3, #1
 8001136:	e032      	b.n	800119e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	2b00      	cmp	r3, #0
 8001142:	d008      	beq.n	8001156 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001144:	4b19      	ldr	r3, [pc, #100]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	4916      	ldr	r1, [pc, #88]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 8001152:	4313      	orrs	r3, r2
 8001154:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f003 0308 	and.w	r3, r3, #8
 800115e:	2b00      	cmp	r3, #0
 8001160:	d009      	beq.n	8001176 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001162:	4b12      	ldr	r3, [pc, #72]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	691b      	ldr	r3, [r3, #16]
 800116e:	00db      	lsls	r3, r3, #3
 8001170:	490e      	ldr	r1, [pc, #56]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 8001172:	4313      	orrs	r3, r2
 8001174:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001176:	f000 f821 	bl	80011bc <HAL_RCC_GetSysClockFreq>
 800117a:	4601      	mov	r1, r0
 800117c:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <HAL_RCC_ClockConfig+0x1c4>)
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	091b      	lsrs	r3, r3, #4
 8001182:	f003 030f 	and.w	r3, r3, #15
 8001186:	4a0a      	ldr	r2, [pc, #40]	; (80011b0 <HAL_RCC_ClockConfig+0x1c8>)
 8001188:	5cd3      	ldrb	r3, [r2, r3]
 800118a:	fa21 f303 	lsr.w	r3, r1, r3
 800118e:	4a09      	ldr	r2, [pc, #36]	; (80011b4 <HAL_RCC_ClockConfig+0x1cc>)
 8001190:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001192:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <HAL_RCC_ClockConfig+0x1d0>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff fa1c 	bl	80005d4 <HAL_InitTick>

  return HAL_OK;
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40022000 	.word	0x40022000
 80011ac:	40021000 	.word	0x40021000
 80011b0:	08001d28 	.word	0x08001d28
 80011b4:	20000000 	.word	0x20000000
 80011b8:	20000004 	.word	0x20000004

080011bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011bc:	b490      	push	{r4, r7}
 80011be:	b08a      	sub	sp, #40	; 0x28
 80011c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80011c2:	4b2a      	ldr	r3, [pc, #168]	; (800126c <HAL_RCC_GetSysClockFreq+0xb0>)
 80011c4:	1d3c      	adds	r4, r7, #4
 80011c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80011cc:	4b28      	ldr	r3, [pc, #160]	; (8001270 <HAL_RCC_GetSysClockFreq+0xb4>)
 80011ce:	881b      	ldrh	r3, [r3, #0]
 80011d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
 80011d6:	2300      	movs	r3, #0
 80011d8:	61bb      	str	r3, [r7, #24]
 80011da:	2300      	movs	r3, #0
 80011dc:	627b      	str	r3, [r7, #36]	; 0x24
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80011e2:	2300      	movs	r3, #0
 80011e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80011e6:	4b23      	ldr	r3, [pc, #140]	; (8001274 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	f003 030c 	and.w	r3, r3, #12
 80011f2:	2b04      	cmp	r3, #4
 80011f4:	d002      	beq.n	80011fc <HAL_RCC_GetSysClockFreq+0x40>
 80011f6:	2b08      	cmp	r3, #8
 80011f8:	d003      	beq.n	8001202 <HAL_RCC_GetSysClockFreq+0x46>
 80011fa:	e02d      	b.n	8001258 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011fc:	4b1e      	ldr	r3, [pc, #120]	; (8001278 <HAL_RCC_GetSysClockFreq+0xbc>)
 80011fe:	623b      	str	r3, [r7, #32]
      break;
 8001200:	e02d      	b.n	800125e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	0c9b      	lsrs	r3, r3, #18
 8001206:	f003 030f 	and.w	r3, r3, #15
 800120a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800120e:	4413      	add	r3, r2
 8001210:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001214:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d013      	beq.n	8001248 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001220:	4b14      	ldr	r3, [pc, #80]	; (8001274 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	0c5b      	lsrs	r3, r3, #17
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800122e:	4413      	add	r3, r2
 8001230:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001234:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	4a0f      	ldr	r2, [pc, #60]	; (8001278 <HAL_RCC_GetSysClockFreq+0xbc>)
 800123a:	fb02 f203 	mul.w	r2, r2, r3
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	fbb2 f3f3 	udiv	r3, r2, r3
 8001244:	627b      	str	r3, [r7, #36]	; 0x24
 8001246:	e004      	b.n	8001252 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	4a0c      	ldr	r2, [pc, #48]	; (800127c <HAL_RCC_GetSysClockFreq+0xc0>)
 800124c:	fb02 f303 	mul.w	r3, r2, r3
 8001250:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001254:	623b      	str	r3, [r7, #32]
      break;
 8001256:	e002      	b.n	800125e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001258:	4b07      	ldr	r3, [pc, #28]	; (8001278 <HAL_RCC_GetSysClockFreq+0xbc>)
 800125a:	623b      	str	r3, [r7, #32]
      break;
 800125c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800125e:	6a3b      	ldr	r3, [r7, #32]
}
 8001260:	4618      	mov	r0, r3
 8001262:	3728      	adds	r7, #40	; 0x28
 8001264:	46bd      	mov	sp, r7
 8001266:	bc90      	pop	{r4, r7}
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	08001d14 	.word	0x08001d14
 8001270:	08001d24 	.word	0x08001d24
 8001274:	40021000 	.word	0x40021000
 8001278:	007a1200 	.word	0x007a1200
 800127c:	003d0900 	.word	0x003d0900

08001280 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001280:	b480      	push	{r7}
 8001282:	b085      	sub	sp, #20
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001288:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <RCC_Delay+0x34>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a0a      	ldr	r2, [pc, #40]	; (80012b8 <RCC_Delay+0x38>)
 800128e:	fba2 2303 	umull	r2, r3, r2, r3
 8001292:	0a5b      	lsrs	r3, r3, #9
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	fb02 f303 	mul.w	r3, r2, r3
 800129a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800129c:	bf00      	nop
  }
  while (Delay --);
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	1e5a      	subs	r2, r3, #1
 80012a2:	60fa      	str	r2, [r7, #12]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d1f9      	bne.n	800129c <RCC_Delay+0x1c>
}
 80012a8:	bf00      	nop
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	20000000 	.word	0x20000000
 80012b8:	10624dd3 	.word	0x10624dd3

080012bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e01d      	b.n	800130a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d106      	bne.n	80012e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff f88a 	bl	80003fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2202      	movs	r2, #2
 80012ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3304      	adds	r3, #4
 80012f8:	4619      	mov	r1, r3
 80012fa:	4610      	mov	r0, r2
 80012fc:	f000 f9bc 	bl	8001678 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2201      	movs	r2, #1
 8001304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}

08001312 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001312:	b580      	push	{r7, lr}
 8001314:	b082      	sub	sp, #8
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d101      	bne.n	8001324 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e01d      	b.n	8001360 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2b00      	cmp	r3, #0
 800132e:	d106      	bne.n	800133e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2200      	movs	r2, #0
 8001334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f000 f815 	bl	8001368 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2202      	movs	r2, #2
 8001342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3304      	adds	r3, #4
 800134e:	4619      	mov	r1, r3
 8001350:	4610      	mov	r0, r2
 8001352:	f000 f991 	bl	8001678 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2201      	movs	r2, #1
 800135a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800135e:	2300      	movs	r3, #0
}
 8001360:	4618      	mov	r0, r3
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	bc80      	pop	{r7}
 8001378:	4770      	bx	lr
	...

0800137c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	60f8      	str	r0, [r7, #12]
 8001384:	60b9      	str	r1, [r7, #8]
 8001386:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800138e:	2b01      	cmp	r3, #1
 8001390:	d101      	bne.n	8001396 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001392:	2302      	movs	r3, #2
 8001394:	e0b4      	b.n	8001500 <HAL_TIM_PWM_ConfigChannel+0x184>
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	2201      	movs	r2, #1
 800139a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	2202      	movs	r2, #2
 80013a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b0c      	cmp	r3, #12
 80013aa:	f200 809f 	bhi.w	80014ec <HAL_TIM_PWM_ConfigChannel+0x170>
 80013ae:	a201      	add	r2, pc, #4	; (adr r2, 80013b4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80013b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b4:	080013e9 	.word	0x080013e9
 80013b8:	080014ed 	.word	0x080014ed
 80013bc:	080014ed 	.word	0x080014ed
 80013c0:	080014ed 	.word	0x080014ed
 80013c4:	08001429 	.word	0x08001429
 80013c8:	080014ed 	.word	0x080014ed
 80013cc:	080014ed 	.word	0x080014ed
 80013d0:	080014ed 	.word	0x080014ed
 80013d4:	0800146b 	.word	0x0800146b
 80013d8:	080014ed 	.word	0x080014ed
 80013dc:	080014ed 	.word	0x080014ed
 80013e0:	080014ed 	.word	0x080014ed
 80013e4:	080014ab 	.word	0x080014ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	68b9      	ldr	r1, [r7, #8]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f000 f9a4 	bl	800173c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	699a      	ldr	r2, [r3, #24]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f042 0208 	orr.w	r2, r2, #8
 8001402:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	699a      	ldr	r2, [r3, #24]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f022 0204 	bic.w	r2, r2, #4
 8001412:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	6999      	ldr	r1, [r3, #24]
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	691a      	ldr	r2, [r3, #16]
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	430a      	orrs	r2, r1
 8001424:	619a      	str	r2, [r3, #24]
      break;
 8001426:	e062      	b.n	80014ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	68b9      	ldr	r1, [r7, #8]
 800142e:	4618      	mov	r0, r3
 8001430:	f000 f9ea 	bl	8001808 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	699a      	ldr	r2, [r3, #24]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001442:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	699a      	ldr	r2, [r3, #24]
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001452:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	6999      	ldr	r1, [r3, #24]
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	021a      	lsls	r2, r3, #8
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	430a      	orrs	r2, r1
 8001466:	619a      	str	r2, [r3, #24]
      break;
 8001468:	e041      	b.n	80014ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	68b9      	ldr	r1, [r7, #8]
 8001470:	4618      	mov	r0, r3
 8001472:	f000 fa33 	bl	80018dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	69da      	ldr	r2, [r3, #28]
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f042 0208 	orr.w	r2, r2, #8
 8001484:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	69da      	ldr	r2, [r3, #28]
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f022 0204 	bic.w	r2, r2, #4
 8001494:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	69d9      	ldr	r1, [r3, #28]
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	691a      	ldr	r2, [r3, #16]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	430a      	orrs	r2, r1
 80014a6:	61da      	str	r2, [r3, #28]
      break;
 80014a8:	e021      	b.n	80014ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	68b9      	ldr	r1, [r7, #8]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f000 fa7d 	bl	80019b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	69da      	ldr	r2, [r3, #28]
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80014c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	69da      	ldr	r2, [r3, #28]
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	69d9      	ldr	r1, [r3, #28]
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	691b      	ldr	r3, [r3, #16]
 80014e0:	021a      	lsls	r2, r3, #8
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	430a      	orrs	r2, r1
 80014e8:	61da      	str	r2, [r3, #28]
      break;
 80014ea:	e000      	b.n	80014ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80014ec:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	2201      	movs	r2, #1
 80014f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2200      	movs	r2, #0
 80014fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80014fe:	2300      	movs	r3, #0
}
 8001500:	4618      	mov	r0, r3
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001518:	2b01      	cmp	r3, #1
 800151a:	d101      	bne.n	8001520 <HAL_TIM_ConfigClockSource+0x18>
 800151c:	2302      	movs	r3, #2
 800151e:	e0a6      	b.n	800166e <HAL_TIM_ConfigClockSource+0x166>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2201      	movs	r2, #1
 8001524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2202      	movs	r2, #2
 800152c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800153e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001546:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b40      	cmp	r3, #64	; 0x40
 8001556:	d067      	beq.n	8001628 <HAL_TIM_ConfigClockSource+0x120>
 8001558:	2b40      	cmp	r3, #64	; 0x40
 800155a:	d80b      	bhi.n	8001574 <HAL_TIM_ConfigClockSource+0x6c>
 800155c:	2b10      	cmp	r3, #16
 800155e:	d073      	beq.n	8001648 <HAL_TIM_ConfigClockSource+0x140>
 8001560:	2b10      	cmp	r3, #16
 8001562:	d802      	bhi.n	800156a <HAL_TIM_ConfigClockSource+0x62>
 8001564:	2b00      	cmp	r3, #0
 8001566:	d06f      	beq.n	8001648 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001568:	e078      	b.n	800165c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800156a:	2b20      	cmp	r3, #32
 800156c:	d06c      	beq.n	8001648 <HAL_TIM_ConfigClockSource+0x140>
 800156e:	2b30      	cmp	r3, #48	; 0x30
 8001570:	d06a      	beq.n	8001648 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001572:	e073      	b.n	800165c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001574:	2b70      	cmp	r3, #112	; 0x70
 8001576:	d00d      	beq.n	8001594 <HAL_TIM_ConfigClockSource+0x8c>
 8001578:	2b70      	cmp	r3, #112	; 0x70
 800157a:	d804      	bhi.n	8001586 <HAL_TIM_ConfigClockSource+0x7e>
 800157c:	2b50      	cmp	r3, #80	; 0x50
 800157e:	d033      	beq.n	80015e8 <HAL_TIM_ConfigClockSource+0xe0>
 8001580:	2b60      	cmp	r3, #96	; 0x60
 8001582:	d041      	beq.n	8001608 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8001584:	e06a      	b.n	800165c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800158a:	d066      	beq.n	800165a <HAL_TIM_ConfigClockSource+0x152>
 800158c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001590:	d017      	beq.n	80015c2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8001592:	e063      	b.n	800165c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6818      	ldr	r0, [r3, #0]
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	6899      	ldr	r1, [r3, #8]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685a      	ldr	r2, [r3, #4]
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	f000 fac9 	bl	8001b3a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80015b6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	68fa      	ldr	r2, [r7, #12]
 80015be:	609a      	str	r2, [r3, #8]
      break;
 80015c0:	e04c      	b.n	800165c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6818      	ldr	r0, [r3, #0]
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	6899      	ldr	r1, [r3, #8]
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685a      	ldr	r2, [r3, #4]
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	f000 fab2 	bl	8001b3a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	689a      	ldr	r2, [r3, #8]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80015e4:	609a      	str	r2, [r3, #8]
      break;
 80015e6:	e039      	b.n	800165c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6818      	ldr	r0, [r3, #0]
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	6859      	ldr	r1, [r3, #4]
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	461a      	mov	r2, r3
 80015f6:	f000 fa29 	bl	8001a4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2150      	movs	r1, #80	; 0x50
 8001600:	4618      	mov	r0, r3
 8001602:	f000 fa80 	bl	8001b06 <TIM_ITRx_SetConfig>
      break;
 8001606:	e029      	b.n	800165c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6818      	ldr	r0, [r3, #0]
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	6859      	ldr	r1, [r3, #4]
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	461a      	mov	r2, r3
 8001616:	f000 fa47 	bl	8001aa8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2160      	movs	r1, #96	; 0x60
 8001620:	4618      	mov	r0, r3
 8001622:	f000 fa70 	bl	8001b06 <TIM_ITRx_SetConfig>
      break;
 8001626:	e019      	b.n	800165c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6818      	ldr	r0, [r3, #0]
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	6859      	ldr	r1, [r3, #4]
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	461a      	mov	r2, r3
 8001636:	f000 fa09 	bl	8001a4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2140      	movs	r1, #64	; 0x40
 8001640:	4618      	mov	r0, r3
 8001642:	f000 fa60 	bl	8001b06 <TIM_ITRx_SetConfig>
      break;
 8001646:	e009      	b.n	800165c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4619      	mov	r1, r3
 8001652:	4610      	mov	r0, r2
 8001654:	f000 fa57 	bl	8001b06 <TIM_ITRx_SetConfig>
      break;
 8001658:	e000      	b.n	800165c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800165a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2201      	movs	r2, #1
 8001660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2200      	movs	r2, #0
 8001668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
	...

08001678 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a29      	ldr	r2, [pc, #164]	; (8001730 <TIM_Base_SetConfig+0xb8>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d00b      	beq.n	80016a8 <TIM_Base_SetConfig+0x30>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001696:	d007      	beq.n	80016a8 <TIM_Base_SetConfig+0x30>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	4a26      	ldr	r2, [pc, #152]	; (8001734 <TIM_Base_SetConfig+0xbc>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d003      	beq.n	80016a8 <TIM_Base_SetConfig+0x30>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	4a25      	ldr	r2, [pc, #148]	; (8001738 <TIM_Base_SetConfig+0xc0>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d108      	bne.n	80016ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	68fa      	ldr	r2, [r7, #12]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a1c      	ldr	r2, [pc, #112]	; (8001730 <TIM_Base_SetConfig+0xb8>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d00b      	beq.n	80016da <TIM_Base_SetConfig+0x62>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016c8:	d007      	beq.n	80016da <TIM_Base_SetConfig+0x62>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a19      	ldr	r2, [pc, #100]	; (8001734 <TIM_Base_SetConfig+0xbc>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d003      	beq.n	80016da <TIM_Base_SetConfig+0x62>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a18      	ldr	r2, [pc, #96]	; (8001738 <TIM_Base_SetConfig+0xc0>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d108      	bne.n	80016ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80016e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	695b      	ldr	r3, [r3, #20]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4a07      	ldr	r2, [pc, #28]	; (8001730 <TIM_Base_SetConfig+0xb8>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d103      	bne.n	8001720 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	691a      	ldr	r2, [r3, #16]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2201      	movs	r2, #1
 8001724:	615a      	str	r2, [r3, #20]
}
 8001726:	bf00      	nop
 8001728:	3714      	adds	r7, #20
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr
 8001730:	40012c00 	.word	0x40012c00
 8001734:	40000400 	.word	0x40000400
 8001738:	40000800 	.word	0x40000800

0800173c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800173c:	b480      	push	{r7}
 800173e:	b087      	sub	sp, #28
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a1b      	ldr	r3, [r3, #32]
 800174a:	f023 0201 	bic.w	r2, r3, #1
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6a1b      	ldr	r3, [r3, #32]
 8001756:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800176a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f023 0303 	bic.w	r3, r3, #3
 8001772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	68fa      	ldr	r2, [r7, #12]
 800177a:	4313      	orrs	r3, r2
 800177c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	f023 0302 	bic.w	r3, r3, #2
 8001784:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	697a      	ldr	r2, [r7, #20]
 800178c:	4313      	orrs	r3, r2
 800178e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4a1c      	ldr	r2, [pc, #112]	; (8001804 <TIM_OC1_SetConfig+0xc8>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d10c      	bne.n	80017b2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	f023 0308 	bic.w	r3, r3, #8
 800179e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	697a      	ldr	r2, [r7, #20]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	f023 0304 	bic.w	r3, r3, #4
 80017b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a13      	ldr	r2, [pc, #76]	; (8001804 <TIM_OC1_SetConfig+0xc8>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d111      	bne.n	80017de <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80017c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	693a      	ldr	r2, [r7, #16]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	4313      	orrs	r3, r2
 80017dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	693a      	ldr	r2, [r7, #16]
 80017e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685a      	ldr	r2, [r3, #4]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	621a      	str	r2, [r3, #32]
}
 80017f8:	bf00      	nop
 80017fa:	371c      	adds	r7, #28
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bc80      	pop	{r7}
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	40012c00 	.word	0x40012c00

08001808 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001808:	b480      	push	{r7}
 800180a:	b087      	sub	sp, #28
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a1b      	ldr	r3, [r3, #32]
 8001816:	f023 0210 	bic.w	r2, r3, #16
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a1b      	ldr	r3, [r3, #32]
 8001822:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800183e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	021b      	lsls	r3, r3, #8
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	4313      	orrs	r3, r2
 800184a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	f023 0320 	bic.w	r3, r3, #32
 8001852:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	011b      	lsls	r3, r3, #4
 800185a:	697a      	ldr	r2, [r7, #20]
 800185c:	4313      	orrs	r3, r2
 800185e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4a1d      	ldr	r2, [pc, #116]	; (80018d8 <TIM_OC2_SetConfig+0xd0>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d10d      	bne.n	8001884 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800186e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	011b      	lsls	r3, r3, #4
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	4313      	orrs	r3, r2
 800187a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001882:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a14      	ldr	r2, [pc, #80]	; (80018d8 <TIM_OC2_SetConfig+0xd0>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d113      	bne.n	80018b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001892:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800189a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	695b      	ldr	r3, [r3, #20]
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	68fa      	ldr	r2, [r7, #12]
 80018be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685a      	ldr	r2, [r3, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	697a      	ldr	r2, [r7, #20]
 80018cc:	621a      	str	r2, [r3, #32]
}
 80018ce:	bf00      	nop
 80018d0:	371c      	adds	r7, #28
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bc80      	pop	{r7}
 80018d6:	4770      	bx	lr
 80018d8:	40012c00 	.word	0x40012c00

080018dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80018dc:	b480      	push	{r7}
 80018de:	b087      	sub	sp, #28
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6a1b      	ldr	r3, [r3, #32]
 80018ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a1b      	ldr	r3, [r3, #32]
 80018f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800190a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f023 0303 	bic.w	r3, r3, #3
 8001912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	68fa      	ldr	r2, [r7, #12]
 800191a:	4313      	orrs	r3, r2
 800191c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	021b      	lsls	r3, r3, #8
 800192c:	697a      	ldr	r2, [r7, #20]
 800192e:	4313      	orrs	r3, r2
 8001930:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a1d      	ldr	r2, [pc, #116]	; (80019ac <TIM_OC3_SetConfig+0xd0>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d10d      	bne.n	8001956 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001940:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	021b      	lsls	r3, r3, #8
 8001948:	697a      	ldr	r2, [r7, #20]
 800194a:	4313      	orrs	r3, r2
 800194c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001954:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a14      	ldr	r2, [pc, #80]	; (80019ac <TIM_OC3_SetConfig+0xd0>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d113      	bne.n	8001986 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800196c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	695b      	ldr	r3, [r3, #20]
 8001972:	011b      	lsls	r3, r3, #4
 8001974:	693a      	ldr	r2, [r7, #16]
 8001976:	4313      	orrs	r3, r2
 8001978:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4313      	orrs	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	68fa      	ldr	r2, [r7, #12]
 8001990:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685a      	ldr	r2, [r3, #4]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	697a      	ldr	r2, [r7, #20]
 800199e:	621a      	str	r2, [r3, #32]
}
 80019a0:	bf00      	nop
 80019a2:	371c      	adds	r7, #28
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bc80      	pop	{r7}
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	40012c00 	.word	0x40012c00

080019b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b087      	sub	sp, #28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6a1b      	ldr	r3, [r3, #32]
 80019be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a1b      	ldr	r3, [r3, #32]
 80019ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	69db      	ldr	r3, [r3, #28]
 80019d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80019de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	021b      	lsls	r3, r3, #8
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	4313      	orrs	r3, r2
 80019f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80019fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	031b      	lsls	r3, r3, #12
 8001a02:	693a      	ldr	r2, [r7, #16]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a0f      	ldr	r2, [pc, #60]	; (8001a48 <TIM_OC4_SetConfig+0x98>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d109      	bne.n	8001a24 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001a16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	695b      	ldr	r3, [r3, #20]
 8001a1c:	019b      	lsls	r3, r3, #6
 8001a1e:	697a      	ldr	r2, [r7, #20]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	697a      	ldr	r2, [r7, #20]
 8001a28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	68fa      	ldr	r2, [r7, #12]
 8001a2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685a      	ldr	r2, [r3, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	621a      	str	r2, [r3, #32]
}
 8001a3e:	bf00      	nop
 8001a40:	371c      	adds	r7, #28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bc80      	pop	{r7}
 8001a46:	4770      	bx	lr
 8001a48:	40012c00 	.word	0x40012c00

08001a4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b087      	sub	sp, #28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	f023 0201 	bic.w	r2, r3, #1
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	699b      	ldr	r3, [r3, #24]
 8001a6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	f023 030a 	bic.w	r3, r3, #10
 8001a88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001a8a:	697a      	ldr	r2, [r7, #20]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	693a      	ldr	r2, [r7, #16]
 8001a96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	621a      	str	r2, [r3, #32]
}
 8001a9e:	bf00      	nop
 8001aa0:	371c      	adds	r7, #28
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr

08001aa8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b087      	sub	sp, #28
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	f023 0210 	bic.w	r2, r3, #16
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6a1b      	ldr	r3, [r3, #32]
 8001aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001ad2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	031b      	lsls	r3, r3, #12
 8001ad8:	697a      	ldr	r2, [r7, #20]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001ae4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	011b      	lsls	r3, r3, #4
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	697a      	ldr	r2, [r7, #20]
 8001af4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	621a      	str	r2, [r3, #32]
}
 8001afc:	bf00      	nop
 8001afe:	371c      	adds	r7, #28
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bc80      	pop	{r7}
 8001b04:	4770      	bx	lr

08001b06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b085      	sub	sp, #20
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
 8001b0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001b1e:	683a      	ldr	r2, [r7, #0]
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	f043 0307 	orr.w	r3, r3, #7
 8001b28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	609a      	str	r2, [r3, #8]
}
 8001b30:	bf00      	nop
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr

08001b3a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b087      	sub	sp, #28
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	60f8      	str	r0, [r7, #12]
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
 8001b46:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001b54:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	021a      	lsls	r2, r3, #8
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	431a      	orrs	r2, r3
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	697a      	ldr	r2, [r7, #20]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	609a      	str	r2, [r3, #8]
}
 8001b6e:	bf00      	nop
 8001b70:	371c      	adds	r7, #28
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d101      	bne.n	8001b90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001b8c:	2302      	movs	r3, #2
 8001b8e:	e032      	b.n	8001bf6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2201      	movs	r2, #1
 8001b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2202      	movs	r2, #2
 8001b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	68fa      	ldr	r2, [r7, #12]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001bc8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	68ba      	ldr	r2, [r7, #8]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68ba      	ldr	r2, [r7, #8]
 8001be2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3714      	adds	r7, #20
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr

08001c00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d101      	bne.n	8001c1c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8001c18:	2302      	movs	r3, #2
 8001c1a:	e03d      	b.n	8001c98 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	691b      	ldr	r3, [r3, #16]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	695b      	ldr	r3, [r3, #20]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3714      	adds	r7, #20
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bc80      	pop	{r7}
 8001ca0:	4770      	bx	lr
	...

08001ca4 <__libc_init_array>:
 8001ca4:	b570      	push	{r4, r5, r6, lr}
 8001ca6:	2500      	movs	r5, #0
 8001ca8:	4e0c      	ldr	r6, [pc, #48]	; (8001cdc <__libc_init_array+0x38>)
 8001caa:	4c0d      	ldr	r4, [pc, #52]	; (8001ce0 <__libc_init_array+0x3c>)
 8001cac:	1ba4      	subs	r4, r4, r6
 8001cae:	10a4      	asrs	r4, r4, #2
 8001cb0:	42a5      	cmp	r5, r4
 8001cb2:	d109      	bne.n	8001cc8 <__libc_init_array+0x24>
 8001cb4:	f000 f822 	bl	8001cfc <_init>
 8001cb8:	2500      	movs	r5, #0
 8001cba:	4e0a      	ldr	r6, [pc, #40]	; (8001ce4 <__libc_init_array+0x40>)
 8001cbc:	4c0a      	ldr	r4, [pc, #40]	; (8001ce8 <__libc_init_array+0x44>)
 8001cbe:	1ba4      	subs	r4, r4, r6
 8001cc0:	10a4      	asrs	r4, r4, #2
 8001cc2:	42a5      	cmp	r5, r4
 8001cc4:	d105      	bne.n	8001cd2 <__libc_init_array+0x2e>
 8001cc6:	bd70      	pop	{r4, r5, r6, pc}
 8001cc8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ccc:	4798      	blx	r3
 8001cce:	3501      	adds	r5, #1
 8001cd0:	e7ee      	b.n	8001cb0 <__libc_init_array+0xc>
 8001cd2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cd6:	4798      	blx	r3
 8001cd8:	3501      	adds	r5, #1
 8001cda:	e7f2      	b.n	8001cc2 <__libc_init_array+0x1e>
 8001cdc:	08001d38 	.word	0x08001d38
 8001ce0:	08001d38 	.word	0x08001d38
 8001ce4:	08001d38 	.word	0x08001d38
 8001ce8:	08001d3c 	.word	0x08001d3c

08001cec <memset>:
 8001cec:	4603      	mov	r3, r0
 8001cee:	4402      	add	r2, r0
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d100      	bne.n	8001cf6 <memset+0xa>
 8001cf4:	4770      	bx	lr
 8001cf6:	f803 1b01 	strb.w	r1, [r3], #1
 8001cfa:	e7f9      	b.n	8001cf0 <memset+0x4>

08001cfc <_init>:
 8001cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cfe:	bf00      	nop
 8001d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d02:	bc08      	pop	{r3}
 8001d04:	469e      	mov	lr, r3
 8001d06:	4770      	bx	lr

08001d08 <_fini>:
 8001d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d0a:	bf00      	nop
 8001d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d0e:	bc08      	pop	{r3}
 8001d10:	469e      	mov	lr, r3
 8001d12:	4770      	bx	lr
