# Project Todo List

## üîÑ **CURRENT SPRINT: MINIMAL VISUALIZER REWRITE** (IN PROGRESS)

### **üéØ Goal**: Create embeddable, minimal circuit visualizer with named ports
**Architecture**: Functional modules, ~100 lines total, easily tweakable jsPlumb settings

### **Implementation Plan**:

#### **Phase 1: Basic HTML Structure & Canvas Interactions** (45 minutes)
**Goal**: Create minimal HTML structure with working zoom/pan canvas

- [ ] **1.1 Create minimal HTML structure**
  - [ ] Strip down `index.html` to bare canvas only (remove sidebar, header, controls, status bar)
  - [ ] Simple full-screen canvas div

- [ ] **1.2 Zoom and Pan Implementation** ‚≠ê **MOVED TO PHASE 1**
  - [ ] Initialize jsPlumb with minimal config
  - [ ] Mouse wheel zoom using `jsPlumb.setZoom(scale)`
  - [ ] Mouse drag pan with canvas transform
  - [ ] Limit zoom range (0.1x to 3.0x)
  - [ ] Prevent pan conflicts with future node interactions

- [ ] **1.3 Simplify CSS to basics**
  - [ ] Remove all complex styling, legends, themes
  - [ ] Keep only `.circuit-canvas` and `.circuit-node` styles
  - [ ] Fixed 60x60px square nodes with simple border

**Deliverable**: Empty canvas with working zoom/pan functionality  
**Test**: Mouse wheel zooms smoothly, drag pans the canvas

#### **Phase 2: Basic Node Rendering** (20 minutes)
**Goal**: Render static nodes from JSON on the zoomable/pannable canvas

- [ ] **2.1 Basic node rendering**
  - [ ] Create `createNode(nodeData)` function
  - [ ] Position nodes using `nodeData.x, nodeData.y` coordinates
  - [ ] Display `nodeData.label` as text content
  - [ ] Test with simple 2-3 node JSON file

**Deliverable**: Static nodes visible on canvas at specified positions, zoom/pan works with nodes  
**Test**: Load JSON file, see square nodes with labels, verify they zoom/pan correctly

#### **Phase 3: Named Port System** (20 minutes)
**Goal**: Add invisible port anchors to nodes without connections yet

- [ ] **3.1 Define port layouts**
  - [ ] Create `NODE_PORTS` constant with NMOS, PMOS, resistor port positions
  - [ ] Use relative coordinates (0.0-1.0) for anchor positions

- [ ] **3.2 Add jsPlumb endpoints**
  - [ ] Add named endpoints to nodes using `NODE_PORTS[nodeType]`
  - [ ] Use UUID pattern: `${nodeId}-${portName}` (e.g., "M1-G", "M1-D")

**Deliverable**: Nodes have invisible named anchor points that work with zoom/pan  
**Test**: Inspect jsPlumb endpoints, verify UUIDs are correct, zoom in to check positioning

#### **Phase 4: Port-to-Port Connections** (20 minutes)
**Goal**: Draw connections between named ports using Flowchart connector

- [ ] **4.1 Connection rendering**
  - [ ] Create `createConnection(connData)` function
  - [ ] Connect using UUIDs: `from_node-from_port` ‚Üí `to_node-to_port`
  - [ ] Use Flowchart connector style as specified

- [ ] **4.2 Test with realistic circuit**
  - [ ] Update JSON to include connections with named ports
  - [ ] Test NMOS drain-to-resistor, gate connections, etc.

**Deliverable**: Visible connections between specific ports that work with zoom/pan  
**Test**: Load circuit JSON, see Flowchart-style lines, verify connections scale with zoom

#### **Phase 5: JSON Loading & Integration** (15 minutes)
**Goal**: Dynamic circuit loading and cleanup

- [ ] **5.1 Circuit loading**
  - [ ] `loadCircuit(filename)` function with fetch()
  - [ ] Clear previous circuit before loading new one
  - [ ] Error handling for missing files

- [ ] **5.2 Cleanup integration**
  - [ ] Clear jsPlumb connections and endpoints
  - [ ] Remove DOM nodes properly
  - [ ] Reset zoom/pan state

**Deliverable**: Can switch between different circuit JSON files  
**Test**: Load different circuits, verify clean transitions, zoom/pan resets properly

#### **Phase 6: Testing & Polish** (15 minutes)
**Goal**: Ensure robust operation and clean code

- [ ] **6.1 Browser compatibility**
  - [ ] Test in Chrome, Firefox, Safari
  - [ ] Verify zoom/pan works consistently
  - [ ] Check for console errors

- [ ] **6.2 Code cleanup**
  - [ ] Remove any leftover verbose code from original app.js
  - [ ] Add minimal comments
  - [ ] Verify total line count is ~100 lines

**Deliverable**: Production-ready minimal visualizer  
**Test**: Works reliably across browsers, embeddable in other pages

### **Success Criteria**:
- ‚úÖ **Minimal**: HTML+CSS+JS under 200 lines total
- ‚úÖ **Embeddable**: No UI chrome, just circuit canvas
- ‚úÖ **Named ports**: NMOS G/S/D/B connections work correctly
- ‚úÖ **Zoom/Pan**: Smooth, doesn't break connections
- ‚úÖ **Flowchart**: Connector style as specified
- ‚úÖ **JSON-driven**: Complete circuit definition in JSON

**Estimated Total Time: 2 hours**

---

## üéâ **VISUALIZATION PROTOTYPE COMPLETED ‚úÖ** (MAJOR MILESTONE - ARCHIVED)

### **üöÄ Ready for Next Sprint: Frontend Development**
**FOUNDATION COMPLETE**: The ASDL-to-JSON extraction pipeline is now production-ready with full differential pair support

**‚úÖ Major Achievement Summary**:
- **Parser Bug Discovery & Resolution** ‚úÖ
- **ASDL File Validation & Correction** ‚úÖ  
- **Hierarchy Extractor Implementation** ‚úÖ
- **Node-to-Node Connection Mapping** ‚úÖ
- **Differential Net Preservation** ‚úÖ
- **Complete Backend Pipeline** ‚úÖ

**Next Phase**: Build HTML/CSS/JavaScript frontend using jsPlumb for interactive circuit visualization

## üéâ **PHASE 1: STATIC SCHEMATIC RENDERER COMPLETED ‚úÖ** (MAJOR MILESTONE)

### **‚úÖ COMPLETE FRONTEND VISUALIZATION SYSTEM DELIVERED**
- [X] Create HTML page structure (`prototype/visualization/index.html`) ‚úÖ
- [X] Implement CSS styling for circuit components (`prototype/visualization/style.css`) ‚úÖ
- [X] Build JavaScript JSON loader and jsPlumb integration (`prototype/visualization/app.js`) ‚úÖ
- [X] Render nodes as draggable HTML elements ‚úÖ
- [X] Draw connections using jsPlumb with differential/single styling ‚úÖ
- [X] Test with `diff_pair.json` data ‚úÖ
- [X] **BONUS**: Professional UI with sidebar, legend, controls, and status tracking ‚úÖ

**üöÄ PRODUCTION READY**: Complete frontend visualization system committed to repository

## Next Session: **Phase 2: Interactive Features Enhancement**

### **Phase 2: Interactive Features** 
- [ ] Implement node dragging with connection preservation
- [ ] Add pan and zoom functionality to canvas
- [ ] Create hover tooltips for components and connections
- [ ] Add visual distinction for differential vs single-ended connections

### **Phase 3: Advanced Visualization**
- [ ] Implement component styling based on model type (nmos, pmos, resistor, etc.)
- [ ] Add connection labels showing net names
- [ ] Create legend explaining symbols and connection types
- [ ] Add export functionality (PNG/SVG)

## üéâ **ELABORATOR IMPLEMENTATION COMPLETED ‚úÖ** (MAJOR MILESTONE)

### **üöÄ Ready for Next Sprint: SPICEGenerator Refactoring**
**FOUNDATION COMPLETE**: The `Elaborator` is now production-ready with comprehensive pattern expansion capabilities

**‚úÖ Major Achievement Summary**:
- **13/13 elaborator tests passing** ‚úÖ
- **Complete PatternExpander replacement** ‚úÖ  
- **Enhanced diagnostic system** ‚úÖ
- **Order-sensitive pattern expansion** ‚úÖ
- **Comprehensive instance mapping expansion** ‚úÖ
- **Mixed pattern detection and validation** ‚úÖ

**Next Phase**: Refactor `SPICEGenerator` to consume elaborated ASDL files and deprecate `PatternExpander`

## Previous Sprint - Validation & Quality Enhancements (COMPLETED)

### üéâ **CRITICAL PARAMETER PROPAGATION BUG FIX COMPLETED ‚úÖ**
- [X] **Critical Module Instance Parameter Propagation Bug Fix** ‚úÖ

**Critical Achievement**: Module instances now correctly pass parameters to subcircuit calls in SPICE output. The `two_stage_ota` example now generates `X_FIRST_STAGE ... M={M_first_stage}` instead of missing the parameter entirely. This fixes a fundamental bug that broke hierarchical parameterization in complex analog designs.

### üéâ **NET DECLARATION VALIDATION COMPLETED ‚úÖ**
- [X] **Net Declaration Validation Feature** ‚úÖ

**Technical Achievement**: SPICEGenerator now provides intelligent connectivity validation that catches undeclared nets while maintaining robust netlisting functionality. This addresses the specific issue identified in `two_stage_ota.yml` where `out_n` and `out_<p,n>` nets were used but not declared.

### üéâ **PARSER STABILIZATION & TEST SUITE HARDENING COMPLETED ‚úÖ**
- [X] **Task: Stabilize test suite after `Locatable` refactoring** ‚úÖ

### üéâ **CRITICAL PATTERN EXPANSION BUG FIX COMPLETED ‚úÖ**
- [X] **Major Circuit Correctness Bug Fix** ‚úÖ

**Critical Achievement**: Fixed bug that completely broke differential amplifier functionality. Pattern expansion now correctly routes signals to differential pairs and other multi-instance circuits.

### üéâ **PORT ORDER CANONICAL COMPLIANCE COMPLETED ‚úÖ**
- [X] **Critical Bug Fix: SPICE Port Order** ‚úÖ

**Technical Achievement**: SPICE `.subckt` declarations now follow the canonical order defined in the ASDL YAML `ports:` section, ensuring consistency and predictability across all generated netlists.

### üéâ **UNUSED COMPONENT VALIDATION COMPLETED ‚úÖ**
- [X] **Core Unused Validation Feature** ‚úÖ

**Technical Achievement**: SPICEGenerator now provides intelligent validation that helps developers identify dead code while maintaining robust netlisting functionality.

## Current Sprint: **THOROUGH DATA STRUCTURE REFACTOR ‚úÖ COMPLETE**

### **üéâ COMPLETE LEGACY REMOVAL & ARCHITECTURE CLEANUP ‚úÖ**
- [X] **Phase 1: PrimitiveType Enum** ‚úÖ
- [X] **Phase 2: Universal Metadata Field** ‚úÖ
- [X] **Phase 3: Internal Nets Field** ‚úÖ
- [X] **Phase 4: Simplified DeviceModel** ‚úÖ
- [X] **Phase 5: Serialization Separation** ‚úÖ

**üéØ PRODUCTION READY**: Clean architecture, 34/34 data structure tests passing ‚úÖ

## Next Sprint: Linter & Compiler Architecture Refactoring
- [X] **Phase 1: Parser Refactoring** ‚úÖ
- [X] **Phase 2: Full Location Tracking** ‚úÖ
- [X] **Phase 3: Foundation** ‚úÖ
- [X] **Phase 4: Diagnostic System Foundation** ‚úÖ
- [X] **Phase 5: Elaboration & Analysis Pipeline** ‚úÖ **COMPLETE**
- [ ] **Phase 5: Parser Hardening (TDD)**
  - [X] **Roadblock Resolved**: Type-safe access to `ruamel.yaml` location data is working. ‚úÖ
  - [X] Implement and test `P200`: Unknown Top-Level Section (Warning). ‚úÖ
  - [ ] Implement and test `P102`: Missing Required Section.
  - [ ] Implement and test `P103`: Invalid Section Type.
  - [ ] Implement and test `P201`: Unknown Field (Warning).
- [ ] **Phase 6: SPICEGenerator Refactoring Pipeline** (NEXT PRIORITY)
  - [ ] **Step 4: Refactor SPICEGenerator to use Elaborator**
    - [ ] Update generator to consume elaborated ASDLFile from Elaborator.
    - [ ] Remove all pattern expansion logic from SPICEGenerator.
    - [ ] Pass parameter strings through as-is.
    - [ ] Refactor generator test suite to use elaborated fixtures.
    - [ ] Verify all existing functionality preserved.
  - [ ] **Step 5: Deprecate PatternExpander**
    - [ ] Delete `src/asdl/expander.py` and its associated tests.
    - [ ] Remove parameter resolution logic from `SPICEGenerator`.
    - [ ] Update any remaining references to use Elaborator.
- [ ] **Phase 5: Tooling Back-Ends**
  - [ ] Create Linter entry point script (`scripts/asdl_linter.py`)

## Backlog: Advanced Validation & User Experience

### **Testing & Refinements**
- [ ] Thoroughly test `serialization.py` module

### **Enhanced Validation Features** (NEW PRIORITY)
- [ ] **Cross-Reference Validation**
  - [ ] Detect and warn about circular dependencies between modules
  - [ ] Validate parameter references (undefined parameters used)
  - [ ] Check for orphaned nets (declared but never connected)
  - [ ] Validate port width consistency in pattern expansions
- [ ] **Design Rule Checking (DRC)**
  - [ ] Basic electrical rules (no floating inputs/outputs)
  - [ ] Port direction consistency checking
  - [ ] Parameter range validation
  - [ ] Device constraint validation (W/L ratios, etc.)
- [ ] **Parameter Resolution (DEFERRED)**
  - [ ] Implement robust parameter resolution in `Elaborator`.
  - [ ] Handle hierarchical scope and expressions.
  - [ ] Add diagnostic reporting for undefined parameters and circular dependencies.

### **User Experience Enhancements**
- [ ] **Improved Error Messages**
  - [ ] Line number references in YAML files for errors/warnings
  - [ ] Suggestion system for common mistakes
  - [ ] Context-aware error descriptions
  - [ ] Color-coded warning levels (info, warning, error)
- [ ] **Documentation Generation**
  - [ ] Auto-generate circuit documentation from ASDL designs
  - [ ] HTML documentation with cross-references
  - [ ] Dependency graphs and usage maps
  - [ ] Parameter sensitivity analysis

## PHASE 5: Pattern Expansion & Advanced Features (COMPLETED)

### üéâ **PHASE 5 COMPLETED ‚úÖ** (Pattern Expansion & Advanced Features + Test Expectation Updates)
**PERFECT TEST STATUS ACHIEVED**: 131/131 tests passing ‚úÖ

### üéâ **TEST EXPECTATION REFACTORING COMPLETED ‚úÖ**
- [X] **Complete Test Architecture Update** ‚úÖ

**‚úÖ Pre-Release Achievement**: All tests now validate the current hierarchical subcircuit architecture

### üéâ **PATTERN EXPANSION SYSTEM COMPLETED ‚úÖ**
- [X] **Pattern Expansion Rules Documentation** ‚úÖ
- [X] **CRITICAL MAPPING FORMAT CORRECTION** ‚úÖ
- [X] **SCHEMA v0.5 REFINEMENT & LANGUAGE DOCUMENTATION** ‚úÖ
- [X] **Pattern Expansion System Implementation** ‚úÖ

## Current Sprint: **GENERATOR REFACTORING COMPLETED ‚úÖ**

### üéâ **MAJOR MILESTONE ACHIEVED** 
**SPICEGenerator Fully Restored and Modernized**

- [X] Extract validation logic from SPICEGenerator using TDD approach ‚úÖ
- [X] Implement ASDLValidator with port mapping validation ‚úÖ
- [X] Implement ASDLValidator with net declaration validation ‚úÖ  
- [X] Implement ASDLValidator with unused components validation ‚úÖ
- [X] Remove all validation logic from SPICEGenerator (clean separation) ‚úÖ
- [X] **Fix SPICEGenerator data structure compatibility issues** ‚úÖ
  - [X] Fix DeviceType ‚Üí PrimitiveType import ‚úÖ
  - [X] Fix DeviceModel method calls (parameters, doc, device_line) ‚úÖ
  - [X] Update method signatures to match new data structures ‚úÖ
  - [X] Remove deprecated DEVICE_FORMATS template system ‚úÖ
  - [X] Implement pure device_line approach with parameter substitution ‚úÖ
- [X] **Create end-to-end integration tests** ‚úÖ
  - [X] Simple resistor pipeline test ‚úÖ
  - [X] Complex diff_pair_nmos pipeline test with pattern expansion ‚úÖ
- [X] **Test generator with real ASDL files** ‚úÖ
- [X] **Update fixture files to new schema** ‚úÖ
- [X] **Update netlist_asdl.py script to modern pipeline** ‚úÖ
  - [X] Replace PatternExpander with Elaborator ‚úÖ
  - [X] Fix parser tuple handling ‚úÖ  
  - [X] Test script with real ASDL files ‚úÖ

## Backlog
- [ ] Enhanced validation features
  - [ ] Cross-reference validation between modules
  - [ ] Circular dependency detection
  - [ ] Parameter type validation
- [ ] Generator improvements
  - [ ] Better error handling for malformed ASDL files
  - [ ] Support for more SPICE device types
  - [ ] Optimization for large hierarchical designs
- [ ] Documentation updates
  - [ ] Update README with new validation pipeline
  - [ ] Add examples showing validator usage
  - [ ] Document migration from old validation approach

## Completed Tasks
- [X] **MAJOR MILESTONE**: Complete elaborator implementation with 13/13 tests passing
- [X] **MAJOR MILESTONE**: Data structure refactoring with 34/34 tests passing  
- [X] **MAJOR MILESTONE**: Parser implementation with 23/23 tests passing
- [X] **MAJOR MILESTONE**: Validation extraction with 6/6 validator tests passing
- [X] Implement comprehensive pattern expansion system
- [X] Add location tracking and diagnostics to parser
- [X] Create structured diagnostic system
- [X] Refactor data structures for clean architecture
- [X] Remove legacy code and backward compatibility
- [X] Implement TDD approach for validation methods
- [X] Extract all validation logic from generator (214 lines removed)
- [X] Create comprehensive test suite for validator
- [X] Clean separation of concerns between validation and generation

## Current Sprint: **GENERATOR TEST SUITE REFACTORING ‚úÖ COMPLETE**

### **üéâ COMPREHENSIVE GENERATOR TEST CLEANUP COMPLETED ‚úÖ**
- [X] **Legacy Validation Test Removal** ‚úÖ - Removed 1,567 lines of obsolete tests
- [X] **Comprehensive Method Coverage** ‚úÖ - 8 new unit tests covering all generation methods
- [X] **PySpice Integration Testing** ‚úÖ - SPICE validation with parse-back verification
- [X] **Parser API Compatibility** ‚úÖ - Updated all tests for new parser tuple return format
- [X] **Integration Test Organization** ‚úÖ - Moved end-to-end tests to proper directory

**üéØ PRODUCTION READY**: Modern test suite focused on generation functionality with comprehensive coverage

## Previous Sprint: **ENHANCED ERROR REPORTING ‚úÖ COMPLETE**

### **üéâ ENHANCED DIAGNOSTIC SYSTEM COMPLETED ‚úÖ**
- [X] **Line/Column Error Reporting Enhancement** ‚úÖ
- [X] **Locatable String Formatting** ‚úÖ
- [X] **Diagnostic Pipeline Integration** ‚úÖ
- [X] **Real-world Testing with two_stage_ota.yml** ‚úÖ

**üéØ PRODUCTION READY**: Enhanced error reporting with precise location information for all ASDL debugging

## Next Sprint: Advanced Validation & User Experience

### **Enhanced Validation Features** (NEW PRIORITY)
- [ ] **Cross-Reference Validation**
  - [ ] Detect and warn about circular dependencies between modules
  - [ ] Validate parameter references (undefined parameters used)
  - [ ] Check for orphaned nets (declared but never connected)
  - [ ] Validate port width consistency in pattern expansions
- [ ] **Design Rule Checking (DRC)**
  - [ ] Basic electrical rules (no floating inputs/outputs)
  - [ ] Port direction consistency checking
  - [ ] Parameter range validation
  - [ ] Device constraint validation (W/L ratios, etc.)

## Current Sprint: **INTEGRATION TEST FRAMEWORK ENHANCEMENT ‚úÖ COMPLETE**

### **üéâ INTEGRATION TEST FRAMEWORK & DEVICE MODEL IMPROVEMENTS COMPLETED ‚úÖ**
- [X] **Resolve Integration Test Failures** ‚úÖ
- [X] **Implement Case-Insensitive Error Detection** ‚úÖ
- [X] **Fix Device Model Parameterization** ‚úÖ
- [X] **Create Fully Parameterized Device Templates** ‚úÖ

**Technical Achievement**: Successfully enhanced the integration test framework and device models by:
1. **Schema Migration**: Updated `inverter.yml` from legacy `design_info` to current `file_info` format
2. **Device Type Fixes**: Corrected primitive types from `nmos`/`pmos` to `pdk_device` 
3. **Missing File Generation**: Created `inverter_netlist.spice` using the ASDL pipeline
4. **Infrastructure Setup**: Created `tests/integration/results/` directory for test outputs
5. **Case-Insensitive Error Detection**: Enhanced test framework to catch all error variants
6. **Device Model Parameterization**: Added proper SPICE parameter definitions (M, nf, L, W)
7. **Template Parameterization**: Made device_line fully parameterized with placeholders
8. **NgSpice Clean Execution**: Eliminated all SPICE simulation errors and warnings
9. **End-to-End Validation**: Confirmed complete pipeline functionality

**üéØ PRODUCTION READY**: Complete test suite with 82/82 tests passing including 8/8 integration tests with clean NgSpice execution ‚úÖ

### **Key Improvements Made**
- **Error Detection**: `assert "error" not in combined_output.lower()` - catches all error variants
- **Device Templates**: `L={L} W={W} nf={nf} M={M}` - fully parameterized with proper `.param` declarations
- **PDK Expressions**: Realistic area/perimeter calculations with proper parameter dependencies
- **Test Robustness**: Integration tests now validate actual SPICE simulation success, not just file existence