#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed May 14 12:32:50 2025
# Process ID: 44800
# Current directory: /home/oa321/work/mudkip/vivado
# Command line: vivado
# Log file: /home/oa321/work/mudkip/vivado/vivado.log
# Journal file: /home/oa321/work/mudkip/vivado/vivado.jou
# Running On        :gambhir
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :AMD Ryzen 9 9950X 16-Core Processor
# CPU Frequency     :5473.857 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :64831 MB
# Swap memory       :2147 MB
# Total Virtual     :66979 MB
# Available Virtual :54553 MB
#-----------------------------------------------------------
start_gui
open_project /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {5 1520 1950} [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_mm2s {1} \
  CONFIG.c_include_s2mm {1} \
  CONFIG.c_include_sg {0} \
] [get_bd_cells axi_dma_0]
set_property location {5 1500 1762} [get_bd_cells axi_dma_0]
set_property location {2 136 1801} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins smartconnect_1/S00_AXI]
startgroup
set_property -dict [list \
  CONFIG.c_enable_multi_channel {1} \
  CONFIG.c_include_s2mm {1} \
  CONFIG.c_include_sg {1} \
  CONFIG.c_num_s2mm_channels {2} \
] [get_bd_cells axi_dma_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S00_AXI]
startgroup
set_property -dict [list \
  CONFIG.c_enable_multi_channel {1} \
  CONFIG.c_include_sg {1} \
] [get_bd_cells axi_dma_0]
endgroup
undo
undo
undo
undo
undo
undo
undo
undo
undo
delete_bd_objs [get_bd_intf_nets smartconnect_0_M04_AXI] [get_bd_intf_nets smartconnect_0_M06_AXI] [get_bd_intf_nets smartconnect_0_M08_AXI] [get_bd_intf_nets smartconnect_0_M10_AXI] [get_bd_intf_nets smartconnect_0_M12_AXI] [get_bd_intf_nets smartconnect_0_M14_AXI] [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_intf_nets smartconnect_0_M00_AXI] [get_bd_intf_nets smartconnect_0_M03_AXI] [get_bd_intf_nets smartconnect_0_M05_AXI] [get_bd_intf_nets smartconnect_0_M07_AXI] [get_bd_intf_nets smartconnect_0_M09_AXI] [get_bd_intf_nets smartconnect_0_M11_AXI] [get_bd_intf_nets smartconnect_0_M13_AXI] [get_bd_intf_nets smartconnect_0_M15_AXI] [get_bd_intf_nets smartconnect_0_M02_AXI] [get_bd_cells smartconnect_0]
delete_bd_objs [get_bd_intf_nets smartconnect_1_M00_AXI] [get_bd_intf_nets smartconnect_1_M02_AXI] [get_bd_intf_nets smartconnect_1_M04_AXI] [get_bd_intf_nets smartconnect_1_M06_AXI] [get_bd_intf_nets smartconnect_1_M08_AXI] [get_bd_intf_nets smartconnect_1_M10_AXI] [get_bd_intf_nets smartconnect_1_M12_AXI] [get_bd_intf_nets smartconnect_1_M14_AXI] [get_bd_intf_nets smartconnect_1_M01_AXI] [get_bd_intf_nets smartconnect_1_M03_AXI] [get_bd_intf_nets smartconnect_1_M05_AXI] [get_bd_intf_nets smartconnect_1_M07_AXI] [get_bd_intf_nets smartconnect_1_M09_AXI] [get_bd_intf_nets smartconnect_1_M11_AXI] [get_bd_intf_nets smartconnect_1_M13_AXI] [get_bd_intf_nets smartconnect_1_M15_AXI] [get_bd_cells smartconnect_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.1 axi_noc_0
endgroup
set_property location {2.5 664 1166} [get_bd_cells axi_noc_0]
set_property -dict [list \
  CONFIG.NUM_MI {16} \
  CONFIG.NUM_SI {0} \
] [get_bd_cells axi_noc_0]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M00_AXI] [get_bd_intf_pins system_cache_1/S0_AXI]
set_property location {3.5 805 1177} [get_bd_cells axi_noc_0]
set_property location {3 802 1155} [get_bd_cells axi_noc_0]
set_property location {3 802 1155} [get_bd_cells axi_noc_0]
set_property location {3 758 1160} [get_bd_cells axi_noc_0]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M01_AXI] [get_bd_intf_pins system_cache_1/S1_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M02_AXI] [get_bd_intf_pins system_cache_1/S2_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M03_AXI] [get_bd_intf_pins system_cache_1/S3_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M04_AXI] [get_bd_intf_pins system_cache_1/S4_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M05_AXI] [get_bd_intf_pins system_cache_1/S5_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M06_AXI] [get_bd_intf_pins system_cache_1/S6_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M07_AXI] [get_bd_intf_pins system_cache_1/S7_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M08_AXI] [get_bd_intf_pins system_cache_1/S8_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M09_AXI] [get_bd_intf_pins system_cache_1/S9_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M10_AXI] [get_bd_intf_pins system_cache_1/S10_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M11_AXI] [get_bd_intf_pins system_cache_1/S11_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M12_AXI] [get_bd_intf_pins system_cache_1/S12_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M13_AXI] [get_bd_intf_pins system_cache_1/S13_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M14_AXI] [get_bd_intf_pins system_cache_1/S14_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_0/M15_AXI] [get_bd_intf_pins system_cache_1/S15_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:1.1 axi_noc_1
endgroup
set_property location {3 736 1661} [get_bd_cells axi_noc_1]
set_property -dict [list \
  CONFIG.NUM_MI {16} \
  CONFIG.NUM_SI {0} \
] [get_bd_cells axi_noc_1]
set_property location {3 796 1676} [get_bd_cells axi_noc_1]
set_property location {3 799 1679} [get_bd_cells axi_noc_1]
set_property location {3 796 1669} [get_bd_cells axi_noc_1]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M00_AXI] [get_bd_intf_pins system_cache_2/S0_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M01_AXI] [get_bd_intf_pins system_cache_2/S1_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M02_AXI] [get_bd_intf_pins system_cache_2/S2_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M03_AXI] [get_bd_intf_pins system_cache_2/S3_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M04_AXI] [get_bd_intf_pins system_cache_2/S4_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M05_AXI] [get_bd_intf_pins system_cache_2/S5_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M06_AXI] [get_bd_intf_pins system_cache_2/S6_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M07_AXI] [get_bd_intf_pins system_cache_2/S7_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M08_AXI] [get_bd_intf_pins system_cache_2/S8_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M09_AXI] [get_bd_intf_pins system_cache_2/S9_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M10_AXI] [get_bd_intf_pins system_cache_2/S10_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M11_AXI] [get_bd_intf_pins system_cache_2/S11_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M12_AXI] [get_bd_intf_pins system_cache_2/S12_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M13_AXI] [get_bd_intf_pins system_cache_2/S13_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M14_AXI] [get_bd_intf_pins system_cache_2/S14_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M15_AXI] [get_bd_intf_pins system_cache_2/S15_AXI]
connect_bd_net [get_bd_pins axi_noc_0/aclk0] [get_bd_pins clk_wizard_0/clk_out1]
connect_bd_net [get_bd_pins axi_noc_1/aclk0] [get_bd_pins clk_wizard_0/clk_out1]
save_bd_design
assign_bd_address
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
undo
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_HP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "HBM" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S22_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /cips_noc]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S16_AXI {memport "MIG" sptag "" memory "" is_range "true"} S17_AXI {memport "MIG" sptag "" memory "" is_range "true"} S18_AXI {memport "MIG" sptag "" memory "" is_range "true"} S19_AXI {memport "MIG" sptag "" memory "" is_range "true"} S20_AXI {memport "MIG" sptag "" memory "" is_range "true"} S21_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S16_AXI {memport "MIG" sptag "" memory "" is_range "true"} S17_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S16_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {} [get_bd_cells /cips_noc]
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S15_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
save_bd_design
assign_bd_address
validate_bd_design
startgroup
set_property CONFIG.NUM_SI {16} [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.CONNECTIONS {M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M08_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M09_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M10_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M11_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M12_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M13_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S13_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M14_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S14_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M15_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S15_AXI]
endgroup
startgroup
set_property CONFIG.NUM_SI {16} [get_bd_cells axi_noc_1]
set_property -dict [list CONFIG.CONNECTIONS {M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M08_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M09_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M10_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M11_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M12_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M13_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S13_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M14_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S14_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M15_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S15_AXI]
endgroup
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /noc_ddr4/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /noc_ddr4/S00_INI]
endgroup
validate_bd_design
startgroup
set_property CONFIG.C_NUM_OPTIMIZED_PORTS {14} [get_bd_cells system_cache_1]
delete_bd_objs [get_bd_intf_nets axi_noc_0_M14_AXI] [get_bd_intf_nets axi_noc_0_M15_AXI]
endgroup
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {14} \
  CONFIG.NUM_SI {14} \
] [get_bd_cells axi_noc_0]
set_property -dict [list CONFIG.CONNECTIONS {M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M08_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M09_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M10_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M11_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M12_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M13_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_0/S13_AXI]
endgroup
set_property location {3 802 1191} [get_bd_cells axi_noc_0]
undo
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {14} \
  CONFIG.NUM_SI {14} \
] [get_bd_cells axi_noc_1]
set_property -dict [list CONFIG.CONNECTIONS {M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S07_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M08_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S08_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M09_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S09_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M10_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S10_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M11_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S11_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M12_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S12_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M13_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S13_AXI]
delete_bd_objs [get_bd_intf_nets axi_noc_1_M14_AXI] [get_bd_intf_nets axi_noc_1_M15_AXI]
endgroup
startgroup
set_property CONFIG.C_NUM_OPTIMIZED_PORTS {14} [get_bd_cells system_cache_2]
endgroup
assign_bd_address
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_0]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S14_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S09_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S10_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S11_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S12_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S13_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
validate_bd_design
startgroup
set_property CONFIG.C_NUM_OPTIMIZED_PORTS {4} [get_bd_cells system_cache_1]
delete_bd_objs [get_bd_intf_nets axi_noc_0_M04_AXI] [get_bd_intf_nets axi_noc_0_M05_AXI] [get_bd_intf_nets axi_noc_0_M06_AXI] [get_bd_intf_nets axi_noc_0_M07_AXI] [get_bd_intf_nets axi_noc_0_M08_AXI] [get_bd_intf_nets axi_noc_0_M09_AXI] [get_bd_intf_nets axi_noc_0_M10_AXI] [get_bd_intf_nets axi_noc_0_M11_AXI] [get_bd_intf_nets axi_noc_0_M12_AXI] [get_bd_intf_nets axi_noc_0_M13_AXI]
endgroup
startgroup
set_property CONFIG.C_NUM_OPTIMIZED_PORTS {4} [get_bd_cells system_cache_2]
delete_bd_objs [get_bd_intf_nets axi_noc_1_M04_AXI] [get_bd_intf_nets axi_noc_1_M05_AXI] [get_bd_intf_nets axi_noc_1_M06_AXI] [get_bd_intf_nets axi_noc_1_M07_AXI] [get_bd_intf_nets axi_noc_1_M08_AXI] [get_bd_intf_nets axi_noc_1_M09_AXI] [get_bd_intf_nets axi_noc_1_M10_AXI] [get_bd_intf_nets axi_noc_1_M11_AXI] [get_bd_intf_nets axi_noc_1_M12_AXI] [get_bd_intf_nets axi_noc_1_M13_AXI]
endgroup
set_property location {4 1201 1402} [get_bd_cells system_cache_2]
set_property location {5 1745 1337} [get_bd_cells system_cache_0]
set_property location {5 1660 1338} [get_bd_cells system_cache_0]
delete_bd_objs [get_bd_intf_nets system_cache_1_M0_AXI]
delete_bd_objs [get_bd_intf_nets system_cache_2_M0_AXI]
copy_bd_objs /  [get_bd_cells {system_cache_0}]
set_property location {5.5 1556 1338} [get_bd_cells system_cache_3]
startgroup
set_property CONFIG.C_NUM_OPTIMIZED_PORTS {1} [get_bd_cells system_cache_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins system_cache_3/M0_AXI] [get_bd_intf_pins system_cache_0/S0_AXI]
connect_bd_intf_net [get_bd_intf_pins system_cache_3/S0_AXI] [get_bd_intf_pins system_cache_1/M0_AXI]
connect_bd_intf_net [get_bd_intf_pins system_cache_2/M0_AXI] [get_bd_intf_pins system_cache_3/S1_AXI]
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {8} \
  CONFIG.NUM_SI {8} \
] [get_bd_cells axi_noc_1]
set_property -dict [list CONFIG.CONNECTIONS {M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S01_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S02_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S03_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S04_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S05_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S06_AXI]
set_property -dict [list CONFIG.CONNECTIONS {M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S07_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_noc_0_M02_AXI] [get_bd_intf_nets axi_noc_0_M03_AXI] [get_bd_intf_nets axi_noc_0_M01_AXI] [get_bd_intf_nets axi_noc_0_M00_AXI] [get_bd_cells axi_noc_0]
set_property location {3 798 1304} [get_bd_cells axi_noc_1]
delete_bd_objs [get_bd_intf_nets axi_noc_1_M01_AXI] [get_bd_intf_nets axi_noc_1_M02_AXI] [get_bd_intf_nets axi_noc_1_M00_AXI] [get_bd_intf_nets axi_noc_1_M03_AXI]
set_property location {3 806 1257} [get_bd_cells axi_noc_1]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M00_AXI] [get_bd_intf_pins system_cache_1/S0_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M01_AXI] [get_bd_intf_pins system_cache_1/S1_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M02_AXI] [get_bd_intf_pins system_cache_1/S2_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M03_AXI] [get_bd_intf_pins system_cache_1/S3_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M04_AXI] [get_bd_intf_pins system_cache_2/S0_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M05_AXI] [get_bd_intf_pins system_cache_2/S1_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M06_AXI] [get_bd_intf_pins system_cache_2/S2_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_noc_1/M07_AXI] [get_bd_intf_pins system_cache_2/S3_AXI]
connect_bd_net [get_bd_pins system_cache_3/ACLK] [get_bd_pins clk_wizard_0/clk_out1]
connect_bd_net [get_bd_pins system_cache_3/ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
save_bd_design
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE6" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S00_AXI {memport "S_AXI_ACP" sptag "CACHE0" memory "" is_range "true"} S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE6" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE7" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
save_bd_design
validate_bd_design
startgroup
set_property CONFIG.NUM_SI {0} [get_bd_cells axi_noc_1]
endgroup
save_bd_design
startgroup
set_property CONFIG.NUM_SI {1} [get_bd_cells axi_noc_1]
set_property -dict [list CONFIG.CONNECTIONS {}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
endgroup
startgroup
set_property -dict [list \
  CONFIG.NUM_MI {2} \
  CONFIG.NUM_SI {1} \
] [get_bd_cells icn_ctrl]
endgroup
connect_bd_intf_net [get_bd_intf_pins icn_ctrl/M01_AXI] [get_bd_intf_pins axi_noc_1/S00_AXI]
save_bd_design
set_property PFM.AXI_PORT {S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE6" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE6" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE7" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
set_property PFM.AXI_PORT {S01_AXI {memport "S_AXI_ACP" sptag "CACHE1" memory "" is_range "true"} S02_AXI {memport "S_AXI_ACP" sptag "CACHE2" memory "" is_range "true"} S03_AXI {memport "S_AXI_ACP" sptag "CACHE3" memory "" is_range "true"} S04_AXI {memport "S_AXI_ACP" sptag "CACHE4" memory "" is_range "true"} S05_AXI {memport "S_AXI_ACP" sptag "CACHE5" memory "" is_range "true"} S06_AXI {memport "S_AXI_ACP" sptag "CACHE6" memory "" is_range "true"} S07_AXI {memport "S_AXI_ACP" sptag "CACHE7" memory "" is_range "true"} S08_AXI {memport "S_AXI_ACP" sptag "CACHE8" memory "" is_range "true"}} [get_bd_cells /axi_noc_1]
save_bd_design
assign_bd_address
validate_bd_design
startgroup
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
endgroup
save_bd_design
startgroup
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /noc_ddr4/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /noc_ddr4/S00_INI]
endgroup
startgroup
set_property -dict [list CONFIG.CONNECTIONS {M03_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M04_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M01_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M02_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M00_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M05_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M06_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}} M07_AXI {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /axi_noc_1/S00_AXI]
endgroup
save_bd_design
assign_bd_address
validate_bd_design
generate_target all [get_files  /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd]
catch { config_ip_cache -export [get_ips -all ext_platform_cips_noc_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_noc_ddr4_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_icn_ctrl_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_noc_lpddr4_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_system_cache_0_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_system_cache_1_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_system_cache_2_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_axi_noc_1_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_system_cache_0_1] }
export_ip_user_files -of_objects [get_files /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd]
launch_runs ext_platform_axi_noc_1_0_synth_1 ext_platform_cips_noc_0_synth_1 ext_platform_icn_ctrl_0_synth_1 ext_platform_noc_ddr4_0_synth_1 ext_platform_noc_lpddr4_0_synth_1 ext_platform_system_cache_0_0_synth_1 ext_platform_system_cache_0_1_synth_1 ext_platform_system_cache_1_0_synth_1 ext_platform_system_cache_2_0_synth_1 -jobs 16
wait_on_run ext_platform_axi_noc_1_0_synth_1
wait_on_run ext_platform_cips_noc_0_synth_1
wait_on_run ext_platform_icn_ctrl_0_synth_1
wait_on_run ext_platform_noc_ddr4_0_synth_1
wait_on_run ext_platform_noc_lpddr4_0_synth_1
wait_on_run ext_platform_system_cache_0_0_synth_1
wait_on_run ext_platform_system_cache_0_1_synth_1
wait_on_run ext_platform_system_cache_1_0_synth_1
wait_on_run ext_platform_system_cache_2_0_synth_1
export_simulation -of_objects [get_files /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd] -directory /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.ip_user_files/sim_scripts -ip_user_files_dir /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.ip_user_files -ipstatic_source_dir /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/modelsim} {questa=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/questa} {xcelium=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/xcelium} {vcs=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/vcs} {riviera=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
