

const OPL_EMU_REGISTERS_WAVEFORMS: usize = 8;
const OPL_EMU_REGISTERS_REGISTERS: usize = 0x200;
const OPL_EMU_REGISTERS_WAVEFORM_LENGTH: usize = 0x400;

struct OplEmuRegisters {
    m_lfo_am_counter: u16,
    m_lfo_pm_counter: u16,
    m_noise_lfsr: u32,
    m_lfo_am: u8,
    m_regdata: [u8; OPL_EMU_REGISTERS_REGISTERS],
    m_waveform: [[u16; OPL_EMU_REGISTERS_WAVEFORM_LENGTH]; OPL_EMU_REGISTERS_WAVEFORMS],


fn opl_emu_bitfield(value: u32, start: u32, length: u32) -> u32 {
    let mask = (1u32.wrapping_shl(length as u32)) - 1;
    (value.wrapping_shr(start as u32)) & mask
}

fn opl_emu_registers_byte(regs: &OplEmuRegisters, offset: usize, start: u32, count: u32, extra_offset: usize) -> u32 {
    opl_emu_bitfield(regs.m_regdata[offset + extra_offset] as u32, start, count)
}

fn opl_emu_registers_word(
    regs: &OplEmuRegisters,
    offset1: usize,
    start1: u32,
    count1: u32,
    offset2: usize,
    start2: u32,
    count2: u32,
    extra_offset: usize,
) -> u32 {
    let high = opl_emu_registers_byte(regs, offset1, start1, count1, extra_offset);
    let low = opl_emu_registers_byte(regs, offset2, start2, count2, extra_offset);
    (high << count2) | low
}

fn opl_emu_registers_ch_block_freq(regs: &OplEmuRegisters, choffs: usize) -> u32 {
    opl_emu_registers_word(regs, 0xb0, 0, 5, 0xa0, 0, 8, choffs)
}
