#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000243f48d94c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000243f48d9650 .scope module, "tb" "tb" 3 64;
 .timescale -12 -12;
L_00000243f49ea800 .functor NOT 1, L_00000243f4a6bd90, C4<0>, C4<0>, C4<0>;
L_00000243f49ea020 .functor XOR 1, L_00000243f4a6ab70, L_00000243f4a6b4d0, C4<0>, C4<0>;
L_00000243f49e9a70 .functor XOR 1, L_00000243f49ea020, L_00000243f4a6bbb0, C4<0>, C4<0>;
v00000243f4a6a5d0_0 .net *"_ivl_10", 0 0, L_00000243f4a6bbb0;  1 drivers
v00000243f4a6b070_0 .net *"_ivl_12", 0 0, L_00000243f49e9a70;  1 drivers
v00000243f4a6a8f0_0 .net *"_ivl_2", 0 0, L_00000243f4a6c0b0;  1 drivers
v00000243f4a6b7f0_0 .net *"_ivl_4", 0 0, L_00000243f4a6ab70;  1 drivers
v00000243f4a6b430_0 .net *"_ivl_6", 0 0, L_00000243f4a6b4d0;  1 drivers
v00000243f4a6a530_0 .net *"_ivl_8", 0 0, L_00000243f49ea020;  1 drivers
v00000243f4a6bcf0_0 .var "clk", 0 0;
v00000243f4a6aa30_0 .net "reset", 0 0, v00000243f49e7a80_0;  1 drivers
v00000243f4a6b570_0 .net "s", 0 0, v00000243f49e7c60_0;  1 drivers
v00000243f4a6c1f0_0 .var/2u "stats1", 159 0;
v00000243f4a6a990_0 .var/2u "strobe", 0 0;
v00000243f4a6b750_0 .net "tb_match", 0 0, L_00000243f4a6bd90;  1 drivers
v00000243f4a6bf70_0 .net "tb_mismatch", 0 0, L_00000243f49ea800;  1 drivers
v00000243f4a6adf0_0 .net "w", 0 0, v00000243f4a6b390_0;  1 drivers
v00000243f4a6a7b0_0 .net "z_dut", 0 0, v00000243f4a6c010_0;  1 drivers
v00000243f4a6c290_0 .net "z_ref", 0 0, L_00000243f4a6b1b0;  1 drivers
L_00000243f4a6c0b0 .concat [ 1 0 0 0], L_00000243f4a6b1b0;
L_00000243f4a6ab70 .concat [ 1 0 0 0], L_00000243f4a6b1b0;
L_00000243f4a6b4d0 .concat [ 1 0 0 0], v00000243f4a6c010_0;
L_00000243f4a6bbb0 .concat [ 1 0 0 0], L_00000243f4a6b1b0;
L_00000243f4a6bd90 .cmp/eeq 1, L_00000243f4a6c0b0, L_00000243f49e9a70;
S_00000243f4a15c80 .scope module, "good1" "RefModule" 3 107, 4 2 0, S_00000243f48d9650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /OUTPUT 1 "z";
P_00000243f4a15e10 .param/l "A" 0 4 10, +C4<00000000000000000000000000000000>;
P_00000243f4a15e48 .param/l "B" 0 4 10, +C4<00000000000000000000000000000001>;
P_00000243f4a15e80 .param/l "C" 0 4 10, +C4<00000000000000000000000000000010>;
P_00000243f4a15eb8 .param/l "S10" 0 4 10, +C4<00000000000000000000000000000011>;
P_00000243f4a15ef0 .param/l "S11" 0 4 10, +C4<00000000000000000000000000000100>;
P_00000243f4a15f28 .param/l "S20" 0 4 10, +C4<00000000000000000000000000000101>;
P_00000243f4a15f60 .param/l "S21" 0 4 10, +C4<00000000000000000000000000000110>;
P_00000243f4a15f98 .param/l "S22" 0 4 10, +C4<00000000000000000000000000000111>;
v00000243f49e82a0_0 .net *"_ivl_0", 31 0, L_00000243f4a6aad0;  1 drivers
L_00000243f4df0088 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243f49e7da0_0 .net *"_ivl_3", 28 0, L_00000243f4df0088;  1 drivers
L_00000243f4df00d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000243f49e7e40_0 .net/2u *"_ivl_4", 31 0, L_00000243f4df00d0;  1 drivers
v00000243f49e8700_0 .net "clk", 0 0, v00000243f4a6bcf0_0;  1 drivers
v00000243f49e87a0_0 .var "next", 2 0;
v00000243f49e80c0_0 .net "reset", 0 0, v00000243f49e7a80_0;  alias, 1 drivers
v00000243f49e7f80_0 .net "s", 0 0, v00000243f49e7c60_0;  alias, 1 drivers
v00000243f49e83e0_0 .var "state", 2 0;
v00000243f49e8160_0 .net "w", 0 0, v00000243f4a6b390_0;  alias, 1 drivers
v00000243f49e8520_0 .net "z", 0 0, L_00000243f4a6b1b0;  alias, 1 drivers
E_00000243f49f2440 .event edge, v00000243f49e83e0_0, v00000243f49e7f80_0, v00000243f49e8160_0;
E_00000243f49f3400 .event posedge, v00000243f49e8700_0;
L_00000243f4a6aad0 .concat [ 3 29 0 0], v00000243f49e83e0_0, L_00000243f4df0088;
L_00000243f4a6b1b0 .cmp/eq 32, L_00000243f4a6aad0, L_00000243f4df00d0;
S_00000243f4a0c100 .scope module, "stim1" "stimulus_gen" 3 101, 3 6 0, S_00000243f48d9650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "w";
    .port_info 4 /INPUT 1 "tb_match";
v00000243f49e79e0_0 .net "clk", 0 0, v00000243f4a6bcf0_0;  alias, 1 drivers
v00000243f49e8480_0 .var/2u "failed", 0 0;
v00000243f49e7a80_0 .var "reset", 0 0;
v00000243f49e7c60_0 .var "s", 0 0;
v00000243f49e7d00_0 .var/2u "spulse_fail", 0 0;
v00000243f4a6a490_0 .net "tb_match", 0 0, L_00000243f4a6bd90;  alias, 1 drivers
v00000243f4a6b390_0 .var "w", 0 0;
E_00000243f49f36c0 .event negedge, v00000243f49e8700_0;
E_00000243f49f3300/0 .event negedge, v00000243f49e8700_0;
E_00000243f49f3300/1 .event posedge, v00000243f49e8700_0;
E_00000243f49f3300 .event/or E_00000243f49f3300/0, E_00000243f49f3300/1;
S_00000243f4a0c290 .scope module, "top_module1" "TopModule" 3 114, 5 2 0, S_00000243f48d9650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /OUTPUT 1 "z";
v00000243f4a6bb10_0 .net "clk", 0 0, v00000243f4a6bcf0_0;  alias, 1 drivers
v00000243f4a6afd0_0 .var "counter", 0 0;
v00000243f4a6b2f0_0 .net "reset", 0 0, v00000243f49e7a80_0;  alias, 1 drivers
v00000243f4a6a850_0 .net "s", 0 0, v00000243f49e7c60_0;  alias, 1 drivers
v00000243f4a6be30_0 .var "state", 1 0;
v00000243f4a6bed0_0 .net "w", 0 0, v00000243f4a6b390_0;  alias, 1 drivers
v00000243f4a6c010_0 .var "z", 0 0;
S_00000243f4a0c420 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 123, 3 123 0, S_00000243f48d9650;
 .timescale -12 -12;
E_00000243f49f32c0 .event edge, v00000243f4a6a990_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000243f4a6a990_0;
    %nor/r;
    %assign/vec4 v00000243f4a6a990_0, 0;
    %wait E_00000243f49f32c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000243f4a0c100;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243f49e7d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243f49e8480_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_00000243f4a0c100;
T_2 ;
    %wait E_00000243f49f3300;
    %load/vec4 v00000243f4a6a490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000243f49e8480_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000243f4a0c100;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243f49e7a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243f49e7c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243f4a6b390_0, 0;
    %wait E_00000243f49f3400;
    %wait E_00000243f49f3400;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243f49e7a80_0, 0;
    %wait E_00000243f49f3400;
    %wait E_00000243f49f3400;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243f49e7c60_0, 0;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000243f49f3300;
    %vpi_func 3 33 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v00000243f4a6b390_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000243f49e7a80_0, 0;
    %wait E_00000243f49f3400;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243f49e7a80_0, 0;
    %wait E_00000243f49f3400;
    %wait E_00000243f49f3400;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000243f49f3300;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v00000243f4a6b390_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_00000243f49f3400;
    %load/vec4 v00000243f49e8480_0;
    %assign/vec4 v00000243f49e7d00_0, 0;
    %pushi/vec4 500, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000243f49f36c0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v00000243f49e7a80_0, 0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v00000243f49e7c60_0, 0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v00000243f4a6b390_0, 0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v00000243f49e8480_0;
    %load/vec4 v00000243f49e7d00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call/w 3 56 "$display", "Hint: Your state machine should ignore input 's' after the state A to B transition." {0 0 0};
T_3.6 ;
    %delay 1, 0;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000243f4a15c80;
T_4 ;
    %wait E_00000243f49f3400;
    %load/vec4 v00000243f49e80c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000243f49e83e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000243f49e87a0_0;
    %assign/vec4 v00000243f49e83e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000243f4a15c80;
T_5 ;
Ewait_0 .event/or E_00000243f49f2440, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000243f49e83e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000243f49e87a0_0, 0, 3;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v00000243f49e7f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 3;
    %store/vec4 v00000243f49e87a0_0, 0, 3;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v00000243f49e8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %pad/s 3;
    %store/vec4 v00000243f49e87a0_0, 0, 3;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v00000243f49e8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %pad/s 3;
    %store/vec4 v00000243f49e87a0_0, 0, 3;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v00000243f49e8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %pad/s 3;
    %store/vec4 v00000243f49e87a0_0, 0, 3;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v00000243f49e8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.18, 8;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %pad/s 3;
    %store/vec4 v00000243f49e87a0_0, 0, 3;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000243f49e87a0_0, 0, 3;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v00000243f49e8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %pad/s 3;
    %store/vec4 v00000243f49e87a0_0, 0, 3;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v00000243f49e8160_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %pad/s 3;
    %store/vec4 v00000243f49e87a0_0, 0, 3;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000243f4a0c290;
T_6 ;
    %wait E_00000243f49f3400;
    %load/vec4 v00000243f4a6b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000243f4a6be30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243f4a6c010_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000243f4a6be30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000243f4a6a850_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000243f4a6be30_0, 0;
    %load/vec4 v00000243f4a6bed0_0;
    %assign/vec4 v00000243f4a6afd0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000243f4a6be30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000243f4a6bed0_0;
    %or;
    %assign/vec4 v00000243f4a6afd0_0, 0;
    %load/vec4 v00000243f4a6afd0_0;
    %pad/u 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v00000243f4a6c010_0;
    %inv;
    %assign/vec4 v00000243f4a6c010_0, 0;
T_6.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000243f4a6be30_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000243f4a0c290;
T_7 ;
    %wait E_00000243f49f3400;
    %load/vec4 v00000243f4a6be30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000243f4a6afd0_0, 0;
    %load/vec4 v00000243f4a6be30_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000243f4a6be30_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000243f48d9650;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243f4a6bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000243f4a6a990_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_00000243f48d9650;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v00000243f4a6bcf0_0;
    %inv;
    %store/vec4 v00000243f4a6bcf0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_00000243f48d9650;
T_10 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v00000243f49e79e0_0, v00000243f4a6bf70_0, v00000243f4a6bcf0_0, v00000243f4a6aa30_0, v00000243f4a6b570_0, v00000243f4a6adf0_0, v00000243f4a6c290_0, v00000243f4a6a7b0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000243f48d9650;
T_11 ;
    %load/vec4 v00000243f4a6c1f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v00000243f4a6c1f0_0, 64, 32>, &PV<v00000243f4a6c1f0_0, 32, 32> {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %vpi_call/w 3 135 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000243f4a6c1f0_0, 128, 32>, &PV<v00000243f4a6c1f0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 136 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 137 "$display", "Mismatches: %1d in %1d samples", &PV<v00000243f4a6c1f0_0, 128, 32>, &PV<v00000243f4a6c1f0_0, 0, 32> {0 0 0};
    %end;
    .thread T_11, $final;
    .scope S_00000243f48d9650;
T_12 ;
    %wait E_00000243f49f3300;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000243f4a6c1f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000243f4a6c1f0_0, 4, 32;
    %load/vec4 v00000243f4a6b750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000243f4a6c1f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000243f4a6c1f0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000243f4a6c1f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000243f4a6c1f0_0, 4, 32;
T_12.0 ;
    %load/vec4 v00000243f4a6c290_0;
    %load/vec4 v00000243f4a6c290_0;
    %load/vec4 v00000243f4a6a7b0_0;
    %xor;
    %load/vec4 v00000243f4a6c290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v00000243f4a6c1f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 152 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000243f4a6c1f0_0, 4, 32;
T_12.6 ;
    %load/vec4 v00000243f4a6c1f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000243f4a6c1f0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000243f48d9650;
T_13 ;
    %delay 1000000, 0;
    %vpi_call/w 3 160 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 161 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob133_2014_q3fsm_test.sv";
    "dataset_code-complete-iccad2023/Prob133_2014_q3fsm_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob133_2014_q3fsm/Prob133_2014_q3fsm_sample01.sv";
