a_ram13x365.v,verilog,xil_defaultlib,../../../../system.srcs/sources_1/ip/a_ram13x365/sim/a_ram13x365.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
