
Signal_Impact.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e7b8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000065cc  0800e948  0800e948  0000f948  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014f14  08014f14  00017188  2**0
                  CONTENTS
  4 .ARM          00000008  08014f14  08014f14  00015f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014f1c  08014f1c  00017188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014f1c  08014f1c  00015f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014f20  08014f20  00015f20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001188  20000000  08014f24  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00017188  2**0
                  CONTENTS
 10 .bss          00004374  20001188  20001188  00017188  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200054fc  200054fc  00017188  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00017188  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014925  00000000  00000000  000171b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a2f  00000000  00000000  0002badd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011e8  00000000  00000000  0002f510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cd1  00000000  00000000  000306f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025c27  00000000  00000000  000313c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000183e5  00000000  00000000  00056ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df375  00000000  00000000  0006f3d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000b1  00000000  00000000  0014e74a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005bbc  00000000  00000000  0014e7fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  001543b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    000022f0  00000000  00000000  00154419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000120  00000000  00000000  00156709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20001188 	.word	0x20001188
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e930 	.word	0x0800e930

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000118c 	.word	0x2000118c
 80001cc:	0800e930 	.word	0x0800e930

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <strlen>:
 8000330:	4603      	mov	r3, r0
 8000332:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000336:	2a00      	cmp	r2, #0
 8000338:	d1fb      	bne.n	8000332 <strlen+0x2>
 800033a:	1a18      	subs	r0, r3, r0
 800033c:	3801      	subs	r0, #1
 800033e:	4770      	bx	lr

08000340 <__aeabi_drsub>:
 8000340:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000344:	e002      	b.n	800034c <__adddf3>
 8000346:	bf00      	nop

08000348 <__aeabi_dsub>:
 8000348:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800034c <__adddf3>:
 800034c:	b530      	push	{r4, r5, lr}
 800034e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000352:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	bf1f      	itttt	ne
 8000362:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000366:	ea55 0c02 	orrsne.w	ip, r5, r2
 800036a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800036e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000372:	f000 80e2 	beq.w	800053a <__adddf3+0x1ee>
 8000376:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800037a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800037e:	bfb8      	it	lt
 8000380:	426d      	neglt	r5, r5
 8000382:	dd0c      	ble.n	800039e <__adddf3+0x52>
 8000384:	442c      	add	r4, r5
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	ea82 0000 	eor.w	r0, r2, r0
 8000392:	ea83 0101 	eor.w	r1, r3, r1
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	2d36      	cmp	r5, #54	@ 0x36
 80003a0:	bf88      	it	hi
 80003a2:	bd30      	pophi	{r4, r5, pc}
 80003a4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ac:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003b4:	d002      	beq.n	80003bc <__adddf3+0x70>
 80003b6:	4240      	negs	r0, r0
 80003b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003bc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c8:	d002      	beq.n	80003d0 <__adddf3+0x84>
 80003ca:	4252      	negs	r2, r2
 80003cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003d0:	ea94 0f05 	teq	r4, r5
 80003d4:	f000 80a7 	beq.w	8000526 <__adddf3+0x1da>
 80003d8:	f1a4 0401 	sub.w	r4, r4, #1
 80003dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003e0:	db0d      	blt.n	80003fe <__adddf3+0xb2>
 80003e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003e6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ea:	1880      	adds	r0, r0, r2
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003f4:	1880      	adds	r0, r0, r2
 80003f6:	fa43 f305 	asr.w	r3, r3, r5
 80003fa:	4159      	adcs	r1, r3
 80003fc:	e00e      	b.n	800041c <__adddf3+0xd0>
 80003fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000402:	f10e 0e20 	add.w	lr, lr, #32
 8000406:	2a01      	cmp	r2, #1
 8000408:	fa03 fc0e 	lsl.w	ip, r3, lr
 800040c:	bf28      	it	cs
 800040e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000412:	fa43 f305 	asr.w	r3, r3, r5
 8000416:	18c0      	adds	r0, r0, r3
 8000418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000420:	d507      	bpl.n	8000432 <__adddf3+0xe6>
 8000422:	f04f 0e00 	mov.w	lr, #0
 8000426:	f1dc 0c00 	rsbs	ip, ip, #0
 800042a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800042e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000432:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000436:	d31b      	bcc.n	8000470 <__adddf3+0x124>
 8000438:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800043c:	d30c      	bcc.n	8000458 <__adddf3+0x10c>
 800043e:	0849      	lsrs	r1, r1, #1
 8000440:	ea5f 0030 	movs.w	r0, r0, rrx
 8000444:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000448:	f104 0401 	add.w	r4, r4, #1
 800044c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000450:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000454:	f080 809a 	bcs.w	800058c <__adddf3+0x240>
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800045c:	bf08      	it	eq
 800045e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000462:	f150 0000 	adcs.w	r0, r0, #0
 8000466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800046a:	ea41 0105 	orr.w	r1, r1, r5
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000474:	4140      	adcs	r0, r0
 8000476:	eb41 0101 	adc.w	r1, r1, r1
 800047a:	3c01      	subs	r4, #1
 800047c:	bf28      	it	cs
 800047e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000482:	d2e9      	bcs.n	8000458 <__adddf3+0x10c>
 8000484:	f091 0f00 	teq	r1, #0
 8000488:	bf04      	itt	eq
 800048a:	4601      	moveq	r1, r0
 800048c:	2000      	moveq	r0, #0
 800048e:	fab1 f381 	clz	r3, r1
 8000492:	bf08      	it	eq
 8000494:	3320      	addeq	r3, #32
 8000496:	f1a3 030b 	sub.w	r3, r3, #11
 800049a:	f1b3 0220 	subs.w	r2, r3, #32
 800049e:	da0c      	bge.n	80004ba <__adddf3+0x16e>
 80004a0:	320c      	adds	r2, #12
 80004a2:	dd08      	ble.n	80004b6 <__adddf3+0x16a>
 80004a4:	f102 0c14 	add.w	ip, r2, #20
 80004a8:	f1c2 020c 	rsb	r2, r2, #12
 80004ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80004b0:	fa21 f102 	lsr.w	r1, r1, r2
 80004b4:	e00c      	b.n	80004d0 <__adddf3+0x184>
 80004b6:	f102 0214 	add.w	r2, r2, #20
 80004ba:	bfd8      	it	le
 80004bc:	f1c2 0c20 	rsble	ip, r2, #32
 80004c0:	fa01 f102 	lsl.w	r1, r1, r2
 80004c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c8:	bfdc      	itt	le
 80004ca:	ea41 010c 	orrle.w	r1, r1, ip
 80004ce:	4090      	lslle	r0, r2
 80004d0:	1ae4      	subs	r4, r4, r3
 80004d2:	bfa2      	ittt	ge
 80004d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d8:	4329      	orrge	r1, r5
 80004da:	bd30      	popge	{r4, r5, pc}
 80004dc:	ea6f 0404 	mvn.w	r4, r4
 80004e0:	3c1f      	subs	r4, #31
 80004e2:	da1c      	bge.n	800051e <__adddf3+0x1d2>
 80004e4:	340c      	adds	r4, #12
 80004e6:	dc0e      	bgt.n	8000506 <__adddf3+0x1ba>
 80004e8:	f104 0414 	add.w	r4, r4, #20
 80004ec:	f1c4 0220 	rsb	r2, r4, #32
 80004f0:	fa20 f004 	lsr.w	r0, r0, r4
 80004f4:	fa01 f302 	lsl.w	r3, r1, r2
 80004f8:	ea40 0003 	orr.w	r0, r0, r3
 80004fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000500:	ea45 0103 	orr.w	r1, r5, r3
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f1c4 040c 	rsb	r4, r4, #12
 800050a:	f1c4 0220 	rsb	r2, r4, #32
 800050e:	fa20 f002 	lsr.w	r0, r0, r2
 8000512:	fa01 f304 	lsl.w	r3, r1, r4
 8000516:	ea40 0003 	orr.w	r0, r0, r3
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	fa21 f004 	lsr.w	r0, r1, r4
 8000522:	4629      	mov	r1, r5
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f094 0f00 	teq	r4, #0
 800052a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800052e:	bf06      	itte	eq
 8000530:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000534:	3401      	addeq	r4, #1
 8000536:	3d01      	subne	r5, #1
 8000538:	e74e      	b.n	80003d8 <__adddf3+0x8c>
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf18      	it	ne
 8000540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000544:	d029      	beq.n	800059a <__adddf3+0x24e>
 8000546:	ea94 0f05 	teq	r4, r5
 800054a:	bf08      	it	eq
 800054c:	ea90 0f02 	teqeq	r0, r2
 8000550:	d005      	beq.n	800055e <__adddf3+0x212>
 8000552:	ea54 0c00 	orrs.w	ip, r4, r0
 8000556:	bf04      	itt	eq
 8000558:	4619      	moveq	r1, r3
 800055a:	4610      	moveq	r0, r2
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea91 0f03 	teq	r1, r3
 8000562:	bf1e      	ittt	ne
 8000564:	2100      	movne	r1, #0
 8000566:	2000      	movne	r0, #0
 8000568:	bd30      	popne	{r4, r5, pc}
 800056a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800056e:	d105      	bne.n	800057c <__adddf3+0x230>
 8000570:	0040      	lsls	r0, r0, #1
 8000572:	4149      	adcs	r1, r1
 8000574:	bf28      	it	cs
 8000576:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800057a:	bd30      	pop	{r4, r5, pc}
 800057c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000580:	bf3c      	itt	cc
 8000582:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000586:	bd30      	popcc	{r4, r5, pc}
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000590:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf1a      	itte	ne
 80005a0:	4619      	movne	r1, r3
 80005a2:	4610      	movne	r0, r2
 80005a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a8:	bf1c      	itt	ne
 80005aa:	460b      	movne	r3, r1
 80005ac:	4602      	movne	r2, r0
 80005ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005b2:	bf06      	itte	eq
 80005b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b8:	ea91 0f03 	teqeq	r1, r3
 80005bc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_ui2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005d8:	f04f 0500 	mov.w	r5, #0
 80005dc:	f04f 0100 	mov.w	r1, #0
 80005e0:	e750      	b.n	8000484 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_i2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005f8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005fc:	bf48      	it	mi
 80005fe:	4240      	negmi	r0, r0
 8000600:	f04f 0100 	mov.w	r1, #0
 8000604:	e73e      	b.n	8000484 <__adddf3+0x138>
 8000606:	bf00      	nop

08000608 <__aeabi_f2d>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800060e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000612:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000616:	bf1f      	itttt	ne
 8000618:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800061c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000620:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000624:	4770      	bxne	lr
 8000626:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800062a:	bf08      	it	eq
 800062c:	4770      	bxeq	lr
 800062e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000632:	bf04      	itt	eq
 8000634:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000638:	4770      	bxeq	lr
 800063a:	b530      	push	{r4, r5, lr}
 800063c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000640:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000644:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000648:	e71c      	b.n	8000484 <__adddf3+0x138>
 800064a:	bf00      	nop

0800064c <__aeabi_ul2d>:
 800064c:	ea50 0201 	orrs.w	r2, r0, r1
 8000650:	bf08      	it	eq
 8000652:	4770      	bxeq	lr
 8000654:	b530      	push	{r4, r5, lr}
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	e00a      	b.n	8000672 <__aeabi_l2d+0x16>

0800065c <__aeabi_l2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800066a:	d502      	bpl.n	8000672 <__aeabi_l2d+0x16>
 800066c:	4240      	negs	r0, r0
 800066e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000672:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000676:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800067a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800067e:	f43f aed8 	beq.w	8000432 <__adddf3+0xe6>
 8000682:	f04f 0203 	mov.w	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000692:	bf18      	it	ne
 8000694:	3203      	addne	r2, #3
 8000696:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800069a:	f1c2 0320 	rsb	r3, r2, #32
 800069e:	fa00 fc03 	lsl.w	ip, r0, r3
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006aa:	ea40 000e 	orr.w	r0, r0, lr
 80006ae:	fa21 f102 	lsr.w	r1, r1, r2
 80006b2:	4414      	add	r4, r2
 80006b4:	e6bd      	b.n	8000432 <__adddf3+0xe6>
 80006b6:	bf00      	nop

080006b8 <__aeabi_dmul>:
 80006b8:	b570      	push	{r4, r5, r6, lr}
 80006ba:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006be:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006c6:	bf1d      	ittte	ne
 80006c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006cc:	ea94 0f0c 	teqne	r4, ip
 80006d0:	ea95 0f0c 	teqne	r5, ip
 80006d4:	f000 f8de 	bleq	8000894 <__aeabi_dmul+0x1dc>
 80006d8:	442c      	add	r4, r5
 80006da:	ea81 0603 	eor.w	r6, r1, r3
 80006de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006ea:	bf18      	it	ne
 80006ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006f8:	d038      	beq.n	800076c <__aeabi_dmul+0xb4>
 80006fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006fe:	f04f 0500 	mov.w	r5, #0
 8000702:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000706:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800070a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800070e:	f04f 0600 	mov.w	r6, #0
 8000712:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000716:	f09c 0f00 	teq	ip, #0
 800071a:	bf18      	it	ne
 800071c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000720:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000724:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000728:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800072c:	d204      	bcs.n	8000738 <__aeabi_dmul+0x80>
 800072e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000732:	416d      	adcs	r5, r5
 8000734:	eb46 0606 	adc.w	r6, r6, r6
 8000738:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800073c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000740:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000744:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000748:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800074c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000750:	bf88      	it	hi
 8000752:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000756:	d81e      	bhi.n	8000796 <__aeabi_dmul+0xde>
 8000758:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800075c:	bf08      	it	eq
 800075e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000762:	f150 0000 	adcs.w	r0, r0, #0
 8000766:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000770:	ea46 0101 	orr.w	r1, r6, r1
 8000774:	ea40 0002 	orr.w	r0, r0, r2
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000780:	bfc2      	ittt	gt
 8000782:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000786:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800078a:	bd70      	popgt	{r4, r5, r6, pc}
 800078c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000790:	f04f 0e00 	mov.w	lr, #0
 8000794:	3c01      	subs	r4, #1
 8000796:	f300 80ab 	bgt.w	80008f0 <__aeabi_dmul+0x238>
 800079a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800079e:	bfde      	ittt	le
 80007a0:	2000      	movle	r0, #0
 80007a2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007a6:	bd70      	pople	{r4, r5, r6, pc}
 80007a8:	f1c4 0400 	rsb	r4, r4, #0
 80007ac:	3c20      	subs	r4, #32
 80007ae:	da35      	bge.n	800081c <__aeabi_dmul+0x164>
 80007b0:	340c      	adds	r4, #12
 80007b2:	dc1b      	bgt.n	80007ec <__aeabi_dmul+0x134>
 80007b4:	f104 0414 	add.w	r4, r4, #20
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f305 	lsl.w	r3, r0, r5
 80007c0:	fa20 f004 	lsr.w	r0, r0, r4
 80007c4:	fa01 f205 	lsl.w	r2, r1, r5
 80007c8:	ea40 0002 	orr.w	r0, r0, r2
 80007cc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007d0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d8:	fa21 f604 	lsr.w	r6, r1, r4
 80007dc:	eb42 0106 	adc.w	r1, r2, r6
 80007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e4:	bf08      	it	eq
 80007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f1c4 040c 	rsb	r4, r4, #12
 80007f0:	f1c4 0520 	rsb	r5, r4, #32
 80007f4:	fa00 f304 	lsl.w	r3, r0, r4
 80007f8:	fa20 f005 	lsr.w	r0, r0, r5
 80007fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000800:	ea40 0002 	orr.w	r0, r0, r2
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800080c:	f141 0100 	adc.w	r1, r1, #0
 8000810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000814:	bf08      	it	eq
 8000816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081a:	bd70      	pop	{r4, r5, r6, pc}
 800081c:	f1c4 0520 	rsb	r5, r4, #32
 8000820:	fa00 f205 	lsl.w	r2, r0, r5
 8000824:	ea4e 0e02 	orr.w	lr, lr, r2
 8000828:	fa20 f304 	lsr.w	r3, r0, r4
 800082c:	fa01 f205 	lsl.w	r2, r1, r5
 8000830:	ea43 0302 	orr.w	r3, r3, r2
 8000834:	fa21 f004 	lsr.w	r0, r1, r4
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	fa21 f204 	lsr.w	r2, r1, r4
 8000840:	ea20 0002 	bic.w	r0, r0, r2
 8000844:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000848:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800084c:	bf08      	it	eq
 800084e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000852:	bd70      	pop	{r4, r5, r6, pc}
 8000854:	f094 0f00 	teq	r4, #0
 8000858:	d10f      	bne.n	800087a <__aeabi_dmul+0x1c2>
 800085a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800085e:	0040      	lsls	r0, r0, #1
 8000860:	eb41 0101 	adc.w	r1, r1, r1
 8000864:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000868:	bf08      	it	eq
 800086a:	3c01      	subeq	r4, #1
 800086c:	d0f7      	beq.n	800085e <__aeabi_dmul+0x1a6>
 800086e:	ea41 0106 	orr.w	r1, r1, r6
 8000872:	f095 0f00 	teq	r5, #0
 8000876:	bf18      	it	ne
 8000878:	4770      	bxne	lr
 800087a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800087e:	0052      	lsls	r2, r2, #1
 8000880:	eb43 0303 	adc.w	r3, r3, r3
 8000884:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000888:	bf08      	it	eq
 800088a:	3d01      	subeq	r5, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1c6>
 800088e:	ea43 0306 	orr.w	r3, r3, r6
 8000892:	4770      	bx	lr
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089c:	bf18      	it	ne
 800089e:	ea95 0f0c 	teqne	r5, ip
 80008a2:	d00c      	beq.n	80008be <__aeabi_dmul+0x206>
 80008a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a8:	bf18      	it	ne
 80008aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ae:	d1d1      	bne.n	8000854 <__aeabi_dmul+0x19c>
 80008b0:	ea81 0103 	eor.w	r1, r1, r3
 80008b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008b8:	f04f 0000 	mov.w	r0, #0
 80008bc:	bd70      	pop	{r4, r5, r6, pc}
 80008be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c2:	bf06      	itte	eq
 80008c4:	4610      	moveq	r0, r2
 80008c6:	4619      	moveq	r1, r3
 80008c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008cc:	d019      	beq.n	8000902 <__aeabi_dmul+0x24a>
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	d102      	bne.n	80008da <__aeabi_dmul+0x222>
 80008d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d8:	d113      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008da:	ea95 0f0c 	teq	r5, ip
 80008de:	d105      	bne.n	80008ec <__aeabi_dmul+0x234>
 80008e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008e4:	bf1c      	itt	ne
 80008e6:	4610      	movne	r0, r2
 80008e8:	4619      	movne	r1, r3
 80008ea:	d10a      	bne.n	8000902 <__aeabi_dmul+0x24a>
 80008ec:	ea81 0103 	eor.w	r1, r1, r3
 80008f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008f4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008fc:	f04f 0000 	mov.w	r0, #0
 8000900:	bd70      	pop	{r4, r5, r6, pc}
 8000902:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000906:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800090a:	bd70      	pop	{r4, r5, r6, pc}

0800090c <__aeabi_ddiv>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000912:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000916:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800091a:	bf1d      	ittte	ne
 800091c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000920:	ea94 0f0c 	teqne	r4, ip
 8000924:	ea95 0f0c 	teqne	r5, ip
 8000928:	f000 f8a7 	bleq	8000a7a <__aeabi_ddiv+0x16e>
 800092c:	eba4 0405 	sub.w	r4, r4, r5
 8000930:	ea81 0e03 	eor.w	lr, r1, r3
 8000934:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000938:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800093c:	f000 8088 	beq.w	8000a50 <__aeabi_ddiv+0x144>
 8000940:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000944:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000948:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800094c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000950:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000954:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000958:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800095c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000960:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000964:	429d      	cmp	r5, r3
 8000966:	bf08      	it	eq
 8000968:	4296      	cmpeq	r6, r2
 800096a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800096e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000972:	d202      	bcs.n	800097a <__aeabi_ddiv+0x6e>
 8000974:	085b      	lsrs	r3, r3, #1
 8000976:	ea4f 0232 	mov.w	r2, r2, rrx
 800097a:	1ab6      	subs	r6, r6, r2
 800097c:	eb65 0503 	sbc.w	r5, r5, r3
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800098a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800098e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000992:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000996:	bf22      	ittt	cs
 8000998:	1ab6      	subcs	r6, r6, r2
 800099a:	4675      	movcs	r5, lr
 800099c:	ea40 000c 	orrcs.w	r0, r0, ip
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ae:	bf22      	ittt	cs
 80009b0:	1ab6      	subcs	r6, r6, r2
 80009b2:	4675      	movcs	r5, lr
 80009b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b8:	085b      	lsrs	r3, r3, #1
 80009ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80009be:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009c6:	bf22      	ittt	cs
 80009c8:	1ab6      	subcs	r6, r6, r2
 80009ca:	4675      	movcs	r5, lr
 80009cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009de:	bf22      	ittt	cs
 80009e0:	1ab6      	subcs	r6, r6, r2
 80009e2:	4675      	movcs	r5, lr
 80009e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009ec:	d018      	beq.n	8000a20 <__aeabi_ddiv+0x114>
 80009ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a06:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a0a:	d1c0      	bne.n	800098e <__aeabi_ddiv+0x82>
 8000a0c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a10:	d10b      	bne.n	8000a2a <__aeabi_ddiv+0x11e>
 8000a12:	ea41 0100 	orr.w	r1, r1, r0
 8000a16:	f04f 0000 	mov.w	r0, #0
 8000a1a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a1e:	e7b6      	b.n	800098e <__aeabi_ddiv+0x82>
 8000a20:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a24:	bf04      	itt	eq
 8000a26:	4301      	orreq	r1, r0
 8000a28:	2000      	moveq	r0, #0
 8000a2a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a2e:	bf88      	it	hi
 8000a30:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a34:	f63f aeaf 	bhi.w	8000796 <__aeabi_dmul+0xde>
 8000a38:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a3c:	bf04      	itt	eq
 8000a3e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a42:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a46:	f150 0000 	adcs.w	r0, r0, #0
 8000a4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a4e:	bd70      	pop	{r4, r5, r6, pc}
 8000a50:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a54:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a58:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a5c:	bfc2      	ittt	gt
 8000a5e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a66:	bd70      	popgt	{r4, r5, r6, pc}
 8000a68:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a6c:	f04f 0e00 	mov.w	lr, #0
 8000a70:	3c01      	subs	r4, #1
 8000a72:	e690      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a74:	ea45 0e06 	orr.w	lr, r5, r6
 8000a78:	e68d      	b.n	8000796 <__aeabi_dmul+0xde>
 8000a7a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a7e:	ea94 0f0c 	teq	r4, ip
 8000a82:	bf08      	it	eq
 8000a84:	ea95 0f0c 	teqeq	r5, ip
 8000a88:	f43f af3b 	beq.w	8000902 <__aeabi_dmul+0x24a>
 8000a8c:	ea94 0f0c 	teq	r4, ip
 8000a90:	d10a      	bne.n	8000aa8 <__aeabi_ddiv+0x19c>
 8000a92:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a96:	f47f af34 	bne.w	8000902 <__aeabi_dmul+0x24a>
 8000a9a:	ea95 0f0c 	teq	r5, ip
 8000a9e:	f47f af25 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	e72c      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000aa8:	ea95 0f0c 	teq	r5, ip
 8000aac:	d106      	bne.n	8000abc <__aeabi_ddiv+0x1b0>
 8000aae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ab2:	f43f aefd 	beq.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ab6:	4610      	mov	r0, r2
 8000ab8:	4619      	mov	r1, r3
 8000aba:	e722      	b.n	8000902 <__aeabi_dmul+0x24a>
 8000abc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ac0:	bf18      	it	ne
 8000ac2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ac6:	f47f aec5 	bne.w	8000854 <__aeabi_dmul+0x19c>
 8000aca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ace:	f47f af0d 	bne.w	80008ec <__aeabi_dmul+0x234>
 8000ad2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ad6:	f47f aeeb 	bne.w	80008b0 <__aeabi_dmul+0x1f8>
 8000ada:	e712      	b.n	8000902 <__aeabi_dmul+0x24a>

08000adc <__gedf2>:
 8000adc:	f04f 3cff 	mov.w	ip, #4294967295
 8000ae0:	e006      	b.n	8000af0 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__ledf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	e002      	b.n	8000af0 <__cmpdf2+0x4>
 8000aea:	bf00      	nop

08000aec <__cmpdf2>:
 8000aec:	f04f 0c01 	mov.w	ip, #1
 8000af0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	bf18      	it	ne
 8000b02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b06:	d01b      	beq.n	8000b40 <__cmpdf2+0x54>
 8000b08:	b001      	add	sp, #4
 8000b0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b0e:	bf0c      	ite	eq
 8000b10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b14:	ea91 0f03 	teqne	r1, r3
 8000b18:	bf02      	ittt	eq
 8000b1a:	ea90 0f02 	teqeq	r0, r2
 8000b1e:	2000      	moveq	r0, #0
 8000b20:	4770      	bxeq	lr
 8000b22:	f110 0f00 	cmn.w	r0, #0
 8000b26:	ea91 0f03 	teq	r1, r3
 8000b2a:	bf58      	it	pl
 8000b2c:	4299      	cmppl	r1, r3
 8000b2e:	bf08      	it	eq
 8000b30:	4290      	cmpeq	r0, r2
 8000b32:	bf2c      	ite	cs
 8000b34:	17d8      	asrcs	r0, r3, #31
 8000b36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b3a:	f040 0001 	orr.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__cmpdf2+0x64>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d107      	bne.n	8000b60 <__cmpdf2+0x74>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d1d6      	bne.n	8000b08 <__cmpdf2+0x1c>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d0d3      	beq.n	8000b08 <__cmpdf2+0x1c>
 8000b60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_cdrcmple>:
 8000b68:	4684      	mov	ip, r0
 8000b6a:	4610      	mov	r0, r2
 8000b6c:	4662      	mov	r2, ip
 8000b6e:	468c      	mov	ip, r1
 8000b70:	4619      	mov	r1, r3
 8000b72:	4663      	mov	r3, ip
 8000b74:	e000      	b.n	8000b78 <__aeabi_cdcmpeq>
 8000b76:	bf00      	nop

08000b78 <__aeabi_cdcmpeq>:
 8000b78:	b501      	push	{r0, lr}
 8000b7a:	f7ff ffb7 	bl	8000aec <__cmpdf2>
 8000b7e:	2800      	cmp	r0, #0
 8000b80:	bf48      	it	mi
 8000b82:	f110 0f00 	cmnmi.w	r0, #0
 8000b86:	bd01      	pop	{r0, pc}

08000b88 <__aeabi_dcmpeq>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff fff4 	bl	8000b78 <__aeabi_cdcmpeq>
 8000b90:	bf0c      	ite	eq
 8000b92:	2001      	moveq	r0, #1
 8000b94:	2000      	movne	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmplt>:
 8000b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba0:	f7ff ffea 	bl	8000b78 <__aeabi_cdcmpeq>
 8000ba4:	bf34      	ite	cc
 8000ba6:	2001      	movcc	r0, #1
 8000ba8:	2000      	movcs	r0, #0
 8000baa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bae:	bf00      	nop

08000bb0 <__aeabi_dcmple>:
 8000bb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb4:	f7ff ffe0 	bl	8000b78 <__aeabi_cdcmpeq>
 8000bb8:	bf94      	ite	ls
 8000bba:	2001      	movls	r0, #1
 8000bbc:	2000      	movhi	r0, #0
 8000bbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_dcmpge>:
 8000bc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc8:	f7ff ffce 	bl	8000b68 <__aeabi_cdrcmple>
 8000bcc:	bf94      	ite	ls
 8000bce:	2001      	movls	r0, #1
 8000bd0:	2000      	movhi	r0, #0
 8000bd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_dcmpgt>:
 8000bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bdc:	f7ff ffc4 	bl	8000b68 <__aeabi_cdrcmple>
 8000be0:	bf34      	ite	cc
 8000be2:	2001      	movcc	r0, #1
 8000be4:	2000      	movcs	r0, #0
 8000be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bea:	bf00      	nop

08000bec <__aeabi_dcmpun>:
 8000bec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bf4:	d102      	bne.n	8000bfc <__aeabi_dcmpun+0x10>
 8000bf6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bfa:	d10a      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000bfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c04:	d102      	bne.n	8000c0c <__aeabi_dcmpun+0x20>
 8000c06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_dcmpun+0x26>
 8000c0c:	f04f 0000 	mov.w	r0, #0
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0001 	mov.w	r0, #1
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2iz>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d215      	bcs.n	8000c4e <__aeabi_d2iz+0x36>
 8000c22:	d511      	bpl.n	8000c48 <__aeabi_d2iz+0x30>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d912      	bls.n	8000c54 <__aeabi_d2iz+0x3c>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c42:	bf18      	it	ne
 8000c44:	4240      	negne	r0, r0
 8000c46:	4770      	bx	lr
 8000c48:	f04f 0000 	mov.w	r0, #0
 8000c4c:	4770      	bx	lr
 8000c4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c52:	d105      	bne.n	8000c60 <__aeabi_d2iz+0x48>
 8000c54:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	bf08      	it	eq
 8000c5a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c5e:	4770      	bx	lr
 8000c60:	f04f 0000 	mov.w	r0, #0
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_d2uiz>:
 8000c68:	004a      	lsls	r2, r1, #1
 8000c6a:	d211      	bcs.n	8000c90 <__aeabi_d2uiz+0x28>
 8000c6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c70:	d211      	bcs.n	8000c96 <__aeabi_d2uiz+0x2e>
 8000c72:	d50d      	bpl.n	8000c90 <__aeabi_d2uiz+0x28>
 8000c74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c7c:	d40e      	bmi.n	8000c9c <__aeabi_d2uiz+0x34>
 8000c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c8e:	4770      	bx	lr
 8000c90:	f04f 0000 	mov.w	r0, #0
 8000c94:	4770      	bx	lr
 8000c96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c9a:	d102      	bne.n	8000ca2 <__aeabi_d2uiz+0x3a>
 8000c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ca0:	4770      	bx	lr
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_d2f>:
 8000ca8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000cb0:	bf24      	itt	cs
 8000cb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000cb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000cba:	d90d      	bls.n	8000cd8 <__aeabi_d2f+0x30>
 8000cbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000cc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000cc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ccc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cd0:	bf08      	it	eq
 8000cd2:	f020 0001 	biceq.w	r0, r0, #1
 8000cd6:	4770      	bx	lr
 8000cd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cdc:	d121      	bne.n	8000d22 <__aeabi_d2f+0x7a>
 8000cde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ce2:	bfbc      	itt	lt
 8000ce4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ce8:	4770      	bxlt	lr
 8000cea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cf2:	f1c2 0218 	rsb	r2, r2, #24
 8000cf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000d02:	bf18      	it	ne
 8000d04:	f040 0001 	orrne.w	r0, r0, #1
 8000d08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d14:	ea40 000c 	orr.w	r0, r0, ip
 8000d18:	fa23 f302 	lsr.w	r3, r3, r2
 8000d1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d20:	e7cc      	b.n	8000cbc <__aeabi_d2f+0x14>
 8000d22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d26:	d107      	bne.n	8000d38 <__aeabi_d2f+0x90>
 8000d28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d2c:	bf1e      	ittt	ne
 8000d2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d36:	4770      	bxne	lr
 8000d38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop

08000d48 <__aeabi_uldivmod>:
 8000d48:	b953      	cbnz	r3, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4a:	b94a      	cbnz	r2, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bf08      	it	eq
 8000d50:	2800      	cmpeq	r0, #0
 8000d52:	bf1c      	itt	ne
 8000d54:	f04f 31ff 	movne.w	r1, #4294967295
 8000d58:	f04f 30ff 	movne.w	r0, #4294967295
 8000d5c:	f000 b9be 	b.w	80010dc <__aeabi_idiv0>
 8000d60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d68:	f000 f83c 	bl	8000de4 <__udivmoddi4>
 8000d6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d74:	b004      	add	sp, #16
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_d2lz>:
 8000d78:	b538      	push	{r3, r4, r5, lr}
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	4604      	mov	r4, r0
 8000d80:	460d      	mov	r5, r1
 8000d82:	f7ff ff0b 	bl	8000b9c <__aeabi_dcmplt>
 8000d86:	b928      	cbnz	r0, 8000d94 <__aeabi_d2lz+0x1c>
 8000d88:	4620      	mov	r0, r4
 8000d8a:	4629      	mov	r1, r5
 8000d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d90:	f000 b80a 	b.w	8000da8 <__aeabi_d2ulz>
 8000d94:	4620      	mov	r0, r4
 8000d96:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d9a:	f000 f805 	bl	8000da8 <__aeabi_d2ulz>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	bd38      	pop	{r3, r4, r5, pc}
 8000da6:	bf00      	nop

08000da8 <__aeabi_d2ulz>:
 8000da8:	b5d0      	push	{r4, r6, r7, lr}
 8000daa:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <__aeabi_d2ulz+0x34>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	4606      	mov	r6, r0
 8000db0:	460f      	mov	r7, r1
 8000db2:	f7ff fc81 	bl	80006b8 <__aeabi_dmul>
 8000db6:	f7ff ff57 	bl	8000c68 <__aeabi_d2uiz>
 8000dba:	4604      	mov	r4, r0
 8000dbc:	f7ff fc02 	bl	80005c4 <__aeabi_ui2d>
 8000dc0:	4b07      	ldr	r3, [pc, #28]	@ (8000de0 <__aeabi_d2ulz+0x38>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f7ff fc78 	bl	80006b8 <__aeabi_dmul>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	460b      	mov	r3, r1
 8000dcc:	4630      	mov	r0, r6
 8000dce:	4639      	mov	r1, r7
 8000dd0:	f7ff faba 	bl	8000348 <__aeabi_dsub>
 8000dd4:	f7ff ff48 	bl	8000c68 <__aeabi_d2uiz>
 8000dd8:	4621      	mov	r1, r4
 8000dda:	bdd0      	pop	{r4, r6, r7, pc}
 8000ddc:	3df00000 	.word	0x3df00000
 8000de0:	41f00000 	.word	0x41f00000

08000de4 <__udivmoddi4>:
 8000de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000de8:	9d08      	ldr	r5, [sp, #32]
 8000dea:	468e      	mov	lr, r1
 8000dec:	4604      	mov	r4, r0
 8000dee:	4688      	mov	r8, r1
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d14a      	bne.n	8000e8a <__udivmoddi4+0xa6>
 8000df4:	428a      	cmp	r2, r1
 8000df6:	4617      	mov	r7, r2
 8000df8:	d962      	bls.n	8000ec0 <__udivmoddi4+0xdc>
 8000dfa:	fab2 f682 	clz	r6, r2
 8000dfe:	b14e      	cbz	r6, 8000e14 <__udivmoddi4+0x30>
 8000e00:	f1c6 0320 	rsb	r3, r6, #32
 8000e04:	fa01 f806 	lsl.w	r8, r1, r6
 8000e08:	fa20 f303 	lsr.w	r3, r0, r3
 8000e0c:	40b7      	lsls	r7, r6
 8000e0e:	ea43 0808 	orr.w	r8, r3, r8
 8000e12:	40b4      	lsls	r4, r6
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	fa1f fc87 	uxth.w	ip, r7
 8000e1c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e20:	0c23      	lsrs	r3, r4, #16
 8000e22:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e26:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e2a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d909      	bls.n	8000e46 <__udivmoddi4+0x62>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e38:	f080 80ea 	bcs.w	8001010 <__udivmoddi4+0x22c>
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	f240 80e7 	bls.w	8001010 <__udivmoddi4+0x22c>
 8000e42:	3902      	subs	r1, #2
 8000e44:	443b      	add	r3, r7
 8000e46:	1a9a      	subs	r2, r3, r2
 8000e48:	b2a3      	uxth	r3, r4
 8000e4a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e4e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e56:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e5a:	459c      	cmp	ip, r3
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x8e>
 8000e5e:	18fb      	adds	r3, r7, r3
 8000e60:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e64:	f080 80d6 	bcs.w	8001014 <__udivmoddi4+0x230>
 8000e68:	459c      	cmp	ip, r3
 8000e6a:	f240 80d3 	bls.w	8001014 <__udivmoddi4+0x230>
 8000e6e:	443b      	add	r3, r7
 8000e70:	3802      	subs	r0, #2
 8000e72:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e76:	eba3 030c 	sub.w	r3, r3, ip
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	b11d      	cbz	r5, 8000e86 <__udivmoddi4+0xa2>
 8000e7e:	40f3      	lsrs	r3, r6
 8000e80:	2200      	movs	r2, #0
 8000e82:	e9c5 3200 	strd	r3, r2, [r5]
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d905      	bls.n	8000e9a <__udivmoddi4+0xb6>
 8000e8e:	b10d      	cbz	r5, 8000e94 <__udivmoddi4+0xb0>
 8000e90:	e9c5 0100 	strd	r0, r1, [r5]
 8000e94:	2100      	movs	r1, #0
 8000e96:	4608      	mov	r0, r1
 8000e98:	e7f5      	b.n	8000e86 <__udivmoddi4+0xa2>
 8000e9a:	fab3 f183 	clz	r1, r3
 8000e9e:	2900      	cmp	r1, #0
 8000ea0:	d146      	bne.n	8000f30 <__udivmoddi4+0x14c>
 8000ea2:	4573      	cmp	r3, lr
 8000ea4:	d302      	bcc.n	8000eac <__udivmoddi4+0xc8>
 8000ea6:	4282      	cmp	r2, r0
 8000ea8:	f200 8105 	bhi.w	80010b6 <__udivmoddi4+0x2d2>
 8000eac:	1a84      	subs	r4, r0, r2
 8000eae:	eb6e 0203 	sbc.w	r2, lr, r3
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	4690      	mov	r8, r2
 8000eb6:	2d00      	cmp	r5, #0
 8000eb8:	d0e5      	beq.n	8000e86 <__udivmoddi4+0xa2>
 8000eba:	e9c5 4800 	strd	r4, r8, [r5]
 8000ebe:	e7e2      	b.n	8000e86 <__udivmoddi4+0xa2>
 8000ec0:	2a00      	cmp	r2, #0
 8000ec2:	f000 8090 	beq.w	8000fe6 <__udivmoddi4+0x202>
 8000ec6:	fab2 f682 	clz	r6, r2
 8000eca:	2e00      	cmp	r6, #0
 8000ecc:	f040 80a4 	bne.w	8001018 <__udivmoddi4+0x234>
 8000ed0:	1a8a      	subs	r2, r1, r2
 8000ed2:	0c03      	lsrs	r3, r0, #16
 8000ed4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed8:	b280      	uxth	r0, r0
 8000eda:	b2bc      	uxth	r4, r7
 8000edc:	2101      	movs	r1, #1
 8000ede:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ee2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ee6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000eea:	fb04 f20c 	mul.w	r2, r4, ip
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x11e>
 8000ef2:	18fb      	adds	r3, r7, r3
 8000ef4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ef8:	d202      	bcs.n	8000f00 <__udivmoddi4+0x11c>
 8000efa:	429a      	cmp	r2, r3
 8000efc:	f200 80e0 	bhi.w	80010c0 <__udivmoddi4+0x2dc>
 8000f00:	46c4      	mov	ip, r8
 8000f02:	1a9b      	subs	r3, r3, r2
 8000f04:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f08:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f0c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f10:	fb02 f404 	mul.w	r4, r2, r4
 8000f14:	429c      	cmp	r4, r3
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x144>
 8000f18:	18fb      	adds	r3, r7, r3
 8000f1a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f1e:	d202      	bcs.n	8000f26 <__udivmoddi4+0x142>
 8000f20:	429c      	cmp	r4, r3
 8000f22:	f200 80ca 	bhi.w	80010ba <__udivmoddi4+0x2d6>
 8000f26:	4602      	mov	r2, r0
 8000f28:	1b1b      	subs	r3, r3, r4
 8000f2a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f2e:	e7a5      	b.n	8000e7c <__udivmoddi4+0x98>
 8000f30:	f1c1 0620 	rsb	r6, r1, #32
 8000f34:	408b      	lsls	r3, r1
 8000f36:	fa22 f706 	lsr.w	r7, r2, r6
 8000f3a:	431f      	orrs	r7, r3
 8000f3c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f40:	fa20 f306 	lsr.w	r3, r0, r6
 8000f44:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f48:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f4c:	4323      	orrs	r3, r4
 8000f4e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f52:	fa1f fc87 	uxth.w	ip, r7
 8000f56:	fbbe f0f9 	udiv	r0, lr, r9
 8000f5a:	0c1c      	lsrs	r4, r3, #16
 8000f5c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f60:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f64:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f68:	45a6      	cmp	lr, r4
 8000f6a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f6e:	d909      	bls.n	8000f84 <__udivmoddi4+0x1a0>
 8000f70:	193c      	adds	r4, r7, r4
 8000f72:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f76:	f080 809c 	bcs.w	80010b2 <__udivmoddi4+0x2ce>
 8000f7a:	45a6      	cmp	lr, r4
 8000f7c:	f240 8099 	bls.w	80010b2 <__udivmoddi4+0x2ce>
 8000f80:	3802      	subs	r0, #2
 8000f82:	443c      	add	r4, r7
 8000f84:	eba4 040e 	sub.w	r4, r4, lr
 8000f88:	fa1f fe83 	uxth.w	lr, r3
 8000f8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f90:	fb09 4413 	mls	r4, r9, r3, r4
 8000f94:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f98:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f9c:	45a4      	cmp	ip, r4
 8000f9e:	d908      	bls.n	8000fb2 <__udivmoddi4+0x1ce>
 8000fa0:	193c      	adds	r4, r7, r4
 8000fa2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fa6:	f080 8082 	bcs.w	80010ae <__udivmoddi4+0x2ca>
 8000faa:	45a4      	cmp	ip, r4
 8000fac:	d97f      	bls.n	80010ae <__udivmoddi4+0x2ca>
 8000fae:	3b02      	subs	r3, #2
 8000fb0:	443c      	add	r4, r7
 8000fb2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fb6:	eba4 040c 	sub.w	r4, r4, ip
 8000fba:	fba0 ec02 	umull	lr, ip, r0, r2
 8000fbe:	4564      	cmp	r4, ip
 8000fc0:	4673      	mov	r3, lr
 8000fc2:	46e1      	mov	r9, ip
 8000fc4:	d362      	bcc.n	800108c <__udivmoddi4+0x2a8>
 8000fc6:	d05f      	beq.n	8001088 <__udivmoddi4+0x2a4>
 8000fc8:	b15d      	cbz	r5, 8000fe2 <__udivmoddi4+0x1fe>
 8000fca:	ebb8 0203 	subs.w	r2, r8, r3
 8000fce:	eb64 0409 	sbc.w	r4, r4, r9
 8000fd2:	fa04 f606 	lsl.w	r6, r4, r6
 8000fd6:	fa22 f301 	lsr.w	r3, r2, r1
 8000fda:	431e      	orrs	r6, r3
 8000fdc:	40cc      	lsrs	r4, r1
 8000fde:	e9c5 6400 	strd	r6, r4, [r5]
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	e74f      	b.n	8000e86 <__udivmoddi4+0xa2>
 8000fe6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000fea:	0c01      	lsrs	r1, r0, #16
 8000fec:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ff0:	b280      	uxth	r0, r0
 8000ff2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	4638      	mov	r0, r7
 8000ffa:	463c      	mov	r4, r7
 8000ffc:	46b8      	mov	r8, r7
 8000ffe:	46be      	mov	lr, r7
 8001000:	2620      	movs	r6, #32
 8001002:	fbb1 f1f7 	udiv	r1, r1, r7
 8001006:	eba2 0208 	sub.w	r2, r2, r8
 800100a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800100e:	e766      	b.n	8000ede <__udivmoddi4+0xfa>
 8001010:	4601      	mov	r1, r0
 8001012:	e718      	b.n	8000e46 <__udivmoddi4+0x62>
 8001014:	4610      	mov	r0, r2
 8001016:	e72c      	b.n	8000e72 <__udivmoddi4+0x8e>
 8001018:	f1c6 0220 	rsb	r2, r6, #32
 800101c:	fa2e f302 	lsr.w	r3, lr, r2
 8001020:	40b7      	lsls	r7, r6
 8001022:	40b1      	lsls	r1, r6
 8001024:	fa20 f202 	lsr.w	r2, r0, r2
 8001028:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800102c:	430a      	orrs	r2, r1
 800102e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001032:	b2bc      	uxth	r4, r7
 8001034:	fb0e 3318 	mls	r3, lr, r8, r3
 8001038:	0c11      	lsrs	r1, r2, #16
 800103a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800103e:	fb08 f904 	mul.w	r9, r8, r4
 8001042:	40b0      	lsls	r0, r6
 8001044:	4589      	cmp	r9, r1
 8001046:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800104a:	b280      	uxth	r0, r0
 800104c:	d93e      	bls.n	80010cc <__udivmoddi4+0x2e8>
 800104e:	1879      	adds	r1, r7, r1
 8001050:	f108 3cff 	add.w	ip, r8, #4294967295
 8001054:	d201      	bcs.n	800105a <__udivmoddi4+0x276>
 8001056:	4589      	cmp	r9, r1
 8001058:	d81f      	bhi.n	800109a <__udivmoddi4+0x2b6>
 800105a:	eba1 0109 	sub.w	r1, r1, r9
 800105e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001062:	fb09 f804 	mul.w	r8, r9, r4
 8001066:	fb0e 1119 	mls	r1, lr, r9, r1
 800106a:	b292      	uxth	r2, r2
 800106c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001070:	4542      	cmp	r2, r8
 8001072:	d229      	bcs.n	80010c8 <__udivmoddi4+0x2e4>
 8001074:	18ba      	adds	r2, r7, r2
 8001076:	f109 31ff 	add.w	r1, r9, #4294967295
 800107a:	d2c4      	bcs.n	8001006 <__udivmoddi4+0x222>
 800107c:	4542      	cmp	r2, r8
 800107e:	d2c2      	bcs.n	8001006 <__udivmoddi4+0x222>
 8001080:	f1a9 0102 	sub.w	r1, r9, #2
 8001084:	443a      	add	r2, r7
 8001086:	e7be      	b.n	8001006 <__udivmoddi4+0x222>
 8001088:	45f0      	cmp	r8, lr
 800108a:	d29d      	bcs.n	8000fc8 <__udivmoddi4+0x1e4>
 800108c:	ebbe 0302 	subs.w	r3, lr, r2
 8001090:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001094:	3801      	subs	r0, #1
 8001096:	46e1      	mov	r9, ip
 8001098:	e796      	b.n	8000fc8 <__udivmoddi4+0x1e4>
 800109a:	eba7 0909 	sub.w	r9, r7, r9
 800109e:	4449      	add	r1, r9
 80010a0:	f1a8 0c02 	sub.w	ip, r8, #2
 80010a4:	fbb1 f9fe 	udiv	r9, r1, lr
 80010a8:	fb09 f804 	mul.w	r8, r9, r4
 80010ac:	e7db      	b.n	8001066 <__udivmoddi4+0x282>
 80010ae:	4673      	mov	r3, lr
 80010b0:	e77f      	b.n	8000fb2 <__udivmoddi4+0x1ce>
 80010b2:	4650      	mov	r0, sl
 80010b4:	e766      	b.n	8000f84 <__udivmoddi4+0x1a0>
 80010b6:	4608      	mov	r0, r1
 80010b8:	e6fd      	b.n	8000eb6 <__udivmoddi4+0xd2>
 80010ba:	443b      	add	r3, r7
 80010bc:	3a02      	subs	r2, #2
 80010be:	e733      	b.n	8000f28 <__udivmoddi4+0x144>
 80010c0:	f1ac 0c02 	sub.w	ip, ip, #2
 80010c4:	443b      	add	r3, r7
 80010c6:	e71c      	b.n	8000f02 <__udivmoddi4+0x11e>
 80010c8:	4649      	mov	r1, r9
 80010ca:	e79c      	b.n	8001006 <__udivmoddi4+0x222>
 80010cc:	eba1 0109 	sub.w	r1, r1, r9
 80010d0:	46c4      	mov	ip, r8
 80010d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010d6:	fb09 f804 	mul.w	r8, r9, r4
 80010da:	e7c4      	b.n	8001066 <__udivmoddi4+0x282>

080010dc <__aeabi_idiv0>:
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop

080010e0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = {0};
 80010e6:	463b      	mov	r3, r7
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]

    /* USER CODE END ADC1_Init 1 */

    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
    hadc1.Instance = ADC1;
 80010f2:	4b22      	ldr	r3, [pc, #136]	@ (800117c <MX_ADC1_Init+0x9c>)
 80010f4:	4a22      	ldr	r2, [pc, #136]	@ (8001180 <MX_ADC1_Init+0xa0>)
 80010f6:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010f8:	4b20      	ldr	r3, [pc, #128]	@ (800117c <MX_ADC1_Init+0x9c>)
 80010fa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80010fe:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001100:	4b1e      	ldr	r3, [pc, #120]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = DISABLE;
 8001106:	4b1d      	ldr	r3, [pc, #116]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001108:	2200      	movs	r2, #0
 800110a:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 800110c:	4b1b      	ldr	r3, [pc, #108]	@ (800117c <MX_ADC1_Init+0x9c>)
 800110e:	2200      	movs	r2, #0
 8001110:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001112:	4b1a      	ldr	r3, [pc, #104]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800111a:	4b18      	ldr	r3, [pc, #96]	@ (800117c <MX_ADC1_Init+0x9c>)
 800111c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001120:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001122:	4b16      	ldr	r3, [pc, #88]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001124:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001128:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800112a:	4b14      	ldr	r3, [pc, #80]	@ (800117c <MX_ADC1_Init+0x9c>)
 800112c:	2200      	movs	r2, #0
 800112e:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 8001130:	4b12      	ldr	r3, [pc, #72]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001132:	2201      	movs	r2, #1
 8001134:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001136:	4b11      	ldr	r3, [pc, #68]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001138:	2200      	movs	r2, #0
 800113a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800113e:	4b0f      	ldr	r3, [pc, #60]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001140:	2201      	movs	r2, #1
 8001142:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001144:	480d      	ldr	r0, [pc, #52]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001146:	f005 fa25 	bl	8006594 <HAL_ADC_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_ADC1_Init+0x74>
    {
        Error_Handler();
 8001150:	f001 fa2a 	bl	80025a8 <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
    sConfig.Channel = ADC_CHANNEL_5;
 8001154:	2305      	movs	r3, #5
 8001156:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 8001158:	2301      	movs	r3, #1
 800115a:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800115c:	2300      	movs	r3, #0
 800115e:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001160:	463b      	mov	r3, r7
 8001162:	4619      	mov	r1, r3
 8001164:	4805      	ldr	r0, [pc, #20]	@ (800117c <MX_ADC1_Init+0x9c>)
 8001166:	f005 fb7d 	bl	8006864 <HAL_ADC_ConfigChannel>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_ADC1_Init+0x94>
    {
        Error_Handler();
 8001170:	f001 fa1a 	bl	80025a8 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 8001174:	bf00      	nop
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200011a4 	.word	0x200011a4
 8001180:	40012000 	.word	0x40012000

08001184 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b08a      	sub	sp, #40	@ 0x28
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	605a      	str	r2, [r3, #4]
 8001196:	609a      	str	r2, [r3, #8]
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	611a      	str	r2, [r3, #16]
    if(adcHandle->Instance==ADC1)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a33      	ldr	r2, [pc, #204]	@ (8001270 <HAL_ADC_MspInit+0xec>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d15f      	bne.n	8001266 <HAL_ADC_MspInit+0xe2>
    {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
        /* ADC1 clock enable */
        __HAL_RCC_ADC1_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]
 80011aa:	4b32      	ldr	r3, [pc, #200]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ae:	4a31      	ldr	r2, [pc, #196]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011be:	613b      	str	r3, [r7, #16]
 80011c0:	693b      	ldr	r3, [r7, #16]

        __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	4a2a      	ldr	r2, [pc, #168]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d2:	4b28      	ldr	r3, [pc, #160]	@ (8001274 <HAL_ADC_MspInit+0xf0>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
        /**ADC1 GPIO Configuration
        PA5         ------> ADC1_IN5
        */
        GPIO_InitStruct.Pin = GPIO_PIN_5;
 80011de:	2320      	movs	r3, #32
 80011e0:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e2:	2303      	movs	r3, #3
 80011e4:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	4619      	mov	r1, r3
 80011f0:	4821      	ldr	r0, [pc, #132]	@ (8001278 <HAL_ADC_MspInit+0xf4>)
 80011f2:	f006 fd2b 	bl	8007c4c <HAL_GPIO_Init>

        /* ADC1 DMA Init */
        /* ADC1 Init */
        hdma_adc1.Instance = DMA2_Stream0;
 80011f6:	4b21      	ldr	r3, [pc, #132]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 80011f8:	4a21      	ldr	r2, [pc, #132]	@ (8001280 <HAL_ADC_MspInit+0xfc>)
 80011fa:	601a      	str	r2, [r3, #0]
        hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011fc:	4b1f      	ldr	r3, [pc, #124]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 80011fe:	2200      	movs	r2, #0
 8001200:	605a      	str	r2, [r3, #4]
        hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001202:	4b1e      	ldr	r3, [pc, #120]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
        hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001208:	4b1c      	ldr	r3, [pc, #112]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
        hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800120e:	4b1b      	ldr	r3, [pc, #108]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001210:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001214:	611a      	str	r2, [r3, #16]
        hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001216:	4b19      	ldr	r3, [pc, #100]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001218:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800121c:	615a      	str	r2, [r3, #20]
        hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001220:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001224:	619a      	str	r2, [r3, #24]
        hdma_adc1.Init.Mode = DMA_NORMAL;
 8001226:	4b15      	ldr	r3, [pc, #84]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001228:	2200      	movs	r2, #0
 800122a:	61da      	str	r2, [r3, #28]
        hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800122c:	4b13      	ldr	r3, [pc, #76]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 800122e:	2200      	movs	r2, #0
 8001230:	621a      	str	r2, [r3, #32]
        hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001232:	4b12      	ldr	r3, [pc, #72]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001234:	2204      	movs	r2, #4
 8001236:	625a      	str	r2, [r3, #36]	@ 0x24
        hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001238:	4b10      	ldr	r3, [pc, #64]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 800123a:	2203      	movs	r2, #3
 800123c:	629a      	str	r2, [r3, #40]	@ 0x28
        hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 800123e:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001240:	2200      	movs	r2, #0
 8001242:	62da      	str	r2, [r3, #44]	@ 0x2c
        hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001244:	4b0d      	ldr	r3, [pc, #52]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001246:	2200      	movs	r2, #0
 8001248:	631a      	str	r2, [r3, #48]	@ 0x30
        if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800124a:	480c      	ldr	r0, [pc, #48]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 800124c:	f006 f91e 	bl	800748c <HAL_DMA_Init>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <HAL_ADC_MspInit+0xd6>
        {
            Error_Handler();
 8001256:	f001 f9a7 	bl	80025a8 <Error_Handler>
        }

        __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a07      	ldr	r2, [pc, #28]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 800125e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001260:	4a06      	ldr	r2, [pc, #24]	@ (800127c <HAL_ADC_MspInit+0xf8>)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
    }
}
 8001266:	bf00      	nop
 8001268:	3728      	adds	r7, #40	@ 0x28
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40012000 	.word	0x40012000
 8001274:	40023800 	.word	0x40023800
 8001278:	40020000 	.word	0x40020000
 800127c:	200011ec 	.word	0x200011ec
 8001280:	40026410 	.word	0x40026410

08001284 <HAL_ADC_ConvCpltCallback>:
extern uint8_t Sign_samplingOver;
extern uint16_t adc_cache[adc_cache_size];
//ADC_DMAcpuADC or cpu
//ADC_DMAConvCplt
//HAL_ADC_ConvCpltCallback
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
	//DMA1
	Sign_samplingOver = 1;
 800128c:	4b0c      	ldr	r3, [pc, #48]	@ (80012c0 <HAL_ADC_ConvCpltCallback+0x3c>)
 800128e:	2201      	movs	r2, #1
 8001290:	701a      	strb	r2, [r3, #0]
	//
	//__HAL_DMA_CLEAR_FLAG(&hdma_adc1, DMA_FLAG_TCIF0_4);
	//cpu
	if(Sign_readyDisplay && Sign_samplingOver == 1){
 8001292:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <HAL_ADC_ConvCpltCallback+0x40>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <HAL_ADC_ConvCpltCallback+0x1e>
 800129a:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <HAL_ADC_ConvCpltCallback+0x3c>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d009      	beq.n	80012b6 <HAL_ADC_ConvCpltCallback+0x32>
		;
	}
	else{
		//cpuDMA
		//0
		Sign_samplingOver = 0;
 80012a2:	4b07      	ldr	r3, [pc, #28]	@ (80012c0 <HAL_ADC_ConvCpltCallback+0x3c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_cache, adc_cache_size);
 80012a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012ac:	4906      	ldr	r1, [pc, #24]	@ (80012c8 <HAL_ADC_ConvCpltCallback+0x44>)
 80012ae:	4807      	ldr	r0, [pc, #28]	@ (80012cc <HAL_ADC_ConvCpltCallback+0x48>)
 80012b0:	f005 f9b4 	bl	800661c <HAL_ADC_Start_DMA>
	}
}
 80012b4:	bf00      	nop
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20001315 	.word	0x20001315
 80012c4:	20001314 	.word	0x20001314
 80012c8:	20001aa8 	.word	0x20001aa8
 80012cc:	200011a4 	.word	0x200011a4

080012d0 <MX_DAC_Init>:
DAC_HandleTypeDef hdac;
DMA_HandleTypeDef hdma_dac1;

/* DAC init function */
void MX_DAC_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN DAC_Init 0 */

    /* USER CODE END DAC_Init 0 */

    DAC_ChannelConfTypeDef sConfig = {0};
 80012d6:	463b      	mov	r3, r7
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]

    /* USER CODE END DAC_Init 1 */

    /** DAC Initialization
    */
    hdac.Instance = DAC;
 80012de:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <MX_DAC_Init+0x4c>)
 80012e0:	4a0f      	ldr	r2, [pc, #60]	@ (8001320 <MX_DAC_Init+0x50>)
 80012e2:	601a      	str	r2, [r3, #0]
    if (HAL_DAC_Init(&hdac) != HAL_OK)
 80012e4:	480d      	ldr	r0, [pc, #52]	@ (800131c <MX_DAC_Init+0x4c>)
 80012e6:	f005 fea0 	bl	800702a <HAL_DAC_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_DAC_Init+0x24>
    {
        Error_Handler();
 80012f0:	f001 f95a 	bl	80025a8 <Error_Handler>
    }

    /** DAC channel OUT1 config
    */
    sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80012f4:	2324      	movs	r3, #36	@ 0x24
 80012f6:	603b      	str	r3, [r7, #0]
    sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80012f8:	2302      	movs	r3, #2
 80012fa:	607b      	str	r3, [r7, #4]
    if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80012fc:	463b      	mov	r3, r7
 80012fe:	2200      	movs	r2, #0
 8001300:	4619      	mov	r1, r3
 8001302:	4806      	ldr	r0, [pc, #24]	@ (800131c <MX_DAC_Init+0x4c>)
 8001304:	f005 ffe8 	bl	80072d8 <HAL_DAC_ConfigChannel>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_DAC_Init+0x42>
    {
        Error_Handler();
 800130e:	f001 f94b 	bl	80025a8 <Error_Handler>
    }
    /* USER CODE BEGIN DAC_Init 2 */

    /* USER CODE END DAC_Init 2 */

}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	2000124c 	.word	0x2000124c
 8001320:	40007400 	.word	0x40007400

08001324 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b08a      	sub	sp, #40	@ 0x28
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132c:	f107 0314 	add.w	r3, r7, #20
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	611a      	str	r2, [r3, #16]
    if(dacHandle->Instance==DAC)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a30      	ldr	r2, [pc, #192]	@ (8001404 <HAL_DAC_MspInit+0xe0>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d159      	bne.n	80013fa <HAL_DAC_MspInit+0xd6>
    {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
        /* DAC clock enable */
        __HAL_RCC_DAC_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	613b      	str	r3, [r7, #16]
 800134a:	4b2f      	ldr	r3, [pc, #188]	@ (8001408 <HAL_DAC_MspInit+0xe4>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134e:	4a2e      	ldr	r2, [pc, #184]	@ (8001408 <HAL_DAC_MspInit+0xe4>)
 8001350:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001354:	6413      	str	r3, [r2, #64]	@ 0x40
 8001356:	4b2c      	ldr	r3, [pc, #176]	@ (8001408 <HAL_DAC_MspInit+0xe4>)
 8001358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800135e:	613b      	str	r3, [r7, #16]
 8001360:	693b      	ldr	r3, [r7, #16]

        __HAL_RCC_GPIOA_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	4b28      	ldr	r3, [pc, #160]	@ (8001408 <HAL_DAC_MspInit+0xe4>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	4a27      	ldr	r2, [pc, #156]	@ (8001408 <HAL_DAC_MspInit+0xe4>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6313      	str	r3, [r2, #48]	@ 0x30
 8001372:	4b25      	ldr	r3, [pc, #148]	@ (8001408 <HAL_DAC_MspInit+0xe4>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
        /**DAC GPIO Configuration
        PA4         ------> DAC_OUT1
        */
        GPIO_InitStruct.Pin = GPIO_PIN_4;
 800137e:	2310      	movs	r3, #16
 8001380:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001382:	2303      	movs	r3, #3
 8001384:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138a:	f107 0314 	add.w	r3, r7, #20
 800138e:	4619      	mov	r1, r3
 8001390:	481e      	ldr	r0, [pc, #120]	@ (800140c <HAL_DAC_MspInit+0xe8>)
 8001392:	f006 fc5b 	bl	8007c4c <HAL_GPIO_Init>

        /* DAC DMA Init */
        /* DAC1 Init */
        hdma_dac1.Instance = DMA1_Stream5;
 8001396:	4b1e      	ldr	r3, [pc, #120]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 8001398:	4a1e      	ldr	r2, [pc, #120]	@ (8001414 <HAL_DAC_MspInit+0xf0>)
 800139a:	601a      	str	r2, [r3, #0]
        hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 800139c:	4b1c      	ldr	r3, [pc, #112]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 800139e:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80013a2:	605a      	str	r2, [r3, #4]
        hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80013a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 80013a6:	2240      	movs	r2, #64	@ 0x40
 80013a8:	609a      	str	r2, [r3, #8]
        hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80013aa:	4b19      	ldr	r3, [pc, #100]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	60da      	str	r2, [r3, #12]
        hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80013b0:	4b17      	ldr	r3, [pc, #92]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 80013b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013b6:	611a      	str	r2, [r3, #16]
        hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80013b8:	4b15      	ldr	r3, [pc, #84]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 80013ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80013be:	615a      	str	r2, [r3, #20]
        hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80013c0:	4b13      	ldr	r3, [pc, #76]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 80013c2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013c6:	619a      	str	r2, [r3, #24]
        hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80013c8:	4b11      	ldr	r3, [pc, #68]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 80013ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013ce:	61da      	str	r2, [r3, #28]
        hdma_dac1.Init.Priority = DMA_PRIORITY_HIGH;
 80013d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 80013d2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013d6:	621a      	str	r2, [r3, #32]
        hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 80013da:	2200      	movs	r2, #0
 80013dc:	625a      	str	r2, [r3, #36]	@ 0x24
        if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80013de:	480c      	ldr	r0, [pc, #48]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 80013e0:	f006 f854 	bl	800748c <HAL_DMA_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_DAC_MspInit+0xca>
        {
            Error_Handler();
 80013ea:	f001 f8dd 	bl	80025a8 <Error_Handler>
        }

        __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a07      	ldr	r2, [pc, #28]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	4a06      	ldr	r2, [pc, #24]	@ (8001410 <HAL_DAC_MspInit+0xec>)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE BEGIN DAC_MspInit 1 */

    /* USER CODE END DAC_MspInit 1 */
    }
}
 80013fa:	bf00      	nop
 80013fc:	3728      	adds	r7, #40	@ 0x28
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	40007400 	.word	0x40007400
 8001408:	40023800 	.word	0x40023800
 800140c:	40020000 	.word	0x40020000
 8001410:	20001260 	.word	0x20001260
 8001414:	40026088 	.word	0x40026088

08001418 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	4b17      	ldr	r3, [pc, #92]	@ (8001480 <MX_DMA_Init+0x68>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	4a16      	ldr	r2, [pc, #88]	@ (8001480 <MX_DMA_Init+0x68>)
 8001428:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800142c:	6313      	str	r3, [r2, #48]	@ 0x30
 800142e:	4b14      	ldr	r3, [pc, #80]	@ (8001480 <MX_DMA_Init+0x68>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001436:	607b      	str	r3, [r7, #4]
 8001438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	603b      	str	r3, [r7, #0]
 800143e:	4b10      	ldr	r3, [pc, #64]	@ (8001480 <MX_DMA_Init+0x68>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001442:	4a0f      	ldr	r2, [pc, #60]	@ (8001480 <MX_DMA_Init+0x68>)
 8001444:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001448:	6313      	str	r3, [r2, #48]	@ 0x30
 800144a:	4b0d      	ldr	r3, [pc, #52]	@ (8001480 <MX_DMA_Init+0x68>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001452:	603b      	str	r3, [r7, #0]
 8001454:	683b      	ldr	r3, [r7, #0]

    /* DMA interrupt init */
    /* DMA1_Stream5_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001456:	2200      	movs	r2, #0
 8001458:	2100      	movs	r1, #0
 800145a:	2010      	movs	r0, #16
 800145c:	f005 fda1 	bl	8006fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001460:	2010      	movs	r0, #16
 8001462:	f005 fdba 	bl	8006fda <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001466:	2200      	movs	r2, #0
 8001468:	2100      	movs	r1, #0
 800146a:	2038      	movs	r0, #56	@ 0x38
 800146c:	f005 fd99 	bl	8006fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001470:	2038      	movs	r0, #56	@ 0x38
 8001472:	f005 fdb2 	bl	8006fda <HAL_NVIC_EnableIRQ>

}
 8001476:	bf00      	nop
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	40023800 	.word	0x40023800

08001484 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08e      	sub	sp, #56	@ 0x38
 8001488:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN FSMC_Init 0 */

    /* USER CODE END FSMC_Init 0 */

    FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800148a:	f107 031c 	add.w	r3, r7, #28
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
 8001492:	605a      	str	r2, [r3, #4]
 8001494:	609a      	str	r2, [r3, #8]
 8001496:	60da      	str	r2, [r3, #12]
 8001498:	611a      	str	r2, [r3, #16]
 800149a:	615a      	str	r2, [r3, #20]
 800149c:	619a      	str	r2, [r3, #24]
    FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800149e:	463b      	mov	r3, r7
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
 80014ac:	615a      	str	r2, [r3, #20]
 80014ae:	619a      	str	r2, [r3, #24]

    /* USER CODE END FSMC_Init 1 */

    /** Perform the SRAM1 memory initialization sequence
    */
    hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80014b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014b2:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80014b6:	601a      	str	r2, [r3, #0]
    hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80014b8:	4b2d      	ldr	r3, [pc, #180]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014ba:	4a2e      	ldr	r2, [pc, #184]	@ (8001574 <MX_FSMC_Init+0xf0>)
 80014bc:	605a      	str	r2, [r3, #4]
    /* hsram1.Init */
    hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
 80014be:	4b2c      	ldr	r3, [pc, #176]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014c0:	2206      	movs	r2, #6
 80014c2:	609a      	str	r2, [r3, #8]
    hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80014c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	60da      	str	r2, [r3, #12]
    hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80014ca:	4b29      	ldr	r3, [pc, #164]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
    hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80014d0:	4b27      	ldr	r3, [pc, #156]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014d2:	2210      	movs	r2, #16
 80014d4:	615a      	str	r2, [r3, #20]
    hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80014d6:	4b26      	ldr	r3, [pc, #152]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
    hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80014dc:	4b24      	ldr	r3, [pc, #144]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
    hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80014e2:	4b23      	ldr	r3, [pc, #140]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]
    hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80014e8:	4b21      	ldr	r3, [pc, #132]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	625a      	str	r2, [r3, #36]	@ 0x24
    hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80014ee:	4b20      	ldr	r3, [pc, #128]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80014f4:	629a      	str	r2, [r3, #40]	@ 0x28
    hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80014f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80014fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001570 <MX_FSMC_Init+0xec>)
 80014fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001502:	631a      	str	r2, [r3, #48]	@ 0x30
    hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001504:	4b1a      	ldr	r3, [pc, #104]	@ (8001570 <MX_FSMC_Init+0xec>)
 8001506:	2200      	movs	r2, #0
 8001508:	635a      	str	r2, [r3, #52]	@ 0x34
    hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800150a:	4b19      	ldr	r3, [pc, #100]	@ (8001570 <MX_FSMC_Init+0xec>)
 800150c:	2200      	movs	r2, #0
 800150e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001510:	4b17      	ldr	r3, [pc, #92]	@ (8001570 <MX_FSMC_Init+0xec>)
 8001512:	2200      	movs	r2, #0
 8001514:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Timing */
    Timing.AddressSetupTime = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	61fb      	str	r3, [r7, #28]
    Timing.AddressHoldTime = 15;
 800151a:	230f      	movs	r3, #15
 800151c:	623b      	str	r3, [r7, #32]
    Timing.DataSetupTime = 15;
 800151e:	230f      	movs	r3, #15
 8001520:	627b      	str	r3, [r7, #36]	@ 0x24
    Timing.BusTurnAroundDuration = 15;
 8001522:	230f      	movs	r3, #15
 8001524:	62bb      	str	r3, [r7, #40]	@ 0x28
    Timing.CLKDivision = 16;
 8001526:	2310      	movs	r3, #16
 8001528:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Timing.DataLatency = 17;
 800152a:	2311      	movs	r3, #17
 800152c:	633b      	str	r3, [r7, #48]	@ 0x30
    Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800152e:	2300      	movs	r3, #0
 8001530:	637b      	str	r3, [r7, #52]	@ 0x34
    /* ExtTiming */
    ExtTiming.AddressSetupTime = 15;
 8001532:	230f      	movs	r3, #15
 8001534:	603b      	str	r3, [r7, #0]
    ExtTiming.AddressHoldTime = 15;
 8001536:	230f      	movs	r3, #15
 8001538:	607b      	str	r3, [r7, #4]
    ExtTiming.DataSetupTime = 1;
 800153a:	2301      	movs	r3, #1
 800153c:	60bb      	str	r3, [r7, #8]
    ExtTiming.BusTurnAroundDuration = 15;
 800153e:	230f      	movs	r3, #15
 8001540:	60fb      	str	r3, [r7, #12]
    ExtTiming.CLKDivision = 16;
 8001542:	2310      	movs	r3, #16
 8001544:	613b      	str	r3, [r7, #16]
    ExtTiming.DataLatency = 17;
 8001546:	2311      	movs	r3, #17
 8001548:	617b      	str	r3, [r7, #20]
    ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]

    if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800154e:	463a      	mov	r2, r7
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	4619      	mov	r1, r3
 8001556:	4806      	ldr	r0, [pc, #24]	@ (8001570 <MX_FSMC_Init+0xec>)
 8001558:	f007 f96a 	bl	8008830 <HAL_SRAM_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_FSMC_Init+0xe2>
    {
        Error_Handler( );
 8001562:	f001 f821 	bl	80025a8 <Error_Handler>
    }

    /* USER CODE BEGIN FSMC_Init 2 */

    /* USER CODE END FSMC_Init 2 */
}
 8001566:	bf00      	nop
 8001568:	3738      	adds	r7, #56	@ 0x38
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	200012c0 	.word	0x200012c0
 8001574:	a0000104 	.word	0xa0000104

08001578 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN FSMC_MspInit 0 */

    /* USER CODE END FSMC_MspInit 0 */
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157e:	1d3b      	adds	r3, r7, #4
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	611a      	str	r2, [r3, #16]
    if (FSMC_Initialized) {
 800158c:	4b2c      	ldr	r3, [pc, #176]	@ (8001640 <HAL_FSMC_MspInit+0xc8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d151      	bne.n	8001638 <HAL_FSMC_MspInit+0xc0>
        return;
    }
    FSMC_Initialized = 1;
 8001594:	4b2a      	ldr	r3, [pc, #168]	@ (8001640 <HAL_FSMC_MspInit+0xc8>)
 8001596:	2201      	movs	r2, #1
 8001598:	601a      	str	r2, [r3, #0]

    /* Peripheral clock enable */
    __HAL_RCC_FSMC_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	603b      	str	r3, [r7, #0]
 800159e:	4b29      	ldr	r3, [pc, #164]	@ (8001644 <HAL_FSMC_MspInit+0xcc>)
 80015a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015a2:	4a28      	ldr	r2, [pc, #160]	@ (8001644 <HAL_FSMC_MspInit+0xcc>)
 80015a4:	f043 0301 	orr.w	r3, r3, #1
 80015a8:	6393      	str	r3, [r2, #56]	@ 0x38
 80015aa:	4b26      	ldr	r3, [pc, #152]	@ (8001644 <HAL_FSMC_MspInit+0xcc>)
 80015ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015ae:	f003 0301 	and.w	r3, r3, #1
 80015b2:	603b      	str	r3, [r7, #0]
 80015b4:	683b      	ldr	r3, [r7, #0]
    PD4     ------> FSMC_NOE
    PD5     ------> FSMC_NWE
    PG12     ------> FSMC_NE4
    */
    /* GPIO_InitStruct */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80015b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ba:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015bc:	2302      	movs	r3, #2
 80015be:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c4:	2303      	movs	r3, #3
 80015c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80015c8:	230c      	movs	r3, #12
 80015ca:	617b      	str	r3, [r7, #20]

    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	4619      	mov	r1, r3
 80015d0:	481d      	ldr	r0, [pc, #116]	@ (8001648 <HAL_FSMC_MspInit+0xd0>)
 80015d2:	f006 fb3b 	bl	8007c4c <HAL_GPIO_Init>

    /* GPIO_InitStruct */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80015d6:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80015da:	607b      	str	r3, [r7, #4]
                                                    |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                                                    |GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015dc:	2302      	movs	r3, #2
 80015de:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e4:	2303      	movs	r3, #3
 80015e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80015e8:	230c      	movs	r3, #12
 80015ea:	617b      	str	r3, [r7, #20]

    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	4619      	mov	r1, r3
 80015f0:	4816      	ldr	r0, [pc, #88]	@ (800164c <HAL_FSMC_MspInit+0xd4>)
 80015f2:	f006 fb2b 	bl	8007c4c <HAL_GPIO_Init>

    /* GPIO_InitStruct */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80015f6:	f24c 7333 	movw	r3, #50995	@ 0xc733
 80015fa:	607b      	str	r3, [r7, #4]
                                                    |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                                                    |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fc:	2302      	movs	r3, #2
 80015fe:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001604:	2303      	movs	r3, #3
 8001606:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001608:	230c      	movs	r3, #12
 800160a:	617b      	str	r3, [r7, #20]

    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	4619      	mov	r1, r3
 8001610:	480f      	ldr	r0, [pc, #60]	@ (8001650 <HAL_FSMC_MspInit+0xd8>)
 8001612:	f006 fb1b 	bl	8007c4c <HAL_GPIO_Init>

    /* GPIO_InitStruct */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001616:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800161a:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161c:	2302      	movs	r3, #2
 800161e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001624:	2303      	movs	r3, #3
 8001626:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001628:	230c      	movs	r3, #12
 800162a:	617b      	str	r3, [r7, #20]

    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	4619      	mov	r1, r3
 8001630:	4808      	ldr	r0, [pc, #32]	@ (8001654 <HAL_FSMC_MspInit+0xdc>)
 8001632:	f006 fb0b 	bl	8007c4c <HAL_GPIO_Init>
 8001636:	e000      	b.n	800163a <HAL_FSMC_MspInit+0xc2>
        return;
 8001638:	bf00      	nop

    /* USER CODE BEGIN FSMC_MspInit 1 */

    /* USER CODE END FSMC_MspInit 1 */
}
 800163a:	3718      	adds	r7, #24
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	20001310 	.word	0x20001310
 8001644:	40023800 	.word	0x40023800
 8001648:	40021400 	.word	0x40021400
 800164c:	40021000 	.word	0x40021000
 8001650:	40020c00 	.word	0x40020c00
 8001654:	40021800 	.word	0x40021800

08001658 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN SRAM_MspInit 0 */

    /* USER CODE END SRAM_MspInit 0 */
    HAL_FSMC_MspInit();
 8001660:	f7ff ff8a 	bl	8001578 <HAL_FSMC_MspInit>
//	/* PE7,8,9,10,11,12,13,14,15 */
//	gpio_init_struct.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 \
//					  | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
//	HAL_GPIO_Init(GPIOE, &gpio_init_struct);
    /* USER CODE END SRAM_MspInit 1 */
}
 8001664:	bf00      	nop
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b08c      	sub	sp, #48	@ 0x30
 8001670:	af00      	add	r7, sp, #0

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001672:	f107 031c 	add.w	r3, r7, #28
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
 8001680:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	61bb      	str	r3, [r7, #24]
 8001686:	4b52      	ldr	r3, [pc, #328]	@ (80017d0 <MX_GPIO_Init+0x164>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	4a51      	ldr	r2, [pc, #324]	@ (80017d0 <MX_GPIO_Init+0x164>)
 800168c:	f043 0310 	orr.w	r3, r3, #16
 8001690:	6313      	str	r3, [r2, #48]	@ 0x30
 8001692:	4b4f      	ldr	r3, [pc, #316]	@ (80017d0 <MX_GPIO_Init+0x164>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	f003 0310 	and.w	r3, r3, #16
 800169a:	61bb      	str	r3, [r7, #24]
 800169c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]
 80016a2:	4b4b      	ldr	r3, [pc, #300]	@ (80017d0 <MX_GPIO_Init+0x164>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4a4a      	ldr	r2, [pc, #296]	@ (80017d0 <MX_GPIO_Init+0x164>)
 80016a8:	f043 0301 	orr.w	r3, r3, #1
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4b48      	ldr	r3, [pc, #288]	@ (80017d0 <MX_GPIO_Init+0x164>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	617b      	str	r3, [r7, #20]
 80016b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	613b      	str	r3, [r7, #16]
 80016be:	4b44      	ldr	r3, [pc, #272]	@ (80017d0 <MX_GPIO_Init+0x164>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	4a43      	ldr	r2, [pc, #268]	@ (80017d0 <MX_GPIO_Init+0x164>)
 80016c4:	f043 0320 	orr.w	r3, r3, #32
 80016c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ca:	4b41      	ldr	r3, [pc, #260]	@ (80017d0 <MX_GPIO_Init+0x164>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	f003 0320 	and.w	r3, r3, #32
 80016d2:	613b      	str	r3, [r7, #16]
 80016d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	4b3d      	ldr	r3, [pc, #244]	@ (80017d0 <MX_GPIO_Init+0x164>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	4a3c      	ldr	r2, [pc, #240]	@ (80017d0 <MX_GPIO_Init+0x164>)
 80016e0:	f043 0302 	orr.w	r3, r3, #2
 80016e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e6:	4b3a      	ldr	r3, [pc, #232]	@ (80017d0 <MX_GPIO_Init+0x164>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	60bb      	str	r3, [r7, #8]
 80016f6:	4b36      	ldr	r3, [pc, #216]	@ (80017d0 <MX_GPIO_Init+0x164>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a35      	ldr	r2, [pc, #212]	@ (80017d0 <MX_GPIO_Init+0x164>)
 80016fc:	f043 0308 	orr.w	r3, r3, #8
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b33      	ldr	r3, [pc, #204]	@ (80017d0 <MX_GPIO_Init+0x164>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f003 0308 	and.w	r3, r3, #8
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	607b      	str	r3, [r7, #4]
 8001712:	4b2f      	ldr	r3, [pc, #188]	@ (80017d0 <MX_GPIO_Init+0x164>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	4a2e      	ldr	r2, [pc, #184]	@ (80017d0 <MX_GPIO_Init+0x164>)
 8001718:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800171c:	6313      	str	r3, [r2, #48]	@ 0x30
 800171e:	4b2c      	ldr	r3, [pc, #176]	@ (80017d0 <MX_GPIO_Init+0x164>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001726:	607b      	str	r3, [r7, #4]
 8001728:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
 800172a:	2201      	movs	r2, #1
 800172c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001730:	4828      	ldr	r0, [pc, #160]	@ (80017d4 <MX_GPIO_Init+0x168>)
 8001732:	f006 fc27 	bl	8007f84 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : PEPin PEPin PEPin */
    GPIO_InitStruct.Pin = KEY2_toggleRoom_Pin|KEY1_ToggleSelect_Pin|KEY0_stopDrawUpdate_Pin;
 8001736:	231c      	movs	r3, #28
 8001738:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800173a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800173e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001740:	2301      	movs	r3, #1
 8001742:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001744:	f107 031c 	add.w	r3, r7, #28
 8001748:	4619      	mov	r1, r3
 800174a:	4823      	ldr	r0, [pc, #140]	@ (80017d8 <MX_GPIO_Init+0x16c>)
 800174c:	f006 fa7e 	bl	8007c4c <HAL_GPIO_Init>

    /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = KEY_ToggleWaveTable_Pin;
 8001750:	2301      	movs	r3, #1
 8001752:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001754:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800175a:	2302      	movs	r3, #2
 800175c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(KEY_ToggleWaveTable_GPIO_Port, &GPIO_InitStruct);
 800175e:	f107 031c 	add.w	r3, r7, #28
 8001762:	4619      	mov	r1, r3
 8001764:	481d      	ldr	r0, [pc, #116]	@ (80017dc <MX_GPIO_Init+0x170>)
 8001766:	f006 fa71 	bl	8007c4c <HAL_GPIO_Init>

    /*Configure GPIO pin : PtPin */
    GPIO_InitStruct.Pin = LCD_BL_Pin;
 800176a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800176e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001770:	2301      	movs	r3, #1
 8001772:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001774:	2301      	movs	r3, #1
 8001776:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001778:	2302      	movs	r3, #2
 800177a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 800177c:	f107 031c 	add.w	r3, r7, #28
 8001780:	4619      	mov	r1, r3
 8001782:	4814      	ldr	r0, [pc, #80]	@ (80017d4 <MX_GPIO_Init+0x168>)
 8001784:	f006 fa62 	bl	8007c4c <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001788:	2200      	movs	r2, #0
 800178a:	2100      	movs	r1, #0
 800178c:	2006      	movs	r0, #6
 800178e:	f005 fc08 	bl	8006fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001792:	2006      	movs	r0, #6
 8001794:	f005 fc21 	bl	8006fda <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001798:	2200      	movs	r2, #0
 800179a:	2100      	movs	r1, #0
 800179c:	2008      	movs	r0, #8
 800179e:	f005 fc00 	bl	8006fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80017a2:	2008      	movs	r0, #8
 80017a4:	f005 fc19 	bl	8006fda <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	2100      	movs	r1, #0
 80017ac:	2009      	movs	r0, #9
 80017ae:	f005 fbf8 	bl	8006fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80017b2:	2009      	movs	r0, #9
 80017b4:	f005 fc11 	bl	8006fda <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2100      	movs	r1, #0
 80017bc:	200a      	movs	r0, #10
 80017be:	f005 fbf0 	bl	8006fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80017c2:	200a      	movs	r0, #10
 80017c4:	f005 fc09 	bl	8006fda <HAL_NVIC_EnableIRQ>

}
 80017c8:	bf00      	nop
 80017ca:	3730      	adds	r7, #48	@ 0x30
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40020400 	.word	0x40020400
 80017d8:	40021000 	.word	0x40021000
 80017dc:	40020000 	.word	0x40020000

080017e0 <HAL_GPIO_EXTI_Callback>:
extern uint16_t wave_table_i;
extern uint16_t wave_frequency;
extern uint16_t zoomInMultiple;
extern char show_string_wave_frequency[8];
#include "tim.h"
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80017e0:	b590      	push	{r4, r7, lr}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin){
 80017ea:	88fb      	ldrh	r3, [r7, #6]
 80017ec:	3b01      	subs	r3, #1
 80017ee:	2b0f      	cmp	r3, #15
 80017f0:	f200 815f 	bhi.w	8001ab2 <HAL_GPIO_EXTI_Callback+0x2d2>
 80017f4:	a201      	add	r2, pc, #4	@ (adr r2, 80017fc <HAL_GPIO_EXTI_Callback+0x1c>)
 80017f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017fa:	bf00      	nop
 80017fc:	0800183d 	.word	0x0800183d
 8001800:	08001ab3 	.word	0x08001ab3
 8001804:	08001ab3 	.word	0x08001ab3
 8001808:	08001a89 	.word	0x08001a89
 800180c:	08001ab3 	.word	0x08001ab3
 8001810:	08001ab3 	.word	0x08001ab3
 8001814:	08001ab3 	.word	0x08001ab3
 8001818:	08001977 	.word	0x08001977
 800181c:	08001ab3 	.word	0x08001ab3
 8001820:	08001ab3 	.word	0x08001ab3
 8001824:	08001ab3 	.word	0x08001ab3
 8001828:	08001ab3 	.word	0x08001ab3
 800182c:	08001ab3 	.word	0x08001ab3
 8001830:	08001ab3 	.word	0x08001ab3
 8001834:	08001ab3 	.word	0x08001ab3
 8001838:	0800194d 	.word	0x0800194d
		case KEY_ToggleWaveTable_Pin:
			//
			HAL_NVIC_DisableIRQ(KEY_ToggleWaveTable_EXTI_IRQn);
 800183c:	2006      	movs	r0, #6
 800183e:	f005 fbda 	bl	8006ff6 <HAL_NVIC_DisableIRQ>
			switch(Sign_function){
 8001842:	4ba3      	ldr	r3, [pc, #652]	@ (8001ad0 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b04      	cmp	r3, #4
 8001848:	d87b      	bhi.n	8001942 <HAL_GPIO_EXTI_Callback+0x162>
 800184a:	a201      	add	r2, pc, #4	@ (adr r2, 8001850 <HAL_GPIO_EXTI_Callback+0x70>)
 800184c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001850:	08001865 	.word	0x08001865
 8001854:	08001889 	.word	0x08001889
 8001858:	080018f5 	.word	0x080018f5
 800185c:	08001913 	.word	0x08001913
 8001860:	0800192b 	.word	0x0800192b
			case 0:
				//DAC
				if(wave_table_i < 3)wave_table_i++;
 8001864:	4b9b      	ldr	r3, [pc, #620]	@ (8001ad4 <HAL_GPIO_EXTI_Callback+0x2f4>)
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	2b02      	cmp	r3, #2
 800186a:	d806      	bhi.n	800187a <HAL_GPIO_EXTI_Callback+0x9a>
 800186c:	4b99      	ldr	r3, [pc, #612]	@ (8001ad4 <HAL_GPIO_EXTI_Callback+0x2f4>)
 800186e:	881b      	ldrh	r3, [r3, #0]
 8001870:	3301      	adds	r3, #1
 8001872:	b29a      	uxth	r2, r3
 8001874:	4b97      	ldr	r3, [pc, #604]	@ (8001ad4 <HAL_GPIO_EXTI_Callback+0x2f4>)
 8001876:	801a      	strh	r2, [r3, #0]
 8001878:	e002      	b.n	8001880 <HAL_GPIO_EXTI_Callback+0xa0>
				else wave_table_i = 0;
 800187a:	4b96      	ldr	r3, [pc, #600]	@ (8001ad4 <HAL_GPIO_EXTI_Callback+0x2f4>)
 800187c:	2200      	movs	r2, #0
 800187e:	801a      	strh	r2, [r3, #0]
				//DAC
				Sign_dacToggleWave = 1;
 8001880:	4b95      	ldr	r3, [pc, #596]	@ (8001ad8 <HAL_GPIO_EXTI_Callback+0x2f8>)
 8001882:	2201      	movs	r2, #1
 8001884:	701a      	strb	r2, [r3, #0]
				break;
 8001886:	e05d      	b.n	8001944 <HAL_GPIO_EXTI_Callback+0x164>
			case 1:
				//
				if(wave_frequency < 2000){
 8001888:	4b94      	ldr	r3, [pc, #592]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 800188a:	881b      	ldrh	r3, [r3, #0]
 800188c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001890:	d206      	bcs.n	80018a0 <HAL_GPIO_EXTI_Callback+0xc0>
					wave_frequency+=100;
 8001892:	4b92      	ldr	r3, [pc, #584]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 8001894:	881b      	ldrh	r3, [r3, #0]
 8001896:	3364      	adds	r3, #100	@ 0x64
 8001898:	b29a      	uxth	r2, r3
 800189a:	4b90      	ldr	r3, [pc, #576]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 800189c:	801a      	strh	r2, [r3, #0]
 800189e:	e002      	b.n	80018a6 <HAL_GPIO_EXTI_Callback+0xc6>
				}
				else{wave_frequency = 100;}
 80018a0:	4b8e      	ldr	r3, [pc, #568]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 80018a2:	2264      	movs	r2, #100	@ 0x64
 80018a4:	801a      	strh	r2, [r3, #0]
				htim2.Instance->ARR = 84e4/wave_frequency -1;
 80018a6:	4b8d      	ldr	r3, [pc, #564]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 80018a8:	881b      	ldrh	r3, [r3, #0]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7fe fe9a 	bl	80005e4 <__aeabi_i2d>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	a184      	add	r1, pc, #528	@ (adr r1, 8001ac8 <HAL_GPIO_EXTI_Callback+0x2e8>)
 80018b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018ba:	f7ff f827 	bl	800090c <__aeabi_ddiv>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	4610      	mov	r0, r2
 80018c4:	4619      	mov	r1, r3
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	4b85      	ldr	r3, [pc, #532]	@ (8001ae0 <HAL_GPIO_EXTI_Callback+0x300>)
 80018cc:	f7fe fd3c 	bl	8000348 <__aeabi_dsub>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4983      	ldr	r1, [pc, #524]	@ (8001ae4 <HAL_GPIO_EXTI_Callback+0x304>)
 80018d6:	680c      	ldr	r4, [r1, #0]
 80018d8:	4610      	mov	r0, r2
 80018da:	4619      	mov	r1, r3
 80018dc:	f7ff f9c4 	bl	8000c68 <__aeabi_d2uiz>
 80018e0:	4603      	mov	r3, r0
 80018e2:	62e3      	str	r3, [r4, #44]	@ 0x2c
				sprintf(show_string_wave_frequency, "%dHz", wave_frequency);
 80018e4:	4b7d      	ldr	r3, [pc, #500]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	461a      	mov	r2, r3
 80018ea:	497f      	ldr	r1, [pc, #508]	@ (8001ae8 <HAL_GPIO_EXTI_Callback+0x308>)
 80018ec:	487f      	ldr	r0, [pc, #508]	@ (8001aec <HAL_GPIO_EXTI_Callback+0x30c>)
 80018ee:	f009 fbbd 	bl	800b06c <siprintf>
				break;
 80018f2:	e027      	b.n	8001944 <HAL_GPIO_EXTI_Callback+0x164>
			case 2:
				if(zoomInMultiple < 4)zoomInMultiple++;
 80018f4:	4b7e      	ldr	r3, [pc, #504]	@ (8001af0 <HAL_GPIO_EXTI_Callback+0x310>)
 80018f6:	881b      	ldrh	r3, [r3, #0]
 80018f8:	2b03      	cmp	r3, #3
 80018fa:	d806      	bhi.n	800190a <HAL_GPIO_EXTI_Callback+0x12a>
 80018fc:	4b7c      	ldr	r3, [pc, #496]	@ (8001af0 <HAL_GPIO_EXTI_Callback+0x310>)
 80018fe:	881b      	ldrh	r3, [r3, #0]
 8001900:	3301      	adds	r3, #1
 8001902:	b29a      	uxth	r2, r3
 8001904:	4b7a      	ldr	r3, [pc, #488]	@ (8001af0 <HAL_GPIO_EXTI_Callback+0x310>)
 8001906:	801a      	strh	r2, [r3, #0]
				else zoomInMultiple = 1;
				break;
 8001908:	e01c      	b.n	8001944 <HAL_GPIO_EXTI_Callback+0x164>
				else zoomInMultiple = 1;
 800190a:	4b79      	ldr	r3, [pc, #484]	@ (8001af0 <HAL_GPIO_EXTI_Callback+0x310>)
 800190c:	2201      	movs	r2, #1
 800190e:	801a      	strh	r2, [r3, #0]
				break;
 8001910:	e018      	b.n	8001944 <HAL_GPIO_EXTI_Callback+0x164>
			case 3:
				//Toggle Sign_stop 
				if(Sign_stop == 0)Sign_stop = 1;
 8001912:	4b78      	ldr	r3, [pc, #480]	@ (8001af4 <HAL_GPIO_EXTI_Callback+0x314>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d103      	bne.n	8001922 <HAL_GPIO_EXTI_Callback+0x142>
 800191a:	4b76      	ldr	r3, [pc, #472]	@ (8001af4 <HAL_GPIO_EXTI_Callback+0x314>)
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
				else Sign_stop = 0;
				break;
 8001920:	e010      	b.n	8001944 <HAL_GPIO_EXTI_Callback+0x164>
				else Sign_stop = 0;
 8001922:	4b74      	ldr	r3, [pc, #464]	@ (8001af4 <HAL_GPIO_EXTI_Callback+0x314>)
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
				break;
 8001928:	e00c      	b.n	8001944 <HAL_GPIO_EXTI_Callback+0x164>
			case 4:
				//
				if(valueData_type == 0)valueData_type = 1;
 800192a:	4b73      	ldr	r3, [pc, #460]	@ (8001af8 <HAL_GPIO_EXTI_Callback+0x318>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d103      	bne.n	800193a <HAL_GPIO_EXTI_Callback+0x15a>
 8001932:	4b71      	ldr	r3, [pc, #452]	@ (8001af8 <HAL_GPIO_EXTI_Callback+0x318>)
 8001934:	2201      	movs	r2, #1
 8001936:	701a      	strb	r2, [r3, #0]
				else valueData_type = 0;
				break;
 8001938:	e004      	b.n	8001944 <HAL_GPIO_EXTI_Callback+0x164>
				else valueData_type = 0;
 800193a:	4b6f      	ldr	r3, [pc, #444]	@ (8001af8 <HAL_GPIO_EXTI_Callback+0x318>)
 800193c:	2200      	movs	r2, #0
 800193e:	701a      	strb	r2, [r3, #0]
				break;
 8001940:	e000      	b.n	8001944 <HAL_GPIO_EXTI_Callback+0x164>
			default:
				break;
 8001942:	bf00      	nop
			}
			//
			//
			//
			HAL_NVIC_EnableIRQ(KEY_ToggleWaveTable_EXTI_IRQn);
 8001944:	2006      	movs	r0, #6
 8001946:	f005 fb48 	bl	8006fda <HAL_NVIC_EnableIRQ>
			break;
 800194a:	e0b3      	b.n	8001ab4 <HAL_GPIO_EXTI_Callback+0x2d4>
		case KEY0_stopDrawUpdate_Pin:
			HAL_NVIC_DisableIRQ(KEY0_stopDrawUpdate_EXTI_IRQn);
 800194c:	200a      	movs	r0, #10
 800194e:	f005 fb52 	bl	8006ff6 <HAL_NVIC_DisableIRQ>
			if(Sign_function == 0)Sign_function=4;
 8001952:	4b5f      	ldr	r3, [pc, #380]	@ (8001ad0 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d103      	bne.n	8001962 <HAL_GPIO_EXTI_Callback+0x182>
 800195a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ad0 <HAL_GPIO_EXTI_Callback+0x2f0>)
 800195c:	2204      	movs	r2, #4
 800195e:	701a      	strb	r2, [r3, #0]
 8001960:	e005      	b.n	800196e <HAL_GPIO_EXTI_Callback+0x18e>
			else Sign_function--;
 8001962:	4b5b      	ldr	r3, [pc, #364]	@ (8001ad0 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	3b01      	subs	r3, #1
 8001968:	b2da      	uxtb	r2, r3
 800196a:	4b59      	ldr	r3, [pc, #356]	@ (8001ad0 <HAL_GPIO_EXTI_Callback+0x2f0>)
 800196c:	701a      	strb	r2, [r3, #0]
			HAL_NVIC_EnableIRQ(KEY0_stopDrawUpdate_EXTI_IRQn);
 800196e:	200a      	movs	r0, #10
 8001970:	f005 fb33 	bl	8006fda <HAL_NVIC_EnableIRQ>
			break;
 8001974:	e09e      	b.n	8001ab4 <HAL_GPIO_EXTI_Callback+0x2d4>
		case KEY1_ToggleSelect_Pin:
			HAL_NVIC_DisableIRQ(KEY1_ToggleSelect_EXTI_IRQn);
 8001976:	2009      	movs	r0, #9
 8001978:	f005 fb3d 	bl	8006ff6 <HAL_NVIC_DisableIRQ>
			switch(Sign_function){
 800197c:	4b54      	ldr	r3, [pc, #336]	@ (8001ad0 <HAL_GPIO_EXTI_Callback+0x2f0>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b04      	cmp	r3, #4
 8001982:	d87c      	bhi.n	8001a7e <HAL_GPIO_EXTI_Callback+0x29e>
 8001984:	a201      	add	r2, pc, #4	@ (adr r2, 800198c <HAL_GPIO_EXTI_Callback+0x1ac>)
 8001986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800198a:	bf00      	nop
 800198c:	080019a1 	.word	0x080019a1
 8001990:	080019c5 	.word	0x080019c5
 8001994:	08001a31 	.word	0x08001a31
 8001998:	08001a4f 	.word	0x08001a4f
 800199c:	08001a67 	.word	0x08001a67
			case 0:
				//DAC
				if(wave_table_i > 0)wave_table_i--;
 80019a0:	4b4c      	ldr	r3, [pc, #304]	@ (8001ad4 <HAL_GPIO_EXTI_Callback+0x2f4>)
 80019a2:	881b      	ldrh	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d006      	beq.n	80019b6 <HAL_GPIO_EXTI_Callback+0x1d6>
 80019a8:	4b4a      	ldr	r3, [pc, #296]	@ (8001ad4 <HAL_GPIO_EXTI_Callback+0x2f4>)
 80019aa:	881b      	ldrh	r3, [r3, #0]
 80019ac:	3b01      	subs	r3, #1
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	4b48      	ldr	r3, [pc, #288]	@ (8001ad4 <HAL_GPIO_EXTI_Callback+0x2f4>)
 80019b2:	801a      	strh	r2, [r3, #0]
 80019b4:	e002      	b.n	80019bc <HAL_GPIO_EXTI_Callback+0x1dc>
				else wave_table_i = 3;
 80019b6:	4b47      	ldr	r3, [pc, #284]	@ (8001ad4 <HAL_GPIO_EXTI_Callback+0x2f4>)
 80019b8:	2203      	movs	r2, #3
 80019ba:	801a      	strh	r2, [r3, #0]
				//DAC
				Sign_dacToggleWave = 1;
 80019bc:	4b46      	ldr	r3, [pc, #280]	@ (8001ad8 <HAL_GPIO_EXTI_Callback+0x2f8>)
 80019be:	2201      	movs	r2, #1
 80019c0:	701a      	strb	r2, [r3, #0]
				break;
 80019c2:	e05d      	b.n	8001a80 <HAL_GPIO_EXTI_Callback+0x2a0>
			case 1:
				//
				if(wave_frequency > 100){
 80019c4:	4b45      	ldr	r3, [pc, #276]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 80019c6:	881b      	ldrh	r3, [r3, #0]
 80019c8:	2b64      	cmp	r3, #100	@ 0x64
 80019ca:	d906      	bls.n	80019da <HAL_GPIO_EXTI_Callback+0x1fa>
					wave_frequency-=100;
 80019cc:	4b43      	ldr	r3, [pc, #268]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	3b64      	subs	r3, #100	@ 0x64
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	4b41      	ldr	r3, [pc, #260]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 80019d6:	801a      	strh	r2, [r3, #0]
 80019d8:	e003      	b.n	80019e2 <HAL_GPIO_EXTI_Callback+0x202>
				}
				else{wave_frequency = 2000;}
 80019da:	4b40      	ldr	r3, [pc, #256]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 80019dc:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80019e0:	801a      	strh	r2, [r3, #0]
				htim2.Instance->ARR = 84e4/wave_frequency -1;
 80019e2:	4b3e      	ldr	r3, [pc, #248]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7fe fdfc 	bl	80005e4 <__aeabi_i2d>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	a135      	add	r1, pc, #212	@ (adr r1, 8001ac8 <HAL_GPIO_EXTI_Callback+0x2e8>)
 80019f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019f6:	f7fe ff89 	bl	800090c <__aeabi_ddiv>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	4610      	mov	r0, r2
 8001a00:	4619      	mov	r1, r3
 8001a02:	f04f 0200 	mov.w	r2, #0
 8001a06:	4b36      	ldr	r3, [pc, #216]	@ (8001ae0 <HAL_GPIO_EXTI_Callback+0x300>)
 8001a08:	f7fe fc9e 	bl	8000348 <__aeabi_dsub>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4934      	ldr	r1, [pc, #208]	@ (8001ae4 <HAL_GPIO_EXTI_Callback+0x304>)
 8001a12:	680c      	ldr	r4, [r1, #0]
 8001a14:	4610      	mov	r0, r2
 8001a16:	4619      	mov	r1, r3
 8001a18:	f7ff f926 	bl	8000c68 <__aeabi_d2uiz>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	62e3      	str	r3, [r4, #44]	@ 0x2c
				sprintf(show_string_wave_frequency, "%dHz", wave_frequency);
 8001a20:	4b2e      	ldr	r3, [pc, #184]	@ (8001adc <HAL_GPIO_EXTI_Callback+0x2fc>)
 8001a22:	881b      	ldrh	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	4930      	ldr	r1, [pc, #192]	@ (8001ae8 <HAL_GPIO_EXTI_Callback+0x308>)
 8001a28:	4830      	ldr	r0, [pc, #192]	@ (8001aec <HAL_GPIO_EXTI_Callback+0x30c>)
 8001a2a:	f009 fb1f 	bl	800b06c <siprintf>
				break;
 8001a2e:	e027      	b.n	8001a80 <HAL_GPIO_EXTI_Callback+0x2a0>
			case 2:
				if(zoomInMultiple > 1)zoomInMultiple--;
 8001a30:	4b2f      	ldr	r3, [pc, #188]	@ (8001af0 <HAL_GPIO_EXTI_Callback+0x310>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d906      	bls.n	8001a46 <HAL_GPIO_EXTI_Callback+0x266>
 8001a38:	4b2d      	ldr	r3, [pc, #180]	@ (8001af0 <HAL_GPIO_EXTI_Callback+0x310>)
 8001a3a:	881b      	ldrh	r3, [r3, #0]
 8001a3c:	3b01      	subs	r3, #1
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	4b2b      	ldr	r3, [pc, #172]	@ (8001af0 <HAL_GPIO_EXTI_Callback+0x310>)
 8001a42:	801a      	strh	r2, [r3, #0]
				else zoomInMultiple = 4;
				break;
 8001a44:	e01c      	b.n	8001a80 <HAL_GPIO_EXTI_Callback+0x2a0>
				else zoomInMultiple = 4;
 8001a46:	4b2a      	ldr	r3, [pc, #168]	@ (8001af0 <HAL_GPIO_EXTI_Callback+0x310>)
 8001a48:	2204      	movs	r2, #4
 8001a4a:	801a      	strh	r2, [r3, #0]
				break;
 8001a4c:	e018      	b.n	8001a80 <HAL_GPIO_EXTI_Callback+0x2a0>
			case 3:
				//Toggle Sign_stop 
				if(Sign_stop == 0)Sign_stop = 1;
 8001a4e:	4b29      	ldr	r3, [pc, #164]	@ (8001af4 <HAL_GPIO_EXTI_Callback+0x314>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d103      	bne.n	8001a5e <HAL_GPIO_EXTI_Callback+0x27e>
 8001a56:	4b27      	ldr	r3, [pc, #156]	@ (8001af4 <HAL_GPIO_EXTI_Callback+0x314>)
 8001a58:	2201      	movs	r2, #1
 8001a5a:	701a      	strb	r2, [r3, #0]
				else Sign_stop = 0;
				break;
 8001a5c:	e010      	b.n	8001a80 <HAL_GPIO_EXTI_Callback+0x2a0>
				else Sign_stop = 0;
 8001a5e:	4b25      	ldr	r3, [pc, #148]	@ (8001af4 <HAL_GPIO_EXTI_Callback+0x314>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	701a      	strb	r2, [r3, #0]
				break;
 8001a64:	e00c      	b.n	8001a80 <HAL_GPIO_EXTI_Callback+0x2a0>
			case 4:
				//
				if(valueData_type == 0)valueData_type = 1;
 8001a66:	4b24      	ldr	r3, [pc, #144]	@ (8001af8 <HAL_GPIO_EXTI_Callback+0x318>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d103      	bne.n	8001a76 <HAL_GPIO_EXTI_Callback+0x296>
 8001a6e:	4b22      	ldr	r3, [pc, #136]	@ (8001af8 <HAL_GPIO_EXTI_Callback+0x318>)
 8001a70:	2201      	movs	r2, #1
 8001a72:	701a      	strb	r2, [r3, #0]
				else valueData_type = 0;
				break;
 8001a74:	e004      	b.n	8001a80 <HAL_GPIO_EXTI_Callback+0x2a0>
				else valueData_type = 0;
 8001a76:	4b20      	ldr	r3, [pc, #128]	@ (8001af8 <HAL_GPIO_EXTI_Callback+0x318>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
				break;
 8001a7c:	e000      	b.n	8001a80 <HAL_GPIO_EXTI_Callback+0x2a0>
			default:
				break;
 8001a7e:	bf00      	nop
			}
			HAL_NVIC_EnableIRQ(KEY1_ToggleSelect_EXTI_IRQn);
 8001a80:	2009      	movs	r0, #9
 8001a82:	f005 faaa 	bl	8006fda <HAL_NVIC_EnableIRQ>
			break;
 8001a86:	e015      	b.n	8001ab4 <HAL_GPIO_EXTI_Callback+0x2d4>
		case KEY2_toggleRoom_Pin:
			HAL_NVIC_DisableIRQ(KEY2_toggleRoom_EXTI_IRQn);
 8001a88:	2008      	movs	r0, #8
 8001a8a:	f005 fab4 	bl	8006ff6 <HAL_NVIC_DisableIRQ>
			if(Sign_function == 4)Sign_function = 0;
 8001a8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ad0 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	2b04      	cmp	r3, #4
 8001a94:	d103      	bne.n	8001a9e <HAL_GPIO_EXTI_Callback+0x2be>
 8001a96:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad0 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	701a      	strb	r2, [r3, #0]
 8001a9c:	e005      	b.n	8001aaa <HAL_GPIO_EXTI_Callback+0x2ca>
			else Sign_function++;
 8001a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad0 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	b2da      	uxtb	r2, r3
 8001aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad0 <HAL_GPIO_EXTI_Callback+0x2f0>)
 8001aa8:	701a      	strb	r2, [r3, #0]
			HAL_NVIC_EnableIRQ(KEY2_toggleRoom_EXTI_IRQn);
 8001aaa:	2008      	movs	r0, #8
 8001aac:	f005 fa95 	bl	8006fda <HAL_NVIC_EnableIRQ>
			break;
 8001ab0:	e000      	b.n	8001ab4 <HAL_GPIO_EXTI_Callback+0x2d4>
		default:break;
 8001ab2:	bf00      	nop
	}
	//
	Sign_stringUpdate = 1;
 8001ab4:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <HAL_GPIO_EXTI_Callback+0x31c>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	701a      	strb	r2, [r3, #0]
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd90      	pop	{r4, r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	f3af 8000 	nop.w
 8001ac8:	00000000 	.word	0x00000000
 8001acc:	4129a280 	.word	0x4129a280
 8001ad0:	20001319 	.word	0x20001319
 8001ad4:	20001aa4 	.word	0x20001aa4
 8001ad8:	20001316 	.word	0x20001316
 8001adc:	20000002 	.word	0x20000002
 8001ae0:	3ff00000 	.word	0x3ff00000
 8001ae4:	200052b8 	.word	0x200052b8
 8001ae8:	0800e948 	.word	0x0800e948
 8001aec:	20000f74 	.word	0x20000f74
 8001af0:	20000fb0 	.word	0x20000fb0
 8001af4:	20001317 	.word	0x20001317
 8001af8:	2000131a 	.word	0x2000131a
 8001afc:	20000000 	.word	0x20000000

08001b00 <lcdMaster_InitUI>:
#include "lcdMaster.h"


void lcdMaster_InitUI(){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af02      	add	r7, sp, #8
    //UI
	lcd_fill(0, 0, 480, 5, COLOR_CQU);
 8001b06:	f44f 732d 	mov.w	r3, #692	@ 0x2b4
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	2305      	movs	r3, #5
 8001b0e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001b12:	2100      	movs	r1, #0
 8001b14:	2000      	movs	r0, #0
 8001b16:	f004 fac3 	bl	80060a0 <lcd_fill>
	lcd_fill(0, 141, 480, 146, COLOR_CQU);
 8001b1a:	f44f 732d 	mov.w	r3, #692	@ 0x2b4
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	2392      	movs	r3, #146	@ 0x92
 8001b22:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001b26:	218d      	movs	r1, #141	@ 0x8d
 8001b28:	2000      	movs	r0, #0
 8001b2a:	f004 fab9 	bl	80060a0 <lcd_fill>
	lcd_fill(0, 280, 480, 285, COLOR_CQU);
 8001b2e:	f44f 732d 	mov.w	r3, #692	@ 0x2b4
 8001b32:	9300      	str	r3, [sp, #0]
 8001b34:	f240 131d 	movw	r3, #285	@ 0x11d
 8001b38:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001b3c:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8001b40:	2000      	movs	r0, #0
 8001b42:	f004 faad 	bl	80060a0 <lcd_fill>
	lcd_fill(0, 286, 480, 320, COLOR_NEIE);
 8001b46:	f646 1330 	movw	r3, #26928	@ 0x6930
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001b50:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001b54:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8001b58:	2000      	movs	r0, #0
 8001b5a:	f004 faa1 	bl	80060a0 <lcd_fill>
}
 8001b5e:	bf00      	nop
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <lcdMaster_Clear>:

void lcdMaster_Clear(uint8_t lcdRoom){
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af02      	add	r7, sp, #8
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	71fb      	strb	r3, [r7, #7]
	switch(lcdRoom){
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	3b01      	subs	r3, #1
 8001b72:	2b03      	cmp	r3, #3
 8001b74:	d839      	bhi.n	8001bea <lcdMaster_Clear+0x86>
 8001b76:	a201      	add	r2, pc, #4	@ (adr r2, 8001b7c <lcdMaster_Clear+0x18>)
 8001b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b7c:	08001b8d 	.word	0x08001b8d
 8001b80:	08001ba1 	.word	0x08001ba1
 8001b84:	08001bb7 	.word	0x08001bb7
 8001b88:	08001bd1 	.word	0x08001bd1
	case lcdRoom_wave_t:
		lcd_fill(0, 6, 480, 140, BLACK);
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	238c      	movs	r3, #140	@ 0x8c
 8001b92:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001b96:	2106      	movs	r1, #6
 8001b98:	2000      	movs	r0, #0
 8001b9a:	f004 fa81 	bl	80060a0 <lcd_fill>
		break;
 8001b9e:	e025      	b.n	8001bec <lcdMaster_Clear+0x88>
	case lcdRoom_wave_f:
		lcd_fill(0, 147, 480, 279, BLACK);
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	f240 1317 	movw	r3, #279	@ 0x117
 8001ba8:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001bac:	2193      	movs	r1, #147	@ 0x93
 8001bae:	2000      	movs	r0, #0
 8001bb0:	f004 fa76 	bl	80060a0 <lcd_fill>
		break;
 8001bb4:	e01a      	b.n	8001bec <lcdMaster_Clear+0x88>
	case lcdRoom_string:
		lcd_fill(0, 286, 359, 320, COLOR_NEIE);
 8001bb6:	f646 1330 	movw	r3, #26928	@ 0x6930
 8001bba:	9300      	str	r3, [sp, #0]
 8001bbc:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001bc0:	f240 1267 	movw	r2, #359	@ 0x167
 8001bc4:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8001bc8:	2000      	movs	r0, #0
 8001bca:	f004 fa69 	bl	80060a0 <lcd_fill>
		break;
 8001bce:	e00d      	b.n	8001bec <lcdMaster_Clear+0x88>
	case lcdRoom_bf:
		lcd_fill(360, 286, 480, 320, COLOR_NEIE);
 8001bd0:	f646 1330 	movw	r3, #26928	@ 0x6930
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001bda:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001bde:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8001be2:	f44f 70b4 	mov.w	r0, #360	@ 0x168
 8001be6:	f004 fa5b 	bl	80060a0 <lcd_fill>
	default:
		break;
 8001bea:	bf00      	nop
	}
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	0000      	movs	r0, r0
	...

08001bf8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001bf8:	b5b0      	push	{r4, r5, r7, lr}
 8001bfa:	b090      	sub	sp, #64	@ 0x40
 8001bfc:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001bfe:	f004 fc33 	bl	8006468 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001c02:	f000 fc67 	bl	80024d4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001c06:	f7ff fd31 	bl	800166c <MX_GPIO_Init>
	MX_DMA_Init();
 8001c0a:	f7ff fc05 	bl	8001418 <MX_DMA_Init>
	MX_FSMC_Init();
 8001c0e:	f7ff fc39 	bl	8001484 <MX_FSMC_Init>
	MX_ADC1_Init();
 8001c12:	f7ff fa65 	bl	80010e0 <MX_ADC1_Init>
	MX_DAC_Init();
 8001c16:	f7ff fb5b 	bl	80012d0 <MX_DAC_Init>
	MX_TIM2_Init();
 8001c1a:	f000 fe2b 	bl	8002874 <MX_TIM2_Init>
	MX_TIM3_Init();
 8001c1e:	f000 fe75 	bl	800290c <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */

	//LCD
	lcd_init();
 8001c22:	f003 ff39 	bl	8005a98 <lcd_init>
	lcd_display_dir(1);
 8001c26:	2001      	movs	r0, #1
 8001c28:	f003 fe5e 	bl	80058e8 <lcd_display_dir>

	//DAC
	HAL_TIM_Base_Start(&htim2);
 8001c2c:	48a2      	ldr	r0, [pc, #648]	@ (8001eb8 <main+0x2c0>)
 8001c2e:	f006 fe97 	bl	8008960 <HAL_TIM_Base_Start>
	HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1,
 8001c32:	4ba2      	ldr	r3, [pc, #648]	@ (8001ebc <main+0x2c4>)
 8001c34:	881b      	ldrh	r3, [r3, #0]
 8001c36:	461a      	mov	r2, r3
			(uint32_t*) wave_table[wave_table_i], N_sampling__,
 8001c38:	4ba1      	ldr	r3, [pc, #644]	@ (8001ec0 <main+0x2c8>)
 8001c3a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
	HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1,
 8001c3e:	2300      	movs	r3, #0
 8001c40:	9300      	str	r3, [sp, #0]
 8001c42:	2364      	movs	r3, #100	@ 0x64
 8001c44:	2100      	movs	r1, #0
 8001c46:	489f      	ldr	r0, [pc, #636]	@ (8001ec4 <main+0x2cc>)
 8001c48:	f005 fa12 	bl	8007070 <HAL_DAC_Start_DMA>
			DAC_ALIGN_12B_R);

	//ADC
	HAL_TIM_Base_Start(&htim3);
 8001c4c:	489e      	ldr	r0, [pc, #632]	@ (8001ec8 <main+0x2d0>)
 8001c4e:	f006 fe87 	bl	8008960 <HAL_TIM_Base_Start>
	//ADC
	htim3.Instance->ARR = 84e6 / adc_fs - 1;
 8001c52:	4b9e      	ldr	r3, [pc, #632]	@ (8001ecc <main+0x2d4>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7fe fcb4 	bl	80005c4 <__aeabi_ui2d>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	460b      	mov	r3, r1
 8001c60:	a191      	add	r1, pc, #580	@ (adr r1, 8001ea8 <main+0x2b0>)
 8001c62:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c66:	f7fe fe51 	bl	800090c <__aeabi_ddiv>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	4610      	mov	r0, r2
 8001c70:	4619      	mov	r1, r3
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	4b96      	ldr	r3, [pc, #600]	@ (8001ed0 <main+0x2d8>)
 8001c78:	f7fe fb66 	bl	8000348 <__aeabi_dsub>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	460b      	mov	r3, r1
 8001c80:	4991      	ldr	r1, [pc, #580]	@ (8001ec8 <main+0x2d0>)
 8001c82:	680c      	ldr	r4, [r1, #0]
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	f7fe ffee 	bl	8000c68 <__aeabi_d2uiz>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	62e3      	str	r3, [r4, #44]	@ 0x2c
	//0
	Sign_samplingOver = 0;
 8001c90:	4b90      	ldr	r3, [pc, #576]	@ (8001ed4 <main+0x2dc>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_cache, adc_cache_size);
 8001c96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c9a:	498f      	ldr	r1, [pc, #572]	@ (8001ed8 <main+0x2e0>)
 8001c9c:	488f      	ldr	r0, [pc, #572]	@ (8001edc <main+0x2e4>)
 8001c9e:	f004 fcbd 	bl	800661c <HAL_ADC_Start_DMA>

	//
	uint16_t delta_x[11] = { 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100 };
 8001ca2:	4b8f      	ldr	r3, [pc, #572]	@ (8001ee0 <main+0x2e8>)
 8001ca4:	f107 0418 	add.w	r4, r7, #24
 8001ca8:	461d      	mov	r5, r3
 8001caa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cae:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001cb2:	6020      	str	r0, [r4, #0]
 8001cb4:	3404      	adds	r4, #4
 8001cb6:	8021      	strh	r1, [r4, #0]
	uint16_t delta_y[11] = { 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100 };
 8001cb8:	4b89      	ldr	r3, [pc, #548]	@ (8001ee0 <main+0x2e8>)
 8001cba:	463c      	mov	r4, r7
 8001cbc:	461d      	mov	r5, r3
 8001cbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cc2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001cc6:	6020      	str	r0, [r4, #0]
 8001cc8:	3404      	adds	r4, #4
 8001cca:	8021      	strh	r1, [r4, #0]

	//lcd UI
	lcdMaster_InitUI();
 8001ccc:	f7ff ff18 	bl	8001b00 <lcdMaster_InitUI>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		//
		Sign_readyDisplay = 1;
 8001cd0:	4b84      	ldr	r3, [pc, #528]	@ (8001ee4 <main+0x2ec>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	701a      	strb	r2, [r3, #0]
		Sign_wave_exist = 0;
 8001cd6:	4b84      	ldr	r3, [pc, #528]	@ (8001ee8 <main+0x2f0>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	701a      	strb	r2, [r3, #0]
		//ADC-DMA
		while (!Sign_samplingOver)
 8001cdc:	bf00      	nop
 8001cde:	4b7d      	ldr	r3, [pc, #500]	@ (8001ed4 <main+0x2dc>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d0fb      	beq.n	8001cde <main+0xe6>
			;
		//
		i_trigger = adc_trigger_size; //
 8001ce6:	4b81      	ldr	r3, [pc, #516]	@ (8001eec <main+0x2f4>)
 8001ce8:	f44f 7208 	mov.w	r2, #544	@ 0x220
 8001cec:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < adc_trigger_size; i++) {
 8001cee:	4b80      	ldr	r3, [pc, #512]	@ (8001ef0 <main+0x2f8>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	801a      	strh	r2, [r3, #0]
 8001cf4:	e01d      	b.n	8001d32 <main+0x13a>
			if (adc_cache[i] < 50 && adc_cache[i + 1] > 50) {
 8001cf6:	4b7e      	ldr	r3, [pc, #504]	@ (8001ef0 <main+0x2f8>)
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	4b76      	ldr	r3, [pc, #472]	@ (8001ed8 <main+0x2e0>)
 8001cfe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001d02:	2b31      	cmp	r3, #49	@ 0x31
 8001d04:	d80f      	bhi.n	8001d26 <main+0x12e>
 8001d06:	4b7a      	ldr	r3, [pc, #488]	@ (8001ef0 <main+0x2f8>)
 8001d08:	881b      	ldrh	r3, [r3, #0]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	4a72      	ldr	r2, [pc, #456]	@ (8001ed8 <main+0x2e0>)
 8001d0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d12:	2b32      	cmp	r3, #50	@ 0x32
 8001d14:	d907      	bls.n	8001d26 <main+0x12e>
				i_trigger = i;
 8001d16:	4b76      	ldr	r3, [pc, #472]	@ (8001ef0 <main+0x2f8>)
 8001d18:	881a      	ldrh	r2, [r3, #0]
 8001d1a:	4b74      	ldr	r3, [pc, #464]	@ (8001eec <main+0x2f4>)
 8001d1c:	801a      	strh	r2, [r3, #0]
				Sign_wave_exist = 1;
 8001d1e:	4b72      	ldr	r3, [pc, #456]	@ (8001ee8 <main+0x2f0>)
 8001d20:	2201      	movs	r2, #1
 8001d22:	701a      	strb	r2, [r3, #0]
				break;
 8001d24:	e00a      	b.n	8001d3c <main+0x144>
		for (i = 0; i < adc_trigger_size; i++) {
 8001d26:	4b72      	ldr	r3, [pc, #456]	@ (8001ef0 <main+0x2f8>)
 8001d28:	881b      	ldrh	r3, [r3, #0]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	b29a      	uxth	r2, r3
 8001d2e:	4b70      	ldr	r3, [pc, #448]	@ (8001ef0 <main+0x2f8>)
 8001d30:	801a      	strh	r2, [r3, #0]
 8001d32:	4b6f      	ldr	r3, [pc, #444]	@ (8001ef0 <main+0x2f8>)
 8001d34:	881b      	ldrh	r3, [r3, #0]
 8001d36:	f5b3 7f08 	cmp.w	r3, #544	@ 0x220
 8001d3a:	d3dc      	bcc.n	8001cf6 <main+0xfe>
			}
		}
		if (!Sign_wave_exist) { //
 8001d3c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ee8 <main+0x2f0>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d10c      	bne.n	8001d5e <main+0x166>
			Sign_readyDisplay = 0;
 8001d44:	4b67      	ldr	r3, [pc, #412]	@ (8001ee4 <main+0x2ec>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	701a      	strb	r2, [r3, #0]
			Sign_samplingOver = 0;
 8001d4a:	4b62      	ldr	r3, [pc, #392]	@ (8001ed4 <main+0x2dc>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_cache, adc_cache_size);
 8001d50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d54:	4960      	ldr	r1, [pc, #384]	@ (8001ed8 <main+0x2e0>)
 8001d56:	4861      	ldr	r0, [pc, #388]	@ (8001edc <main+0x2e4>)
 8001d58:	f004 fc60 	bl	800661c <HAL_ADC_Start_DMA>
			continue;
 8001d5c:	e386      	b.n	800246c <main+0x874>
		//
		//ADC-DMA

		//
		//
		for (i = 0; i < plot_size; i++) {
 8001d5e:	4b64      	ldr	r3, [pc, #400]	@ (8001ef0 <main+0x2f8>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	801a      	strh	r2, [r3, #0]
 8001d64:	e041      	b.n	8001dea <main+0x1f2>
			wave_t.draw_cache[i][0] = (i) + delta_x[0];
 8001d66:	8b3a      	ldrh	r2, [r7, #24]
 8001d68:	4b61      	ldr	r3, [pc, #388]	@ (8001ef0 <main+0x2f8>)
 8001d6a:	881b      	ldrh	r3, [r3, #0]
 8001d6c:	4960      	ldr	r1, [pc, #384]	@ (8001ef0 <main+0x2f8>)
 8001d6e:	8809      	ldrh	r1, [r1, #0]
 8001d70:	4608      	mov	r0, r1
 8001d72:	4413      	add	r3, r2
 8001d74:	b299      	uxth	r1, r3
 8001d76:	4a5f      	ldr	r2, [pc, #380]	@ (8001ef4 <main+0x2fc>)
 8001d78:	0083      	lsls	r3, r0, #2
 8001d7a:	4413      	add	r3, r2
 8001d7c:	460a      	mov	r2, r1
 8001d7e:	809a      	strh	r2, [r3, #4]
			//0.0268554687 = 110/4096
			wave_t.draw_cache[i][1] = 160 - delta_y[3]
 8001d80:	88fb      	ldrh	r3, [r7, #6]
 8001d82:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
					- (adc_cache[i_trigger + (i)] * 0.0268554687);
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7fe fc2c 	bl	80005e4 <__aeabi_i2d>
 8001d8c:	4604      	mov	r4, r0
 8001d8e:	460d      	mov	r5, r1
 8001d90:	4b56      	ldr	r3, [pc, #344]	@ (8001eec <main+0x2f4>)
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	461a      	mov	r2, r3
 8001d96:	4b56      	ldr	r3, [pc, #344]	@ (8001ef0 <main+0x2f8>)
 8001d98:	881b      	ldrh	r3, [r3, #0]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	4a4e      	ldr	r2, [pc, #312]	@ (8001ed8 <main+0x2e0>)
 8001d9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7fe fc1e 	bl	80005e4 <__aeabi_i2d>
 8001da8:	a341      	add	r3, pc, #260	@ (adr r3, 8001eb0 <main+0x2b8>)
 8001daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dae:	f7fe fc83 	bl	80006b8 <__aeabi_dmul>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	4620      	mov	r0, r4
 8001db8:	4629      	mov	r1, r5
 8001dba:	f7fe fac5 	bl	8000348 <__aeabi_dsub>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	460b      	mov	r3, r1
			wave_t.draw_cache[i][1] = 160 - delta_y[3]
 8001dc2:	494b      	ldr	r1, [pc, #300]	@ (8001ef0 <main+0x2f8>)
 8001dc4:	8809      	ldrh	r1, [r1, #0]
 8001dc6:	460c      	mov	r4, r1
 8001dc8:	4610      	mov	r0, r2
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f7fe ff4c 	bl	8000c68 <__aeabi_d2uiz>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	b299      	uxth	r1, r3
 8001dd4:	4a47      	ldr	r2, [pc, #284]	@ (8001ef4 <main+0x2fc>)
 8001dd6:	00a3      	lsls	r3, r4, #2
 8001dd8:	4413      	add	r3, r2
 8001dda:	460a      	mov	r2, r1
 8001ddc:	80da      	strh	r2, [r3, #6]
		for (i = 0; i < plot_size; i++) {
 8001dde:	4b44      	ldr	r3, [pc, #272]	@ (8001ef0 <main+0x2f8>)
 8001de0:	881b      	ldrh	r3, [r3, #0]
 8001de2:	3301      	adds	r3, #1
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	4b42      	ldr	r3, [pc, #264]	@ (8001ef0 <main+0x2f8>)
 8001de8:	801a      	strh	r2, [r3, #0]
 8001dea:	4b41      	ldr	r3, [pc, #260]	@ (8001ef0 <main+0x2f8>)
 8001dec:	881b      	ldrh	r3, [r3, #0]
 8001dee:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001df2:	d3b8      	bcc.n	8001d66 <main+0x16e>
		}

		//FFT
		//
		for (i = 0; i < adc_cache_size; i++) {		//
 8001df4:	4b3e      	ldr	r3, [pc, #248]	@ (8001ef0 <main+0x2f8>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	801a      	strh	r2, [r3, #0]
 8001dfa:	e021      	b.n	8001e40 <main+0x248>
			FFT_INPUT[i * 2] = (float) (adc_cache[i]);
 8001dfc:	4b3c      	ldr	r3, [pc, #240]	@ (8001ef0 <main+0x2f8>)
 8001dfe:	881b      	ldrh	r3, [r3, #0]
 8001e00:	461a      	mov	r2, r3
 8001e02:	4b35      	ldr	r3, [pc, #212]	@ (8001ed8 <main+0x2e0>)
 8001e04:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001e08:	4b39      	ldr	r3, [pc, #228]	@ (8001ef0 <main+0x2f8>)
 8001e0a:	881b      	ldrh	r3, [r3, #0]
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	ee07 2a90 	vmov	s15, r2
 8001e12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e16:	4a38      	ldr	r2, [pc, #224]	@ (8001ef8 <main+0x300>)
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	edc3 7a00 	vstr	s15, [r3]
			FFT_INPUT[i * 2 + 1] = 0;		//
 8001e20:	4b33      	ldr	r3, [pc, #204]	@ (8001ef0 <main+0x2f8>)
 8001e22:	881b      	ldrh	r3, [r3, #0]
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	3301      	adds	r3, #1
 8001e28:	4a33      	ldr	r2, [pc, #204]	@ (8001ef8 <main+0x300>)
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	f04f 0200 	mov.w	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
		for (i = 0; i < adc_cache_size; i++) {		//
 8001e34:	4b2e      	ldr	r3, [pc, #184]	@ (8001ef0 <main+0x2f8>)
 8001e36:	881b      	ldrh	r3, [r3, #0]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	b29a      	uxth	r2, r3
 8001e3c:	4b2c      	ldr	r3, [pc, #176]	@ (8001ef0 <main+0x2f8>)
 8001e3e:	801a      	strh	r2, [r3, #0]
 8001e40:	4b2b      	ldr	r3, [pc, #172]	@ (8001ef0 <main+0x2f8>)
 8001e42:	881b      	ldrh	r3, [r3, #0]
 8001e44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e48:	d3d8      	bcc.n	8001dfc <main+0x204>
		}
		//FFT
		arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFT_INPUT, 0, 1);
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	492a      	ldr	r1, [pc, #168]	@ (8001ef8 <main+0x300>)
 8001e50:	482a      	ldr	r0, [pc, #168]	@ (8001efc <main+0x304>)
 8001e52:	f007 fd91 	bl	8009978 <arm_cfft_f32>
		//| FFT 
		arm_cmplx_mag_f32(FFT_INPUT, FFT_OUTPUT, adc_cache_size);
 8001e56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e5a:	4929      	ldr	r1, [pc, #164]	@ (8001f00 <main+0x308>)
 8001e5c:	4826      	ldr	r0, [pc, #152]	@ (8001ef8 <main+0x300>)
 8001e5e:	f007 fe05 	bl	8009a6c <arm_cmplx_mag_f32>
		//
//		FFT_OUTPUT[0]=0;
		//
		arm_max_f32(FFT_OUTPUT, adc_cache_size, &FFT_OUTPUT_MAX,
 8001e62:	4b28      	ldr	r3, [pc, #160]	@ (8001f04 <main+0x30c>)
 8001e64:	4a28      	ldr	r2, [pc, #160]	@ (8001f08 <main+0x310>)
 8001e66:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e6a:	4825      	ldr	r0, [pc, #148]	@ (8001f00 <main+0x308>)
 8001e6c:	f007 f9ee 	bl	800924c <arm_max_f32>
				&FFT_OUTPUT_MAX_index);
		FFT_OUTPUT[0] = 0;
 8001e70:	4b23      	ldr	r3, [pc, #140]	@ (8001f00 <main+0x308>)
 8001e72:	f04f 0200 	mov.w	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
		arm_max_f32(FFT_OUTPUT, adc_cache_size / 2, &FFT_OUTPUT_MAX,
 8001e78:	4b22      	ldr	r3, [pc, #136]	@ (8001f04 <main+0x30c>)
 8001e7a:	4a23      	ldr	r2, [pc, #140]	@ (8001f08 <main+0x310>)
 8001e7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e80:	481f      	ldr	r0, [pc, #124]	@ (8001f00 <main+0x308>)
 8001e82:	f007 f9e3 	bl	800924c <arm_max_f32>
				&FFT_OUTPUT_MAX_index);
		base_frequency = adc_fs * FFT_OUTPUT_MAX_index / 1024;
 8001e86:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <main+0x2d4>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a1e      	ldr	r2, [pc, #120]	@ (8001f04 <main+0x30c>)
 8001e8c:	6812      	ldr	r2, [r2, #0]
 8001e8e:	fb02 f303 	mul.w	r3, r2, r3
 8001e92:	0a9b      	lsrs	r3, r3, #10
 8001e94:	b29a      	uxth	r2, r3
 8001e96:	4b1d      	ldr	r3, [pc, #116]	@ (8001f0c <main+0x314>)
 8001e98:	801a      	strh	r2, [r3, #0]
		//
		for (i = 0; i < plot_size; i++) {
 8001e9a:	4b15      	ldr	r3, [pc, #84]	@ (8001ef0 <main+0x2f8>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	801a      	strh	r2, [r3, #0]
 8001ea0:	e06e      	b.n	8001f80 <main+0x388>
 8001ea2:	bf00      	nop
 8001ea4:	f3af 8000 	nop.w
 8001ea8:	00000000 	.word	0x00000000
 8001eac:	419406f4 	.word	0x419406f4
 8001eb0:	ff241901 	.word	0xff241901
 8001eb4:	3f9b7fff 	.word	0x3f9b7fff
 8001eb8:	200052b8 	.word	0x200052b8
 8001ebc:	20001aa4 	.word	0x20001aa4
 8001ec0:	20000f18 	.word	0x20000f18
 8001ec4:	2000124c 	.word	0x2000124c
 8001ec8:	20005300 	.word	0x20005300
 8001ecc:	20000f28 	.word	0x20000f28
 8001ed0:	3ff00000 	.word	0x3ff00000
 8001ed4:	20001315 	.word	0x20001315
 8001ed8:	20001aa8 	.word	0x20001aa8
 8001edc:	200011a4 	.word	0x200011a4
 8001ee0:	0800e9fc 	.word	0x0800e9fc
 8001ee4:	20001314 	.word	0x20001314
 8001ee8:	20001318 	.word	0x20001318
 8001eec:	200052b2 	.word	0x200052b2
 8001ef0:	200052b0 	.word	0x200052b0
 8001ef4:	20000010 	.word	0x20000010
 8001ef8:	200022a8 	.word	0x200022a8
 8001efc:	08011ccc 	.word	0x08011ccc
 8001f00:	200042a8 	.word	0x200042a8
 8001f04:	200052ac 	.word	0x200052ac
 8001f08:	200052a8 	.word	0x200052a8
 8001f0c:	20000004 	.word	0x20000004
			wave_f.draw_cache[i][0] = (i) + delta_x[0];
 8001f10:	8b3a      	ldrh	r2, [r7, #24]
 8001f12:	4b95      	ldr	r3, [pc, #596]	@ (8002168 <main+0x570>)
 8001f14:	881b      	ldrh	r3, [r3, #0]
 8001f16:	4994      	ldr	r1, [pc, #592]	@ (8002168 <main+0x570>)
 8001f18:	8809      	ldrh	r1, [r1, #0]
 8001f1a:	4608      	mov	r0, r1
 8001f1c:	4413      	add	r3, r2
 8001f1e:	b299      	uxth	r1, r3
 8001f20:	4a92      	ldr	r2, [pc, #584]	@ (800216c <main+0x574>)
 8001f22:	0083      	lsls	r3, r0, #2
 8001f24:	4413      	add	r3, r2
 8001f26:	460a      	mov	r2, r1
 8001f28:	809a      	strh	r2, [r3, #4]
			//**1.06875 = (512+1)/480
			//FFT
//			wave_f.draw_cache[i][1] = (uint16_t)(320-delta_y[5]-(FFT_OUTPUT[(uint16_t)(1.06875*i)]*110/FFT_OUTPUT_MAX));
			//FFT
			wave_f.draw_cache[i][1] = (uint16_t) (320 - delta_y[5]
 8001f2a:	897b      	ldrh	r3, [r7, #10]
 8001f2c:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
					- (FFT_OUTPUT[(uint16_t) (i)] * 110 / FFT_OUTPUT_MAX));
 8001f30:	ee07 3a90 	vmov	s15, r3
 8001f34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f38:	4b8b      	ldr	r3, [pc, #556]	@ (8002168 <main+0x570>)
 8001f3a:	881b      	ldrh	r3, [r3, #0]
 8001f3c:	4a8c      	ldr	r2, [pc, #560]	@ (8002170 <main+0x578>)
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4413      	add	r3, r2
 8001f42:	edd3 7a00 	vldr	s15, [r3]
 8001f46:	eddf 6a8b 	vldr	s13, [pc, #556]	@ 8002174 <main+0x57c>
 8001f4a:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8001f4e:	4b8a      	ldr	r3, [pc, #552]	@ (8002178 <main+0x580>)
 8001f50:	edd3 6a00 	vldr	s13, [r3]
 8001f54:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001f58:	ee77 7a67 	vsub.f32	s15, s14, s15
			wave_f.draw_cache[i][1] = (uint16_t) (320 - delta_y[5]
 8001f5c:	4b82      	ldr	r3, [pc, #520]	@ (8002168 <main+0x570>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f64:	ee17 2a90 	vmov	r2, s15
 8001f68:	b291      	uxth	r1, r2
 8001f6a:	4a80      	ldr	r2, [pc, #512]	@ (800216c <main+0x574>)
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	460a      	mov	r2, r1
 8001f72:	80da      	strh	r2, [r3, #6]
		for (i = 0; i < plot_size; i++) {
 8001f74:	4b7c      	ldr	r3, [pc, #496]	@ (8002168 <main+0x570>)
 8001f76:	881b      	ldrh	r3, [r3, #0]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	b29a      	uxth	r2, r3
 8001f7c:	4b7a      	ldr	r3, [pc, #488]	@ (8002168 <main+0x570>)
 8001f7e:	801a      	strh	r2, [r3, #0]
 8001f80:	4b79      	ldr	r3, [pc, #484]	@ (8002168 <main+0x570>)
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001f88:	d3c2      	bcc.n	8001f10 <main+0x318>
//			draw_f_cache[i][1] = (uint16_t)(320-(FFT_OUTPUT[(uint16_t)(0.51*i)]*110/FFT_OUTPUT_MAX+delta_y[1]));
		}

		switch (valueData_type) {			//{}
 8001f8a:	4b7c      	ldr	r3, [pc, #496]	@ (800217c <main+0x584>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d002      	beq.n	8001f98 <main+0x3a0>
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d01d      	beq.n	8001fd2 <main+0x3da>
					wave_maximum[0] * 3.3 / 4095);
			sprintf(show_string_voltage_maximum[1], "Vmin:%.3fV",
					wave_maximum[1] * 3.3 / 4095);
			break;
		default:
			break;
 8001f96:	e080      	b.n	800209a <main+0x4a2>
			FFT_OUTPUT[0] = 0;
 8001f98:	4b75      	ldr	r3, [pc, #468]	@ (8002170 <main+0x578>)
 8001f9a:	f04f 0200 	mov.w	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
			arm_max_f32(FFT_OUTPUT, adc_cache_size / 2, &FFT_OUTPUT_MAX,
 8001fa0:	4b77      	ldr	r3, [pc, #476]	@ (8002180 <main+0x588>)
 8001fa2:	4a75      	ldr	r2, [pc, #468]	@ (8002178 <main+0x580>)
 8001fa4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fa8:	4871      	ldr	r0, [pc, #452]	@ (8002170 <main+0x578>)
 8001faa:	f007 f94f 	bl	800924c <arm_max_f32>
			base_frequency = adc_fs * FFT_OUTPUT_MAX_index / 1024;
 8001fae:	4b75      	ldr	r3, [pc, #468]	@ (8002184 <main+0x58c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a73      	ldr	r2, [pc, #460]	@ (8002180 <main+0x588>)
 8001fb4:	6812      	ldr	r2, [r2, #0]
 8001fb6:	fb02 f303 	mul.w	r3, r2, r3
 8001fba:	0a9b      	lsrs	r3, r3, #10
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	4b72      	ldr	r3, [pc, #456]	@ (8002188 <main+0x590>)
 8001fc0:	801a      	strh	r2, [r3, #0]
			sprintf(show_string_base_frequency, "BF:%dHz", base_frequency);
 8001fc2:	4b71      	ldr	r3, [pc, #452]	@ (8002188 <main+0x590>)
 8001fc4:	881b      	ldrh	r3, [r3, #0]
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	4970      	ldr	r1, [pc, #448]	@ (800218c <main+0x594>)
 8001fca:	4871      	ldr	r0, [pc, #452]	@ (8002190 <main+0x598>)
 8001fcc:	f009 f84e 	bl	800b06c <siprintf>
			break;
 8001fd0:	e063      	b.n	800209a <main+0x4a2>
			for (i = 0; i < plot_size; i++) {
 8001fd2:	4b65      	ldr	r3, [pc, #404]	@ (8002168 <main+0x570>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	801a      	strh	r2, [r3, #0]
 8001fd8:	e019      	b.n	800200e <main+0x416>
				wave_maximum_Cache[i] = (float) adc_cache[i_trigger + i];
 8001fda:	4b6e      	ldr	r3, [pc, #440]	@ (8002194 <main+0x59c>)
 8001fdc:	881b      	ldrh	r3, [r3, #0]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	4b61      	ldr	r3, [pc, #388]	@ (8002168 <main+0x570>)
 8001fe2:	881b      	ldrh	r3, [r3, #0]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	4a6c      	ldr	r2, [pc, #432]	@ (8002198 <main+0x5a0>)
 8001fe8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001fec:	4b5e      	ldr	r3, [pc, #376]	@ (8002168 <main+0x570>)
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	ee07 2a90 	vmov	s15, r2
 8001ff4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ff8:	4a68      	ldr	r2, [pc, #416]	@ (800219c <main+0x5a4>)
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	edc3 7a00 	vstr	s15, [r3]
			for (i = 0; i < plot_size; i++) {
 8002002:	4b59      	ldr	r3, [pc, #356]	@ (8002168 <main+0x570>)
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	3301      	adds	r3, #1
 8002008:	b29a      	uxth	r2, r3
 800200a:	4b57      	ldr	r3, [pc, #348]	@ (8002168 <main+0x570>)
 800200c:	801a      	strh	r2, [r3, #0]
 800200e:	4b56      	ldr	r3, [pc, #344]	@ (8002168 <main+0x570>)
 8002010:	881b      	ldrh	r3, [r3, #0]
 8002012:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8002016:	d3e0      	bcc.n	8001fda <main+0x3e2>
			arm_max_f32(wave_maximum_Cache, plot_size, &wave_maximum[0],
 8002018:	4b61      	ldr	r3, [pc, #388]	@ (80021a0 <main+0x5a8>)
 800201a:	4a62      	ldr	r2, [pc, #392]	@ (80021a4 <main+0x5ac>)
 800201c:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8002020:	485e      	ldr	r0, [pc, #376]	@ (800219c <main+0x5a4>)
 8002022:	f007 f913 	bl	800924c <arm_max_f32>
			arm_min_f32(wave_maximum_Cache, plot_size, &wave_maximum[1],
 8002026:	4b60      	ldr	r3, [pc, #384]	@ (80021a8 <main+0x5b0>)
 8002028:	4a60      	ldr	r2, [pc, #384]	@ (80021ac <main+0x5b4>)
 800202a:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800202e:	485b      	ldr	r0, [pc, #364]	@ (800219c <main+0x5a4>)
 8002030:	f007 f8a4 	bl	800917c <arm_min_f32>
					wave_maximum[0] * 3.3 / 4095);
 8002034:	4b5b      	ldr	r3, [pc, #364]	@ (80021a4 <main+0x5ac>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4618      	mov	r0, r3
 800203a:	f7fe fae5 	bl	8000608 <__aeabi_f2d>
 800203e:	a346      	add	r3, pc, #280	@ (adr r3, 8002158 <main+0x560>)
 8002040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002044:	f7fe fb38 	bl	80006b8 <__aeabi_dmul>
 8002048:	4602      	mov	r2, r0
 800204a:	460b      	mov	r3, r1
 800204c:	4610      	mov	r0, r2
 800204e:	4619      	mov	r1, r3
			sprintf(show_string_voltage_maximum[0], "Vmax:%.3fV",
 8002050:	a343      	add	r3, pc, #268	@ (adr r3, 8002160 <main+0x568>)
 8002052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002056:	f7fe fc59 	bl	800090c <__aeabi_ddiv>
 800205a:	4602      	mov	r2, r0
 800205c:	460b      	mov	r3, r1
 800205e:	4954      	ldr	r1, [pc, #336]	@ (80021b0 <main+0x5b8>)
 8002060:	4854      	ldr	r0, [pc, #336]	@ (80021b4 <main+0x5bc>)
 8002062:	f009 f803 	bl	800b06c <siprintf>
					wave_maximum[1] * 3.3 / 4095);
 8002066:	4b4f      	ldr	r3, [pc, #316]	@ (80021a4 <main+0x5ac>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	4618      	mov	r0, r3
 800206c:	f7fe facc 	bl	8000608 <__aeabi_f2d>
 8002070:	a339      	add	r3, pc, #228	@ (adr r3, 8002158 <main+0x560>)
 8002072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002076:	f7fe fb1f 	bl	80006b8 <__aeabi_dmul>
 800207a:	4602      	mov	r2, r0
 800207c:	460b      	mov	r3, r1
 800207e:	4610      	mov	r0, r2
 8002080:	4619      	mov	r1, r3
			sprintf(show_string_voltage_maximum[1], "Vmin:%.3fV",
 8002082:	a337      	add	r3, pc, #220	@ (adr r3, 8002160 <main+0x568>)
 8002084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002088:	f7fe fc40 	bl	800090c <__aeabi_ddiv>
 800208c:	4602      	mov	r2, r0
 800208e:	460b      	mov	r3, r1
 8002090:	4949      	ldr	r1, [pc, #292]	@ (80021b8 <main+0x5c0>)
 8002092:	484a      	ldr	r0, [pc, #296]	@ (80021bc <main+0x5c4>)
 8002094:	f008 ffea 	bl	800b06c <siprintf>
			break;
 8002098:	bf00      	nop
		}

		//~
		// x_MAX = 480 & y_MAX = 320
		i_drawUpdate--;
 800209a:	4b49      	ldr	r3, [pc, #292]	@ (80021c0 <main+0x5c8>)
 800209c:	881b      	ldrh	r3, [r3, #0]
 800209e:	3b01      	subs	r3, #1
 80020a0:	b29a      	uxth	r2, r3
 80020a2:	4b47      	ldr	r3, [pc, #284]	@ (80021c0 <main+0x5c8>)
 80020a4:	801a      	strh	r2, [r3, #0]
		if (i_drawUpdate == 0) {		//
 80020a6:	4b46      	ldr	r3, [pc, #280]	@ (80021c0 <main+0x5c8>)
 80020a8:	881b      	ldrh	r3, [r3, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	f040 81b6 	bne.w	800241c <main+0x824>
			i_drawUpdate = CNT_drawUpdate;
 80020b0:	4b43      	ldr	r3, [pc, #268]	@ (80021c0 <main+0x5c8>)
 80020b2:	2208      	movs	r2, #8
 80020b4:	801a      	strh	r2, [r3, #0]
			//
			//adc_cache[adc_trigger_size+i]
			//1
			if (!Sign_stop) {
 80020b6:	4b43      	ldr	r3, [pc, #268]	@ (80021c4 <main+0x5cc>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	f040 8101 	bne.w	80022c2 <main+0x6ca>
				//
				//
				lcdMaster_Clear(lcdRoom_wave_t);
 80020c0:	2001      	movs	r0, #1
 80020c2:	f7ff fd4f 	bl	8001b64 <lcdMaster_Clear>
				for (i = 0; i < plot_size / zoomInMultiple - 1; i++) {
 80020c6:	4b28      	ldr	r3, [pc, #160]	@ (8002168 <main+0x570>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	801a      	strh	r2, [r3, #0]
 80020cc:	e02d      	b.n	800212a <main+0x532>
					lcd_draw_line(wave_t.draw_cache[i * zoomInMultiple][0],
 80020ce:	4b26      	ldr	r3, [pc, #152]	@ (8002168 <main+0x570>)
 80020d0:	881b      	ldrh	r3, [r3, #0]
 80020d2:	461a      	mov	r2, r3
 80020d4:	4b3c      	ldr	r3, [pc, #240]	@ (80021c8 <main+0x5d0>)
 80020d6:	881b      	ldrh	r3, [r3, #0]
 80020d8:	fb02 f303 	mul.w	r3, r2, r3
 80020dc:	4a3b      	ldr	r2, [pc, #236]	@ (80021cc <main+0x5d4>)
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	8898      	ldrh	r0, [r3, #4]
 80020e4:	4b20      	ldr	r3, [pc, #128]	@ (8002168 <main+0x570>)
 80020e6:	881b      	ldrh	r3, [r3, #0]
 80020e8:	4a38      	ldr	r2, [pc, #224]	@ (80021cc <main+0x5d4>)
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	88d9      	ldrh	r1, [r3, #6]
							wave_t.draw_cache[i][1],
							wave_t.draw_cache[(i + 1) * zoomInMultiple][0],
 80020f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002168 <main+0x570>)
 80020f2:	881b      	ldrh	r3, [r3, #0]
 80020f4:	3301      	adds	r3, #1
 80020f6:	4a34      	ldr	r2, [pc, #208]	@ (80021c8 <main+0x5d0>)
 80020f8:	8812      	ldrh	r2, [r2, #0]
 80020fa:	fb02 f303 	mul.w	r3, r2, r3
					lcd_draw_line(wave_t.draw_cache[i * zoomInMultiple][0],
 80020fe:	4a33      	ldr	r2, [pc, #204]	@ (80021cc <main+0x5d4>)
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4413      	add	r3, r2
 8002104:	889a      	ldrh	r2, [r3, #4]
							wave_t.draw_cache[i + 1][1], RED);
 8002106:	4b18      	ldr	r3, [pc, #96]	@ (8002168 <main+0x570>)
 8002108:	881b      	ldrh	r3, [r3, #0]
 800210a:	3301      	adds	r3, #1
					lcd_draw_line(wave_t.draw_cache[i * zoomInMultiple][0],
 800210c:	4c2f      	ldr	r4, [pc, #188]	@ (80021cc <main+0x5d4>)
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4423      	add	r3, r4
 8002112:	88db      	ldrh	r3, [r3, #6]
 8002114:	f44f 4478 	mov.w	r4, #63488	@ 0xf800
 8002118:	9400      	str	r4, [sp, #0]
 800211a:	f003 ffff 	bl	800611c <lcd_draw_line>
				for (i = 0; i < plot_size / zoomInMultiple - 1; i++) {
 800211e:	4b12      	ldr	r3, [pc, #72]	@ (8002168 <main+0x570>)
 8002120:	881b      	ldrh	r3, [r3, #0]
 8002122:	3301      	adds	r3, #1
 8002124:	b29a      	uxth	r2, r3
 8002126:	4b10      	ldr	r3, [pc, #64]	@ (8002168 <main+0x570>)
 8002128:	801a      	strh	r2, [r3, #0]
 800212a:	4b0f      	ldr	r3, [pc, #60]	@ (8002168 <main+0x570>)
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	461a      	mov	r2, r3
 8002130:	4b25      	ldr	r3, [pc, #148]	@ (80021c8 <main+0x5d0>)
 8002132:	881b      	ldrh	r3, [r3, #0]
 8002134:	4619      	mov	r1, r3
 8002136:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800213a:	fb93 f3f1 	sdiv	r3, r3, r1
 800213e:	3b01      	subs	r3, #1
 8002140:	429a      	cmp	r2, r3
 8002142:	dbc4      	blt.n	80020ce <main+0x4d6>
				}
				//
				lcdMaster_Clear(lcdRoom_wave_f);
 8002144:	2002      	movs	r0, #2
 8002146:	f7ff fd0d 	bl	8001b64 <lcdMaster_Clear>
				for (i = 0; i < plot_size / zoomInMultiple - 1; i++) {
 800214a:	4b07      	ldr	r3, [pc, #28]	@ (8002168 <main+0x570>)
 800214c:	2200      	movs	r2, #0
 800214e:	801a      	strh	r2, [r3, #0]
 8002150:	e06c      	b.n	800222c <main+0x634>
 8002152:	bf00      	nop
 8002154:	f3af 8000 	nop.w
 8002158:	66666666 	.word	0x66666666
 800215c:	400a6666 	.word	0x400a6666
 8002160:	00000000 	.word	0x00000000
 8002164:	40affe00 	.word	0x40affe00
 8002168:	200052b0 	.word	0x200052b0
 800216c:	20000794 	.word	0x20000794
 8002170:	200042a8 	.word	0x200042a8
 8002174:	42dc0000 	.word	0x42dc0000
 8002178:	200052a8 	.word	0x200052a8
 800217c:	2000131a 	.word	0x2000131a
 8002180:	200052ac 	.word	0x200052ac
 8002184:	20000f28 	.word	0x20000f28
 8002188:	20000004 	.word	0x20000004
 800218c:	0800e9dc 	.word	0x0800e9dc
 8002190:	20000f80 	.word	0x20000f80
 8002194:	200052b2 	.word	0x200052b2
 8002198:	20001aa8 	.word	0x20001aa8
 800219c:	20001324 	.word	0x20001324
 80021a0:	2000131c 	.word	0x2000131c
 80021a4:	20000008 	.word	0x20000008
 80021a8:	20001320 	.word	0x20001320
 80021ac:	2000000c 	.word	0x2000000c
 80021b0:	0800e9e4 	.word	0x0800e9e4
 80021b4:	20000f90 	.word	0x20000f90
 80021b8:	0800e9f0 	.word	0x0800e9f0
 80021bc:	20000fa0 	.word	0x20000fa0
 80021c0:	20000fb2 	.word	0x20000fb2
 80021c4:	20001317 	.word	0x20001317
 80021c8:	20000fb0 	.word	0x20000fb0
 80021cc:	20000010 	.word	0x20000010
					lcd_draw_line(wave_f.draw_cache[i * zoomInMultiple][0],
 80021d0:	4ba7      	ldr	r3, [pc, #668]	@ (8002470 <main+0x878>)
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	461a      	mov	r2, r3
 80021d6:	4ba7      	ldr	r3, [pc, #668]	@ (8002474 <main+0x87c>)
 80021d8:	881b      	ldrh	r3, [r3, #0]
 80021da:	fb02 f303 	mul.w	r3, r2, r3
 80021de:	4aa6      	ldr	r2, [pc, #664]	@ (8002478 <main+0x880>)
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	4413      	add	r3, r2
 80021e4:	8898      	ldrh	r0, [r3, #4]
 80021e6:	4ba2      	ldr	r3, [pc, #648]	@ (8002470 <main+0x878>)
 80021e8:	881b      	ldrh	r3, [r3, #0]
 80021ea:	4aa3      	ldr	r2, [pc, #652]	@ (8002478 <main+0x880>)
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	88d9      	ldrh	r1, [r3, #6]
							wave_f.draw_cache[i][1],
							wave_f.draw_cache[(i + 1) * zoomInMultiple][0],
 80021f2:	4b9f      	ldr	r3, [pc, #636]	@ (8002470 <main+0x878>)
 80021f4:	881b      	ldrh	r3, [r3, #0]
 80021f6:	3301      	adds	r3, #1
 80021f8:	4a9e      	ldr	r2, [pc, #632]	@ (8002474 <main+0x87c>)
 80021fa:	8812      	ldrh	r2, [r2, #0]
 80021fc:	fb02 f303 	mul.w	r3, r2, r3
					lcd_draw_line(wave_f.draw_cache[i * zoomInMultiple][0],
 8002200:	4a9d      	ldr	r2, [pc, #628]	@ (8002478 <main+0x880>)
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	889a      	ldrh	r2, [r3, #4]
							wave_f.draw_cache[i + 1][1], RED);
 8002208:	4b99      	ldr	r3, [pc, #612]	@ (8002470 <main+0x878>)
 800220a:	881b      	ldrh	r3, [r3, #0]
 800220c:	3301      	adds	r3, #1
					lcd_draw_line(wave_f.draw_cache[i * zoomInMultiple][0],
 800220e:	4c9a      	ldr	r4, [pc, #616]	@ (8002478 <main+0x880>)
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4423      	add	r3, r4
 8002214:	88db      	ldrh	r3, [r3, #6]
 8002216:	f44f 4478 	mov.w	r4, #63488	@ 0xf800
 800221a:	9400      	str	r4, [sp, #0]
 800221c:	f003 ff7e 	bl	800611c <lcd_draw_line>
				for (i = 0; i < plot_size / zoomInMultiple - 1; i++) {
 8002220:	4b93      	ldr	r3, [pc, #588]	@ (8002470 <main+0x878>)
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	3301      	adds	r3, #1
 8002226:	b29a      	uxth	r2, r3
 8002228:	4b91      	ldr	r3, [pc, #580]	@ (8002470 <main+0x878>)
 800222a:	801a      	strh	r2, [r3, #0]
 800222c:	4b90      	ldr	r3, [pc, #576]	@ (8002470 <main+0x878>)
 800222e:	881b      	ldrh	r3, [r3, #0]
 8002230:	461a      	mov	r2, r3
 8002232:	4b90      	ldr	r3, [pc, #576]	@ (8002474 <main+0x87c>)
 8002234:	881b      	ldrh	r3, [r3, #0]
 8002236:	4619      	mov	r1, r3
 8002238:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800223c:	fb93 f3f1 	sdiv	r3, r3, r1
 8002240:	3b01      	subs	r3, #1
 8002242:	429a      	cmp	r2, r3
 8002244:	dbc4      	blt.n	80021d0 <main+0x5d8>
				}
				//
				switch (valueData_type) {
 8002246:	4b8d      	ldr	r3, [pc, #564]	@ (800247c <main+0x884>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d002      	beq.n	8002254 <main+0x65c>
 800224e:	2b01      	cmp	r3, #1
 8002250:	d015      	beq.n	800227e <main+0x686>
 8002252:	e036      	b.n	80022c2 <main+0x6ca>
				case 0:
					//
					lcdMaster_Clear(lcdRoom_bf);
 8002254:	2004      	movs	r0, #4
 8002256:	f7ff fc85 	bl	8001b64 <lcdMaster_Clear>
					lcd_show_string(362, 320 - delta_y[3], 110, 24, 24,
 800225a:	88fb      	ldrh	r3, [r7, #6]
 800225c:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8002260:	b299      	uxth	r1, r3
 8002262:	f24f 6321 	movw	r3, #63009	@ 0xf621
 8002266:	9302      	str	r3, [sp, #8]
 8002268:	4b85      	ldr	r3, [pc, #532]	@ (8002480 <main+0x888>)
 800226a:	9301      	str	r3, [sp, #4]
 800226c:	2318      	movs	r3, #24
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	2318      	movs	r3, #24
 8002272:	226e      	movs	r2, #110	@ 0x6e
 8002274:	f44f 70b5 	mov.w	r0, #362	@ 0x16a
 8002278:	f004 f8a6 	bl	80063c8 <lcd_show_string>
							show_string_base_frequency, DARK_YELLOW);
					break;
 800227c:	e021      	b.n	80022c2 <main+0x6ca>
				case 1:
					//
					lcdMaster_Clear(lcdRoom_bf);
 800227e:	2004      	movs	r0, #4
 8002280:	f7ff fc70 	bl	8001b64 <lcdMaster_Clear>
					lcd_show_string(362, 320 - 33, 120, 16, 16,
 8002284:	f24f 6321 	movw	r3, #63009	@ 0xf621
 8002288:	9302      	str	r3, [sp, #8]
 800228a:	4b7e      	ldr	r3, [pc, #504]	@ (8002484 <main+0x88c>)
 800228c:	9301      	str	r3, [sp, #4]
 800228e:	2310      	movs	r3, #16
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2310      	movs	r3, #16
 8002294:	2278      	movs	r2, #120	@ 0x78
 8002296:	f240 111f 	movw	r1, #287	@ 0x11f
 800229a:	f44f 70b5 	mov.w	r0, #362	@ 0x16a
 800229e:	f004 f893 	bl	80063c8 <lcd_show_string>
							show_string_voltage_maximum[0], DARK_YELLOW);
					lcd_show_string(362, 320 - 17, 120, 16, 16,
 80022a2:	f24f 6321 	movw	r3, #63009	@ 0xf621
 80022a6:	9302      	str	r3, [sp, #8]
 80022a8:	4b77      	ldr	r3, [pc, #476]	@ (8002488 <main+0x890>)
 80022aa:	9301      	str	r3, [sp, #4]
 80022ac:	2310      	movs	r3, #16
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	2310      	movs	r3, #16
 80022b2:	2278      	movs	r2, #120	@ 0x78
 80022b4:	f240 112f 	movw	r1, #303	@ 0x12f
 80022b8:	f44f 70b5 	mov.w	r0, #362	@ 0x16a
 80022bc:	f004 f884 	bl	80063c8 <lcd_show_string>
							show_string_voltage_maximum[1], DARK_YELLOW);
					break;
 80022c0:	bf00      	nop
				}
			}

			//
			if (Sign_stringUpdate) {
 80022c2:	4b72      	ldr	r3, [pc, #456]	@ (800248c <main+0x894>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	f000 80a8 	beq.w	800241c <main+0x824>
				lcdMaster_Clear(lcdRoom_string);
 80022cc:	2003      	movs	r0, #3
 80022ce:	f7ff fc49 	bl	8001b64 <lcdMaster_Clear>
				//6480-6*2=468468/3=156()
				//
				lcd_show_string(10, 320 - delta_y[3], 100, 24, 24,
 80022d2:	88fb      	ldrh	r3, [r7, #6]
 80022d4:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80022d8:	b299      	uxth	r1, r3
 80022da:	4b6d      	ldr	r3, [pc, #436]	@ (8002490 <main+0x898>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	461a      	mov	r2, r3
 80022e0:	4b6c      	ldr	r3, [pc, #432]	@ (8002494 <main+0x89c>)
 80022e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022e6:	f24f 6221 	movw	r2, #63009	@ 0xf621
 80022ea:	9202      	str	r2, [sp, #8]
 80022ec:	9301      	str	r3, [sp, #4]
 80022ee:	2318      	movs	r3, #24
 80022f0:	9300      	str	r3, [sp, #0]
 80022f2:	2318      	movs	r3, #24
 80022f4:	2264      	movs	r2, #100	@ 0x64
 80022f6:	200a      	movs	r0, #10
 80022f8:	f004 f866 	bl	80063c8 <lcd_show_string>
						show_string_function[Sign_function], DARK_YELLOW);
				//
				switch (Sign_function) {
 80022fc:	4b64      	ldr	r3, [pc, #400]	@ (8002490 <main+0x898>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	2b04      	cmp	r3, #4
 8002302:	d876      	bhi.n	80023f2 <main+0x7fa>
 8002304:	a201      	add	r2, pc, #4	@ (adr r2, 800230c <main+0x714>)
 8002306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800230a:	bf00      	nop
 800230c:	08002321 	.word	0x08002321
 8002310:	0800234d 	.word	0x0800234d
 8002314:	0800236f 	.word	0x0800236f
 8002318:	0800239b 	.word	0x0800239b
 800231c:	080023c7 	.word	0x080023c7
				case 0:				//
					lcd_show_string(120, 320 - delta_y[3], 120, 24, 24,
 8002320:	88fb      	ldrh	r3, [r7, #6]
 8002322:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8002326:	b299      	uxth	r1, r3
 8002328:	4b5b      	ldr	r3, [pc, #364]	@ (8002498 <main+0x8a0>)
 800232a:	881b      	ldrh	r3, [r3, #0]
 800232c:	461a      	mov	r2, r3
 800232e:	4b5b      	ldr	r3, [pc, #364]	@ (800249c <main+0x8a4>)
 8002330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002334:	f24f 6221 	movw	r2, #63009	@ 0xf621
 8002338:	9202      	str	r2, [sp, #8]
 800233a:	9301      	str	r3, [sp, #4]
 800233c:	2318      	movs	r3, #24
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	2318      	movs	r3, #24
 8002342:	2278      	movs	r2, #120	@ 0x78
 8002344:	2078      	movs	r0, #120	@ 0x78
 8002346:	f004 f83f 	bl	80063c8 <lcd_show_string>
							show_string_waveType[wave_table_i], DARK_YELLOW);
					break;
 800234a:	e053      	b.n	80023f4 <main+0x7fc>
				case 1:				//
					lcd_show_string(120, 320 - delta_y[3], 120, 24, 24,
 800234c:	88fb      	ldrh	r3, [r7, #6]
 800234e:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8002352:	b299      	uxth	r1, r3
 8002354:	f24f 6321 	movw	r3, #63009	@ 0xf621
 8002358:	9302      	str	r3, [sp, #8]
 800235a:	4b51      	ldr	r3, [pc, #324]	@ (80024a0 <main+0x8a8>)
 800235c:	9301      	str	r3, [sp, #4]
 800235e:	2318      	movs	r3, #24
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	2318      	movs	r3, #24
 8002364:	2278      	movs	r2, #120	@ 0x78
 8002366:	2078      	movs	r0, #120	@ 0x78
 8002368:	f004 f82e 	bl	80063c8 <lcd_show_string>
							show_string_wave_frequency, DARK_YELLOW);
					break;
 800236c:	e042      	b.n	80023f4 <main+0x7fc>
				case 2:				//
					lcd_show_string(120, 320 - delta_y[3], 120, 24, 24,
 800236e:	88fb      	ldrh	r3, [r7, #6]
 8002370:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8002374:	b299      	uxth	r1, r3
							show_string_zoomIn[zoomInMultiple - 1],
 8002376:	4b3f      	ldr	r3, [pc, #252]	@ (8002474 <main+0x87c>)
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	3b01      	subs	r3, #1
					lcd_show_string(120, 320 - delta_y[3], 120, 24, 24,
 800237c:	4a49      	ldr	r2, [pc, #292]	@ (80024a4 <main+0x8ac>)
 800237e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002382:	f24f 6221 	movw	r2, #63009	@ 0xf621
 8002386:	9202      	str	r2, [sp, #8]
 8002388:	9301      	str	r3, [sp, #4]
 800238a:	2318      	movs	r3, #24
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	2318      	movs	r3, #24
 8002390:	2278      	movs	r2, #120	@ 0x78
 8002392:	2078      	movs	r0, #120	@ 0x78
 8002394:	f004 f818 	bl	80063c8 <lcd_show_string>
							DARK_YELLOW);
					break;
 8002398:	e02c      	b.n	80023f4 <main+0x7fc>
				case 3:				//
					lcd_show_string(120, 320 - delta_y[3], 120, 24, 24,
 800239a:	88fb      	ldrh	r3, [r7, #6]
 800239c:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80023a0:	b299      	uxth	r1, r3
 80023a2:	4b41      	ldr	r3, [pc, #260]	@ (80024a8 <main+0x8b0>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	461a      	mov	r2, r3
 80023a8:	4b40      	ldr	r3, [pc, #256]	@ (80024ac <main+0x8b4>)
 80023aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023ae:	f24f 6221 	movw	r2, #63009	@ 0xf621
 80023b2:	9202      	str	r2, [sp, #8]
 80023b4:	9301      	str	r3, [sp, #4]
 80023b6:	2318      	movs	r3, #24
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	2318      	movs	r3, #24
 80023bc:	2278      	movs	r2, #120	@ 0x78
 80023be:	2078      	movs	r0, #120	@ 0x78
 80023c0:	f004 f802 	bl	80063c8 <lcd_show_string>
							show_string_stopORrun[Sign_stop], DARK_YELLOW);
					break;
 80023c4:	e016      	b.n	80023f4 <main+0x7fc>
				case 4:				//{,}
					lcd_show_string(120, 320 - delta_y[3], 120, 24, 24,
 80023c6:	88fb      	ldrh	r3, [r7, #6]
 80023c8:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80023cc:	b299      	uxth	r1, r3
 80023ce:	4b2b      	ldr	r3, [pc, #172]	@ (800247c <main+0x884>)
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	461a      	mov	r2, r3
 80023d4:	4b36      	ldr	r3, [pc, #216]	@ (80024b0 <main+0x8b8>)
 80023d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023da:	f24f 6221 	movw	r2, #63009	@ 0xf621
 80023de:	9202      	str	r2, [sp, #8]
 80023e0:	9301      	str	r3, [sp, #4]
 80023e2:	2318      	movs	r3, #24
 80023e4:	9300      	str	r3, [sp, #0]
 80023e6:	2318      	movs	r3, #24
 80023e8:	2278      	movs	r2, #120	@ 0x78
 80023ea:	2078      	movs	r0, #120	@ 0x78
 80023ec:	f003 ffec 	bl	80063c8 <lcd_show_string>
							show_string_measureType[valueData_type],
							DARK_YELLOW);
					break;
 80023f0:	e000      	b.n	80023f4 <main+0x7fc>
				default:
					break;
 80023f2:	bf00      	nop
				}
				//
				lcd_show_string(230, 320 - delta_y[3], 110, 24, 24,
 80023f4:	88fb      	ldrh	r3, [r7, #6]
 80023f6:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80023fa:	b299      	uxth	r1, r3
 80023fc:	4b2d      	ldr	r3, [pc, #180]	@ (80024b4 <main+0x8bc>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f24f 6221 	movw	r2, #63009	@ 0xf621
 8002404:	9202      	str	r2, [sp, #8]
 8002406:	9301      	str	r3, [sp, #4]
 8002408:	2318      	movs	r3, #24
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	2318      	movs	r3, #24
 800240e:	226e      	movs	r2, #110	@ 0x6e
 8002410:	20e6      	movs	r0, #230	@ 0xe6
 8002412:	f003 ffd9 	bl	80063c8 <lcd_show_string>
						show_string_fs, DARK_YELLOW);
				//
				Sign_stringUpdate = 0;
 8002416:	4b1d      	ldr	r3, [pc, #116]	@ (800248c <main+0x894>)
 8002418:	2200      	movs	r2, #0
 800241a:	701a      	strb	r2, [r3, #0]
			}
		}

		//ADC-DMA
		Sign_readyDisplay = 0;
 800241c:	4b26      	ldr	r3, [pc, #152]	@ (80024b8 <main+0x8c0>)
 800241e:	2200      	movs	r2, #0
 8002420:	701a      	strb	r2, [r3, #0]
		Sign_samplingOver = 0;
 8002422:	4b26      	ldr	r3, [pc, #152]	@ (80024bc <main+0x8c4>)
 8002424:	2200      	movs	r2, #0
 8002426:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_cache, adc_cache_size);
 8002428:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800242c:	4924      	ldr	r1, [pc, #144]	@ (80024c0 <main+0x8c8>)
 800242e:	4825      	ldr	r0, [pc, #148]	@ (80024c4 <main+0x8cc>)
 8002430:	f004 f8f4 	bl	800661c <HAL_ADC_Start_DMA>

		//DAC
		if (Sign_dacToggleWave == 1) {				//
 8002434:	4b24      	ldr	r3, [pc, #144]	@ (80024c8 <main+0x8d0>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b01      	cmp	r3, #1
 800243a:	f47f ac49 	bne.w	8001cd0 <main+0xd8>
			//1ms
//    		//10ms
//    		HAL_Delay(10);
			//DAC
			HAL_DAC_Stop_DMA(&hdac, DAC1_CHANNEL_1);
 800243e:	2100      	movs	r1, #0
 8002440:	4822      	ldr	r0, [pc, #136]	@ (80024cc <main+0x8d4>)
 8002442:	f004 fee3 	bl	800720c <HAL_DAC_Stop_DMA>
			HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1,
 8002446:	4b14      	ldr	r3, [pc, #80]	@ (8002498 <main+0x8a0>)
 8002448:	881b      	ldrh	r3, [r3, #0]
 800244a:	461a      	mov	r2, r3
					(uint32_t*) wave_table[wave_table_i], N_sampling__,
 800244c:	4b20      	ldr	r3, [pc, #128]	@ (80024d0 <main+0x8d8>)
 800244e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
			HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1,
 8002452:	2300      	movs	r3, #0
 8002454:	9300      	str	r3, [sp, #0]
 8002456:	2364      	movs	r3, #100	@ 0x64
 8002458:	2100      	movs	r1, #0
 800245a:	481c      	ldr	r0, [pc, #112]	@ (80024cc <main+0x8d4>)
 800245c:	f004 fe08 	bl	8007070 <HAL_DAC_Start_DMA>
					DAC_ALIGN_12B_R);
			Sign_dacToggleWave = 0;    		//
 8002460:	4b19      	ldr	r3, [pc, #100]	@ (80024c8 <main+0x8d0>)
 8002462:	2200      	movs	r2, #0
 8002464:	701a      	strb	r2, [r3, #0]
			HAL_NVIC_EnableIRQ(KEY_ToggleWaveTable_EXTI_IRQn);    	//
 8002466:	2006      	movs	r0, #6
 8002468:	f004 fdb7 	bl	8006fda <HAL_NVIC_EnableIRQ>
		Sign_readyDisplay = 1;
 800246c:	e430      	b.n	8001cd0 <main+0xd8>
 800246e:	bf00      	nop
 8002470:	200052b0 	.word	0x200052b0
 8002474:	20000fb0 	.word	0x20000fb0
 8002478:	20000794 	.word	0x20000794
 800247c:	2000131a 	.word	0x2000131a
 8002480:	20000f80 	.word	0x20000f80
 8002484:	20000f90 	.word	0x20000f90
 8002488:	20000fa0 	.word	0x20000fa0
 800248c:	20000000 	.word	0x20000000
 8002490:	20001319 	.word	0x20001319
 8002494:	20000f50 	.word	0x20000f50
 8002498:	20001aa4 	.word	0x20001aa4
 800249c:	20000f40 	.word	0x20000f40
 80024a0:	20000f74 	.word	0x20000f74
 80024a4:	20000f30 	.word	0x20000f30
 80024a8:	20001317 	.word	0x20001317
 80024ac:	20000f64 	.word	0x20000f64
 80024b0:	20000f6c 	.word	0x20000f6c
 80024b4:	20000f2c 	.word	0x20000f2c
 80024b8:	20001314 	.word	0x20001314
 80024bc:	20001315 	.word	0x20001315
 80024c0:	20001aa8 	.word	0x20001aa8
 80024c4:	200011a4 	.word	0x200011a4
 80024c8:	20001316 	.word	0x20001316
 80024cc:	2000124c 	.word	0x2000124c
 80024d0:	20000f18 	.word	0x20000f18

080024d4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b094      	sub	sp, #80	@ 0x50
 80024d8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80024da:	f107 0320 	add.w	r3, r7, #32
 80024de:	2230      	movs	r2, #48	@ 0x30
 80024e0:	2100      	movs	r1, #0
 80024e2:	4618      	mov	r0, r3
 80024e4:	f008 fe27 	bl	800b136 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80024e8:	f107 030c 	add.w	r3, r7, #12
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	605a      	str	r2, [r3, #4]
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	60da      	str	r2, [r3, #12]
 80024f6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80024f8:	2300      	movs	r3, #0
 80024fa:	60bb      	str	r3, [r7, #8]
 80024fc:	4b28      	ldr	r3, [pc, #160]	@ (80025a0 <SystemClock_Config+0xcc>)
 80024fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002500:	4a27      	ldr	r2, [pc, #156]	@ (80025a0 <SystemClock_Config+0xcc>)
 8002502:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002506:	6413      	str	r3, [r2, #64]	@ 0x40
 8002508:	4b25      	ldr	r3, [pc, #148]	@ (80025a0 <SystemClock_Config+0xcc>)
 800250a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002510:	60bb      	str	r3, [r7, #8]
 8002512:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002514:	2300      	movs	r3, #0
 8002516:	607b      	str	r3, [r7, #4]
 8002518:	4b22      	ldr	r3, [pc, #136]	@ (80025a4 <SystemClock_Config+0xd0>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a21      	ldr	r2, [pc, #132]	@ (80025a4 <SystemClock_Config+0xd0>)
 800251e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002522:	6013      	str	r3, [r2, #0]
 8002524:	4b1f      	ldr	r3, [pc, #124]	@ (80025a4 <SystemClock_Config+0xd0>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800252c:	607b      	str	r3, [r7, #4]
 800252e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002530:	2302      	movs	r3, #2
 8002532:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002534:	2301      	movs	r3, #1
 8002536:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002538:	2310      	movs	r3, #16
 800253a:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800253c:	2302      	movs	r3, #2
 800253e:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002540:	2300      	movs	r3, #0
 8002542:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002544:	2308      	movs	r3, #8
 8002546:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8002548:	23a8      	movs	r3, #168	@ 0xa8
 800254a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800254c:	2302      	movs	r3, #2
 800254e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002550:	2304      	movs	r3, #4
 8002552:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002554:	f107 0320 	add.w	r3, r7, #32
 8002558:	4618      	mov	r0, r3
 800255a:	f005 fd45 	bl	8007fe8 <HAL_RCC_OscConfig>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <SystemClock_Config+0x94>
		Error_Handler();
 8002564:	f000 f820 	bl	80025a8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002568:	230f      	movs	r3, #15
 800256a:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800256c:	2302      	movs	r3, #2
 800256e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002570:	2300      	movs	r3, #0
 8002572:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002574:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002578:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800257a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800257e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8002580:	f107 030c 	add.w	r3, r7, #12
 8002584:	2105      	movs	r1, #5
 8002586:	4618      	mov	r0, r3
 8002588:	f005 ffa6 	bl	80084d8 <HAL_RCC_ClockConfig>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <SystemClock_Config+0xc2>
		Error_Handler();
 8002592:	f000 f809 	bl	80025a8 <Error_Handler>
	}
}
 8002596:	bf00      	nop
 8002598:	3750      	adds	r7, #80	@ 0x50
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40023800 	.word	0x40023800
 80025a4:	40007000 	.word	0x40007000

080025a8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025ac:	b672      	cpsid	i
}
 80025ae:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80025b0:	bf00      	nop
 80025b2:	e7fd      	b.n	80025b0 <Error_Handler+0x8>

080025b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
    * Initializes the Global MSP.
    */
void HAL_MspInit(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN MspInit 0 */

    /* USER CODE END MspInit 0 */

    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ba:	2300      	movs	r3, #0
 80025bc:	607b      	str	r3, [r7, #4]
 80025be:	4b10      	ldr	r3, [pc, #64]	@ (8002600 <HAL_MspInit+0x4c>)
 80025c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c2:	4a0f      	ldr	r2, [pc, #60]	@ (8002600 <HAL_MspInit+0x4c>)
 80025c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80025ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002600 <HAL_MspInit+0x4c>)
 80025cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025d2:	607b      	str	r3, [r7, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_PWR_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	603b      	str	r3, [r7, #0]
 80025da:	4b09      	ldr	r3, [pc, #36]	@ (8002600 <HAL_MspInit+0x4c>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025de:	4a08      	ldr	r2, [pc, #32]	@ (8002600 <HAL_MspInit+0x4c>)
 80025e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025e6:	4b06      	ldr	r3, [pc, #24]	@ (8002600 <HAL_MspInit+0x4c>)
 80025e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ee:	603b      	str	r3, [r7, #0]
 80025f0:	683b      	ldr	r3, [r7, #0]
    /* System interrupt init*/

    /* USER CODE BEGIN MspInit 1 */

    /* USER CODE END MspInit 1 */
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	40023800 	.word	0x40023800

08002604 <NMI_Handler>:
/******************************************************************************/
/**
    * @brief This function handles Non maskable interrupt.
    */
void NMI_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

    /* USER CODE END NonMaskableInt_IRQn 0 */
    /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1)
 8002608:	bf00      	nop
 800260a:	e7fd      	b.n	8002608 <NMI_Handler+0x4>

0800260c <HardFault_Handler>:

/**
    * @brief This function handles Hard fault interrupt.
    */
void HardFault_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN HardFault_IRQn 0 */

    /* USER CODE END HardFault_IRQn 0 */
    while (1)
 8002610:	bf00      	nop
 8002612:	e7fd      	b.n	8002610 <HardFault_Handler+0x4>

08002614 <MemManage_Handler>:

/**
    * @brief This function handles Memory management fault.
    */
void MemManage_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN MemoryManagement_IRQn 0 */

    /* USER CODE END MemoryManagement_IRQn 0 */
    while (1)
 8002618:	bf00      	nop
 800261a:	e7fd      	b.n	8002618 <MemManage_Handler+0x4>

0800261c <BusFault_Handler>:

/**
    * @brief This function handles Pre-fetch fault, memory access fault.
    */
void BusFault_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN BusFault_IRQn 0 */

    /* USER CODE END BusFault_IRQn 0 */
    while (1)
 8002620:	bf00      	nop
 8002622:	e7fd      	b.n	8002620 <BusFault_Handler+0x4>

08002624 <UsageFault_Handler>:

/**
    * @brief This function handles Undefined instruction or illegal state.
    */
void UsageFault_Handler(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN UsageFault_IRQn 0 */

    /* USER CODE END UsageFault_IRQn 0 */
    while (1)
 8002628:	bf00      	nop
 800262a:	e7fd      	b.n	8002628 <UsageFault_Handler+0x4>

0800262c <SVC_Handler>:

/**
    * @brief This function handles System service call via SWI instruction.
    */
void SVC_Handler(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0

    /* USER CODE END SVCall_IRQn 0 */
    /* USER CODE BEGIN SVCall_IRQn 1 */

    /* USER CODE END SVCall_IRQn 1 */
}
 8002630:	bf00      	nop
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr

0800263a <DebugMon_Handler>:

/**
    * @brief This function handles Debug monitor.
    */
void DebugMon_Handler(void)
{
 800263a:	b480      	push	{r7}
 800263c:	af00      	add	r7, sp, #0

    /* USER CODE END DebugMonitor_IRQn 0 */
    /* USER CODE BEGIN DebugMonitor_IRQn 1 */

    /* USER CODE END DebugMonitor_IRQn 1 */
}
 800263e:	bf00      	nop
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <PendSV_Handler>:

/**
    * @brief This function handles Pendable request for system service.
    */
void PendSV_Handler(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0

    /* USER CODE END PendSV_IRQn 0 */
    /* USER CODE BEGIN PendSV_IRQn 1 */

    /* USER CODE END PendSV_IRQn 1 */
}
 800264c:	bf00      	nop
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr

08002656 <SysTick_Handler>:

/**
    * @brief This function handles System tick timer.
    */
void SysTick_Handler(void)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN SysTick_IRQn 0 */

    /* USER CODE END SysTick_IRQn 0 */
    HAL_IncTick();
 800265a:	f003 ff57 	bl	800650c <HAL_IncTick>
    /* USER CODE BEGIN SysTick_IRQn 1 */

    /* USER CODE END SysTick_IRQn 1 */
}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}

08002662 <EXTI0_IRQHandler>:

/**
    * @brief This function handles EXTI line0 interrupt.
    */
void EXTI0_IRQHandler(void)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN EXTI0_IRQn 0 */

    /* USER CODE END EXTI0_IRQn 0 */
    HAL_GPIO_EXTI_IRQHandler(KEY_ToggleWaveTable_Pin);
 8002666:	2001      	movs	r0, #1
 8002668:	f005 fca6 	bl	8007fb8 <HAL_GPIO_EXTI_IRQHandler>
    /* USER CODE BEGIN EXTI0_IRQn 1 */

    /* USER CODE END EXTI0_IRQn 1 */
}
 800266c:	bf00      	nop
 800266e:	bd80      	pop	{r7, pc}

08002670 <EXTI2_IRQHandler>:

/**
    * @brief This function handles EXTI line2 interrupt.
    */
void EXTI2_IRQHandler(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN EXTI2_IRQn 0 */

    /* USER CODE END EXTI2_IRQn 0 */
    HAL_GPIO_EXTI_IRQHandler(KEY2_toggleRoom_Pin);
 8002674:	2004      	movs	r0, #4
 8002676:	f005 fc9f 	bl	8007fb8 <HAL_GPIO_EXTI_IRQHandler>
    /* USER CODE BEGIN EXTI2_IRQn 1 */

    /* USER CODE END EXTI2_IRQn 1 */
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}

0800267e <EXTI3_IRQHandler>:

/**
    * @brief This function handles EXTI line3 interrupt.
    */
void EXTI3_IRQHandler(void)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN EXTI3_IRQn 0 */

    /* USER CODE END EXTI3_IRQn 0 */
    HAL_GPIO_EXTI_IRQHandler(KEY1_ToggleSelect_Pin);
 8002682:	2008      	movs	r0, #8
 8002684:	f005 fc98 	bl	8007fb8 <HAL_GPIO_EXTI_IRQHandler>
    /* USER CODE BEGIN EXTI3_IRQn 1 */

    /* USER CODE END EXTI3_IRQn 1 */
}
 8002688:	bf00      	nop
 800268a:	bd80      	pop	{r7, pc}

0800268c <EXTI4_IRQHandler>:

/**
    * @brief This function handles EXTI line4 interrupt.
    */
void EXTI4_IRQHandler(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN EXTI4_IRQn 0 */

    /* USER CODE END EXTI4_IRQn 0 */
    HAL_GPIO_EXTI_IRQHandler(KEY0_stopDrawUpdate_Pin);
 8002690:	2010      	movs	r0, #16
 8002692:	f005 fc91 	bl	8007fb8 <HAL_GPIO_EXTI_IRQHandler>
    /* USER CODE BEGIN EXTI4_IRQn 1 */

    /* USER CODE END EXTI4_IRQn 1 */
}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
	...

0800269c <DMA1_Stream5_IRQHandler>:

/**
    * @brief This function handles DMA1 stream5 global interrupt.
    */
void DMA1_Stream5_IRQHandler(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

    /* USER CODE END DMA1_Stream5_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_dac1);
 80026a0:	4802      	ldr	r0, [pc, #8]	@ (80026ac <DMA1_Stream5_IRQHandler+0x10>)
 80026a2:	f005 f869 	bl	8007778 <HAL_DMA_IRQHandler>
    /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

    /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20001260 	.word	0x20001260

080026b0 <DMA2_Stream0_IRQHandler>:

/**
    * @brief This function handles DMA2 stream0 global interrupt.
    */
void DMA2_Stream0_IRQHandler(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

    /* USER CODE END DMA2_Stream0_IRQn 0 */
    HAL_DMA_IRQHandler(&hdma_adc1);
 80026b4:	4802      	ldr	r0, [pc, #8]	@ (80026c0 <DMA2_Stream0_IRQHandler+0x10>)
 80026b6:	f005 f85f 	bl	8007778 <HAL_DMA_IRQHandler>
    /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

    /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80026ba:	bf00      	nop
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	200011ec 	.word	0x200011ec

080026c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  return 1;
 80026c8:	2301      	movs	r3, #1
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <_kill>:

int _kill(int pid, int sig)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80026de:	f008 fd7d 	bl	800b1dc <__errno>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2216      	movs	r2, #22
 80026e6:	601a      	str	r2, [r3, #0]
  return -1;
 80026e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <_exit>:

void _exit (int status)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f7ff ffe7 	bl	80026d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002706:	bf00      	nop
 8002708:	e7fd      	b.n	8002706 <_exit+0x12>

0800270a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b086      	sub	sp, #24
 800270e:	af00      	add	r7, sp, #0
 8002710:	60f8      	str	r0, [r7, #12]
 8002712:	60b9      	str	r1, [r7, #8]
 8002714:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	e00a      	b.n	8002732 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800271c:	f3af 8000 	nop.w
 8002720:	4601      	mov	r1, r0
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	1c5a      	adds	r2, r3, #1
 8002726:	60ba      	str	r2, [r7, #8]
 8002728:	b2ca      	uxtb	r2, r1
 800272a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	3301      	adds	r3, #1
 8002730:	617b      	str	r3, [r7, #20]
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	429a      	cmp	r2, r3
 8002738:	dbf0      	blt.n	800271c <_read+0x12>
  }

  return len;
 800273a:	687b      	ldr	r3, [r7, #4]
}
 800273c:	4618      	mov	r0, r3
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af00      	add	r7, sp, #0
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002750:	2300      	movs	r3, #0
 8002752:	617b      	str	r3, [r7, #20]
 8002754:	e009      	b.n	800276a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	1c5a      	adds	r2, r3, #1
 800275a:	60ba      	str	r2, [r7, #8]
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	3301      	adds	r3, #1
 8002768:	617b      	str	r3, [r7, #20]
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	429a      	cmp	r2, r3
 8002770:	dbf1      	blt.n	8002756 <_write+0x12>
  }
  return len;
 8002772:	687b      	ldr	r3, [r7, #4]
}
 8002774:	4618      	mov	r0, r3
 8002776:	3718      	adds	r7, #24
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <_close>:

int _close(int file)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002784:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002788:	4618      	mov	r0, r3
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027a4:	605a      	str	r2, [r3, #4]
  return 0;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <_isatty>:

int _isatty(int file)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80027bc:	2301      	movs	r3, #1
}
 80027be:	4618      	mov	r0, r3
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr

080027ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027ca:	b480      	push	{r7}
 80027cc:	b085      	sub	sp, #20
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	60f8      	str	r0, [r7, #12]
 80027d2:	60b9      	str	r1, [r7, #8]
 80027d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80027d6:	2300      	movs	r3, #0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3714      	adds	r7, #20
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027ec:	4a14      	ldr	r2, [pc, #80]	@ (8002840 <_sbrk+0x5c>)
 80027ee:	4b15      	ldr	r3, [pc, #84]	@ (8002844 <_sbrk+0x60>)
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027f8:	4b13      	ldr	r3, [pc, #76]	@ (8002848 <_sbrk+0x64>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d102      	bne.n	8002806 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002800:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <_sbrk+0x64>)
 8002802:	4a12      	ldr	r2, [pc, #72]	@ (800284c <_sbrk+0x68>)
 8002804:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002806:	4b10      	ldr	r3, [pc, #64]	@ (8002848 <_sbrk+0x64>)
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4413      	add	r3, r2
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	429a      	cmp	r2, r3
 8002812:	d207      	bcs.n	8002824 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002814:	f008 fce2 	bl	800b1dc <__errno>
 8002818:	4603      	mov	r3, r0
 800281a:	220c      	movs	r2, #12
 800281c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800281e:	f04f 33ff 	mov.w	r3, #4294967295
 8002822:	e009      	b.n	8002838 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002824:	4b08      	ldr	r3, [pc, #32]	@ (8002848 <_sbrk+0x64>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800282a:	4b07      	ldr	r3, [pc, #28]	@ (8002848 <_sbrk+0x64>)
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4413      	add	r3, r2
 8002832:	4a05      	ldr	r2, [pc, #20]	@ (8002848 <_sbrk+0x64>)
 8002834:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002836:	68fb      	ldr	r3, [r7, #12]
}
 8002838:	4618      	mov	r0, r3
 800283a:	3718      	adds	r7, #24
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	20020000 	.word	0x20020000
 8002844:	00000400 	.word	0x00000400
 8002848:	200052b4 	.word	0x200052b4
 800284c:	20005500 	.word	0x20005500

08002850 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002854:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <SystemInit+0x20>)
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800285a:	4a05      	ldr	r2, [pc, #20]	@ (8002870 <SystemInit+0x20>)
 800285c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002860:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	e000ed00 	.word	0xe000ed00

08002874 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b086      	sub	sp, #24
 8002878:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800287a:	f107 0308 	add.w	r3, r7, #8
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	605a      	str	r2, [r3, #4]
 8002884:	609a      	str	r2, [r3, #8]
 8002886:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002888:	463b      	mov	r3, r7
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]
 800288e:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM2_Init 1 */

    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 8002890:	4b1d      	ldr	r3, [pc, #116]	@ (8002908 <MX_TIM2_Init+0x94>)
 8002892:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002896:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 0;
 8002898:	4b1b      	ldr	r3, [pc, #108]	@ (8002908 <MX_TIM2_Init+0x94>)
 800289a:	2200      	movs	r2, #0
 800289c:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800289e:	4b1a      	ldr	r3, [pc, #104]	@ (8002908 <MX_TIM2_Init+0x94>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 840-1;
 80028a4:	4b18      	ldr	r3, [pc, #96]	@ (8002908 <MX_TIM2_Init+0x94>)
 80028a6:	f240 3247 	movw	r2, #839	@ 0x347
 80028aa:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028ac:	4b16      	ldr	r3, [pc, #88]	@ (8002908 <MX_TIM2_Init+0x94>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028b2:	4b15      	ldr	r3, [pc, #84]	@ (8002908 <MX_TIM2_Init+0x94>)
 80028b4:	2280      	movs	r2, #128	@ 0x80
 80028b6:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80028b8:	4813      	ldr	r0, [pc, #76]	@ (8002908 <MX_TIM2_Init+0x94>)
 80028ba:	f006 f801 	bl	80088c0 <HAL_TIM_Base_Init>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <MX_TIM2_Init+0x54>
    {
        Error_Handler();
 80028c4:	f7ff fe70 	bl	80025a8 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028cc:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80028ce:	f107 0308 	add.w	r3, r7, #8
 80028d2:	4619      	mov	r1, r3
 80028d4:	480c      	ldr	r0, [pc, #48]	@ (8002908 <MX_TIM2_Init+0x94>)
 80028d6:	f006 f8ab 	bl	8008a30 <HAL_TIM_ConfigClockSource>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <MX_TIM2_Init+0x70>
    {
        Error_Handler();
 80028e0:	f7ff fe62 	bl	80025a8 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80028e4:	2320      	movs	r3, #32
 80028e6:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028e8:	2300      	movs	r3, #0
 80028ea:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028ec:	463b      	mov	r3, r7
 80028ee:	4619      	mov	r1, r3
 80028f0:	4805      	ldr	r0, [pc, #20]	@ (8002908 <MX_TIM2_Init+0x94>)
 80028f2:	f006 fa9f 	bl	8008e34 <HAL_TIMEx_MasterConfigSynchronization>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <MX_TIM2_Init+0x8c>
    {
        Error_Handler();
 80028fc:	f7ff fe54 	bl	80025a8 <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */

}
 8002900:	bf00      	nop
 8002902:	3718      	adds	r7, #24
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	200052b8 	.word	0x200052b8

0800290c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM3_Init 0 */

    /* USER CODE END TIM3_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002912:	f107 0308 	add.w	r3, r7, #8
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	605a      	str	r2, [r3, #4]
 800291c:	609a      	str	r2, [r3, #8]
 800291e:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002920:	463b      	mov	r3, r7
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
 8002926:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM3_Init 1 */

    /* USER CODE END TIM3_Init 1 */
    htim3.Instance = TIM3;
 8002928:	4b1d      	ldr	r3, [pc, #116]	@ (80029a0 <MX_TIM3_Init+0x94>)
 800292a:	4a1e      	ldr	r2, [pc, #120]	@ (80029a4 <MX_TIM3_Init+0x98>)
 800292c:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 0;
 800292e:	4b1c      	ldr	r3, [pc, #112]	@ (80029a0 <MX_TIM3_Init+0x94>)
 8002930:	2200      	movs	r2, #0
 8002932:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002934:	4b1a      	ldr	r3, [pc, #104]	@ (80029a0 <MX_TIM3_Init+0x94>)
 8002936:	2200      	movs	r2, #0
 8002938:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 2100-1;
 800293a:	4b19      	ldr	r3, [pc, #100]	@ (80029a0 <MX_TIM3_Init+0x94>)
 800293c:	f640 0233 	movw	r2, #2099	@ 0x833
 8002940:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002942:	4b17      	ldr	r3, [pc, #92]	@ (80029a0 <MX_TIM3_Init+0x94>)
 8002944:	2200      	movs	r2, #0
 8002946:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002948:	4b15      	ldr	r3, [pc, #84]	@ (80029a0 <MX_TIM3_Init+0x94>)
 800294a:	2280      	movs	r2, #128	@ 0x80
 800294c:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800294e:	4814      	ldr	r0, [pc, #80]	@ (80029a0 <MX_TIM3_Init+0x94>)
 8002950:	f005 ffb6 	bl	80088c0 <HAL_TIM_Base_Init>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_TIM3_Init+0x52>
    {
        Error_Handler();
 800295a:	f7ff fe25 	bl	80025a8 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800295e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002962:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002964:	f107 0308 	add.w	r3, r7, #8
 8002968:	4619      	mov	r1, r3
 800296a:	480d      	ldr	r0, [pc, #52]	@ (80029a0 <MX_TIM3_Init+0x94>)
 800296c:	f006 f860 	bl	8008a30 <HAL_TIM_ConfigClockSource>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_TIM3_Init+0x6e>
    {
        Error_Handler();
 8002976:	f7ff fe17 	bl	80025a8 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800297a:	2320      	movs	r3, #32
 800297c:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800297e:	2300      	movs	r3, #0
 8002980:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002982:	463b      	mov	r3, r7
 8002984:	4619      	mov	r1, r3
 8002986:	4806      	ldr	r0, [pc, #24]	@ (80029a0 <MX_TIM3_Init+0x94>)
 8002988:	f006 fa54 	bl	8008e34 <HAL_TIMEx_MasterConfigSynchronization>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <MX_TIM3_Init+0x8a>
    {
        Error_Handler();
 8002992:	f7ff fe09 	bl	80025a8 <Error_Handler>
    }
    /* USER CODE BEGIN TIM3_Init 2 */

    /* USER CODE END TIM3_Init 2 */

}
 8002996:	bf00      	nop
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20005300 	.word	0x20005300
 80029a4:	40000400 	.word	0x40000400

080029a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]

    if(tim_baseHandle->Instance==TIM2)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029b8:	d10e      	bne.n	80029d8 <HAL_TIM_Base_MspInit+0x30>
    {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
        /* TIM2 clock enable */
        __HAL_RCC_TIM2_CLK_ENABLE();
 80029ba:	2300      	movs	r3, #0
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	4b13      	ldr	r3, [pc, #76]	@ (8002a0c <HAL_TIM_Base_MspInit+0x64>)
 80029c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c2:	4a12      	ldr	r2, [pc, #72]	@ (8002a0c <HAL_TIM_Base_MspInit+0x64>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80029ca:	4b10      	ldr	r3, [pc, #64]	@ (8002a0c <HAL_TIM_Base_MspInit+0x64>)
 80029cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	68fb      	ldr	r3, [r7, #12]
        __HAL_RCC_TIM3_CLK_ENABLE();
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
    }
}
 80029d6:	e012      	b.n	80029fe <HAL_TIM_Base_MspInit+0x56>
    else if(tim_baseHandle->Instance==TIM3)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a0c      	ldr	r2, [pc, #48]	@ (8002a10 <HAL_TIM_Base_MspInit+0x68>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d10d      	bne.n	80029fe <HAL_TIM_Base_MspInit+0x56>
        __HAL_RCC_TIM3_CLK_ENABLE();
 80029e2:	2300      	movs	r3, #0
 80029e4:	60bb      	str	r3, [r7, #8]
 80029e6:	4b09      	ldr	r3, [pc, #36]	@ (8002a0c <HAL_TIM_Base_MspInit+0x64>)
 80029e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ea:	4a08      	ldr	r2, [pc, #32]	@ (8002a0c <HAL_TIM_Base_MspInit+0x64>)
 80029ec:	f043 0302 	orr.w	r3, r3, #2
 80029f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80029f2:	4b06      	ldr	r3, [pc, #24]	@ (8002a0c <HAL_TIM_Base_MspInit+0x64>)
 80029f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	60bb      	str	r3, [r7, #8]
 80029fc:	68bb      	ldr	r3, [r7, #8]
}
 80029fe:	bf00      	nop
 8002a00:	3714      	adds	r7, #20
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	40023800 	.word	0x40023800
 8002a10:	40000400 	.word	0x40000400

08002a14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a4c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a18:	480d      	ldr	r0, [pc, #52]	@ (8002a50 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a1a:	490e      	ldr	r1, [pc, #56]	@ (8002a54 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a1c:	4a0e      	ldr	r2, [pc, #56]	@ (8002a58 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a20:	e002      	b.n	8002a28 <LoopCopyDataInit>

08002a22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a26:	3304      	adds	r3, #4

08002a28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a2c:	d3f9      	bcc.n	8002a22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a2e:	4a0b      	ldr	r2, [pc, #44]	@ (8002a5c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a30:	4c0b      	ldr	r4, [pc, #44]	@ (8002a60 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a34:	e001      	b.n	8002a3a <LoopFillZerobss>

08002a36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a38:	3204      	adds	r2, #4

08002a3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a3c:	d3fb      	bcc.n	8002a36 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a3e:	f7ff ff07 	bl	8002850 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a42:	f008 fbd1 	bl	800b1e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a46:	f7ff f8d7 	bl	8001bf8 <main>
  bx  lr    
 8002a4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a54:	20001188 	.word	0x20001188
  ldr r2, =_sidata
 8002a58:	08014f24 	.word	0x08014f24
  ldr r2, =_sbss
 8002a5c:	20001188 	.word	0x20001188
  ldr r4, =_ebss
 8002a60:	200054fc 	.word	0x200054fc

08002a64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a64:	e7fe      	b.n	8002a64 <ADC_IRQHandler>

08002a66 <lcd_ex_st7789_reginit>:
 * @brief       ST7789 
 * @param       
 * @retval      
 */
void lcd_ex_st7789_reginit(void)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 8002a6a:	2011      	movs	r0, #17
 8002a6c:	f002 fc38 	bl	80052e0 <lcd_wr_regno>

    delay_ms(120);
 8002a70:	2078      	movs	r0, #120	@ 0x78
 8002a72:	f006 fb71 	bl	8009158 <delay_ms>

    lcd_wr_regno(0x36);
 8002a76:	2036      	movs	r0, #54	@ 0x36
 8002a78:	f002 fc32 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002a7c:	2000      	movs	r0, #0
 8002a7e:	f002 fc1b 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8002a82:	203a      	movs	r0, #58	@ 0x3a
 8002a84:	f002 fc2c 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8002a88:	2005      	movs	r0, #5
 8002a8a:	f002 fc15 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8002a8e:	20b2      	movs	r0, #178	@ 0xb2
 8002a90:	f002 fc26 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8002a94:	200c      	movs	r0, #12
 8002a96:	f002 fc0f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8002a9a:	200c      	movs	r0, #12
 8002a9c:	f002 fc0c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002aa0:	2000      	movs	r0, #0
 8002aa2:	f002 fc09 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8002aa6:	2033      	movs	r0, #51	@ 0x33
 8002aa8:	f002 fc06 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8002aac:	2033      	movs	r0, #51	@ 0x33
 8002aae:	f002 fc03 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8002ab2:	20b7      	movs	r0, #183	@ 0xb7
 8002ab4:	f002 fc14 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x35);
 8002ab8:	2035      	movs	r0, #53	@ 0x35
 8002aba:	f002 fbfd 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xBB); /* vcom */
 8002abe:	20bb      	movs	r0, #187	@ 0xbb
 8002ac0:	f002 fc0e 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x32);  /* 30 */
 8002ac4:	2032      	movs	r0, #50	@ 0x32
 8002ac6:	f002 fbf7 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 8002aca:	20c0      	movs	r0, #192	@ 0xc0
 8002acc:	f002 fc08 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8002ad0:	200c      	movs	r0, #12
 8002ad2:	f002 fbf1 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8002ad6:	20c2      	movs	r0, #194	@ 0xc2
 8002ad8:	f002 fc02 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8002adc:	2001      	movs	r0, #1
 8002ade:	f002 fbeb 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC3); /* vrh */
 8002ae2:	20c3      	movs	r0, #195	@ 0xc3
 8002ae4:	f002 fbfc 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x10);  /* 17 0D */
 8002ae8:	2010      	movs	r0, #16
 8002aea:	f002 fbe5 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC4); /* vdv */
 8002aee:	20c4      	movs	r0, #196	@ 0xc4
 8002af0:	f002 fbf6 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 20 */
 8002af4:	2020      	movs	r0, #32
 8002af6:	f002 fbdf 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8002afa:	20c6      	movs	r0, #198	@ 0xc6
 8002afc:	f002 fbf0 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x0f);
 8002b00:	200f      	movs	r0, #15
 8002b02:	f002 fbd9 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xD0);
 8002b06:	20d0      	movs	r0, #208	@ 0xd0
 8002b08:	f002 fbea 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xA4);
 8002b0c:	20a4      	movs	r0, #164	@ 0xa4
 8002b0e:	f002 fbd3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA1);
 8002b12:	20a1      	movs	r0, #161	@ 0xa1
 8002b14:	f002 fbd0 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Set Gamma  */
 8002b18:	20e0      	movs	r0, #224	@ 0xe0
 8002b1a:	f002 fbe1 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 8002b1e:	20d0      	movs	r0, #208	@ 0xd0
 8002b20:	f002 fbca 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002b24:	2000      	movs	r0, #0
 8002b26:	f002 fbc7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002b2a:	2002      	movs	r0, #2
 8002b2c:	f002 fbc4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x07);
 8002b30:	2007      	movs	r0, #7
 8002b32:	f002 fbc1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0a);
 8002b36:	200a      	movs	r0, #10
 8002b38:	f002 fbbe 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x28);
 8002b3c:	2028      	movs	r0, #40	@ 0x28
 8002b3e:	f002 fbbb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x32);
 8002b42:	2032      	movs	r0, #50	@ 0x32
 8002b44:	f002 fbb8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8002b48:	2044      	movs	r0, #68	@ 0x44
 8002b4a:	f002 fbb5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x42);
 8002b4e:	2042      	movs	r0, #66	@ 0x42
 8002b50:	f002 fbb2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x06);
 8002b54:	2006      	movs	r0, #6
 8002b56:	f002 fbaf 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0e);
 8002b5a:	200e      	movs	r0, #14
 8002b5c:	f002 fbac 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x12);
 8002b60:	2012      	movs	r0, #18
 8002b62:	f002 fba9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x14);
 8002b66:	2014      	movs	r0, #20
 8002b68:	f002 fba6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x17);
 8002b6c:	2017      	movs	r0, #23
 8002b6e:	f002 fba3 	bl	80052b8 <lcd_wr_data>


    lcd_wr_regno(0xE1);  /* Set Gamma */
 8002b72:	20e1      	movs	r0, #225	@ 0xe1
 8002b74:	f002 fbb4 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 8002b78:	20d0      	movs	r0, #208	@ 0xd0
 8002b7a:	f002 fb9d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002b7e:	2000      	movs	r0, #0
 8002b80:	f002 fb9a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002b84:	2002      	movs	r0, #2
 8002b86:	f002 fb97 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x07);
 8002b8a:	2007      	movs	r0, #7
 8002b8c:	f002 fb94 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0a);
 8002b90:	200a      	movs	r0, #10
 8002b92:	f002 fb91 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x28);
 8002b96:	2028      	movs	r0, #40	@ 0x28
 8002b98:	f002 fb8e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x31);
 8002b9c:	2031      	movs	r0, #49	@ 0x31
 8002b9e:	f002 fb8b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x54);
 8002ba2:	2054      	movs	r0, #84	@ 0x54
 8002ba4:	f002 fb88 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x47);
 8002ba8:	2047      	movs	r0, #71	@ 0x47
 8002baa:	f002 fb85 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0e);
 8002bae:	200e      	movs	r0, #14
 8002bb0:	f002 fb82 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x1c);
 8002bb4:	201c      	movs	r0, #28
 8002bb6:	f002 fb7f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x17);
 8002bba:	2017      	movs	r0, #23
 8002bbc:	f002 fb7c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x1b);
 8002bc0:	201b      	movs	r0, #27
 8002bc2:	f002 fb79 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x1e);
 8002bc6:	201e      	movs	r0, #30
 8002bc8:	f002 fb76 	bl	80052b8 <lcd_wr_data>


    lcd_wr_regno(0x2A);
 8002bcc:	202a      	movs	r0, #42	@ 0x2a
 8002bce:	f002 fb87 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	f002 fb70 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002bd8:	2000      	movs	r0, #0
 8002bda:	f002 fb6d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002bde:	2000      	movs	r0, #0
 8002be0:	f002 fb6a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xef);
 8002be4:	20ef      	movs	r0, #239	@ 0xef
 8002be6:	f002 fb67 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x2B);
 8002bea:	202b      	movs	r0, #43	@ 0x2b
 8002bec:	f002 fb78 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002bf0:	2000      	movs	r0, #0
 8002bf2:	f002 fb61 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002bf6:	2000      	movs	r0, #0
 8002bf8:	f002 fb5e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8002bfc:	2001      	movs	r0, #1
 8002bfe:	f002 fb5b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3f);
 8002c02:	203f      	movs	r0, #63	@ 0x3f
 8002c04:	f002 fb58 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x29); /* display on */
 8002c08:	2029      	movs	r0, #41	@ 0x29
 8002c0a:	f002 fb69 	bl	80052e0 <lcd_wr_regno>
}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <lcd_ex_ili9341_reginit>:
 * @brief       ILI9341
 * @param       
 * @retval      
 */
void lcd_ex_ili9341_reginit(void)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xCF);
 8002c16:	20cf      	movs	r0, #207	@ 0xcf
 8002c18:	f002 fb62 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002c1c:	2000      	movs	r0, #0
 8002c1e:	f002 fb4b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xC1);
 8002c22:	20c1      	movs	r0, #193	@ 0xc1
 8002c24:	f002 fb48 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x30);
 8002c28:	2030      	movs	r0, #48	@ 0x30
 8002c2a:	f002 fb45 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xED);
 8002c2e:	20ed      	movs	r0, #237	@ 0xed
 8002c30:	f002 fb56 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x64);
 8002c34:	2064      	movs	r0, #100	@ 0x64
 8002c36:	f002 fb3f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x03);
 8002c3a:	2003      	movs	r0, #3
 8002c3c:	f002 fb3c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x12);
 8002c40:	2012      	movs	r0, #18
 8002c42:	f002 fb39 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x81);
 8002c46:	2081      	movs	r0, #129	@ 0x81
 8002c48:	f002 fb36 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xE8);
 8002c4c:	20e8      	movs	r0, #232	@ 0xe8
 8002c4e:	f002 fb47 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x85);
 8002c52:	2085      	movs	r0, #133	@ 0x85
 8002c54:	f002 fb30 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8002c58:	2010      	movs	r0, #16
 8002c5a:	f002 fb2d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8002c5e:	207a      	movs	r0, #122	@ 0x7a
 8002c60:	f002 fb2a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xCB);
 8002c64:	20cb      	movs	r0, #203	@ 0xcb
 8002c66:	f002 fb3b 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x39);
 8002c6a:	2039      	movs	r0, #57	@ 0x39
 8002c6c:	f002 fb24 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8002c70:	202c      	movs	r0, #44	@ 0x2c
 8002c72:	f002 fb21 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002c76:	2000      	movs	r0, #0
 8002c78:	f002 fb1e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x34);
 8002c7c:	2034      	movs	r0, #52	@ 0x34
 8002c7e:	f002 fb1b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002c82:	2002      	movs	r0, #2
 8002c84:	f002 fb18 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xF7);
 8002c88:	20f7      	movs	r0, #247	@ 0xf7
 8002c8a:	f002 fb29 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8002c8e:	2020      	movs	r0, #32
 8002c90:	f002 fb12 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xEA);
 8002c94:	20ea      	movs	r0, #234	@ 0xea
 8002c96:	f002 fb23 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002c9a:	2000      	movs	r0, #0
 8002c9c:	f002 fb0c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002ca0:	2000      	movs	r0, #0
 8002ca2:	f002 fb09 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xC0); /* Power control */
 8002ca6:	20c0      	movs	r0, #192	@ 0xc0
 8002ca8:	f002 fb1a 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x1B);  /* VRH[5:0] */
 8002cac:	201b      	movs	r0, #27
 8002cae:	f002 fb03 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xC1); /* Power control */
 8002cb2:	20c1      	movs	r0, #193	@ 0xc1
 8002cb4:	f002 fb14 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x01);  /* SAP[2:0];BT[3:0] */
 8002cb8:	2001      	movs	r0, #1
 8002cba:	f002 fafd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xC5); /* VCM control */
 8002cbe:	20c5      	movs	r0, #197	@ 0xc5
 8002cc0:	f002 fb0e 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x30);  /* 3F */
 8002cc4:	2030      	movs	r0, #48	@ 0x30
 8002cc6:	f002 faf7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x30);  /* 3C */
 8002cca:	2030      	movs	r0, #48	@ 0x30
 8002ccc:	f002 faf4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xC7); /* VCM control2 */
 8002cd0:	20c7      	movs	r0, #199	@ 0xc7
 8002cd2:	f002 fb05 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xB7);
 8002cd6:	20b7      	movs	r0, #183	@ 0xb7
 8002cd8:	f002 faee 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0x36); /* Memory Access Control */
 8002cdc:	2036      	movs	r0, #54	@ 0x36
 8002cde:	f002 faff 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x48);
 8002ce2:	2048      	movs	r0, #72	@ 0x48
 8002ce4:	f002 fae8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0x3A);
 8002ce8:	203a      	movs	r0, #58	@ 0x3a
 8002cea:	f002 faf9 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x55);
 8002cee:	2055      	movs	r0, #85	@ 0x55
 8002cf0:	f002 fae2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xB1);
 8002cf4:	20b1      	movs	r0, #177	@ 0xb1
 8002cf6:	f002 faf3 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002cfa:	2000      	movs	r0, #0
 8002cfc:	f002 fadc 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x1A);
 8002d00:	201a      	movs	r0, #26
 8002d02:	f002 fad9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xB6); /* Display Function Control */
 8002d06:	20b6      	movs	r0, #182	@ 0xb6
 8002d08:	f002 faea 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8002d0c:	200a      	movs	r0, #10
 8002d0e:	f002 fad3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8002d12:	20a2      	movs	r0, #162	@ 0xa2
 8002d14:	f002 fad0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xF2); /* 3Gamma Function Disable */
 8002d18:	20f2      	movs	r0, #242	@ 0xf2
 8002d1a:	f002 fae1 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002d1e:	2000      	movs	r0, #0
 8002d20:	f002 faca 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0x26); /* Gamma curve selected */
 8002d24:	2026      	movs	r0, #38	@ 0x26
 8002d26:	f002 fadb 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8002d2a:	2001      	movs	r0, #1
 8002d2c:	f002 fac4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xE0); /* Set Gamma */
 8002d30:	20e0      	movs	r0, #224	@ 0xe0
 8002d32:	f002 fad5 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 8002d36:	200f      	movs	r0, #15
 8002d38:	f002 fabe 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8002d3c:	202a      	movs	r0, #42	@ 0x2a
 8002d3e:	f002 fabb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x28);
 8002d42:	2028      	movs	r0, #40	@ 0x28
 8002d44:	f002 fab8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x08);
 8002d48:	2008      	movs	r0, #8
 8002d4a:	f002 fab5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0E);
 8002d4e:	200e      	movs	r0, #14
 8002d50:	f002 fab2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x08);
 8002d54:	2008      	movs	r0, #8
 8002d56:	f002 faaf 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x54);
 8002d5a:	2054      	movs	r0, #84	@ 0x54
 8002d5c:	f002 faac 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA9);
 8002d60:	20a9      	movs	r0, #169	@ 0xa9
 8002d62:	f002 faa9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x43);
 8002d66:	2043      	movs	r0, #67	@ 0x43
 8002d68:	f002 faa6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0A);
 8002d6c:	200a      	movs	r0, #10
 8002d6e:	f002 faa3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8002d72:	200f      	movs	r0, #15
 8002d74:	f002 faa0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002d78:	2000      	movs	r0, #0
 8002d7a:	f002 fa9d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002d7e:	2000      	movs	r0, #0
 8002d80:	f002 fa9a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002d84:	2000      	movs	r0, #0
 8002d86:	f002 fa97 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002d8a:	2000      	movs	r0, #0
 8002d8c:	f002 fa94 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xE1); /* Set Gamma */
 8002d90:	20e1      	movs	r0, #225	@ 0xe1
 8002d92:	f002 faa5 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002d96:	2000      	movs	r0, #0
 8002d98:	f002 fa8e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x15);
 8002d9c:	2015      	movs	r0, #21
 8002d9e:	f002 fa8b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x17);
 8002da2:	2017      	movs	r0, #23
 8002da4:	f002 fa88 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x07);
 8002da8:	2007      	movs	r0, #7
 8002daa:	f002 fa85 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x11);
 8002dae:	2011      	movs	r0, #17
 8002db0:	f002 fa82 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x06);
 8002db4:	2006      	movs	r0, #6
 8002db6:	f002 fa7f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x2B);
 8002dba:	202b      	movs	r0, #43	@ 0x2b
 8002dbc:	f002 fa7c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x56);
 8002dc0:	2056      	movs	r0, #86	@ 0x56
 8002dc2:	f002 fa79 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8002dc6:	203c      	movs	r0, #60	@ 0x3c
 8002dc8:	f002 fa76 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x05);
 8002dcc:	2005      	movs	r0, #5
 8002dce:	f002 fa73 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8002dd2:	2010      	movs	r0, #16
 8002dd4:	f002 fa70 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8002dd8:	200f      	movs	r0, #15
 8002dda:	f002 fa6d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3F);
 8002dde:	203f      	movs	r0, #63	@ 0x3f
 8002de0:	f002 fa6a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3F);
 8002de4:	203f      	movs	r0, #63	@ 0x3f
 8002de6:	f002 fa67 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8002dea:	200f      	movs	r0, #15
 8002dec:	f002 fa64 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0x2B);
 8002df0:	202b      	movs	r0, #43	@ 0x2b
 8002df2:	f002 fa75 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002df6:	2000      	movs	r0, #0
 8002df8:	f002 fa5e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002dfc:	2000      	movs	r0, #0
 8002dfe:	f002 fa5b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8002e02:	2001      	movs	r0, #1
 8002e04:	f002 fa58 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3f);
 8002e08:	203f      	movs	r0, #63	@ 0x3f
 8002e0a:	f002 fa55 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0x2A);
 8002e0e:	202a      	movs	r0, #42	@ 0x2a
 8002e10:	f002 fa66 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002e14:	2000      	movs	r0, #0
 8002e16:	f002 fa4f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002e1a:	2000      	movs	r0, #0
 8002e1c:	f002 fa4c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002e20:	2000      	movs	r0, #0
 8002e22:	f002 fa49 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xef);
 8002e26:	20ef      	movs	r0, #239	@ 0xef
 8002e28:	f002 fa46 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0x11); /* Exit Sleep */
 8002e2c:	2011      	movs	r0, #17
 8002e2e:	f002 fa57 	bl	80052e0 <lcd_wr_regno>
    delay_ms(120);
 8002e32:	2078      	movs	r0, #120	@ 0x78
 8002e34:	f006 f990 	bl	8009158 <delay_ms>
    lcd_wr_regno(0x29); /* display on */
 8002e38:	2029      	movs	r0, #41	@ 0x29
 8002e3a:	f002 fa51 	bl	80052e0 <lcd_wr_regno>
 }
 8002e3e:	bf00      	nop
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <lcd_ex_nt35310_reginit>:
 * @brief       NT35310
 * @param       
 * @retval      
 */
void lcd_ex_nt35310_reginit(void)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xED);
 8002e46:	20ed      	movs	r0, #237	@ 0xed
 8002e48:	f002 fa4a 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8002e4c:	2001      	movs	r0, #1
 8002e4e:	f002 fa33 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xFE);
 8002e52:	20fe      	movs	r0, #254	@ 0xfe
 8002e54:	f002 fa30 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xEE);
 8002e58:	20ee      	movs	r0, #238	@ 0xee
 8002e5a:	f002 fa41 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xDE);
 8002e5e:	20de      	movs	r0, #222	@ 0xde
 8002e60:	f002 fa2a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x21);
 8002e64:	2021      	movs	r0, #33	@ 0x21
 8002e66:	f002 fa27 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xF1);
 8002e6a:	20f1      	movs	r0, #241	@ 0xf1
 8002e6c:	f002 fa38 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8002e70:	2001      	movs	r0, #1
 8002e72:	f002 fa21 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xDF);
 8002e76:	20df      	movs	r0, #223	@ 0xdf
 8002e78:	f002 fa32 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x10);
 8002e7c:	2010      	movs	r0, #16
 8002e7e:	f002 fa1b 	bl	80052b8 <lcd_wr_data>

    /* VCOMvoltage */
    lcd_wr_regno(0xC4);
 8002e82:	20c4      	movs	r0, #196	@ 0xc4
 8002e84:	f002 fa2c 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x8F);  /* 5f */
 8002e88:	208f      	movs	r0, #143	@ 0x8f
 8002e8a:	f002 fa15 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8002e8e:	20c6      	movs	r0, #198	@ 0xc6
 8002e90:	f002 fa26 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002e94:	2000      	movs	r0, #0
 8002e96:	f002 fa0f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xE2);
 8002e9a:	20e2      	movs	r0, #226	@ 0xe2
 8002e9c:	f002 fa0c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xE2);
 8002ea0:	20e2      	movs	r0, #226	@ 0xe2
 8002ea2:	f002 fa09 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xE2);
 8002ea6:	20e2      	movs	r0, #226	@ 0xe2
 8002ea8:	f002 fa06 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xBF);
 8002eac:	20bf      	movs	r0, #191	@ 0xbf
 8002eae:	f002 fa17 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8002eb2:	20aa      	movs	r0, #170	@ 0xaa
 8002eb4:	f002 fa00 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB0);
 8002eb8:	20b0      	movs	r0, #176	@ 0xb0
 8002eba:	f002 fa11 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x0D);
 8002ebe:	200d      	movs	r0, #13
 8002ec0:	f002 f9fa 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002ec4:	2000      	movs	r0, #0
 8002ec6:	f002 f9f7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0D);
 8002eca:	200d      	movs	r0, #13
 8002ecc:	f002 f9f4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002ed0:	2000      	movs	r0, #0
 8002ed2:	f002 f9f1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x11);
 8002ed6:	2011      	movs	r0, #17
 8002ed8:	f002 f9ee 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002edc:	2000      	movs	r0, #0
 8002ede:	f002 f9eb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x19);
 8002ee2:	2019      	movs	r0, #25
 8002ee4:	f002 f9e8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002ee8:	2000      	movs	r0, #0
 8002eea:	f002 f9e5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x21);
 8002eee:	2021      	movs	r0, #33	@ 0x21
 8002ef0:	f002 f9e2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002ef4:	2000      	movs	r0, #0
 8002ef6:	f002 f9df 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x2D);
 8002efa:	202d      	movs	r0, #45	@ 0x2d
 8002efc:	f002 f9dc 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f00:	2000      	movs	r0, #0
 8002f02:	f002 f9d9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3D);
 8002f06:	203d      	movs	r0, #61	@ 0x3d
 8002f08:	f002 f9d6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f0c:	2000      	movs	r0, #0
 8002f0e:	f002 f9d3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8002f12:	205d      	movs	r0, #93	@ 0x5d
 8002f14:	f002 f9d0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f18:	2000      	movs	r0, #0
 8002f1a:	f002 f9cd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8002f1e:	205d      	movs	r0, #93	@ 0x5d
 8002f20:	f002 f9ca 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f24:	2000      	movs	r0, #0
 8002f26:	f002 f9c7 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB1);
 8002f2a:	20b1      	movs	r0, #177	@ 0xb1
 8002f2c:	f002 f9d8 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x80);
 8002f30:	2080      	movs	r0, #128	@ 0x80
 8002f32:	f002 f9c1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f36:	2000      	movs	r0, #0
 8002f38:	f002 f9be 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8002f3c:	208b      	movs	r0, #139	@ 0x8b
 8002f3e:	f002 f9bb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f42:	2000      	movs	r0, #0
 8002f44:	f002 f9b8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x96);
 8002f48:	2096      	movs	r0, #150	@ 0x96
 8002f4a:	f002 f9b5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f4e:	2000      	movs	r0, #0
 8002f50:	f002 f9b2 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8002f54:	20b2      	movs	r0, #178	@ 0xb2
 8002f56:	f002 f9c3 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	f002 f9ac 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f60:	2000      	movs	r0, #0
 8002f62:	f002 f9a9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002f66:	2002      	movs	r0, #2
 8002f68:	f002 f9a6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f6c:	2000      	movs	r0, #0
 8002f6e:	f002 f9a3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x03);
 8002f72:	2003      	movs	r0, #3
 8002f74:	f002 f9a0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f78:	2000      	movs	r0, #0
 8002f7a:	f002 f99d 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB3);
 8002f7e:	20b3      	movs	r0, #179	@ 0xb3
 8002f80:	f002 f9ae 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002f84:	2000      	movs	r0, #0
 8002f86:	f002 f997 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f8a:	2000      	movs	r0, #0
 8002f8c:	f002 f994 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f90:	2000      	movs	r0, #0
 8002f92:	f002 f991 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f96:	2000      	movs	r0, #0
 8002f98:	f002 f98e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f9c:	2000      	movs	r0, #0
 8002f9e:	f002 f98b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fa2:	2000      	movs	r0, #0
 8002fa4:	f002 f988 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fa8:	2000      	movs	r0, #0
 8002faa:	f002 f985 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fae:	2000      	movs	r0, #0
 8002fb0:	f002 f982 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fb4:	2000      	movs	r0, #0
 8002fb6:	f002 f97f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fba:	2000      	movs	r0, #0
 8002fbc:	f002 f97c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	f002 f979 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fc6:	2000      	movs	r0, #0
 8002fc8:	f002 f976 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fcc:	2000      	movs	r0, #0
 8002fce:	f002 f973 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fd2:	2000      	movs	r0, #0
 8002fd4:	f002 f970 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fd8:	2000      	movs	r0, #0
 8002fda:	f002 f96d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fde:	2000      	movs	r0, #0
 8002fe0:	f002 f96a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fe4:	2000      	movs	r0, #0
 8002fe6:	f002 f967 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fea:	2000      	movs	r0, #0
 8002fec:	f002 f964 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002ff0:	2000      	movs	r0, #0
 8002ff2:	f002 f961 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	f002 f95e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002ffc:	2000      	movs	r0, #0
 8002ffe:	f002 f95b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003002:	2000      	movs	r0, #0
 8003004:	f002 f958 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003008:	2000      	movs	r0, #0
 800300a:	f002 f955 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800300e:	2000      	movs	r0, #0
 8003010:	f002 f952 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 8003014:	20b4      	movs	r0, #180	@ 0xb4
 8003016:	f002 f963 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x8B);
 800301a:	208b      	movs	r0, #139	@ 0x8b
 800301c:	f002 f94c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003020:	2000      	movs	r0, #0
 8003022:	f002 f949 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x96);
 8003026:	2096      	movs	r0, #150	@ 0x96
 8003028:	f002 f946 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800302c:	2000      	movs	r0, #0
 800302e:	f002 f943 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA1);
 8003032:	20a1      	movs	r0, #161	@ 0xa1
 8003034:	f002 f940 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003038:	2000      	movs	r0, #0
 800303a:	f002 f93d 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB5);
 800303e:	20b5      	movs	r0, #181	@ 0xb5
 8003040:	f002 f94e 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x02);
 8003044:	2002      	movs	r0, #2
 8003046:	f002 f937 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800304a:	2000      	movs	r0, #0
 800304c:	f002 f934 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x03);
 8003050:	2003      	movs	r0, #3
 8003052:	f002 f931 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003056:	2000      	movs	r0, #0
 8003058:	f002 f92e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x04);
 800305c:	2004      	movs	r0, #4
 800305e:	f002 f92b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003062:	2000      	movs	r0, #0
 8003064:	f002 f928 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB6);
 8003068:	20b6      	movs	r0, #182	@ 0xb6
 800306a:	f002 f939 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800306e:	2000      	movs	r0, #0
 8003070:	f002 f922 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003074:	2000      	movs	r0, #0
 8003076:	f002 f91f 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 800307a:	20b7      	movs	r0, #183	@ 0xb7
 800307c:	f002 f930 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003080:	2000      	movs	r0, #0
 8003082:	f002 f919 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003086:	2000      	movs	r0, #0
 8003088:	f002 f916 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3F);
 800308c:	203f      	movs	r0, #63	@ 0x3f
 800308e:	f002 f913 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003092:	2000      	movs	r0, #0
 8003094:	f002 f910 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x5E);
 8003098:	205e      	movs	r0, #94	@ 0x5e
 800309a:	f002 f90d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800309e:	2000      	movs	r0, #0
 80030a0:	f002 f90a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x64);
 80030a4:	2064      	movs	r0, #100	@ 0x64
 80030a6:	f002 f907 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030aa:	2000      	movs	r0, #0
 80030ac:	f002 f904 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x8C);
 80030b0:	208c      	movs	r0, #140	@ 0x8c
 80030b2:	f002 f901 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030b6:	2000      	movs	r0, #0
 80030b8:	f002 f8fe 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xAC);
 80030bc:	20ac      	movs	r0, #172	@ 0xac
 80030be:	f002 f8fb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030c2:	2000      	movs	r0, #0
 80030c4:	f002 f8f8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xDC);
 80030c8:	20dc      	movs	r0, #220	@ 0xdc
 80030ca:	f002 f8f5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030ce:	2000      	movs	r0, #0
 80030d0:	f002 f8f2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x70);
 80030d4:	2070      	movs	r0, #112	@ 0x70
 80030d6:	f002 f8ef 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030da:	2000      	movs	r0, #0
 80030dc:	f002 f8ec 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x90);
 80030e0:	2090      	movs	r0, #144	@ 0x90
 80030e2:	f002 f8e9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030e6:	2000      	movs	r0, #0
 80030e8:	f002 f8e6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xEB);
 80030ec:	20eb      	movs	r0, #235	@ 0xeb
 80030ee:	f002 f8e3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030f2:	2000      	movs	r0, #0
 80030f4:	f002 f8e0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xDC);
 80030f8:	20dc      	movs	r0, #220	@ 0xdc
 80030fa:	f002 f8dd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030fe:	2000      	movs	r0, #0
 8003100:	f002 f8da 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB8);
 8003104:	20b8      	movs	r0, #184	@ 0xb8
 8003106:	f002 f8eb 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800310a:	2000      	movs	r0, #0
 800310c:	f002 f8d4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003110:	2000      	movs	r0, #0
 8003112:	f002 f8d1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003116:	2000      	movs	r0, #0
 8003118:	f002 f8ce 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800311c:	2000      	movs	r0, #0
 800311e:	f002 f8cb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003122:	2000      	movs	r0, #0
 8003124:	f002 f8c8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003128:	2000      	movs	r0, #0
 800312a:	f002 f8c5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800312e:	2000      	movs	r0, #0
 8003130:	f002 f8c2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003134:	2000      	movs	r0, #0
 8003136:	f002 f8bf 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xBA);
 800313a:	20ba      	movs	r0, #186	@ 0xba
 800313c:	f002 f8d0 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x24);
 8003140:	2024      	movs	r0, #36	@ 0x24
 8003142:	f002 f8b9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003146:	2000      	movs	r0, #0
 8003148:	f002 f8b6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800314c:	2000      	movs	r0, #0
 800314e:	f002 f8b3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003152:	2000      	movs	r0, #0
 8003154:	f002 f8b0 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 8003158:	20c1      	movs	r0, #193	@ 0xc1
 800315a:	f002 f8c1 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x20);
 800315e:	2020      	movs	r0, #32
 8003160:	f002 f8aa 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003164:	2000      	movs	r0, #0
 8003166:	f002 f8a7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x54);
 800316a:	2054      	movs	r0, #84	@ 0x54
 800316c:	f002 f8a4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003170:	2000      	movs	r0, #0
 8003172:	f002 f8a1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8003176:	20ff      	movs	r0, #255	@ 0xff
 8003178:	f002 f89e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800317c:	2000      	movs	r0, #0
 800317e:	f002 f89b 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8003182:	20c2      	movs	r0, #194	@ 0xc2
 8003184:	f002 f8ac 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8003188:	200a      	movs	r0, #10
 800318a:	f002 f895 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800318e:	2000      	movs	r0, #0
 8003190:	f002 f892 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x04);
 8003194:	2004      	movs	r0, #4
 8003196:	f002 f88f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800319a:	2000      	movs	r0, #0
 800319c:	f002 f88c 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC3);
 80031a0:	20c3      	movs	r0, #195	@ 0xc3
 80031a2:	f002 f89d 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 80031a6:	203c      	movs	r0, #60	@ 0x3c
 80031a8:	f002 f886 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031ac:	2000      	movs	r0, #0
 80031ae:	f002 f883 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3A);
 80031b2:	203a      	movs	r0, #58	@ 0x3a
 80031b4:	f002 f880 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031b8:	2000      	movs	r0, #0
 80031ba:	f002 f87d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x39);
 80031be:	2039      	movs	r0, #57	@ 0x39
 80031c0:	f002 f87a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031c4:	2000      	movs	r0, #0
 80031c6:	f002 f877 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x37);
 80031ca:	2037      	movs	r0, #55	@ 0x37
 80031cc:	f002 f874 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031d0:	2000      	movs	r0, #0
 80031d2:	f002 f871 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 80031d6:	203c      	movs	r0, #60	@ 0x3c
 80031d8:	f002 f86e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031dc:	2000      	movs	r0, #0
 80031de:	f002 f86b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x36);
 80031e2:	2036      	movs	r0, #54	@ 0x36
 80031e4:	f002 f868 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031e8:	2000      	movs	r0, #0
 80031ea:	f002 f865 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x32);
 80031ee:	2032      	movs	r0, #50	@ 0x32
 80031f0:	f002 f862 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031f4:	2000      	movs	r0, #0
 80031f6:	f002 f85f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x2F);
 80031fa:	202f      	movs	r0, #47	@ 0x2f
 80031fc:	f002 f85c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003200:	2000      	movs	r0, #0
 8003202:	f002 f859 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8003206:	202c      	movs	r0, #44	@ 0x2c
 8003208:	f002 f856 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800320c:	2000      	movs	r0, #0
 800320e:	f002 f853 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003212:	2029      	movs	r0, #41	@ 0x29
 8003214:	f002 f850 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003218:	2000      	movs	r0, #0
 800321a:	f002 f84d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x26);
 800321e:	2026      	movs	r0, #38	@ 0x26
 8003220:	f002 f84a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003224:	2000      	movs	r0, #0
 8003226:	f002 f847 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x24);
 800322a:	2024      	movs	r0, #36	@ 0x24
 800322c:	f002 f844 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003230:	2000      	movs	r0, #0
 8003232:	f002 f841 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x24);
 8003236:	2024      	movs	r0, #36	@ 0x24
 8003238:	f002 f83e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800323c:	2000      	movs	r0, #0
 800323e:	f002 f83b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x23);
 8003242:	2023      	movs	r0, #35	@ 0x23
 8003244:	f002 f838 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003248:	2000      	movs	r0, #0
 800324a:	f002 f835 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 800324e:	203c      	movs	r0, #60	@ 0x3c
 8003250:	f002 f832 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003254:	2000      	movs	r0, #0
 8003256:	f002 f82f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x36);
 800325a:	2036      	movs	r0, #54	@ 0x36
 800325c:	f002 f82c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003260:	2000      	movs	r0, #0
 8003262:	f002 f829 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x32);
 8003266:	2032      	movs	r0, #50	@ 0x32
 8003268:	f002 f826 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800326c:	2000      	movs	r0, #0
 800326e:	f002 f823 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x2F);
 8003272:	202f      	movs	r0, #47	@ 0x2f
 8003274:	f002 f820 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003278:	2000      	movs	r0, #0
 800327a:	f002 f81d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 800327e:	202c      	movs	r0, #44	@ 0x2c
 8003280:	f002 f81a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003284:	2000      	movs	r0, #0
 8003286:	f002 f817 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x29);
 800328a:	2029      	movs	r0, #41	@ 0x29
 800328c:	f002 f814 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003290:	2000      	movs	r0, #0
 8003292:	f002 f811 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x26);
 8003296:	2026      	movs	r0, #38	@ 0x26
 8003298:	f002 f80e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800329c:	2000      	movs	r0, #0
 800329e:	f002 f80b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x24);
 80032a2:	2024      	movs	r0, #36	@ 0x24
 80032a4:	f002 f808 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032a8:	2000      	movs	r0, #0
 80032aa:	f002 f805 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x24);
 80032ae:	2024      	movs	r0, #36	@ 0x24
 80032b0:	f002 f802 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032b4:	2000      	movs	r0, #0
 80032b6:	f001 ffff 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x23);
 80032ba:	2023      	movs	r0, #35	@ 0x23
 80032bc:	f001 fffc 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032c0:	2000      	movs	r0, #0
 80032c2:	f001 fff9 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC4);
 80032c6:	20c4      	movs	r0, #196	@ 0xc4
 80032c8:	f002 f80a 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x62);
 80032cc:	2062      	movs	r0, #98	@ 0x62
 80032ce:	f001 fff3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032d2:	2000      	movs	r0, #0
 80032d4:	f001 fff0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x05);
 80032d8:	2005      	movs	r0, #5
 80032da:	f001 ffed 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032de:	2000      	movs	r0, #0
 80032e0:	f001 ffea 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x84);
 80032e4:	2084      	movs	r0, #132	@ 0x84
 80032e6:	f001 ffe7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032ea:	2000      	movs	r0, #0
 80032ec:	f001 ffe4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xF0);
 80032f0:	20f0      	movs	r0, #240	@ 0xf0
 80032f2:	f001 ffe1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032f6:	2000      	movs	r0, #0
 80032f8:	f001 ffde 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x18);
 80032fc:	2018      	movs	r0, #24
 80032fe:	f001 ffdb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003302:	2000      	movs	r0, #0
 8003304:	f001 ffd8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA4);
 8003308:	20a4      	movs	r0, #164	@ 0xa4
 800330a:	f001 ffd5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800330e:	2000      	movs	r0, #0
 8003310:	f001 ffd2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x18);
 8003314:	2018      	movs	r0, #24
 8003316:	f001 ffcf 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800331a:	2000      	movs	r0, #0
 800331c:	f001 ffcc 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003320:	2050      	movs	r0, #80	@ 0x50
 8003322:	f001 ffc9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003326:	2000      	movs	r0, #0
 8003328:	f001 ffc6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0C);
 800332c:	200c      	movs	r0, #12
 800332e:	f001 ffc3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003332:	2000      	movs	r0, #0
 8003334:	f001 ffc0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x17);
 8003338:	2017      	movs	r0, #23
 800333a:	f001 ffbd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800333e:	2000      	movs	r0, #0
 8003340:	f001 ffba 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x95);
 8003344:	2095      	movs	r0, #149	@ 0x95
 8003346:	f001 ffb7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800334a:	2000      	movs	r0, #0
 800334c:	f001 ffb4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003350:	20f3      	movs	r0, #243	@ 0xf3
 8003352:	f001 ffb1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003356:	2000      	movs	r0, #0
 8003358:	f001 ffae 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xE6);
 800335c:	20e6      	movs	r0, #230	@ 0xe6
 800335e:	f001 ffab 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003362:	2000      	movs	r0, #0
 8003364:	f001 ffa8 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 8003368:	20c5      	movs	r0, #197	@ 0xc5
 800336a:	f001 ffb9 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x32);
 800336e:	2032      	movs	r0, #50	@ 0x32
 8003370:	f001 ffa2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003374:	2000      	movs	r0, #0
 8003376:	f001 ff9f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x44);
 800337a:	2044      	movs	r0, #68	@ 0x44
 800337c:	f001 ff9c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003380:	2000      	movs	r0, #0
 8003382:	f001 ff99 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x65);
 8003386:	2065      	movs	r0, #101	@ 0x65
 8003388:	f001 ff96 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800338c:	2000      	movs	r0, #0
 800338e:	f001 ff93 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003392:	2076      	movs	r0, #118	@ 0x76
 8003394:	f001 ff90 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003398:	2000      	movs	r0, #0
 800339a:	f001 ff8d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x88);
 800339e:	2088      	movs	r0, #136	@ 0x88
 80033a0:	f001 ff8a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033a4:	2000      	movs	r0, #0
 80033a6:	f001 ff87 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 80033aa:	20c6      	movs	r0, #198	@ 0xc6
 80033ac:	f001 ff98 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x20);
 80033b0:	2020      	movs	r0, #32
 80033b2:	f001 ff81 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033b6:	2000      	movs	r0, #0
 80033b8:	f001 ff7e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x17);
 80033bc:	2017      	movs	r0, #23
 80033be:	f001 ff7b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033c2:	2000      	movs	r0, #0
 80033c4:	f001 ff78 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 80033c8:	2001      	movs	r0, #1
 80033ca:	f001 ff75 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033ce:	2000      	movs	r0, #0
 80033d0:	f001 ff72 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC7);
 80033d4:	20c7      	movs	r0, #199	@ 0xc7
 80033d6:	f001 ff83 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80033da:	2000      	movs	r0, #0
 80033dc:	f001 ff6c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033e0:	2000      	movs	r0, #0
 80033e2:	f001 ff69 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033e6:	2000      	movs	r0, #0
 80033e8:	f001 ff66 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033ec:	2000      	movs	r0, #0
 80033ee:	f001 ff63 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC8);
 80033f2:	20c8      	movs	r0, #200	@ 0xc8
 80033f4:	f001 ff74 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80033f8:	2000      	movs	r0, #0
 80033fa:	f001 ff5d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033fe:	2000      	movs	r0, #0
 8003400:	f001 ff5a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003404:	2000      	movs	r0, #0
 8003406:	f001 ff57 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800340a:	2000      	movs	r0, #0
 800340c:	f001 ff54 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC9);
 8003410:	20c9      	movs	r0, #201	@ 0xc9
 8003412:	f001 ff65 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003416:	2000      	movs	r0, #0
 8003418:	f001 ff4e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800341c:	2000      	movs	r0, #0
 800341e:	f001 ff4b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003422:	2000      	movs	r0, #0
 8003424:	f001 ff48 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003428:	2000      	movs	r0, #0
 800342a:	f001 ff45 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800342e:	2000      	movs	r0, #0
 8003430:	f001 ff42 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003434:	2000      	movs	r0, #0
 8003436:	f001 ff3f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800343a:	2000      	movs	r0, #0
 800343c:	f001 ff3c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003440:	2000      	movs	r0, #0
 8003442:	f001 ff39 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003446:	2000      	movs	r0, #0
 8003448:	f001 ff36 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800344c:	2000      	movs	r0, #0
 800344e:	f001 ff33 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003452:	2000      	movs	r0, #0
 8003454:	f001 ff30 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003458:	2000      	movs	r0, #0
 800345a:	f001 ff2d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800345e:	2000      	movs	r0, #0
 8003460:	f001 ff2a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003464:	2000      	movs	r0, #0
 8003466:	f001 ff27 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800346a:	2000      	movs	r0, #0
 800346c:	f001 ff24 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003470:	2000      	movs	r0, #0
 8003472:	f001 ff21 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 8003476:	20e0      	movs	r0, #224	@ 0xe0
 8003478:	f001 ff32 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x16);
 800347c:	2016      	movs	r0, #22
 800347e:	f001 ff1b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003482:	2000      	movs	r0, #0
 8003484:	f001 ff18 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003488:	201c      	movs	r0, #28
 800348a:	f001 ff15 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800348e:	2000      	movs	r0, #0
 8003490:	f001 ff12 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x21);
 8003494:	2021      	movs	r0, #33	@ 0x21
 8003496:	f001 ff0f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800349a:	2000      	movs	r0, #0
 800349c:	f001 ff0c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x36);
 80034a0:	2036      	movs	r0, #54	@ 0x36
 80034a2:	f001 ff09 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034a6:	2000      	movs	r0, #0
 80034a8:	f001 ff06 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x46);
 80034ac:	2046      	movs	r0, #70	@ 0x46
 80034ae:	f001 ff03 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034b2:	2000      	movs	r0, #0
 80034b4:	f001 ff00 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x52);
 80034b8:	2052      	movs	r0, #82	@ 0x52
 80034ba:	f001 fefd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034be:	2000      	movs	r0, #0
 80034c0:	f001 fefa 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x64);
 80034c4:	2064      	movs	r0, #100	@ 0x64
 80034c6:	f001 fef7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034ca:	2000      	movs	r0, #0
 80034cc:	f001 fef4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x7A);
 80034d0:	207a      	movs	r0, #122	@ 0x7a
 80034d2:	f001 fef1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034d6:	2000      	movs	r0, #0
 80034d8:	f001 feee 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x8B);
 80034dc:	208b      	movs	r0, #139	@ 0x8b
 80034de:	f001 feeb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034e2:	2000      	movs	r0, #0
 80034e4:	f001 fee8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x99);
 80034e8:	2099      	movs	r0, #153	@ 0x99
 80034ea:	f001 fee5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034ee:	2000      	movs	r0, #0
 80034f0:	f001 fee2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA8);
 80034f4:	20a8      	movs	r0, #168	@ 0xa8
 80034f6:	f001 fedf 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034fa:	2000      	movs	r0, #0
 80034fc:	f001 fedc 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xB9);
 8003500:	20b9      	movs	r0, #185	@ 0xb9
 8003502:	f001 fed9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003506:	2000      	movs	r0, #0
 8003508:	f001 fed6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 800350c:	20c4      	movs	r0, #196	@ 0xc4
 800350e:	f001 fed3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003512:	2000      	movs	r0, #0
 8003514:	f001 fed0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xCA);
 8003518:	20ca      	movs	r0, #202	@ 0xca
 800351a:	f001 fecd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800351e:	2000      	movs	r0, #0
 8003520:	f001 feca 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xD2);
 8003524:	20d2      	movs	r0, #210	@ 0xd2
 8003526:	f001 fec7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800352a:	2000      	movs	r0, #0
 800352c:	f001 fec4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xD9);
 8003530:	20d9      	movs	r0, #217	@ 0xd9
 8003532:	f001 fec1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003536:	2000      	movs	r0, #0
 8003538:	f001 febe 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xE0);
 800353c:	20e0      	movs	r0, #224	@ 0xe0
 800353e:	f001 febb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003542:	2000      	movs	r0, #0
 8003544:	f001 feb8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003548:	20f3      	movs	r0, #243	@ 0xf3
 800354a:	f001 feb5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800354e:	2000      	movs	r0, #0
 8003550:	f001 feb2 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 8003554:	20e1      	movs	r0, #225	@ 0xe1
 8003556:	f001 fec3 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x16);
 800355a:	2016      	movs	r0, #22
 800355c:	f001 feac 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003560:	2000      	movs	r0, #0
 8003562:	f001 fea9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003566:	201c      	movs	r0, #28
 8003568:	f001 fea6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800356c:	2000      	movs	r0, #0
 800356e:	f001 fea3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x22);
 8003572:	2022      	movs	r0, #34	@ 0x22
 8003574:	f001 fea0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003578:	2000      	movs	r0, #0
 800357a:	f001 fe9d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x36);
 800357e:	2036      	movs	r0, #54	@ 0x36
 8003580:	f001 fe9a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003584:	2000      	movs	r0, #0
 8003586:	f001 fe97 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x45);
 800358a:	2045      	movs	r0, #69	@ 0x45
 800358c:	f001 fe94 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003590:	2000      	movs	r0, #0
 8003592:	f001 fe91 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x52);
 8003596:	2052      	movs	r0, #82	@ 0x52
 8003598:	f001 fe8e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800359c:	2000      	movs	r0, #0
 800359e:	f001 fe8b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x64);
 80035a2:	2064      	movs	r0, #100	@ 0x64
 80035a4:	f001 fe88 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035a8:	2000      	movs	r0, #0
 80035aa:	f001 fe85 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x7A);
 80035ae:	207a      	movs	r0, #122	@ 0x7a
 80035b0:	f001 fe82 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035b4:	2000      	movs	r0, #0
 80035b6:	f001 fe7f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x8B);
 80035ba:	208b      	movs	r0, #139	@ 0x8b
 80035bc:	f001 fe7c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035c0:	2000      	movs	r0, #0
 80035c2:	f001 fe79 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x99);
 80035c6:	2099      	movs	r0, #153	@ 0x99
 80035c8:	f001 fe76 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035cc:	2000      	movs	r0, #0
 80035ce:	f001 fe73 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA8);
 80035d2:	20a8      	movs	r0, #168	@ 0xa8
 80035d4:	f001 fe70 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035d8:	2000      	movs	r0, #0
 80035da:	f001 fe6d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xB9);
 80035de:	20b9      	movs	r0, #185	@ 0xb9
 80035e0:	f001 fe6a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035e4:	2000      	movs	r0, #0
 80035e6:	f001 fe67 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 80035ea:	20c4      	movs	r0, #196	@ 0xc4
 80035ec:	f001 fe64 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035f0:	2000      	movs	r0, #0
 80035f2:	f001 fe61 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xCA);
 80035f6:	20ca      	movs	r0, #202	@ 0xca
 80035f8:	f001 fe5e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035fc:	2000      	movs	r0, #0
 80035fe:	f001 fe5b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xD2);
 8003602:	20d2      	movs	r0, #210	@ 0xd2
 8003604:	f001 fe58 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003608:	2000      	movs	r0, #0
 800360a:	f001 fe55 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xD8);
 800360e:	20d8      	movs	r0, #216	@ 0xd8
 8003610:	f001 fe52 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003614:	2000      	movs	r0, #0
 8003616:	f001 fe4f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xE0);
 800361a:	20e0      	movs	r0, #224	@ 0xe0
 800361c:	f001 fe4c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003620:	2000      	movs	r0, #0
 8003622:	f001 fe49 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003626:	20f3      	movs	r0, #243	@ 0xf3
 8003628:	f001 fe46 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800362c:	2000      	movs	r0, #0
 800362e:	f001 fe43 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE2);
 8003632:	20e2      	movs	r0, #226	@ 0xe2
 8003634:	f001 fe54 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003638:	2005      	movs	r0, #5
 800363a:	f001 fe3d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800363e:	2000      	movs	r0, #0
 8003640:	f001 fe3a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8003644:	200b      	movs	r0, #11
 8003646:	f001 fe37 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800364a:	2000      	movs	r0, #0
 800364c:	f001 fe34 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x1B);
 8003650:	201b      	movs	r0, #27
 8003652:	f001 fe31 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003656:	2000      	movs	r0, #0
 8003658:	f001 fe2e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x34);
 800365c:	2034      	movs	r0, #52	@ 0x34
 800365e:	f001 fe2b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003662:	2000      	movs	r0, #0
 8003664:	f001 fe28 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003668:	2044      	movs	r0, #68	@ 0x44
 800366a:	f001 fe25 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800366e:	2000      	movs	r0, #0
 8003670:	f001 fe22 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x4F);
 8003674:	204f      	movs	r0, #79	@ 0x4f
 8003676:	f001 fe1f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800367a:	2000      	movs	r0, #0
 800367c:	f001 fe1c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x61);
 8003680:	2061      	movs	r0, #97	@ 0x61
 8003682:	f001 fe19 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003686:	2000      	movs	r0, #0
 8003688:	f001 fe16 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x79);
 800368c:	2079      	movs	r0, #121	@ 0x79
 800368e:	f001 fe13 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003692:	2000      	movs	r0, #0
 8003694:	f001 fe10 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003698:	2088      	movs	r0, #136	@ 0x88
 800369a:	f001 fe0d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800369e:	2000      	movs	r0, #0
 80036a0:	f001 fe0a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x97);
 80036a4:	2097      	movs	r0, #151	@ 0x97
 80036a6:	f001 fe07 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036aa:	2000      	movs	r0, #0
 80036ac:	f001 fe04 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA6);
 80036b0:	20a6      	movs	r0, #166	@ 0xa6
 80036b2:	f001 fe01 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036b6:	2000      	movs	r0, #0
 80036b8:	f001 fdfe 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xB7);
 80036bc:	20b7      	movs	r0, #183	@ 0xb7
 80036be:	f001 fdfb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036c2:	2000      	movs	r0, #0
 80036c4:	f001 fdf8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xC2);
 80036c8:	20c2      	movs	r0, #194	@ 0xc2
 80036ca:	f001 fdf5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036ce:	2000      	movs	r0, #0
 80036d0:	f001 fdf2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xC7);
 80036d4:	20c7      	movs	r0, #199	@ 0xc7
 80036d6:	f001 fdef 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036da:	2000      	movs	r0, #0
 80036dc:	f001 fdec 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xD1);
 80036e0:	20d1      	movs	r0, #209	@ 0xd1
 80036e2:	f001 fde9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036e6:	2000      	movs	r0, #0
 80036e8:	f001 fde6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xD6);
 80036ec:	20d6      	movs	r0, #214	@ 0xd6
 80036ee:	f001 fde3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036f2:	2000      	movs	r0, #0
 80036f4:	f001 fde0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xDD);
 80036f8:	20dd      	movs	r0, #221	@ 0xdd
 80036fa:	f001 fddd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036fe:	2000      	movs	r0, #0
 8003700:	f001 fdda 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003704:	20f3      	movs	r0, #243	@ 0xf3
 8003706:	f001 fdd7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800370a:	2000      	movs	r0, #0
 800370c:	f001 fdd4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xE3);
 8003710:	20e3      	movs	r0, #227	@ 0xe3
 8003712:	f001 fde5 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003716:	2005      	movs	r0, #5
 8003718:	f001 fdce 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800371c:	2000      	movs	r0, #0
 800371e:	f001 fdcb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA);
 8003722:	200a      	movs	r0, #10
 8003724:	f001 fdc8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003728:	2000      	movs	r0, #0
 800372a:	f001 fdc5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x1C);
 800372e:	201c      	movs	r0, #28
 8003730:	f001 fdc2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003734:	2000      	movs	r0, #0
 8003736:	f001 fdbf 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x33);
 800373a:	2033      	movs	r0, #51	@ 0x33
 800373c:	f001 fdbc 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003740:	2000      	movs	r0, #0
 8003742:	f001 fdb9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003746:	2044      	movs	r0, #68	@ 0x44
 8003748:	f001 fdb6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800374c:	2000      	movs	r0, #0
 800374e:	f001 fdb3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003752:	2050      	movs	r0, #80	@ 0x50
 8003754:	f001 fdb0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003758:	2000      	movs	r0, #0
 800375a:	f001 fdad 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x62);
 800375e:	2062      	movs	r0, #98	@ 0x62
 8003760:	f001 fdaa 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003764:	2000      	movs	r0, #0
 8003766:	f001 fda7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x78);
 800376a:	2078      	movs	r0, #120	@ 0x78
 800376c:	f001 fda4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003770:	2000      	movs	r0, #0
 8003772:	f001 fda1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003776:	2088      	movs	r0, #136	@ 0x88
 8003778:	f001 fd9e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800377c:	2000      	movs	r0, #0
 800377e:	f001 fd9b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x97);
 8003782:	2097      	movs	r0, #151	@ 0x97
 8003784:	f001 fd98 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003788:	2000      	movs	r0, #0
 800378a:	f001 fd95 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA6);
 800378e:	20a6      	movs	r0, #166	@ 0xa6
 8003790:	f001 fd92 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003794:	2000      	movs	r0, #0
 8003796:	f001 fd8f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xB7);
 800379a:	20b7      	movs	r0, #183	@ 0xb7
 800379c:	f001 fd8c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037a0:	2000      	movs	r0, #0
 80037a2:	f001 fd89 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xC2);
 80037a6:	20c2      	movs	r0, #194	@ 0xc2
 80037a8:	f001 fd86 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037ac:	2000      	movs	r0, #0
 80037ae:	f001 fd83 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xC7);
 80037b2:	20c7      	movs	r0, #199	@ 0xc7
 80037b4:	f001 fd80 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037b8:	2000      	movs	r0, #0
 80037ba:	f001 fd7d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xD1);
 80037be:	20d1      	movs	r0, #209	@ 0xd1
 80037c0:	f001 fd7a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037c4:	2000      	movs	r0, #0
 80037c6:	f001 fd77 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xD5);
 80037ca:	20d5      	movs	r0, #213	@ 0xd5
 80037cc:	f001 fd74 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037d0:	2000      	movs	r0, #0
 80037d2:	f001 fd71 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xDD);
 80037d6:	20dd      	movs	r0, #221	@ 0xdd
 80037d8:	f001 fd6e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037dc:	2000      	movs	r0, #0
 80037de:	f001 fd6b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 80037e2:	20f3      	movs	r0, #243	@ 0xf3
 80037e4:	f001 fd68 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037e8:	2000      	movs	r0, #0
 80037ea:	f001 fd65 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE4);
 80037ee:	20e4      	movs	r0, #228	@ 0xe4
 80037f0:	f001 fd76 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 80037f4:	2001      	movs	r0, #1
 80037f6:	f001 fd5f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037fa:	2000      	movs	r0, #0
 80037fc:	f001 fd5c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8003800:	2001      	movs	r0, #1
 8003802:	f001 fd59 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003806:	2000      	movs	r0, #0
 8003808:	f001 fd56 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x02);
 800380c:	2002      	movs	r0, #2
 800380e:	f001 fd53 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003812:	2000      	movs	r0, #0
 8003814:	f001 fd50 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8003818:	202a      	movs	r0, #42	@ 0x2a
 800381a:	f001 fd4d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800381e:	2000      	movs	r0, #0
 8003820:	f001 fd4a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003824:	203c      	movs	r0, #60	@ 0x3c
 8003826:	f001 fd47 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800382a:	2000      	movs	r0, #0
 800382c:	f001 fd44 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8003830:	204b      	movs	r0, #75	@ 0x4b
 8003832:	f001 fd41 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003836:	2000      	movs	r0, #0
 8003838:	f001 fd3e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 800383c:	205d      	movs	r0, #93	@ 0x5d
 800383e:	f001 fd3b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003842:	2000      	movs	r0, #0
 8003844:	f001 fd38 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003848:	2074      	movs	r0, #116	@ 0x74
 800384a:	f001 fd35 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800384e:	2000      	movs	r0, #0
 8003850:	f001 fd32 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003854:	2084      	movs	r0, #132	@ 0x84
 8003856:	f001 fd2f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800385a:	2000      	movs	r0, #0
 800385c:	f001 fd2c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x93);
 8003860:	2093      	movs	r0, #147	@ 0x93
 8003862:	f001 fd29 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003866:	2000      	movs	r0, #0
 8003868:	f001 fd26 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 800386c:	20a2      	movs	r0, #162	@ 0xa2
 800386e:	f001 fd23 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003872:	2000      	movs	r0, #0
 8003874:	f001 fd20 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8003878:	20b3      	movs	r0, #179	@ 0xb3
 800387a:	f001 fd1d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800387e:	2000      	movs	r0, #0
 8003880:	f001 fd1a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8003884:	20be      	movs	r0, #190	@ 0xbe
 8003886:	f001 fd17 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800388a:	2000      	movs	r0, #0
 800388c:	f001 fd14 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003890:	20c4      	movs	r0, #196	@ 0xc4
 8003892:	f001 fd11 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003896:	2000      	movs	r0, #0
 8003898:	f001 fd0e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xCD);
 800389c:	20cd      	movs	r0, #205	@ 0xcd
 800389e:	f001 fd0b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038a2:	2000      	movs	r0, #0
 80038a4:	f001 fd08 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xD3);
 80038a8:	20d3      	movs	r0, #211	@ 0xd3
 80038aa:	f001 fd05 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038ae:	2000      	movs	r0, #0
 80038b0:	f001 fd02 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xDD);
 80038b4:	20dd      	movs	r0, #221	@ 0xdd
 80038b6:	f001 fcff 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038ba:	2000      	movs	r0, #0
 80038bc:	f001 fcfc 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 80038c0:	20f3      	movs	r0, #243	@ 0xf3
 80038c2:	f001 fcf9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038c6:	2000      	movs	r0, #0
 80038c8:	f001 fcf6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xE5);
 80038cc:	20e5      	movs	r0, #229	@ 0xe5
 80038ce:	f001 fd07 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80038d2:	2000      	movs	r0, #0
 80038d4:	f001 fcf0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038d8:	2000      	movs	r0, #0
 80038da:	f001 fced 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038de:	2000      	movs	r0, #0
 80038e0:	f001 fcea 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038e4:	2000      	movs	r0, #0
 80038e6:	f001 fce7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x02);
 80038ea:	2002      	movs	r0, #2
 80038ec:	f001 fce4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038f0:	2000      	movs	r0, #0
 80038f2:	f001 fce1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x29);
 80038f6:	2029      	movs	r0, #41	@ 0x29
 80038f8:	f001 fcde 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038fc:	2000      	movs	r0, #0
 80038fe:	f001 fcdb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003902:	203c      	movs	r0, #60	@ 0x3c
 8003904:	f001 fcd8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003908:	2000      	movs	r0, #0
 800390a:	f001 fcd5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x4B);
 800390e:	204b      	movs	r0, #75	@ 0x4b
 8003910:	f001 fcd2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003914:	2000      	movs	r0, #0
 8003916:	f001 fccf 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 800391a:	205d      	movs	r0, #93	@ 0x5d
 800391c:	f001 fccc 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003920:	2000      	movs	r0, #0
 8003922:	f001 fcc9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003926:	2074      	movs	r0, #116	@ 0x74
 8003928:	f001 fcc6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800392c:	2000      	movs	r0, #0
 800392e:	f001 fcc3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003932:	2084      	movs	r0, #132	@ 0x84
 8003934:	f001 fcc0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003938:	2000      	movs	r0, #0
 800393a:	f001 fcbd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x93);
 800393e:	2093      	movs	r0, #147	@ 0x93
 8003940:	f001 fcba 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003944:	2000      	movs	r0, #0
 8003946:	f001 fcb7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 800394a:	20a2      	movs	r0, #162	@ 0xa2
 800394c:	f001 fcb4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003950:	2000      	movs	r0, #0
 8003952:	f001 fcb1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8003956:	20b3      	movs	r0, #179	@ 0xb3
 8003958:	f001 fcae 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800395c:	2000      	movs	r0, #0
 800395e:	f001 fcab 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8003962:	20be      	movs	r0, #190	@ 0xbe
 8003964:	f001 fca8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003968:	2000      	movs	r0, #0
 800396a:	f001 fca5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 800396e:	20c4      	movs	r0, #196	@ 0xc4
 8003970:	f001 fca2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003974:	2000      	movs	r0, #0
 8003976:	f001 fc9f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xCD);
 800397a:	20cd      	movs	r0, #205	@ 0xcd
 800397c:	f001 fc9c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003980:	2000      	movs	r0, #0
 8003982:	f001 fc99 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8003986:	20d3      	movs	r0, #211	@ 0xd3
 8003988:	f001 fc96 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800398c:	2000      	movs	r0, #0
 800398e:	f001 fc93 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8003992:	20dc      	movs	r0, #220	@ 0xdc
 8003994:	f001 fc90 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003998:	2000      	movs	r0, #0
 800399a:	f001 fc8d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 800399e:	20f3      	movs	r0, #243	@ 0xf3
 80039a0:	f001 fc8a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039a4:	2000      	movs	r0, #0
 80039a6:	f001 fc87 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE6);
 80039aa:	20e6      	movs	r0, #230	@ 0xe6
 80039ac:	f001 fc98 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x11);
 80039b0:	2011      	movs	r0, #17
 80039b2:	f001 fc81 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039b6:	2000      	movs	r0, #0
 80039b8:	f001 fc7e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x34);
 80039bc:	2034      	movs	r0, #52	@ 0x34
 80039be:	f001 fc7b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039c2:	2000      	movs	r0, #0
 80039c4:	f001 fc78 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x56);
 80039c8:	2056      	movs	r0, #86	@ 0x56
 80039ca:	f001 fc75 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ce:	2000      	movs	r0, #0
 80039d0:	f001 fc72 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x76);
 80039d4:	2076      	movs	r0, #118	@ 0x76
 80039d6:	f001 fc6f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039da:	2000      	movs	r0, #0
 80039dc:	f001 fc6c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x77);
 80039e0:	2077      	movs	r0, #119	@ 0x77
 80039e2:	f001 fc69 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039e6:	2000      	movs	r0, #0
 80039e8:	f001 fc66 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x66);
 80039ec:	2066      	movs	r0, #102	@ 0x66
 80039ee:	f001 fc63 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039f2:	2000      	movs	r0, #0
 80039f4:	f001 fc60 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x88);
 80039f8:	2088      	movs	r0, #136	@ 0x88
 80039fa:	f001 fc5d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039fe:	2000      	movs	r0, #0
 8003a00:	f001 fc5a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003a04:	2099      	movs	r0, #153	@ 0x99
 8003a06:	f001 fc57 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a0a:	2000      	movs	r0, #0
 8003a0c:	f001 fc54 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003a10:	20bb      	movs	r0, #187	@ 0xbb
 8003a12:	f001 fc51 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a16:	2000      	movs	r0, #0
 8003a18:	f001 fc4e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003a1c:	2099      	movs	r0, #153	@ 0x99
 8003a1e:	f001 fc4b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a22:	2000      	movs	r0, #0
 8003a24:	f001 fc48 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003a28:	2066      	movs	r0, #102	@ 0x66
 8003a2a:	f001 fc45 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a2e:	2000      	movs	r0, #0
 8003a30:	f001 fc42 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003a34:	2055      	movs	r0, #85	@ 0x55
 8003a36:	f001 fc3f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	f001 fc3c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003a40:	2055      	movs	r0, #85	@ 0x55
 8003a42:	f001 fc39 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a46:	2000      	movs	r0, #0
 8003a48:	f001 fc36 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003a4c:	2045      	movs	r0, #69	@ 0x45
 8003a4e:	f001 fc33 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a52:	2000      	movs	r0, #0
 8003a54:	f001 fc30 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x43);
 8003a58:	2043      	movs	r0, #67	@ 0x43
 8003a5a:	f001 fc2d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a5e:	2000      	movs	r0, #0
 8003a60:	f001 fc2a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003a64:	2044      	movs	r0, #68	@ 0x44
 8003a66:	f001 fc27 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a6a:	2000      	movs	r0, #0
 8003a6c:	f001 fc24 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE7);
 8003a70:	20e7      	movs	r0, #231	@ 0xe7
 8003a72:	f001 fc35 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x32);
 8003a76:	2032      	movs	r0, #50	@ 0x32
 8003a78:	f001 fc1e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	f001 fc1b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003a82:	2055      	movs	r0, #85	@ 0x55
 8003a84:	f001 fc18 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a88:	2000      	movs	r0, #0
 8003a8a:	f001 fc15 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003a8e:	2076      	movs	r0, #118	@ 0x76
 8003a90:	f001 fc12 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a94:	2000      	movs	r0, #0
 8003a96:	f001 fc0f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003a9a:	2066      	movs	r0, #102	@ 0x66
 8003a9c:	f001 fc0c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aa0:	2000      	movs	r0, #0
 8003aa2:	f001 fc09 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x67);
 8003aa6:	2067      	movs	r0, #103	@ 0x67
 8003aa8:	f001 fc06 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aac:	2000      	movs	r0, #0
 8003aae:	f001 fc03 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x67);
 8003ab2:	2067      	movs	r0, #103	@ 0x67
 8003ab4:	f001 fc00 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ab8:	2000      	movs	r0, #0
 8003aba:	f001 fbfd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x87);
 8003abe:	2087      	movs	r0, #135	@ 0x87
 8003ac0:	f001 fbfa 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ac4:	2000      	movs	r0, #0
 8003ac6:	f001 fbf7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003aca:	2099      	movs	r0, #153	@ 0x99
 8003acc:	f001 fbf4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ad0:	2000      	movs	r0, #0
 8003ad2:	f001 fbf1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003ad6:	20bb      	movs	r0, #187	@ 0xbb
 8003ad8:	f001 fbee 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003adc:	2000      	movs	r0, #0
 8003ade:	f001 fbeb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003ae2:	2099      	movs	r0, #153	@ 0x99
 8003ae4:	f001 fbe8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ae8:	2000      	movs	r0, #0
 8003aea:	f001 fbe5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003aee:	2077      	movs	r0, #119	@ 0x77
 8003af0:	f001 fbe2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003af4:	2000      	movs	r0, #0
 8003af6:	f001 fbdf 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003afa:	2044      	movs	r0, #68	@ 0x44
 8003afc:	f001 fbdc 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b00:	2000      	movs	r0, #0
 8003b02:	f001 fbd9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x56);
 8003b06:	2056      	movs	r0, #86	@ 0x56
 8003b08:	f001 fbd6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b0c:	2000      	movs	r0, #0
 8003b0e:	f001 fbd3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x23);
 8003b12:	2023      	movs	r0, #35	@ 0x23
 8003b14:	f001 fbd0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b18:	2000      	movs	r0, #0
 8003b1a:	f001 fbcd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8003b1e:	2033      	movs	r0, #51	@ 0x33
 8003b20:	f001 fbca 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b24:	2000      	movs	r0, #0
 8003b26:	f001 fbc7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003b2a:	2045      	movs	r0, #69	@ 0x45
 8003b2c:	f001 fbc4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b30:	2000      	movs	r0, #0
 8003b32:	f001 fbc1 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 8003b36:	20e8      	movs	r0, #232	@ 0xe8
 8003b38:	f001 fbd2 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003b3c:	2000      	movs	r0, #0
 8003b3e:	f001 fbbb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b42:	2000      	movs	r0, #0
 8003b44:	f001 fbb8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003b48:	2099      	movs	r0, #153	@ 0x99
 8003b4a:	f001 fbb5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b4e:	2000      	movs	r0, #0
 8003b50:	f001 fbb2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x87);
 8003b54:	2087      	movs	r0, #135	@ 0x87
 8003b56:	f001 fbaf 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	f001 fbac 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003b60:	2088      	movs	r0, #136	@ 0x88
 8003b62:	f001 fba9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b66:	2000      	movs	r0, #0
 8003b68:	f001 fba6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003b6c:	2077      	movs	r0, #119	@ 0x77
 8003b6e:	f001 fba3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b72:	2000      	movs	r0, #0
 8003b74:	f001 fba0 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003b78:	2066      	movs	r0, #102	@ 0x66
 8003b7a:	f001 fb9d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b7e:	2000      	movs	r0, #0
 8003b80:	f001 fb9a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003b84:	2088      	movs	r0, #136	@ 0x88
 8003b86:	f001 fb97 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b8a:	2000      	movs	r0, #0
 8003b8c:	f001 fb94 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xAA);
 8003b90:	20aa      	movs	r0, #170	@ 0xaa
 8003b92:	f001 fb91 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b96:	2000      	movs	r0, #0
 8003b98:	f001 fb8e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003b9c:	20bb      	movs	r0, #187	@ 0xbb
 8003b9e:	f001 fb8b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ba2:	2000      	movs	r0, #0
 8003ba4:	f001 fb88 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003ba8:	2099      	movs	r0, #153	@ 0x99
 8003baa:	f001 fb85 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bae:	2000      	movs	r0, #0
 8003bb0:	f001 fb82 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003bb4:	2066      	movs	r0, #102	@ 0x66
 8003bb6:	f001 fb7f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bba:	2000      	movs	r0, #0
 8003bbc:	f001 fb7c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003bc0:	2055      	movs	r0, #85	@ 0x55
 8003bc2:	f001 fb79 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bc6:	2000      	movs	r0, #0
 8003bc8:	f001 fb76 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003bcc:	2055      	movs	r0, #85	@ 0x55
 8003bce:	f001 fb73 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bd2:	2000      	movs	r0, #0
 8003bd4:	f001 fb70 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003bd8:	2044      	movs	r0, #68	@ 0x44
 8003bda:	f001 fb6d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bde:	2000      	movs	r0, #0
 8003be0:	f001 fb6a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003be4:	2044      	movs	r0, #68	@ 0x44
 8003be6:	f001 fb67 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bea:	2000      	movs	r0, #0
 8003bec:	f001 fb64 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003bf0:	2055      	movs	r0, #85	@ 0x55
 8003bf2:	f001 fb61 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	f001 fb5e 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE9);
 8003bfc:	20e9      	movs	r0, #233	@ 0xe9
 8003bfe:	f001 fb6f 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8003c02:	20aa      	movs	r0, #170	@ 0xaa
 8003c04:	f001 fb58 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c08:	2000      	movs	r0, #0
 8003c0a:	f001 fb55 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c0e:	2000      	movs	r0, #0
 8003c10:	f001 fb52 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c14:	2000      	movs	r0, #0
 8003c16:	f001 fb4f 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x00);
 8003c1a:	2000      	movs	r0, #0
 8003c1c:	f001 fb60 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8003c20:	20aa      	movs	r0, #170	@ 0xaa
 8003c22:	f001 fb49 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xCF);
 8003c26:	20cf      	movs	r0, #207	@ 0xcf
 8003c28:	f001 fb5a 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003c2c:	2000      	movs	r0, #0
 8003c2e:	f001 fb43 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c32:	2000      	movs	r0, #0
 8003c34:	f001 fb40 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c38:	2000      	movs	r0, #0
 8003c3a:	f001 fb3d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c3e:	2000      	movs	r0, #0
 8003c40:	f001 fb3a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c44:	2000      	movs	r0, #0
 8003c46:	f001 fb37 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c4a:	2000      	movs	r0, #0
 8003c4c:	f001 fb34 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c50:	2000      	movs	r0, #0
 8003c52:	f001 fb31 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c56:	2000      	movs	r0, #0
 8003c58:	f001 fb2e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	f001 fb2b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c62:	2000      	movs	r0, #0
 8003c64:	f001 fb28 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c68:	2000      	movs	r0, #0
 8003c6a:	f001 fb25 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c6e:	2000      	movs	r0, #0
 8003c70:	f001 fb22 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c74:	2000      	movs	r0, #0
 8003c76:	f001 fb1f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c7a:	2000      	movs	r0, #0
 8003c7c:	f001 fb1c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c80:	2000      	movs	r0, #0
 8003c82:	f001 fb19 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c86:	2000      	movs	r0, #0
 8003c88:	f001 fb16 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c8c:	2000      	movs	r0, #0
 8003c8e:	f001 fb13 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8003c92:	20f0      	movs	r0, #240	@ 0xf0
 8003c94:	f001 fb24 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003c98:	2000      	movs	r0, #0
 8003c9a:	f001 fb0d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003c9e:	2050      	movs	r0, #80	@ 0x50
 8003ca0:	f001 fb0a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ca4:	2000      	movs	r0, #0
 8003ca6:	f001 fb07 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003caa:	2000      	movs	r0, #0
 8003cac:	f001 fb04 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cb0:	2000      	movs	r0, #0
 8003cb2:	f001 fb01 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xF3);
 8003cb6:	20f3      	movs	r0, #243	@ 0xf3
 8003cb8:	f001 fb12 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003cbc:	2000      	movs	r0, #0
 8003cbe:	f001 fafb 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xF9);
 8003cc2:	20f9      	movs	r0, #249	@ 0xf9
 8003cc4:	f001 fb0c 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x06);
 8003cc8:	2006      	movs	r0, #6
 8003cca:	f001 faf5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8003cce:	2010      	movs	r0, #16
 8003cd0:	f001 faf2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003cd4:	2029      	movs	r0, #41	@ 0x29
 8003cd6:	f001 faef 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cda:	2000      	movs	r0, #0
 8003cdc:	f001 faec 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8003ce0:	203a      	movs	r0, #58	@ 0x3a
 8003ce2:	f001 fafd 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x55);  /* 66 */
 8003ce6:	2055      	movs	r0, #85	@ 0x55
 8003ce8:	f001 fae6 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x11);
 8003cec:	2011      	movs	r0, #17
 8003cee:	f001 faf7 	bl	80052e0 <lcd_wr_regno>
    delay_ms(100);
 8003cf2:	2064      	movs	r0, #100	@ 0x64
 8003cf4:	f005 fa30 	bl	8009158 <delay_ms>
    lcd_wr_regno(0x29);
 8003cf8:	2029      	movs	r0, #41	@ 0x29
 8003cfa:	f001 faf1 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_regno(0x35);
 8003cfe:	2035      	movs	r0, #53	@ 0x35
 8003d00:	f001 faee 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003d04:	2000      	movs	r0, #0
 8003d06:	f001 fad7 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x51);
 8003d0a:	2051      	movs	r0, #81	@ 0x51
 8003d0c:	f001 fae8 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 8003d10:	20ff      	movs	r0, #255	@ 0xff
 8003d12:	f001 fad1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0x53);
 8003d16:	2053      	movs	r0, #83	@ 0x53
 8003d18:	f001 fae2 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x2C);
 8003d1c:	202c      	movs	r0, #44	@ 0x2c
 8003d1e:	f001 facb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0x55);
 8003d22:	2055      	movs	r0, #85	@ 0x55
 8003d24:	f001 fadc 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x82);
 8003d28:	2082      	movs	r0, #130	@ 0x82
 8003d2a:	f001 fac5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0x2c);
 8003d2e:	202c      	movs	r0, #44	@ 0x2c
 8003d30:	f001 fad6 	bl	80052e0 <lcd_wr_regno>
}
 8003d34:	bf00      	nop
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <lcd_ex_st7796_reginit>:
 * @brief       ST7796
 * @param       
 * @retval      
 */
void lcd_ex_st7796_reginit(void)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 8003d3c:	2011      	movs	r0, #17
 8003d3e:	f001 facf 	bl	80052e0 <lcd_wr_regno>

    delay_ms(120);
 8003d42:	2078      	movs	r0, #120	@ 0x78
 8003d44:	f005 fa08 	bl	8009158 <delay_ms>

    lcd_wr_regno(0x36); /* Memory Data Access Control MY,MX~~ */
 8003d48:	2036      	movs	r0, #54	@ 0x36
 8003d4a:	f001 fac9 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x48);
 8003d4e:	2048      	movs	r0, #72	@ 0x48
 8003d50:	f001 fab2 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8003d54:	203a      	movs	r0, #58	@ 0x3a
 8003d56:	f001 fac3 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x55);
 8003d5a:	2055      	movs	r0, #85	@ 0x55
 8003d5c:	f001 faac 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8003d60:	20f0      	movs	r0, #240	@ 0xf0
 8003d62:	f001 fabd 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xC3);
 8003d66:	20c3      	movs	r0, #195	@ 0xc3
 8003d68:	f001 faa6 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8003d6c:	20f0      	movs	r0, #240	@ 0xf0
 8003d6e:	f001 fab7 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x96);
 8003d72:	2096      	movs	r0, #150	@ 0x96
 8003d74:	f001 faa0 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 8003d78:	20b4      	movs	r0, #180	@ 0xb4
 8003d7a:	f001 fab1 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003d7e:	2001      	movs	r0, #1
 8003d80:	f001 fa9a 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB6); /* Display Function Control */
 8003d84:	20b6      	movs	r0, #182	@ 0xb6
 8003d86:	f001 faab 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8003d8a:	200a      	movs	r0, #10
 8003d8c:	f001 fa94 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003d90:	20a2      	movs	r0, #162	@ 0xa2
 8003d92:	f001 fa91 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8003d96:	20b7      	movs	r0, #183	@ 0xb7
 8003d98:	f001 faa2 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xC6);
 8003d9c:	20c6      	movs	r0, #198	@ 0xc6
 8003d9e:	f001 fa8b 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB9);
 8003da2:	20b9      	movs	r0, #185	@ 0xb9
 8003da4:	f001 fa9c 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x02);
 8003da8:	2002      	movs	r0, #2
 8003daa:	f001 fa85 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xE0);
 8003dae:	20e0      	movs	r0, #224	@ 0xe0
 8003db0:	f001 fa82 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 8003db4:	20c0      	movs	r0, #192	@ 0xc0
 8003db6:	f001 fa93 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x80);
 8003dba:	2080      	movs	r0, #128	@ 0x80
 8003dbc:	f001 fa7c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x16);
 8003dc0:	2016      	movs	r0, #22
 8003dc2:	f001 fa79 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 8003dc6:	20c1      	movs	r0, #193	@ 0xc1
 8003dc8:	f001 fa8a 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x19);
 8003dcc:	2019      	movs	r0, #25
 8003dce:	f001 fa73 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8003dd2:	20c2      	movs	r0, #194	@ 0xc2
 8003dd4:	f001 fa84 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xA7);
 8003dd8:	20a7      	movs	r0, #167	@ 0xa7
 8003dda:	f001 fa6d 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 8003dde:	20c5      	movs	r0, #197	@ 0xc5
 8003de0:	f001 fa7e 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x16);
 8003de4:	2016      	movs	r0, #22
 8003de6:	f001 fa67 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 8003dea:	20e8      	movs	r0, #232	@ 0xe8
 8003dec:	f001 fa78 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x40);
 8003df0:	2040      	movs	r0, #64	@ 0x40
 8003df2:	f001 fa61 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x8A);
 8003df6:	208a      	movs	r0, #138	@ 0x8a
 8003df8:	f001 fa5e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	f001 fa5b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e02:	2000      	movs	r0, #0
 8003e04:	f001 fa58 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003e08:	2029      	movs	r0, #41	@ 0x29
 8003e0a:	f001 fa55 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x19);
 8003e0e:	2019      	movs	r0, #25
 8003e10:	f001 fa52 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xA5);
 8003e14:	20a5      	movs	r0, #165	@ 0xa5
 8003e16:	f001 fa4f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8003e1a:	2033      	movs	r0, #51	@ 0x33
 8003e1c:	f001 fa4c 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 8003e20:	20e0      	movs	r0, #224	@ 0xe0
 8003e22:	f001 fa5d 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xF0);
 8003e26:	20f0      	movs	r0, #240	@ 0xf0
 8003e28:	f001 fa46 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x07);
 8003e2c:	2007      	movs	r0, #7
 8003e2e:	f001 fa43 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0D);
 8003e32:	200d      	movs	r0, #13
 8003e34:	f001 fa40 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x04);
 8003e38:	2004      	movs	r0, #4
 8003e3a:	f001 fa3d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x05);
 8003e3e:	2005      	movs	r0, #5
 8003e40:	f001 fa3a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x14);
 8003e44:	2014      	movs	r0, #20
 8003e46:	f001 fa37 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x36);
 8003e4a:	2036      	movs	r0, #54	@ 0x36
 8003e4c:	f001 fa34 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x54);
 8003e50:	2054      	movs	r0, #84	@ 0x54
 8003e52:	f001 fa31 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x4C);
 8003e56:	204c      	movs	r0, #76	@ 0x4c
 8003e58:	f001 fa2e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x38);
 8003e5c:	2038      	movs	r0, #56	@ 0x38
 8003e5e:	f001 fa2b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x13);
 8003e62:	2013      	movs	r0, #19
 8003e64:	f001 fa28 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x14);
 8003e68:	2014      	movs	r0, #20
 8003e6a:	f001 fa25 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x2E);
 8003e6e:	202e      	movs	r0, #46	@ 0x2e
 8003e70:	f001 fa22 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x34);
 8003e74:	2034      	movs	r0, #52	@ 0x34
 8003e76:	f001 fa1f 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 8003e7a:	20e1      	movs	r0, #225	@ 0xe1
 8003e7c:	f001 fa30 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xF0);
 8003e80:	20f0      	movs	r0, #240	@ 0xf0
 8003e82:	f001 fa19 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8003e86:	2010      	movs	r0, #16
 8003e88:	f001 fa16 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x14);
 8003e8c:	2014      	movs	r0, #20
 8003e8e:	f001 fa13 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0E);
 8003e92:	200e      	movs	r0, #14
 8003e94:	f001 fa10 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8003e98:	200c      	movs	r0, #12
 8003e9a:	f001 fa0d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x08);
 8003e9e:	2008      	movs	r0, #8
 8003ea0:	f001 fa0a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x35);
 8003ea4:	2035      	movs	r0, #53	@ 0x35
 8003ea6:	f001 fa07 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003eaa:	2044      	movs	r0, #68	@ 0x44
 8003eac:	f001 fa04 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x4C);
 8003eb0:	204c      	movs	r0, #76	@ 0x4c
 8003eb2:	f001 fa01 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x26);
 8003eb6:	2026      	movs	r0, #38	@ 0x26
 8003eb8:	f001 f9fe 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8003ebc:	2010      	movs	r0, #16
 8003ebe:	f001 f9fb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x12);
 8003ec2:	2012      	movs	r0, #18
 8003ec4:	f001 f9f8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8003ec8:	202c      	movs	r0, #44	@ 0x2c
 8003eca:	f001 f9f5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x32);
 8003ece:	2032      	movs	r0, #50	@ 0x32
 8003ed0:	f001 f9f2 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8003ed4:	20f0      	movs	r0, #240	@ 0xf0
 8003ed6:	f001 fa03 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 8003eda:	203c      	movs	r0, #60	@ 0x3c
 8003edc:	f001 f9ec 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8003ee0:	20f0      	movs	r0, #240	@ 0xf0
 8003ee2:	f001 f9fd 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x69);
 8003ee6:	2069      	movs	r0, #105	@ 0x69
 8003ee8:	f001 f9e6 	bl	80052b8 <lcd_wr_data>

    delay_ms(120);
 8003eec:	2078      	movs	r0, #120	@ 0x78
 8003eee:	f005 f933 	bl	8009158 <delay_ms>

    lcd_wr_regno(0x21);
 8003ef2:	2021      	movs	r0, #33	@ 0x21
 8003ef4:	f001 f9f4 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_regno(0x29);
 8003ef8:	2029      	movs	r0, #41	@ 0x29
 8003efa:	f001 f9f1 	bl	80052e0 <lcd_wr_regno>
}
 8003efe:	bf00      	nop
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <lcd_ex_nt35510_reginit>:
 * @brief       NT35510
 * @param       
 * @retval      
 */
void lcd_ex_nt35510_reginit(void)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	af00      	add	r7, sp, #0
    lcd_write_reg(0xF000, 0x55);
 8003f06:	2155      	movs	r1, #85	@ 0x55
 8003f08:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 8003f0c:	f001 f9fc 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 8003f10:	21aa      	movs	r1, #170	@ 0xaa
 8003f12:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8003f16:	f001 f9f7 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8003f1a:	2152      	movs	r1, #82	@ 0x52
 8003f1c:	f24f 0002 	movw	r0, #61442	@ 0xf002
 8003f20:	f001 f9f2 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8003f24:	2108      	movs	r1, #8
 8003f26:	f24f 0003 	movw	r0, #61443	@ 0xf003
 8003f2a:	f001 f9ed 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x01);
 8003f2e:	2101      	movs	r1, #1
 8003f30:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8003f34:	f001 f9e8 	bl	8005308 <lcd_write_reg>
    /* AVDD Set AVDD 5.2V */
    lcd_write_reg(0xB000, 0x0D);
 8003f38:	210d      	movs	r1, #13
 8003f3a:	f44f 4030 	mov.w	r0, #45056	@ 0xb000
 8003f3e:	f001 f9e3 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB001, 0x0D);
 8003f42:	210d      	movs	r1, #13
 8003f44:	f24b 0001 	movw	r0, #45057	@ 0xb001
 8003f48:	f001 f9de 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB002, 0x0D);
 8003f4c:	210d      	movs	r1, #13
 8003f4e:	f24b 0002 	movw	r0, #45058	@ 0xb002
 8003f52:	f001 f9d9 	bl	8005308 <lcd_write_reg>
    /* AVDD ratio */
    lcd_write_reg(0xB600, 0x34);
 8003f56:	2134      	movs	r1, #52	@ 0x34
 8003f58:	f44f 4036 	mov.w	r0, #46592	@ 0xb600
 8003f5c:	f001 f9d4 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB601, 0x34);
 8003f60:	2134      	movs	r1, #52	@ 0x34
 8003f62:	f24b 6001 	movw	r0, #46593	@ 0xb601
 8003f66:	f001 f9cf 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB602, 0x34);
 8003f6a:	2134      	movs	r1, #52	@ 0x34
 8003f6c:	f24b 6002 	movw	r0, #46594	@ 0xb602
 8003f70:	f001 f9ca 	bl	8005308 <lcd_write_reg>
    /* AVEE -5.2V */
    lcd_write_reg(0xB100, 0x0D);
 8003f74:	210d      	movs	r1, #13
 8003f76:	f44f 4031 	mov.w	r0, #45312	@ 0xb100
 8003f7a:	f001 f9c5 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x0D);
 8003f7e:	210d      	movs	r1, #13
 8003f80:	f24b 1001 	movw	r0, #45313	@ 0xb101
 8003f84:	f001 f9c0 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB102, 0x0D);
 8003f88:	210d      	movs	r1, #13
 8003f8a:	f24b 1002 	movw	r0, #45314	@ 0xb102
 8003f8e:	f001 f9bb 	bl	8005308 <lcd_write_reg>
    /* AVEE ratio */
    lcd_write_reg(0xB700, 0x34);
 8003f92:	2134      	movs	r1, #52	@ 0x34
 8003f94:	f44f 4037 	mov.w	r0, #46848	@ 0xb700
 8003f98:	f001 f9b6 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x34);
 8003f9c:	2134      	movs	r1, #52	@ 0x34
 8003f9e:	f24b 7001 	movw	r0, #46849	@ 0xb701
 8003fa2:	f001 f9b1 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB702, 0x34);
 8003fa6:	2134      	movs	r1, #52	@ 0x34
 8003fa8:	f24b 7002 	movw	r0, #46850	@ 0xb702
 8003fac:	f001 f9ac 	bl	8005308 <lcd_write_reg>
    /* VCL -2.5V */
    lcd_write_reg(0xB200, 0x00);
 8003fb0:	2100      	movs	r1, #0
 8003fb2:	f44f 4032 	mov.w	r0, #45568	@ 0xb200
 8003fb6:	f001 f9a7 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB201, 0x00);
 8003fba:	2100      	movs	r1, #0
 8003fbc:	f24b 2001 	movw	r0, #45569	@ 0xb201
 8003fc0:	f001 f9a2 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB202, 0x00);
 8003fc4:	2100      	movs	r1, #0
 8003fc6:	f24b 2002 	movw	r0, #45570	@ 0xb202
 8003fca:	f001 f99d 	bl	8005308 <lcd_write_reg>
    /* VCL ratio */
    lcd_write_reg(0xB800, 0x24);
 8003fce:	2124      	movs	r1, #36	@ 0x24
 8003fd0:	f44f 4038 	mov.w	r0, #47104	@ 0xb800
 8003fd4:	f001 f998 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x24);
 8003fd8:	2124      	movs	r1, #36	@ 0x24
 8003fda:	f64b 0001 	movw	r0, #47105	@ 0xb801
 8003fde:	f001 f993 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x24);
 8003fe2:	2124      	movs	r1, #36	@ 0x24
 8003fe4:	f64b 0002 	movw	r0, #47106	@ 0xb802
 8003fe8:	f001 f98e 	bl	8005308 <lcd_write_reg>
    /* VGH 15V (Free pump) */
    lcd_write_reg(0xBF00, 0x01);
 8003fec:	2101      	movs	r1, #1
 8003fee:	f44f 403f 	mov.w	r0, #48896	@ 0xbf00
 8003ff2:	f001 f989 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB300, 0x0F);
 8003ff6:	210f      	movs	r1, #15
 8003ff8:	f44f 4033 	mov.w	r0, #45824	@ 0xb300
 8003ffc:	f001 f984 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB301, 0x0F);
 8004000:	210f      	movs	r1, #15
 8004002:	f24b 3001 	movw	r0, #45825	@ 0xb301
 8004006:	f001 f97f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB302, 0x0F);
 800400a:	210f      	movs	r1, #15
 800400c:	f24b 3002 	movw	r0, #45826	@ 0xb302
 8004010:	f001 f97a 	bl	8005308 <lcd_write_reg>
    /* VGH ratio */
    lcd_write_reg(0xB900, 0x34);
 8004014:	2134      	movs	r1, #52	@ 0x34
 8004016:	f44f 4039 	mov.w	r0, #47360	@ 0xb900
 800401a:	f001 f975 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB901, 0x34);
 800401e:	2134      	movs	r1, #52	@ 0x34
 8004020:	f64b 1001 	movw	r0, #47361	@ 0xb901
 8004024:	f001 f970 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB902, 0x34);
 8004028:	2134      	movs	r1, #52	@ 0x34
 800402a:	f64b 1002 	movw	r0, #47362	@ 0xb902
 800402e:	f001 f96b 	bl	8005308 <lcd_write_reg>
    /* VGL_REG -10V */
    lcd_write_reg(0xB500, 0x08);
 8004032:	2108      	movs	r1, #8
 8004034:	f44f 4035 	mov.w	r0, #46336	@ 0xb500
 8004038:	f001 f966 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB501, 0x08);
 800403c:	2108      	movs	r1, #8
 800403e:	f24b 5001 	movw	r0, #46337	@ 0xb501
 8004042:	f001 f961 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB502, 0x08);
 8004046:	2108      	movs	r1, #8
 8004048:	f24b 5002 	movw	r0, #46338	@ 0xb502
 800404c:	f001 f95c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xC200, 0x03);
 8004050:	2103      	movs	r1, #3
 8004052:	f44f 4042 	mov.w	r0, #49664	@ 0xc200
 8004056:	f001 f957 	bl	8005308 <lcd_write_reg>
    /* VGLX ratio */
    lcd_write_reg(0xBA00, 0x24);
 800405a:	2124      	movs	r1, #36	@ 0x24
 800405c:	f44f 403a 	mov.w	r0, #47616	@ 0xba00
 8004060:	f001 f952 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xBA01, 0x24);
 8004064:	2124      	movs	r1, #36	@ 0x24
 8004066:	f64b 2001 	movw	r0, #47617	@ 0xba01
 800406a:	f001 f94d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xBA02, 0x24);
 800406e:	2124      	movs	r1, #36	@ 0x24
 8004070:	f64b 2002 	movw	r0, #47618	@ 0xba02
 8004074:	f001 f948 	bl	8005308 <lcd_write_reg>
    /* VGMP/VGSP 4.5V/0V */
    lcd_write_reg(0xBC00, 0x00);
 8004078:	2100      	movs	r1, #0
 800407a:	f44f 403c 	mov.w	r0, #48128	@ 0xbc00
 800407e:	f001 f943 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x78);
 8004082:	2178      	movs	r1, #120	@ 0x78
 8004084:	f64b 4001 	movw	r0, #48129	@ 0xbc01
 8004088:	f001 f93e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 800408c:	2100      	movs	r1, #0
 800408e:	f64b 4002 	movw	r0, #48130	@ 0xbc02
 8004092:	f001 f939 	bl	8005308 <lcd_write_reg>
    /* VGMN/VGSN -4.5V/0V */
    lcd_write_reg(0xBD00, 0x00);
 8004096:	2100      	movs	r1, #0
 8004098:	f44f 403d 	mov.w	r0, #48384	@ 0xbd00
 800409c:	f001 f934 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xBD01, 0x78);
 80040a0:	2178      	movs	r1, #120	@ 0x78
 80040a2:	f64b 5001 	movw	r0, #48385	@ 0xbd01
 80040a6:	f001 f92f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xBD02, 0x00);
 80040aa:	2100      	movs	r1, #0
 80040ac:	f64b 5002 	movw	r0, #48386	@ 0xbd02
 80040b0:	f001 f92a 	bl	8005308 <lcd_write_reg>
    /* VCOM */
    lcd_write_reg(0xBE00, 0x00);
 80040b4:	2100      	movs	r1, #0
 80040b6:	f44f 403e 	mov.w	r0, #48640	@ 0xbe00
 80040ba:	f001 f925 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xBE01, 0x64);
 80040be:	2164      	movs	r1, #100	@ 0x64
 80040c0:	f64b 6001 	movw	r0, #48641	@ 0xbe01
 80040c4:	f001 f920 	bl	8005308 <lcd_write_reg>
    /* Gamma Setting */
    lcd_write_reg(0xD100, 0x00);
 80040c8:	2100      	movs	r1, #0
 80040ca:	f44f 4051 	mov.w	r0, #53504	@ 0xd100
 80040ce:	f001 f91b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD101, 0x33);
 80040d2:	2133      	movs	r1, #51	@ 0x33
 80040d4:	f24d 1001 	movw	r0, #53505	@ 0xd101
 80040d8:	f001 f916 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD102, 0x00);
 80040dc:	2100      	movs	r1, #0
 80040de:	f24d 1002 	movw	r0, #53506	@ 0xd102
 80040e2:	f001 f911 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD103, 0x34);
 80040e6:	2134      	movs	r1, #52	@ 0x34
 80040e8:	f24d 1003 	movw	r0, #53507	@ 0xd103
 80040ec:	f001 f90c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD104, 0x00);
 80040f0:	2100      	movs	r1, #0
 80040f2:	f24d 1004 	movw	r0, #53508	@ 0xd104
 80040f6:	f001 f907 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD105, 0x3A);
 80040fa:	213a      	movs	r1, #58	@ 0x3a
 80040fc:	f24d 1005 	movw	r0, #53509	@ 0xd105
 8004100:	f001 f902 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD106, 0x00);
 8004104:	2100      	movs	r1, #0
 8004106:	f24d 1006 	movw	r0, #53510	@ 0xd106
 800410a:	f001 f8fd 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD107, 0x4A);
 800410e:	214a      	movs	r1, #74	@ 0x4a
 8004110:	f24d 1007 	movw	r0, #53511	@ 0xd107
 8004114:	f001 f8f8 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD108, 0x00);
 8004118:	2100      	movs	r1, #0
 800411a:	f24d 1008 	movw	r0, #53512	@ 0xd108
 800411e:	f001 f8f3 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD109, 0x5C);
 8004122:	215c      	movs	r1, #92	@ 0x5c
 8004124:	f24d 1009 	movw	r0, #53513	@ 0xd109
 8004128:	f001 f8ee 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD10A, 0x00);
 800412c:	2100      	movs	r1, #0
 800412e:	f24d 100a 	movw	r0, #53514	@ 0xd10a
 8004132:	f001 f8e9 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD10B, 0x81);
 8004136:	2181      	movs	r1, #129	@ 0x81
 8004138:	f24d 100b 	movw	r0, #53515	@ 0xd10b
 800413c:	f001 f8e4 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD10C, 0x00);
 8004140:	2100      	movs	r1, #0
 8004142:	f24d 100c 	movw	r0, #53516	@ 0xd10c
 8004146:	f001 f8df 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD10D, 0xA6);
 800414a:	21a6      	movs	r1, #166	@ 0xa6
 800414c:	f24d 100d 	movw	r0, #53517	@ 0xd10d
 8004150:	f001 f8da 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD10E, 0x00);
 8004154:	2100      	movs	r1, #0
 8004156:	f24d 100e 	movw	r0, #53518	@ 0xd10e
 800415a:	f001 f8d5 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD10F, 0xE5);
 800415e:	21e5      	movs	r1, #229	@ 0xe5
 8004160:	f24d 100f 	movw	r0, #53519	@ 0xd10f
 8004164:	f001 f8d0 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD110, 0x01);
 8004168:	2101      	movs	r1, #1
 800416a:	f24d 1010 	movw	r0, #53520	@ 0xd110
 800416e:	f001 f8cb 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD111, 0x13);
 8004172:	2113      	movs	r1, #19
 8004174:	f24d 1011 	movw	r0, #53521	@ 0xd111
 8004178:	f001 f8c6 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD112, 0x01);
 800417c:	2101      	movs	r1, #1
 800417e:	f24d 1012 	movw	r0, #53522	@ 0xd112
 8004182:	f001 f8c1 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD113, 0x54);
 8004186:	2154      	movs	r1, #84	@ 0x54
 8004188:	f24d 1013 	movw	r0, #53523	@ 0xd113
 800418c:	f001 f8bc 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD114, 0x01);
 8004190:	2101      	movs	r1, #1
 8004192:	f24d 1014 	movw	r0, #53524	@ 0xd114
 8004196:	f001 f8b7 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD115, 0x82);
 800419a:	2182      	movs	r1, #130	@ 0x82
 800419c:	f24d 1015 	movw	r0, #53525	@ 0xd115
 80041a0:	f001 f8b2 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD116, 0x01);
 80041a4:	2101      	movs	r1, #1
 80041a6:	f24d 1016 	movw	r0, #53526	@ 0xd116
 80041aa:	f001 f8ad 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD117, 0xCA);
 80041ae:	21ca      	movs	r1, #202	@ 0xca
 80041b0:	f24d 1017 	movw	r0, #53527	@ 0xd117
 80041b4:	f001 f8a8 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD118, 0x02);
 80041b8:	2102      	movs	r1, #2
 80041ba:	f24d 1018 	movw	r0, #53528	@ 0xd118
 80041be:	f001 f8a3 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD119, 0x00);
 80041c2:	2100      	movs	r1, #0
 80041c4:	f24d 1019 	movw	r0, #53529	@ 0xd119
 80041c8:	f001 f89e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD11A, 0x02);
 80041cc:	2102      	movs	r1, #2
 80041ce:	f24d 101a 	movw	r0, #53530	@ 0xd11a
 80041d2:	f001 f899 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD11B, 0x01);
 80041d6:	2101      	movs	r1, #1
 80041d8:	f24d 101b 	movw	r0, #53531	@ 0xd11b
 80041dc:	f001 f894 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD11C, 0x02);
 80041e0:	2102      	movs	r1, #2
 80041e2:	f24d 101c 	movw	r0, #53532	@ 0xd11c
 80041e6:	f001 f88f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD11D, 0x34);
 80041ea:	2134      	movs	r1, #52	@ 0x34
 80041ec:	f24d 101d 	movw	r0, #53533	@ 0xd11d
 80041f0:	f001 f88a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD11E, 0x02);
 80041f4:	2102      	movs	r1, #2
 80041f6:	f24d 101e 	movw	r0, #53534	@ 0xd11e
 80041fa:	f001 f885 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD11F, 0x67);
 80041fe:	2167      	movs	r1, #103	@ 0x67
 8004200:	f24d 101f 	movw	r0, #53535	@ 0xd11f
 8004204:	f001 f880 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD120, 0x02);
 8004208:	2102      	movs	r1, #2
 800420a:	f24d 1020 	movw	r0, #53536	@ 0xd120
 800420e:	f001 f87b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD121, 0x84);
 8004212:	2184      	movs	r1, #132	@ 0x84
 8004214:	f24d 1021 	movw	r0, #53537	@ 0xd121
 8004218:	f001 f876 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD122, 0x02);
 800421c:	2102      	movs	r1, #2
 800421e:	f24d 1022 	movw	r0, #53538	@ 0xd122
 8004222:	f001 f871 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD123, 0xA4);
 8004226:	21a4      	movs	r1, #164	@ 0xa4
 8004228:	f24d 1023 	movw	r0, #53539	@ 0xd123
 800422c:	f001 f86c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD124, 0x02);
 8004230:	2102      	movs	r1, #2
 8004232:	f24d 1024 	movw	r0, #53540	@ 0xd124
 8004236:	f001 f867 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD125, 0xB7);
 800423a:	21b7      	movs	r1, #183	@ 0xb7
 800423c:	f24d 1025 	movw	r0, #53541	@ 0xd125
 8004240:	f001 f862 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD126, 0x02);
 8004244:	2102      	movs	r1, #2
 8004246:	f24d 1026 	movw	r0, #53542	@ 0xd126
 800424a:	f001 f85d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD127, 0xCF);
 800424e:	21cf      	movs	r1, #207	@ 0xcf
 8004250:	f24d 1027 	movw	r0, #53543	@ 0xd127
 8004254:	f001 f858 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD128, 0x02);
 8004258:	2102      	movs	r1, #2
 800425a:	f24d 1028 	movw	r0, #53544	@ 0xd128
 800425e:	f001 f853 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD129, 0xDE);
 8004262:	21de      	movs	r1, #222	@ 0xde
 8004264:	f24d 1029 	movw	r0, #53545	@ 0xd129
 8004268:	f001 f84e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD12A, 0x02);
 800426c:	2102      	movs	r1, #2
 800426e:	f24d 102a 	movw	r0, #53546	@ 0xd12a
 8004272:	f001 f849 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD12B, 0xF2);
 8004276:	21f2      	movs	r1, #242	@ 0xf2
 8004278:	f24d 102b 	movw	r0, #53547	@ 0xd12b
 800427c:	f001 f844 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD12C, 0x02);
 8004280:	2102      	movs	r1, #2
 8004282:	f24d 102c 	movw	r0, #53548	@ 0xd12c
 8004286:	f001 f83f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD12D, 0xFE);
 800428a:	21fe      	movs	r1, #254	@ 0xfe
 800428c:	f24d 102d 	movw	r0, #53549	@ 0xd12d
 8004290:	f001 f83a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD12E, 0x03);
 8004294:	2103      	movs	r1, #3
 8004296:	f24d 102e 	movw	r0, #53550	@ 0xd12e
 800429a:	f001 f835 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD12F, 0x10);
 800429e:	2110      	movs	r1, #16
 80042a0:	f24d 102f 	movw	r0, #53551	@ 0xd12f
 80042a4:	f001 f830 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD130, 0x03);
 80042a8:	2103      	movs	r1, #3
 80042aa:	f24d 1030 	movw	r0, #53552	@ 0xd130
 80042ae:	f001 f82b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD131, 0x33);
 80042b2:	2133      	movs	r1, #51	@ 0x33
 80042b4:	f24d 1031 	movw	r0, #53553	@ 0xd131
 80042b8:	f001 f826 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD132, 0x03);
 80042bc:	2103      	movs	r1, #3
 80042be:	f24d 1032 	movw	r0, #53554	@ 0xd132
 80042c2:	f001 f821 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD133, 0x6D);
 80042c6:	216d      	movs	r1, #109	@ 0x6d
 80042c8:	f24d 1033 	movw	r0, #53555	@ 0xd133
 80042cc:	f001 f81c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD200, 0x00);
 80042d0:	2100      	movs	r1, #0
 80042d2:	f44f 4052 	mov.w	r0, #53760	@ 0xd200
 80042d6:	f001 f817 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD201, 0x33);
 80042da:	2133      	movs	r1, #51	@ 0x33
 80042dc:	f24d 2001 	movw	r0, #53761	@ 0xd201
 80042e0:	f001 f812 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD202, 0x00);
 80042e4:	2100      	movs	r1, #0
 80042e6:	f24d 2002 	movw	r0, #53762	@ 0xd202
 80042ea:	f001 f80d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD203, 0x34);
 80042ee:	2134      	movs	r1, #52	@ 0x34
 80042f0:	f24d 2003 	movw	r0, #53763	@ 0xd203
 80042f4:	f001 f808 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD204, 0x00);
 80042f8:	2100      	movs	r1, #0
 80042fa:	f24d 2004 	movw	r0, #53764	@ 0xd204
 80042fe:	f001 f803 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD205, 0x3A);
 8004302:	213a      	movs	r1, #58	@ 0x3a
 8004304:	f24d 2005 	movw	r0, #53765	@ 0xd205
 8004308:	f000 fffe 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD206, 0x00);
 800430c:	2100      	movs	r1, #0
 800430e:	f24d 2006 	movw	r0, #53766	@ 0xd206
 8004312:	f000 fff9 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD207, 0x4A);
 8004316:	214a      	movs	r1, #74	@ 0x4a
 8004318:	f24d 2007 	movw	r0, #53767	@ 0xd207
 800431c:	f000 fff4 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD208, 0x00);
 8004320:	2100      	movs	r1, #0
 8004322:	f24d 2008 	movw	r0, #53768	@ 0xd208
 8004326:	f000 ffef 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD209, 0x5C);
 800432a:	215c      	movs	r1, #92	@ 0x5c
 800432c:	f24d 2009 	movw	r0, #53769	@ 0xd209
 8004330:	f000 ffea 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD20A, 0x00);
 8004334:	2100      	movs	r1, #0
 8004336:	f24d 200a 	movw	r0, #53770	@ 0xd20a
 800433a:	f000 ffe5 	bl	8005308 <lcd_write_reg>

    lcd_write_reg(0xD20B, 0x81);
 800433e:	2181      	movs	r1, #129	@ 0x81
 8004340:	f24d 200b 	movw	r0, #53771	@ 0xd20b
 8004344:	f000 ffe0 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD20C, 0x00);
 8004348:	2100      	movs	r1, #0
 800434a:	f24d 200c 	movw	r0, #53772	@ 0xd20c
 800434e:	f000 ffdb 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD20D, 0xA6);
 8004352:	21a6      	movs	r1, #166	@ 0xa6
 8004354:	f24d 200d 	movw	r0, #53773	@ 0xd20d
 8004358:	f000 ffd6 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD20E, 0x00);
 800435c:	2100      	movs	r1, #0
 800435e:	f24d 200e 	movw	r0, #53774	@ 0xd20e
 8004362:	f000 ffd1 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD20F, 0xE5);
 8004366:	21e5      	movs	r1, #229	@ 0xe5
 8004368:	f24d 200f 	movw	r0, #53775	@ 0xd20f
 800436c:	f000 ffcc 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD210, 0x01);
 8004370:	2101      	movs	r1, #1
 8004372:	f24d 2010 	movw	r0, #53776	@ 0xd210
 8004376:	f000 ffc7 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD211, 0x13);
 800437a:	2113      	movs	r1, #19
 800437c:	f24d 2011 	movw	r0, #53777	@ 0xd211
 8004380:	f000 ffc2 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD212, 0x01);
 8004384:	2101      	movs	r1, #1
 8004386:	f24d 2012 	movw	r0, #53778	@ 0xd212
 800438a:	f000 ffbd 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD213, 0x54);
 800438e:	2154      	movs	r1, #84	@ 0x54
 8004390:	f24d 2013 	movw	r0, #53779	@ 0xd213
 8004394:	f000 ffb8 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD214, 0x01);
 8004398:	2101      	movs	r1, #1
 800439a:	f24d 2014 	movw	r0, #53780	@ 0xd214
 800439e:	f000 ffb3 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD215, 0x82);
 80043a2:	2182      	movs	r1, #130	@ 0x82
 80043a4:	f24d 2015 	movw	r0, #53781	@ 0xd215
 80043a8:	f000 ffae 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD216, 0x01);
 80043ac:	2101      	movs	r1, #1
 80043ae:	f24d 2016 	movw	r0, #53782	@ 0xd216
 80043b2:	f000 ffa9 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD217, 0xCA);
 80043b6:	21ca      	movs	r1, #202	@ 0xca
 80043b8:	f24d 2017 	movw	r0, #53783	@ 0xd217
 80043bc:	f000 ffa4 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD218, 0x02);
 80043c0:	2102      	movs	r1, #2
 80043c2:	f24d 2018 	movw	r0, #53784	@ 0xd218
 80043c6:	f000 ff9f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD219, 0x00);
 80043ca:	2100      	movs	r1, #0
 80043cc:	f24d 2019 	movw	r0, #53785	@ 0xd219
 80043d0:	f000 ff9a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD21A, 0x02);
 80043d4:	2102      	movs	r1, #2
 80043d6:	f24d 201a 	movw	r0, #53786	@ 0xd21a
 80043da:	f000 ff95 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD21B, 0x01);
 80043de:	2101      	movs	r1, #1
 80043e0:	f24d 201b 	movw	r0, #53787	@ 0xd21b
 80043e4:	f000 ff90 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD21C, 0x02);
 80043e8:	2102      	movs	r1, #2
 80043ea:	f24d 201c 	movw	r0, #53788	@ 0xd21c
 80043ee:	f000 ff8b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD21D, 0x34);
 80043f2:	2134      	movs	r1, #52	@ 0x34
 80043f4:	f24d 201d 	movw	r0, #53789	@ 0xd21d
 80043f8:	f000 ff86 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD21E, 0x02);
 80043fc:	2102      	movs	r1, #2
 80043fe:	f24d 201e 	movw	r0, #53790	@ 0xd21e
 8004402:	f000 ff81 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD21F, 0x67);
 8004406:	2167      	movs	r1, #103	@ 0x67
 8004408:	f24d 201f 	movw	r0, #53791	@ 0xd21f
 800440c:	f000 ff7c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD220, 0x02);
 8004410:	2102      	movs	r1, #2
 8004412:	f24d 2020 	movw	r0, #53792	@ 0xd220
 8004416:	f000 ff77 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD221, 0x84);
 800441a:	2184      	movs	r1, #132	@ 0x84
 800441c:	f24d 2021 	movw	r0, #53793	@ 0xd221
 8004420:	f000 ff72 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD222, 0x02);
 8004424:	2102      	movs	r1, #2
 8004426:	f24d 2022 	movw	r0, #53794	@ 0xd222
 800442a:	f000 ff6d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD223, 0xA4);
 800442e:	21a4      	movs	r1, #164	@ 0xa4
 8004430:	f24d 2023 	movw	r0, #53795	@ 0xd223
 8004434:	f000 ff68 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD224, 0x02);
 8004438:	2102      	movs	r1, #2
 800443a:	f24d 2024 	movw	r0, #53796	@ 0xd224
 800443e:	f000 ff63 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD225, 0xB7);
 8004442:	21b7      	movs	r1, #183	@ 0xb7
 8004444:	f24d 2025 	movw	r0, #53797	@ 0xd225
 8004448:	f000 ff5e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD226, 0x02);
 800444c:	2102      	movs	r1, #2
 800444e:	f24d 2026 	movw	r0, #53798	@ 0xd226
 8004452:	f000 ff59 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD227, 0xCF);
 8004456:	21cf      	movs	r1, #207	@ 0xcf
 8004458:	f24d 2027 	movw	r0, #53799	@ 0xd227
 800445c:	f000 ff54 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD228, 0x02);
 8004460:	2102      	movs	r1, #2
 8004462:	f24d 2028 	movw	r0, #53800	@ 0xd228
 8004466:	f000 ff4f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD229, 0xDE);
 800446a:	21de      	movs	r1, #222	@ 0xde
 800446c:	f24d 2029 	movw	r0, #53801	@ 0xd229
 8004470:	f000 ff4a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD22A, 0x02);
 8004474:	2102      	movs	r1, #2
 8004476:	f24d 202a 	movw	r0, #53802	@ 0xd22a
 800447a:	f000 ff45 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD22B, 0xF2);
 800447e:	21f2      	movs	r1, #242	@ 0xf2
 8004480:	f24d 202b 	movw	r0, #53803	@ 0xd22b
 8004484:	f000 ff40 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD22C, 0x02);
 8004488:	2102      	movs	r1, #2
 800448a:	f24d 202c 	movw	r0, #53804	@ 0xd22c
 800448e:	f000 ff3b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD22D, 0xFE);
 8004492:	21fe      	movs	r1, #254	@ 0xfe
 8004494:	f24d 202d 	movw	r0, #53805	@ 0xd22d
 8004498:	f000 ff36 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD22E, 0x03);
 800449c:	2103      	movs	r1, #3
 800449e:	f24d 202e 	movw	r0, #53806	@ 0xd22e
 80044a2:	f000 ff31 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD22F, 0x10);
 80044a6:	2110      	movs	r1, #16
 80044a8:	f24d 202f 	movw	r0, #53807	@ 0xd22f
 80044ac:	f000 ff2c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD230, 0x03);
 80044b0:	2103      	movs	r1, #3
 80044b2:	f24d 2030 	movw	r0, #53808	@ 0xd230
 80044b6:	f000 ff27 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD231, 0x33);
 80044ba:	2133      	movs	r1, #51	@ 0x33
 80044bc:	f24d 2031 	movw	r0, #53809	@ 0xd231
 80044c0:	f000 ff22 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD232, 0x03);
 80044c4:	2103      	movs	r1, #3
 80044c6:	f24d 2032 	movw	r0, #53810	@ 0xd232
 80044ca:	f000 ff1d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD233, 0x6D);
 80044ce:	216d      	movs	r1, #109	@ 0x6d
 80044d0:	f24d 2033 	movw	r0, #53811	@ 0xd233
 80044d4:	f000 ff18 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD300, 0x00);
 80044d8:	2100      	movs	r1, #0
 80044da:	f44f 4053 	mov.w	r0, #54016	@ 0xd300
 80044de:	f000 ff13 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD301, 0x33);
 80044e2:	2133      	movs	r1, #51	@ 0x33
 80044e4:	f24d 3001 	movw	r0, #54017	@ 0xd301
 80044e8:	f000 ff0e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD302, 0x00);
 80044ec:	2100      	movs	r1, #0
 80044ee:	f24d 3002 	movw	r0, #54018	@ 0xd302
 80044f2:	f000 ff09 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD303, 0x34);
 80044f6:	2134      	movs	r1, #52	@ 0x34
 80044f8:	f24d 3003 	movw	r0, #54019	@ 0xd303
 80044fc:	f000 ff04 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD304, 0x00);
 8004500:	2100      	movs	r1, #0
 8004502:	f24d 3004 	movw	r0, #54020	@ 0xd304
 8004506:	f000 feff 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD305, 0x3A);
 800450a:	213a      	movs	r1, #58	@ 0x3a
 800450c:	f24d 3005 	movw	r0, #54021	@ 0xd305
 8004510:	f000 fefa 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD306, 0x00);
 8004514:	2100      	movs	r1, #0
 8004516:	f24d 3006 	movw	r0, #54022	@ 0xd306
 800451a:	f000 fef5 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD307, 0x4A);
 800451e:	214a      	movs	r1, #74	@ 0x4a
 8004520:	f24d 3007 	movw	r0, #54023	@ 0xd307
 8004524:	f000 fef0 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD308, 0x00);
 8004528:	2100      	movs	r1, #0
 800452a:	f24d 3008 	movw	r0, #54024	@ 0xd308
 800452e:	f000 feeb 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD309, 0x5C);
 8004532:	215c      	movs	r1, #92	@ 0x5c
 8004534:	f24d 3009 	movw	r0, #54025	@ 0xd309
 8004538:	f000 fee6 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD30A, 0x00);
 800453c:	2100      	movs	r1, #0
 800453e:	f24d 300a 	movw	r0, #54026	@ 0xd30a
 8004542:	f000 fee1 	bl	8005308 <lcd_write_reg>

    lcd_write_reg(0xD30B, 0x81);
 8004546:	2181      	movs	r1, #129	@ 0x81
 8004548:	f24d 300b 	movw	r0, #54027	@ 0xd30b
 800454c:	f000 fedc 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD30C, 0x00);
 8004550:	2100      	movs	r1, #0
 8004552:	f24d 300c 	movw	r0, #54028	@ 0xd30c
 8004556:	f000 fed7 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD30D, 0xA6);
 800455a:	21a6      	movs	r1, #166	@ 0xa6
 800455c:	f24d 300d 	movw	r0, #54029	@ 0xd30d
 8004560:	f000 fed2 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD30E, 0x00);
 8004564:	2100      	movs	r1, #0
 8004566:	f24d 300e 	movw	r0, #54030	@ 0xd30e
 800456a:	f000 fecd 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD30F, 0xE5);
 800456e:	21e5      	movs	r1, #229	@ 0xe5
 8004570:	f24d 300f 	movw	r0, #54031	@ 0xd30f
 8004574:	f000 fec8 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD310, 0x01);
 8004578:	2101      	movs	r1, #1
 800457a:	f24d 3010 	movw	r0, #54032	@ 0xd310
 800457e:	f000 fec3 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD311, 0x13);
 8004582:	2113      	movs	r1, #19
 8004584:	f24d 3011 	movw	r0, #54033	@ 0xd311
 8004588:	f000 febe 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD312, 0x01);
 800458c:	2101      	movs	r1, #1
 800458e:	f24d 3012 	movw	r0, #54034	@ 0xd312
 8004592:	f000 feb9 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD313, 0x54);
 8004596:	2154      	movs	r1, #84	@ 0x54
 8004598:	f24d 3013 	movw	r0, #54035	@ 0xd313
 800459c:	f000 feb4 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD314, 0x01);
 80045a0:	2101      	movs	r1, #1
 80045a2:	f24d 3014 	movw	r0, #54036	@ 0xd314
 80045a6:	f000 feaf 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD315, 0x82);
 80045aa:	2182      	movs	r1, #130	@ 0x82
 80045ac:	f24d 3015 	movw	r0, #54037	@ 0xd315
 80045b0:	f000 feaa 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD316, 0x01);
 80045b4:	2101      	movs	r1, #1
 80045b6:	f24d 3016 	movw	r0, #54038	@ 0xd316
 80045ba:	f000 fea5 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD317, 0xCA);
 80045be:	21ca      	movs	r1, #202	@ 0xca
 80045c0:	f24d 3017 	movw	r0, #54039	@ 0xd317
 80045c4:	f000 fea0 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD318, 0x02);
 80045c8:	2102      	movs	r1, #2
 80045ca:	f24d 3018 	movw	r0, #54040	@ 0xd318
 80045ce:	f000 fe9b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD319, 0x00);
 80045d2:	2100      	movs	r1, #0
 80045d4:	f24d 3019 	movw	r0, #54041	@ 0xd319
 80045d8:	f000 fe96 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD31A, 0x02);
 80045dc:	2102      	movs	r1, #2
 80045de:	f24d 301a 	movw	r0, #54042	@ 0xd31a
 80045e2:	f000 fe91 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD31B, 0x01);
 80045e6:	2101      	movs	r1, #1
 80045e8:	f24d 301b 	movw	r0, #54043	@ 0xd31b
 80045ec:	f000 fe8c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD31C, 0x02);
 80045f0:	2102      	movs	r1, #2
 80045f2:	f24d 301c 	movw	r0, #54044	@ 0xd31c
 80045f6:	f000 fe87 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD31D, 0x34);
 80045fa:	2134      	movs	r1, #52	@ 0x34
 80045fc:	f24d 301d 	movw	r0, #54045	@ 0xd31d
 8004600:	f000 fe82 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD31E, 0x02);
 8004604:	2102      	movs	r1, #2
 8004606:	f24d 301e 	movw	r0, #54046	@ 0xd31e
 800460a:	f000 fe7d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD31F, 0x67);
 800460e:	2167      	movs	r1, #103	@ 0x67
 8004610:	f24d 301f 	movw	r0, #54047	@ 0xd31f
 8004614:	f000 fe78 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD320, 0x02);
 8004618:	2102      	movs	r1, #2
 800461a:	f24d 3020 	movw	r0, #54048	@ 0xd320
 800461e:	f000 fe73 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD321, 0x84);
 8004622:	2184      	movs	r1, #132	@ 0x84
 8004624:	f24d 3021 	movw	r0, #54049	@ 0xd321
 8004628:	f000 fe6e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD322, 0x02);
 800462c:	2102      	movs	r1, #2
 800462e:	f24d 3022 	movw	r0, #54050	@ 0xd322
 8004632:	f000 fe69 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD323, 0xA4);
 8004636:	21a4      	movs	r1, #164	@ 0xa4
 8004638:	f24d 3023 	movw	r0, #54051	@ 0xd323
 800463c:	f000 fe64 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD324, 0x02);
 8004640:	2102      	movs	r1, #2
 8004642:	f24d 3024 	movw	r0, #54052	@ 0xd324
 8004646:	f000 fe5f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD325, 0xB7);
 800464a:	21b7      	movs	r1, #183	@ 0xb7
 800464c:	f24d 3025 	movw	r0, #54053	@ 0xd325
 8004650:	f000 fe5a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD326, 0x02);
 8004654:	2102      	movs	r1, #2
 8004656:	f24d 3026 	movw	r0, #54054	@ 0xd326
 800465a:	f000 fe55 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD327, 0xCF);
 800465e:	21cf      	movs	r1, #207	@ 0xcf
 8004660:	f24d 3027 	movw	r0, #54055	@ 0xd327
 8004664:	f000 fe50 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD328, 0x02);
 8004668:	2102      	movs	r1, #2
 800466a:	f24d 3028 	movw	r0, #54056	@ 0xd328
 800466e:	f000 fe4b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD329, 0xDE);
 8004672:	21de      	movs	r1, #222	@ 0xde
 8004674:	f24d 3029 	movw	r0, #54057	@ 0xd329
 8004678:	f000 fe46 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD32A, 0x02);
 800467c:	2102      	movs	r1, #2
 800467e:	f24d 302a 	movw	r0, #54058	@ 0xd32a
 8004682:	f000 fe41 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD32B, 0xF2);
 8004686:	21f2      	movs	r1, #242	@ 0xf2
 8004688:	f24d 302b 	movw	r0, #54059	@ 0xd32b
 800468c:	f000 fe3c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD32C, 0x02);
 8004690:	2102      	movs	r1, #2
 8004692:	f24d 302c 	movw	r0, #54060	@ 0xd32c
 8004696:	f000 fe37 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD32D, 0xFE);
 800469a:	21fe      	movs	r1, #254	@ 0xfe
 800469c:	f24d 302d 	movw	r0, #54061	@ 0xd32d
 80046a0:	f000 fe32 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD32E, 0x03);
 80046a4:	2103      	movs	r1, #3
 80046a6:	f24d 302e 	movw	r0, #54062	@ 0xd32e
 80046aa:	f000 fe2d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD32F, 0x10);
 80046ae:	2110      	movs	r1, #16
 80046b0:	f24d 302f 	movw	r0, #54063	@ 0xd32f
 80046b4:	f000 fe28 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD330, 0x03);
 80046b8:	2103      	movs	r1, #3
 80046ba:	f24d 3030 	movw	r0, #54064	@ 0xd330
 80046be:	f000 fe23 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD331, 0x33);
 80046c2:	2133      	movs	r1, #51	@ 0x33
 80046c4:	f24d 3031 	movw	r0, #54065	@ 0xd331
 80046c8:	f000 fe1e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD332, 0x03);
 80046cc:	2103      	movs	r1, #3
 80046ce:	f24d 3032 	movw	r0, #54066	@ 0xd332
 80046d2:	f000 fe19 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD333, 0x6D);
 80046d6:	216d      	movs	r1, #109	@ 0x6d
 80046d8:	f24d 3033 	movw	r0, #54067	@ 0xd333
 80046dc:	f000 fe14 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD400, 0x00);
 80046e0:	2100      	movs	r1, #0
 80046e2:	f44f 4054 	mov.w	r0, #54272	@ 0xd400
 80046e6:	f000 fe0f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD401, 0x33);
 80046ea:	2133      	movs	r1, #51	@ 0x33
 80046ec:	f24d 4001 	movw	r0, #54273	@ 0xd401
 80046f0:	f000 fe0a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD402, 0x00);
 80046f4:	2100      	movs	r1, #0
 80046f6:	f24d 4002 	movw	r0, #54274	@ 0xd402
 80046fa:	f000 fe05 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD403, 0x34);
 80046fe:	2134      	movs	r1, #52	@ 0x34
 8004700:	f24d 4003 	movw	r0, #54275	@ 0xd403
 8004704:	f000 fe00 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD404, 0x00);
 8004708:	2100      	movs	r1, #0
 800470a:	f24d 4004 	movw	r0, #54276	@ 0xd404
 800470e:	f000 fdfb 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD405, 0x3A);
 8004712:	213a      	movs	r1, #58	@ 0x3a
 8004714:	f24d 4005 	movw	r0, #54277	@ 0xd405
 8004718:	f000 fdf6 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD406, 0x00);
 800471c:	2100      	movs	r1, #0
 800471e:	f24d 4006 	movw	r0, #54278	@ 0xd406
 8004722:	f000 fdf1 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD407, 0x4A);
 8004726:	214a      	movs	r1, #74	@ 0x4a
 8004728:	f24d 4007 	movw	r0, #54279	@ 0xd407
 800472c:	f000 fdec 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD408, 0x00);
 8004730:	2100      	movs	r1, #0
 8004732:	f24d 4008 	movw	r0, #54280	@ 0xd408
 8004736:	f000 fde7 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD409, 0x5C);
 800473a:	215c      	movs	r1, #92	@ 0x5c
 800473c:	f24d 4009 	movw	r0, #54281	@ 0xd409
 8004740:	f000 fde2 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD40A, 0x00);
 8004744:	2100      	movs	r1, #0
 8004746:	f24d 400a 	movw	r0, #54282	@ 0xd40a
 800474a:	f000 fddd 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD40B, 0x81);
 800474e:	2181      	movs	r1, #129	@ 0x81
 8004750:	f24d 400b 	movw	r0, #54283	@ 0xd40b
 8004754:	f000 fdd8 	bl	8005308 <lcd_write_reg>

    lcd_write_reg(0xD40C, 0x00);
 8004758:	2100      	movs	r1, #0
 800475a:	f24d 400c 	movw	r0, #54284	@ 0xd40c
 800475e:	f000 fdd3 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD40D, 0xA6);
 8004762:	21a6      	movs	r1, #166	@ 0xa6
 8004764:	f24d 400d 	movw	r0, #54285	@ 0xd40d
 8004768:	f000 fdce 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD40E, 0x00);
 800476c:	2100      	movs	r1, #0
 800476e:	f24d 400e 	movw	r0, #54286	@ 0xd40e
 8004772:	f000 fdc9 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD40F, 0xE5);
 8004776:	21e5      	movs	r1, #229	@ 0xe5
 8004778:	f24d 400f 	movw	r0, #54287	@ 0xd40f
 800477c:	f000 fdc4 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD410, 0x01);
 8004780:	2101      	movs	r1, #1
 8004782:	f24d 4010 	movw	r0, #54288	@ 0xd410
 8004786:	f000 fdbf 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD411, 0x13);
 800478a:	2113      	movs	r1, #19
 800478c:	f24d 4011 	movw	r0, #54289	@ 0xd411
 8004790:	f000 fdba 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD412, 0x01);
 8004794:	2101      	movs	r1, #1
 8004796:	f24d 4012 	movw	r0, #54290	@ 0xd412
 800479a:	f000 fdb5 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD413, 0x54);
 800479e:	2154      	movs	r1, #84	@ 0x54
 80047a0:	f24d 4013 	movw	r0, #54291	@ 0xd413
 80047a4:	f000 fdb0 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD414, 0x01);
 80047a8:	2101      	movs	r1, #1
 80047aa:	f24d 4014 	movw	r0, #54292	@ 0xd414
 80047ae:	f000 fdab 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD415, 0x82);
 80047b2:	2182      	movs	r1, #130	@ 0x82
 80047b4:	f24d 4015 	movw	r0, #54293	@ 0xd415
 80047b8:	f000 fda6 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD416, 0x01);
 80047bc:	2101      	movs	r1, #1
 80047be:	f24d 4016 	movw	r0, #54294	@ 0xd416
 80047c2:	f000 fda1 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD417, 0xCA);
 80047c6:	21ca      	movs	r1, #202	@ 0xca
 80047c8:	f24d 4017 	movw	r0, #54295	@ 0xd417
 80047cc:	f000 fd9c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD418, 0x02);
 80047d0:	2102      	movs	r1, #2
 80047d2:	f24d 4018 	movw	r0, #54296	@ 0xd418
 80047d6:	f000 fd97 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD419, 0x00);
 80047da:	2100      	movs	r1, #0
 80047dc:	f24d 4019 	movw	r0, #54297	@ 0xd419
 80047e0:	f000 fd92 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD41A, 0x02);
 80047e4:	2102      	movs	r1, #2
 80047e6:	f24d 401a 	movw	r0, #54298	@ 0xd41a
 80047ea:	f000 fd8d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD41B, 0x01);
 80047ee:	2101      	movs	r1, #1
 80047f0:	f24d 401b 	movw	r0, #54299	@ 0xd41b
 80047f4:	f000 fd88 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD41C, 0x02);
 80047f8:	2102      	movs	r1, #2
 80047fa:	f24d 401c 	movw	r0, #54300	@ 0xd41c
 80047fe:	f000 fd83 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD41D, 0x34);
 8004802:	2134      	movs	r1, #52	@ 0x34
 8004804:	f24d 401d 	movw	r0, #54301	@ 0xd41d
 8004808:	f000 fd7e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD41E, 0x02);
 800480c:	2102      	movs	r1, #2
 800480e:	f24d 401e 	movw	r0, #54302	@ 0xd41e
 8004812:	f000 fd79 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD41F, 0x67);
 8004816:	2167      	movs	r1, #103	@ 0x67
 8004818:	f24d 401f 	movw	r0, #54303	@ 0xd41f
 800481c:	f000 fd74 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD420, 0x02);
 8004820:	2102      	movs	r1, #2
 8004822:	f24d 4020 	movw	r0, #54304	@ 0xd420
 8004826:	f000 fd6f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD421, 0x84);
 800482a:	2184      	movs	r1, #132	@ 0x84
 800482c:	f24d 4021 	movw	r0, #54305	@ 0xd421
 8004830:	f000 fd6a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD422, 0x02);
 8004834:	2102      	movs	r1, #2
 8004836:	f24d 4022 	movw	r0, #54306	@ 0xd422
 800483a:	f000 fd65 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD423, 0xA4);
 800483e:	21a4      	movs	r1, #164	@ 0xa4
 8004840:	f24d 4023 	movw	r0, #54307	@ 0xd423
 8004844:	f000 fd60 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD424, 0x02);
 8004848:	2102      	movs	r1, #2
 800484a:	f24d 4024 	movw	r0, #54308	@ 0xd424
 800484e:	f000 fd5b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD425, 0xB7);
 8004852:	21b7      	movs	r1, #183	@ 0xb7
 8004854:	f24d 4025 	movw	r0, #54309	@ 0xd425
 8004858:	f000 fd56 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD426, 0x02);
 800485c:	2102      	movs	r1, #2
 800485e:	f24d 4026 	movw	r0, #54310	@ 0xd426
 8004862:	f000 fd51 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD427, 0xCF);
 8004866:	21cf      	movs	r1, #207	@ 0xcf
 8004868:	f24d 4027 	movw	r0, #54311	@ 0xd427
 800486c:	f000 fd4c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD428, 0x02);
 8004870:	2102      	movs	r1, #2
 8004872:	f24d 4028 	movw	r0, #54312	@ 0xd428
 8004876:	f000 fd47 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD429, 0xDE);
 800487a:	21de      	movs	r1, #222	@ 0xde
 800487c:	f24d 4029 	movw	r0, #54313	@ 0xd429
 8004880:	f000 fd42 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD42A, 0x02);
 8004884:	2102      	movs	r1, #2
 8004886:	f24d 402a 	movw	r0, #54314	@ 0xd42a
 800488a:	f000 fd3d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD42B, 0xF2);
 800488e:	21f2      	movs	r1, #242	@ 0xf2
 8004890:	f24d 402b 	movw	r0, #54315	@ 0xd42b
 8004894:	f000 fd38 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD42C, 0x02);
 8004898:	2102      	movs	r1, #2
 800489a:	f24d 402c 	movw	r0, #54316	@ 0xd42c
 800489e:	f000 fd33 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD42D, 0xFE);
 80048a2:	21fe      	movs	r1, #254	@ 0xfe
 80048a4:	f24d 402d 	movw	r0, #54317	@ 0xd42d
 80048a8:	f000 fd2e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD42E, 0x03);
 80048ac:	2103      	movs	r1, #3
 80048ae:	f24d 402e 	movw	r0, #54318	@ 0xd42e
 80048b2:	f000 fd29 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD42F, 0x10);
 80048b6:	2110      	movs	r1, #16
 80048b8:	f24d 402f 	movw	r0, #54319	@ 0xd42f
 80048bc:	f000 fd24 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD430, 0x03);
 80048c0:	2103      	movs	r1, #3
 80048c2:	f24d 4030 	movw	r0, #54320	@ 0xd430
 80048c6:	f000 fd1f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD431, 0x33);
 80048ca:	2133      	movs	r1, #51	@ 0x33
 80048cc:	f24d 4031 	movw	r0, #54321	@ 0xd431
 80048d0:	f000 fd1a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD432, 0x03);
 80048d4:	2103      	movs	r1, #3
 80048d6:	f24d 4032 	movw	r0, #54322	@ 0xd432
 80048da:	f000 fd15 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD433, 0x6D);
 80048de:	216d      	movs	r1, #109	@ 0x6d
 80048e0:	f24d 4033 	movw	r0, #54323	@ 0xd433
 80048e4:	f000 fd10 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD500, 0x00);
 80048e8:	2100      	movs	r1, #0
 80048ea:	f44f 4055 	mov.w	r0, #54528	@ 0xd500
 80048ee:	f000 fd0b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD501, 0x33);
 80048f2:	2133      	movs	r1, #51	@ 0x33
 80048f4:	f24d 5001 	movw	r0, #54529	@ 0xd501
 80048f8:	f000 fd06 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD502, 0x00);
 80048fc:	2100      	movs	r1, #0
 80048fe:	f24d 5002 	movw	r0, #54530	@ 0xd502
 8004902:	f000 fd01 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD503, 0x34);
 8004906:	2134      	movs	r1, #52	@ 0x34
 8004908:	f24d 5003 	movw	r0, #54531	@ 0xd503
 800490c:	f000 fcfc 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD504, 0x00);
 8004910:	2100      	movs	r1, #0
 8004912:	f24d 5004 	movw	r0, #54532	@ 0xd504
 8004916:	f000 fcf7 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD505, 0x3A);
 800491a:	213a      	movs	r1, #58	@ 0x3a
 800491c:	f24d 5005 	movw	r0, #54533	@ 0xd505
 8004920:	f000 fcf2 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD506, 0x00);
 8004924:	2100      	movs	r1, #0
 8004926:	f24d 5006 	movw	r0, #54534	@ 0xd506
 800492a:	f000 fced 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD507, 0x4A);
 800492e:	214a      	movs	r1, #74	@ 0x4a
 8004930:	f24d 5007 	movw	r0, #54535	@ 0xd507
 8004934:	f000 fce8 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD508, 0x00);
 8004938:	2100      	movs	r1, #0
 800493a:	f24d 5008 	movw	r0, #54536	@ 0xd508
 800493e:	f000 fce3 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD509, 0x5C);
 8004942:	215c      	movs	r1, #92	@ 0x5c
 8004944:	f24d 5009 	movw	r0, #54537	@ 0xd509
 8004948:	f000 fcde 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD50A, 0x00);
 800494c:	2100      	movs	r1, #0
 800494e:	f24d 500a 	movw	r0, #54538	@ 0xd50a
 8004952:	f000 fcd9 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD50B, 0x81);
 8004956:	2181      	movs	r1, #129	@ 0x81
 8004958:	f24d 500b 	movw	r0, #54539	@ 0xd50b
 800495c:	f000 fcd4 	bl	8005308 <lcd_write_reg>

    lcd_write_reg(0xD50C, 0x00);
 8004960:	2100      	movs	r1, #0
 8004962:	f24d 500c 	movw	r0, #54540	@ 0xd50c
 8004966:	f000 fccf 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD50D, 0xA6);
 800496a:	21a6      	movs	r1, #166	@ 0xa6
 800496c:	f24d 500d 	movw	r0, #54541	@ 0xd50d
 8004970:	f000 fcca 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD50E, 0x00);
 8004974:	2100      	movs	r1, #0
 8004976:	f24d 500e 	movw	r0, #54542	@ 0xd50e
 800497a:	f000 fcc5 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD50F, 0xE5);
 800497e:	21e5      	movs	r1, #229	@ 0xe5
 8004980:	f24d 500f 	movw	r0, #54543	@ 0xd50f
 8004984:	f000 fcc0 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD510, 0x01);
 8004988:	2101      	movs	r1, #1
 800498a:	f24d 5010 	movw	r0, #54544	@ 0xd510
 800498e:	f000 fcbb 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD511, 0x13);
 8004992:	2113      	movs	r1, #19
 8004994:	f24d 5011 	movw	r0, #54545	@ 0xd511
 8004998:	f000 fcb6 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD512, 0x01);
 800499c:	2101      	movs	r1, #1
 800499e:	f24d 5012 	movw	r0, #54546	@ 0xd512
 80049a2:	f000 fcb1 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD513, 0x54);
 80049a6:	2154      	movs	r1, #84	@ 0x54
 80049a8:	f24d 5013 	movw	r0, #54547	@ 0xd513
 80049ac:	f000 fcac 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD514, 0x01);
 80049b0:	2101      	movs	r1, #1
 80049b2:	f24d 5014 	movw	r0, #54548	@ 0xd514
 80049b6:	f000 fca7 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD515, 0x82);
 80049ba:	2182      	movs	r1, #130	@ 0x82
 80049bc:	f24d 5015 	movw	r0, #54549	@ 0xd515
 80049c0:	f000 fca2 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD516, 0x01);
 80049c4:	2101      	movs	r1, #1
 80049c6:	f24d 5016 	movw	r0, #54550	@ 0xd516
 80049ca:	f000 fc9d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD517, 0xCA);
 80049ce:	21ca      	movs	r1, #202	@ 0xca
 80049d0:	f24d 5017 	movw	r0, #54551	@ 0xd517
 80049d4:	f000 fc98 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD518, 0x02);
 80049d8:	2102      	movs	r1, #2
 80049da:	f24d 5018 	movw	r0, #54552	@ 0xd518
 80049de:	f000 fc93 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD519, 0x00);
 80049e2:	2100      	movs	r1, #0
 80049e4:	f24d 5019 	movw	r0, #54553	@ 0xd519
 80049e8:	f000 fc8e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD51A, 0x02);
 80049ec:	2102      	movs	r1, #2
 80049ee:	f24d 501a 	movw	r0, #54554	@ 0xd51a
 80049f2:	f000 fc89 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD51B, 0x01);
 80049f6:	2101      	movs	r1, #1
 80049f8:	f24d 501b 	movw	r0, #54555	@ 0xd51b
 80049fc:	f000 fc84 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD51C, 0x02);
 8004a00:	2102      	movs	r1, #2
 8004a02:	f24d 501c 	movw	r0, #54556	@ 0xd51c
 8004a06:	f000 fc7f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD51D, 0x34);
 8004a0a:	2134      	movs	r1, #52	@ 0x34
 8004a0c:	f24d 501d 	movw	r0, #54557	@ 0xd51d
 8004a10:	f000 fc7a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD51E, 0x02);
 8004a14:	2102      	movs	r1, #2
 8004a16:	f24d 501e 	movw	r0, #54558	@ 0xd51e
 8004a1a:	f000 fc75 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD51F, 0x67);
 8004a1e:	2167      	movs	r1, #103	@ 0x67
 8004a20:	f24d 501f 	movw	r0, #54559	@ 0xd51f
 8004a24:	f000 fc70 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD520, 0x02);
 8004a28:	2102      	movs	r1, #2
 8004a2a:	f24d 5020 	movw	r0, #54560	@ 0xd520
 8004a2e:	f000 fc6b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD521, 0x84);
 8004a32:	2184      	movs	r1, #132	@ 0x84
 8004a34:	f24d 5021 	movw	r0, #54561	@ 0xd521
 8004a38:	f000 fc66 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD522, 0x02);
 8004a3c:	2102      	movs	r1, #2
 8004a3e:	f24d 5022 	movw	r0, #54562	@ 0xd522
 8004a42:	f000 fc61 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD523, 0xA4);
 8004a46:	21a4      	movs	r1, #164	@ 0xa4
 8004a48:	f24d 5023 	movw	r0, #54563	@ 0xd523
 8004a4c:	f000 fc5c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD524, 0x02);
 8004a50:	2102      	movs	r1, #2
 8004a52:	f24d 5024 	movw	r0, #54564	@ 0xd524
 8004a56:	f000 fc57 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD525, 0xB7);
 8004a5a:	21b7      	movs	r1, #183	@ 0xb7
 8004a5c:	f24d 5025 	movw	r0, #54565	@ 0xd525
 8004a60:	f000 fc52 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD526, 0x02);
 8004a64:	2102      	movs	r1, #2
 8004a66:	f24d 5026 	movw	r0, #54566	@ 0xd526
 8004a6a:	f000 fc4d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD527, 0xCF);
 8004a6e:	21cf      	movs	r1, #207	@ 0xcf
 8004a70:	f24d 5027 	movw	r0, #54567	@ 0xd527
 8004a74:	f000 fc48 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD528, 0x02);
 8004a78:	2102      	movs	r1, #2
 8004a7a:	f24d 5028 	movw	r0, #54568	@ 0xd528
 8004a7e:	f000 fc43 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD529, 0xDE);
 8004a82:	21de      	movs	r1, #222	@ 0xde
 8004a84:	f24d 5029 	movw	r0, #54569	@ 0xd529
 8004a88:	f000 fc3e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD52A, 0x02);
 8004a8c:	2102      	movs	r1, #2
 8004a8e:	f24d 502a 	movw	r0, #54570	@ 0xd52a
 8004a92:	f000 fc39 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD52B, 0xF2);
 8004a96:	21f2      	movs	r1, #242	@ 0xf2
 8004a98:	f24d 502b 	movw	r0, #54571	@ 0xd52b
 8004a9c:	f000 fc34 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD52C, 0x02);
 8004aa0:	2102      	movs	r1, #2
 8004aa2:	f24d 502c 	movw	r0, #54572	@ 0xd52c
 8004aa6:	f000 fc2f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD52D, 0xFE);
 8004aaa:	21fe      	movs	r1, #254	@ 0xfe
 8004aac:	f24d 502d 	movw	r0, #54573	@ 0xd52d
 8004ab0:	f000 fc2a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD52E, 0x03);
 8004ab4:	2103      	movs	r1, #3
 8004ab6:	f24d 502e 	movw	r0, #54574	@ 0xd52e
 8004aba:	f000 fc25 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD52F, 0x10);
 8004abe:	2110      	movs	r1, #16
 8004ac0:	f24d 502f 	movw	r0, #54575	@ 0xd52f
 8004ac4:	f000 fc20 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD530, 0x03);
 8004ac8:	2103      	movs	r1, #3
 8004aca:	f24d 5030 	movw	r0, #54576	@ 0xd530
 8004ace:	f000 fc1b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD531, 0x33);
 8004ad2:	2133      	movs	r1, #51	@ 0x33
 8004ad4:	f24d 5031 	movw	r0, #54577	@ 0xd531
 8004ad8:	f000 fc16 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD532, 0x03);
 8004adc:	2103      	movs	r1, #3
 8004ade:	f24d 5032 	movw	r0, #54578	@ 0xd532
 8004ae2:	f000 fc11 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD533, 0x6D);
 8004ae6:	216d      	movs	r1, #109	@ 0x6d
 8004ae8:	f24d 5033 	movw	r0, #54579	@ 0xd533
 8004aec:	f000 fc0c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD600, 0x00);
 8004af0:	2100      	movs	r1, #0
 8004af2:	f44f 4056 	mov.w	r0, #54784	@ 0xd600
 8004af6:	f000 fc07 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD601, 0x33);
 8004afa:	2133      	movs	r1, #51	@ 0x33
 8004afc:	f24d 6001 	movw	r0, #54785	@ 0xd601
 8004b00:	f000 fc02 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD602, 0x00);
 8004b04:	2100      	movs	r1, #0
 8004b06:	f24d 6002 	movw	r0, #54786	@ 0xd602
 8004b0a:	f000 fbfd 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD603, 0x34);
 8004b0e:	2134      	movs	r1, #52	@ 0x34
 8004b10:	f24d 6003 	movw	r0, #54787	@ 0xd603
 8004b14:	f000 fbf8 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD604, 0x00);
 8004b18:	2100      	movs	r1, #0
 8004b1a:	f24d 6004 	movw	r0, #54788	@ 0xd604
 8004b1e:	f000 fbf3 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD605, 0x3A);
 8004b22:	213a      	movs	r1, #58	@ 0x3a
 8004b24:	f24d 6005 	movw	r0, #54789	@ 0xd605
 8004b28:	f000 fbee 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD606, 0x00);
 8004b2c:	2100      	movs	r1, #0
 8004b2e:	f24d 6006 	movw	r0, #54790	@ 0xd606
 8004b32:	f000 fbe9 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD607, 0x4A);
 8004b36:	214a      	movs	r1, #74	@ 0x4a
 8004b38:	f24d 6007 	movw	r0, #54791	@ 0xd607
 8004b3c:	f000 fbe4 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD608, 0x00);
 8004b40:	2100      	movs	r1, #0
 8004b42:	f24d 6008 	movw	r0, #54792	@ 0xd608
 8004b46:	f000 fbdf 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD609, 0x5C);
 8004b4a:	215c      	movs	r1, #92	@ 0x5c
 8004b4c:	f24d 6009 	movw	r0, #54793	@ 0xd609
 8004b50:	f000 fbda 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD60A, 0x00);
 8004b54:	2100      	movs	r1, #0
 8004b56:	f24d 600a 	movw	r0, #54794	@ 0xd60a
 8004b5a:	f000 fbd5 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD60B, 0x81);
 8004b5e:	2181      	movs	r1, #129	@ 0x81
 8004b60:	f24d 600b 	movw	r0, #54795	@ 0xd60b
 8004b64:	f000 fbd0 	bl	8005308 <lcd_write_reg>

    lcd_write_reg(0xD60C, 0x00);
 8004b68:	2100      	movs	r1, #0
 8004b6a:	f24d 600c 	movw	r0, #54796	@ 0xd60c
 8004b6e:	f000 fbcb 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD60D, 0xA6);
 8004b72:	21a6      	movs	r1, #166	@ 0xa6
 8004b74:	f24d 600d 	movw	r0, #54797	@ 0xd60d
 8004b78:	f000 fbc6 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD60E, 0x00);
 8004b7c:	2100      	movs	r1, #0
 8004b7e:	f24d 600e 	movw	r0, #54798	@ 0xd60e
 8004b82:	f000 fbc1 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD60F, 0xE5);
 8004b86:	21e5      	movs	r1, #229	@ 0xe5
 8004b88:	f24d 600f 	movw	r0, #54799	@ 0xd60f
 8004b8c:	f000 fbbc 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD610, 0x01);
 8004b90:	2101      	movs	r1, #1
 8004b92:	f24d 6010 	movw	r0, #54800	@ 0xd610
 8004b96:	f000 fbb7 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD611, 0x13);
 8004b9a:	2113      	movs	r1, #19
 8004b9c:	f24d 6011 	movw	r0, #54801	@ 0xd611
 8004ba0:	f000 fbb2 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD612, 0x01);
 8004ba4:	2101      	movs	r1, #1
 8004ba6:	f24d 6012 	movw	r0, #54802	@ 0xd612
 8004baa:	f000 fbad 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD613, 0x54);
 8004bae:	2154      	movs	r1, #84	@ 0x54
 8004bb0:	f24d 6013 	movw	r0, #54803	@ 0xd613
 8004bb4:	f000 fba8 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD614, 0x01);
 8004bb8:	2101      	movs	r1, #1
 8004bba:	f24d 6014 	movw	r0, #54804	@ 0xd614
 8004bbe:	f000 fba3 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD615, 0x82);
 8004bc2:	2182      	movs	r1, #130	@ 0x82
 8004bc4:	f24d 6015 	movw	r0, #54805	@ 0xd615
 8004bc8:	f000 fb9e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD616, 0x01);
 8004bcc:	2101      	movs	r1, #1
 8004bce:	f24d 6016 	movw	r0, #54806	@ 0xd616
 8004bd2:	f000 fb99 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD617, 0xCA);
 8004bd6:	21ca      	movs	r1, #202	@ 0xca
 8004bd8:	f24d 6017 	movw	r0, #54807	@ 0xd617
 8004bdc:	f000 fb94 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD618, 0x02);
 8004be0:	2102      	movs	r1, #2
 8004be2:	f24d 6018 	movw	r0, #54808	@ 0xd618
 8004be6:	f000 fb8f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD619, 0x00);
 8004bea:	2100      	movs	r1, #0
 8004bec:	f24d 6019 	movw	r0, #54809	@ 0xd619
 8004bf0:	f000 fb8a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD61A, 0x02);
 8004bf4:	2102      	movs	r1, #2
 8004bf6:	f24d 601a 	movw	r0, #54810	@ 0xd61a
 8004bfa:	f000 fb85 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD61B, 0x01);
 8004bfe:	2101      	movs	r1, #1
 8004c00:	f24d 601b 	movw	r0, #54811	@ 0xd61b
 8004c04:	f000 fb80 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD61C, 0x02);
 8004c08:	2102      	movs	r1, #2
 8004c0a:	f24d 601c 	movw	r0, #54812	@ 0xd61c
 8004c0e:	f000 fb7b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD61D, 0x34);
 8004c12:	2134      	movs	r1, #52	@ 0x34
 8004c14:	f24d 601d 	movw	r0, #54813	@ 0xd61d
 8004c18:	f000 fb76 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD61E, 0x02);
 8004c1c:	2102      	movs	r1, #2
 8004c1e:	f24d 601e 	movw	r0, #54814	@ 0xd61e
 8004c22:	f000 fb71 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD61F, 0x67);
 8004c26:	2167      	movs	r1, #103	@ 0x67
 8004c28:	f24d 601f 	movw	r0, #54815	@ 0xd61f
 8004c2c:	f000 fb6c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD620, 0x02);
 8004c30:	2102      	movs	r1, #2
 8004c32:	f24d 6020 	movw	r0, #54816	@ 0xd620
 8004c36:	f000 fb67 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD621, 0x84);
 8004c3a:	2184      	movs	r1, #132	@ 0x84
 8004c3c:	f24d 6021 	movw	r0, #54817	@ 0xd621
 8004c40:	f000 fb62 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD622, 0x02);
 8004c44:	2102      	movs	r1, #2
 8004c46:	f24d 6022 	movw	r0, #54818	@ 0xd622
 8004c4a:	f000 fb5d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD623, 0xA4);
 8004c4e:	21a4      	movs	r1, #164	@ 0xa4
 8004c50:	f24d 6023 	movw	r0, #54819	@ 0xd623
 8004c54:	f000 fb58 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD624, 0x02);
 8004c58:	2102      	movs	r1, #2
 8004c5a:	f24d 6024 	movw	r0, #54820	@ 0xd624
 8004c5e:	f000 fb53 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD625, 0xB7);
 8004c62:	21b7      	movs	r1, #183	@ 0xb7
 8004c64:	f24d 6025 	movw	r0, #54821	@ 0xd625
 8004c68:	f000 fb4e 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD626, 0x02);
 8004c6c:	2102      	movs	r1, #2
 8004c6e:	f24d 6026 	movw	r0, #54822	@ 0xd626
 8004c72:	f000 fb49 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD627, 0xCF);
 8004c76:	21cf      	movs	r1, #207	@ 0xcf
 8004c78:	f24d 6027 	movw	r0, #54823	@ 0xd627
 8004c7c:	f000 fb44 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD628, 0x02);
 8004c80:	2102      	movs	r1, #2
 8004c82:	f24d 6028 	movw	r0, #54824	@ 0xd628
 8004c86:	f000 fb3f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD629, 0xDE);
 8004c8a:	21de      	movs	r1, #222	@ 0xde
 8004c8c:	f24d 6029 	movw	r0, #54825	@ 0xd629
 8004c90:	f000 fb3a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD62A, 0x02);
 8004c94:	2102      	movs	r1, #2
 8004c96:	f24d 602a 	movw	r0, #54826	@ 0xd62a
 8004c9a:	f000 fb35 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD62B, 0xF2);
 8004c9e:	21f2      	movs	r1, #242	@ 0xf2
 8004ca0:	f24d 602b 	movw	r0, #54827	@ 0xd62b
 8004ca4:	f000 fb30 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD62C, 0x02);
 8004ca8:	2102      	movs	r1, #2
 8004caa:	f24d 602c 	movw	r0, #54828	@ 0xd62c
 8004cae:	f000 fb2b 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD62D, 0xFE);
 8004cb2:	21fe      	movs	r1, #254	@ 0xfe
 8004cb4:	f24d 602d 	movw	r0, #54829	@ 0xd62d
 8004cb8:	f000 fb26 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD62E, 0x03);
 8004cbc:	2103      	movs	r1, #3
 8004cbe:	f24d 602e 	movw	r0, #54830	@ 0xd62e
 8004cc2:	f000 fb21 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD62F, 0x10);
 8004cc6:	2110      	movs	r1, #16
 8004cc8:	f24d 602f 	movw	r0, #54831	@ 0xd62f
 8004ccc:	f000 fb1c 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD630, 0x03);
 8004cd0:	2103      	movs	r1, #3
 8004cd2:	f24d 6030 	movw	r0, #54832	@ 0xd630
 8004cd6:	f000 fb17 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD631, 0x33);
 8004cda:	2133      	movs	r1, #51	@ 0x33
 8004cdc:	f24d 6031 	movw	r0, #54833	@ 0xd631
 8004ce0:	f000 fb12 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD632, 0x03);
 8004ce4:	2103      	movs	r1, #3
 8004ce6:	f24d 6032 	movw	r0, #54834	@ 0xd632
 8004cea:	f000 fb0d 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xD633, 0x6D);
 8004cee:	216d      	movs	r1, #109	@ 0x6d
 8004cf0:	f24d 6033 	movw	r0, #54835	@ 0xd633
 8004cf4:	f000 fb08 	bl	8005308 <lcd_write_reg>
    /* LV2 Page 0 enable */
    lcd_write_reg(0xF000, 0x55);
 8004cf8:	2155      	movs	r1, #85	@ 0x55
 8004cfa:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 8004cfe:	f000 fb03 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 8004d02:	21aa      	movs	r1, #170	@ 0xaa
 8004d04:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8004d08:	f000 fafe 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8004d0c:	2152      	movs	r1, #82	@ 0x52
 8004d0e:	f24f 0002 	movw	r0, #61442	@ 0xf002
 8004d12:	f000 faf9 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8004d16:	2108      	movs	r1, #8
 8004d18:	f24f 0003 	movw	r0, #61443	@ 0xf003
 8004d1c:	f000 faf4 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x00);
 8004d20:	2100      	movs	r1, #0
 8004d22:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8004d26:	f000 faef 	bl	8005308 <lcd_write_reg>
    /* Display control */
    lcd_write_reg(0xB100, 0xCC);
 8004d2a:	21cc      	movs	r1, #204	@ 0xcc
 8004d2c:	f44f 4031 	mov.w	r0, #45312	@ 0xb100
 8004d30:	f000 faea 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x00);
 8004d34:	2100      	movs	r1, #0
 8004d36:	f24b 1001 	movw	r0, #45313	@ 0xb101
 8004d3a:	f000 fae5 	bl	8005308 <lcd_write_reg>
    /* Source hold time */
    lcd_write_reg(0xB600, 0x05);
 8004d3e:	2105      	movs	r1, #5
 8004d40:	f44f 4036 	mov.w	r0, #46592	@ 0xb600
 8004d44:	f000 fae0 	bl	8005308 <lcd_write_reg>
    /* Gate EQ control */
    lcd_write_reg(0xB700, 0x70);
 8004d48:	2170      	movs	r1, #112	@ 0x70
 8004d4a:	f44f 4037 	mov.w	r0, #46848	@ 0xb700
 8004d4e:	f000 fadb 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x70);
 8004d52:	2170      	movs	r1, #112	@ 0x70
 8004d54:	f24b 7001 	movw	r0, #46849	@ 0xb701
 8004d58:	f000 fad6 	bl	8005308 <lcd_write_reg>
    /* Source EQ control (Mode 2) */
    lcd_write_reg(0xB800, 0x01);
 8004d5c:	2101      	movs	r1, #1
 8004d5e:	f44f 4038 	mov.w	r0, #47104	@ 0xb800
 8004d62:	f000 fad1 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x03);
 8004d66:	2103      	movs	r1, #3
 8004d68:	f64b 0001 	movw	r0, #47105	@ 0xb801
 8004d6c:	f000 facc 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x03);
 8004d70:	2103      	movs	r1, #3
 8004d72:	f64b 0002 	movw	r0, #47106	@ 0xb802
 8004d76:	f000 fac7 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xB803, 0x03);
 8004d7a:	2103      	movs	r1, #3
 8004d7c:	f64b 0003 	movw	r0, #47107	@ 0xb803
 8004d80:	f000 fac2 	bl	8005308 <lcd_write_reg>
    /* Inversion mode (2-dot) */
    lcd_write_reg(0xBC00, 0x02);
 8004d84:	2102      	movs	r1, #2
 8004d86:	f44f 403c 	mov.w	r0, #48128	@ 0xbc00
 8004d8a:	f000 fabd 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x00);
 8004d8e:	2100      	movs	r1, #0
 8004d90:	f64b 4001 	movw	r0, #48129	@ 0xbc01
 8004d94:	f000 fab8 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 8004d98:	2100      	movs	r1, #0
 8004d9a:	f64b 4002 	movw	r0, #48130	@ 0xbc02
 8004d9e:	f000 fab3 	bl	8005308 <lcd_write_reg>
    /* Timing control 4H w/ 4-delay */
    lcd_write_reg(0xC900, 0xD0);
 8004da2:	21d0      	movs	r1, #208	@ 0xd0
 8004da4:	f44f 4049 	mov.w	r0, #51456	@ 0xc900
 8004da8:	f000 faae 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xC901, 0x02);
 8004dac:	2102      	movs	r1, #2
 8004dae:	f64c 1001 	movw	r0, #51457	@ 0xc901
 8004db2:	f000 faa9 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xC902, 0x50);
 8004db6:	2150      	movs	r1, #80	@ 0x50
 8004db8:	f64c 1002 	movw	r0, #51458	@ 0xc902
 8004dbc:	f000 faa4 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xC903, 0x50);
 8004dc0:	2150      	movs	r1, #80	@ 0x50
 8004dc2:	f64c 1003 	movw	r0, #51459	@ 0xc903
 8004dc6:	f000 fa9f 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0xC904, 0x50);
 8004dca:	2150      	movs	r1, #80	@ 0x50
 8004dcc:	f64c 1004 	movw	r0, #51460	@ 0xc904
 8004dd0:	f000 fa9a 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0x3500, 0x00);
 8004dd4:	2100      	movs	r1, #0
 8004dd6:	f44f 5054 	mov.w	r0, #13568	@ 0x3500
 8004dda:	f000 fa95 	bl	8005308 <lcd_write_reg>
    lcd_write_reg(0x3A00, 0x55); /* 16-bit/pixel */
 8004dde:	2155      	movs	r1, #85	@ 0x55
 8004de0:	f44f 5068 	mov.w	r0, #14848	@ 0x3a00
 8004de4:	f000 fa90 	bl	8005308 <lcd_write_reg>
    lcd_wr_regno(0x1100);
 8004de8:	f44f 5088 	mov.w	r0, #4352	@ 0x1100
 8004dec:	f000 fa78 	bl	80052e0 <lcd_wr_regno>
    delay_us(120);
 8004df0:	2078      	movs	r0, #120	@ 0x78
 8004df2:	f004 f973 	bl	80090dc <delay_us>
    lcd_wr_regno(0x2900);
 8004df6:	f44f 5024 	mov.w	r0, #10496	@ 0x2900
 8004dfa:	f000 fa71 	bl	80052e0 <lcd_wr_regno>
}
 8004dfe:	bf00      	nop
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <lcd_ex_ili9806_reginit>:
 * @brief       ILI9806
 * @param       
 * @retval      
 */
void lcd_ex_ili9806_reginit(void)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xFF); /* EXTC Command Set enable register */
 8004e06:	20ff      	movs	r0, #255	@ 0xff
 8004e08:	f000 fa6a 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 8004e0c:	20ff      	movs	r0, #255	@ 0xff
 8004e0e:	f000 fa53 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x98);
 8004e12:	2098      	movs	r0, #152	@ 0x98
 8004e14:	f000 fa50 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x06);
 8004e18:	2006      	movs	r0, #6
 8004e1a:	f000 fa4d 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xBC); /* GIP 1 */
 8004e1e:	20bc      	movs	r0, #188	@ 0xbc
 8004e20:	f000 fa5e 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8004e24:	2001      	movs	r0, #1
 8004e26:	f000 fa47 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8004e2a:	200f      	movs	r0, #15
 8004e2c:	f000 fa44 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x61);
 8004e30:	2061      	movs	r0, #97	@ 0x61
 8004e32:	f000 fa41 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8004e36:	20ff      	movs	r0, #255	@ 0xff
 8004e38:	f000 fa3e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8004e3c:	2001      	movs	r0, #1
 8004e3e:	f000 fa3b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8004e42:	2001      	movs	r0, #1
 8004e44:	f000 fa38 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8004e48:	200b      	movs	r0, #11
 8004e4a:	f000 fa35 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8004e4e:	2010      	movs	r0, #16
 8004e50:	f000 fa32 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x37);
 8004e54:	2037      	movs	r0, #55	@ 0x37
 8004e56:	f000 fa2f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x63);
 8004e5a:	2063      	movs	r0, #99	@ 0x63
 8004e5c:	f000 fa2c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8004e60:	20ff      	movs	r0, #255	@ 0xff
 8004e62:	f000 fa29 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8004e66:	20ff      	movs	r0, #255	@ 0xff
 8004e68:	f000 fa26 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8004e6c:	2001      	movs	r0, #1
 8004e6e:	f000 fa23 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8004e72:	2001      	movs	r0, #1
 8004e74:	f000 fa20 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004e78:	2000      	movs	r0, #0
 8004e7a:	f000 fa1d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004e7e:	2000      	movs	r0, #0
 8004e80:	f000 fa1a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8004e84:	20ff      	movs	r0, #255	@ 0xff
 8004e86:	f000 fa17 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x52);
 8004e8a:	2052      	movs	r0, #82	@ 0x52
 8004e8c:	f000 fa14 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8004e90:	2001      	movs	r0, #1
 8004e92:	f000 fa11 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004e96:	2000      	movs	r0, #0
 8004e98:	f000 fa0e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x40);
 8004e9c:	2040      	movs	r0, #64	@ 0x40
 8004e9e:	f000 fa0b 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xBD); /* GIP 2 */
 8004ea2:	20bd      	movs	r0, #189	@ 0xbd
 8004ea4:	f000 fa1c 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8004ea8:	2001      	movs	r0, #1
 8004eaa:	f000 fa05 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x23);
 8004eae:	2023      	movs	r0, #35	@ 0x23
 8004eb0:	f000 fa02 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x45);
 8004eb4:	2045      	movs	r0, #69	@ 0x45
 8004eb6:	f000 f9ff 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x67);
 8004eba:	2067      	movs	r0, #103	@ 0x67
 8004ebc:	f000 f9fc 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8004ec0:	2001      	movs	r0, #1
 8004ec2:	f000 f9f9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x23);
 8004ec6:	2023      	movs	r0, #35	@ 0x23
 8004ec8:	f000 f9f6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x45);
 8004ecc:	2045      	movs	r0, #69	@ 0x45
 8004ece:	f000 f9f3 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x67);
 8004ed2:	2067      	movs	r0, #103	@ 0x67
 8004ed4:	f000 f9f0 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* GIP 3 */
 8004ed8:	20be      	movs	r0, #190	@ 0xbe
 8004eda:	f000 fa01 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004ede:	2000      	movs	r0, #0
 8004ee0:	f000 f9ea 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8004ee4:	2001      	movs	r0, #1
 8004ee6:	f000 f9e7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xAB);
 8004eea:	20ab      	movs	r0, #171	@ 0xab
 8004eec:	f000 f9e4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x60);
 8004ef0:	2060      	movs	r0, #96	@ 0x60
 8004ef2:	f000 f9e1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x22);
 8004ef6:	2022      	movs	r0, #34	@ 0x22
 8004ef8:	f000 f9de 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x22);
 8004efc:	2022      	movs	r0, #34	@ 0x22
 8004efe:	f000 f9db 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x22);
 8004f02:	2022      	movs	r0, #34	@ 0x22
 8004f04:	f000 f9d8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x22);
 8004f08:	2022      	movs	r0, #34	@ 0x22
 8004f0a:	f000 f9d5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x22);
 8004f0e:	2022      	movs	r0, #34	@ 0x22
 8004f10:	f000 f9d2 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xC7); /* VCOM Control */
 8004f14:	20c7      	movs	r0, #199	@ 0xc7
 8004f16:	f000 f9e3 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x36);
 8004f1a:	2036      	movs	r0, #54	@ 0x36
 8004f1c:	f000 f9cc 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xED); /* EN_volt_reg VGMP / VGMN /VGSP / VGSN voltage to output */
 8004f20:	20ed      	movs	r0, #237	@ 0xed
 8004f22:	f000 f9dd 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x7F);
 8004f26:	207f      	movs	r0, #127	@ 0x7f
 8004f28:	f000 f9c6 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8004f2c:	200f      	movs	r0, #15
 8004f2e:	f000 f9c3 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0XC0); /* Power Control 1 Setting AVDD / AVEE / VGH / VGL */
 8004f32:	20c0      	movs	r0, #192	@ 0xc0
 8004f34:	f000 f9d4 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 8004f38:	200f      	movs	r0, #15
 8004f3a:	f000 f9bd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8004f3e:	200b      	movs	r0, #11
 8004f40:	f000 f9ba 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* VGH 15V,VGLO-10V */
 8004f44:	200a      	movs	r0, #10
 8004f46:	f000 f9b7 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0XFC); /* AVDD / AVEE generated by internal pumping. */
 8004f4a:	20fc      	movs	r0, #252	@ 0xfc
 8004f4c:	f000 f9c8 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x08);
 8004f50:	2008      	movs	r0, #8
 8004f52:	f000 f9b1 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0XDF);
 8004f56:	20df      	movs	r0, #223	@ 0xdf
 8004f58:	f000 f9c2 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004f5c:	2000      	movs	r0, #0
 8004f5e:	f000 f9ab 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004f62:	2000      	movs	r0, #0
 8004f64:	f000 f9a8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004f68:	2000      	movs	r0, #0
 8004f6a:	f000 f9a5 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004f6e:	2000      	movs	r0, #0
 8004f70:	f000 f9a2 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004f74:	2000      	movs	r0, #0
 8004f76:	f000 f99f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x20);
 8004f7a:	2020      	movs	r0, #32
 8004f7c:	f000 f99c 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0XF3); /* DVDD Voltage Setting */
 8004f80:	20f3      	movs	r0, #243	@ 0xf3
 8004f82:	f000 f9ad 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x74);
 8004f86:	2074      	movs	r0, #116	@ 0x74
 8004f88:	f000 f996 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Inversion Type */
 8004f8c:	20b4      	movs	r0, #180	@ 0xb4
 8004f8e:	f000 f9a7 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02 */
 8004f92:	2000      	movs	r0, #0
 8004f94:	f000 f990 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 8004f98:	2000      	movs	r0, #0
 8004f9a:	f000 f98d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 8004f9e:	2000      	movs	r0, #0
 8004fa0:	f000 f98a 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xF7); /* Resolution Control */
 8004fa4:	20f7      	movs	r0, #247	@ 0xf7
 8004fa6:	f000 f99b 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x82);  /* 480*800 */
 8004faa:	2082      	movs	r0, #130	@ 0x82
 8004fac:	f000 f984 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB1); /* FRAME RATE Setting */
 8004fb0:	20b1      	movs	r0, #177	@ 0xb1
 8004fb2:	f000 f995 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004fb6:	2000      	movs	r0, #0
 8004fb8:	f000 f97e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x13);
 8004fbc:	2013      	movs	r0, #19
 8004fbe:	f000 f97b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x13);
 8004fc2:	2013      	movs	r0, #19
 8004fc4:	f000 f978 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0XF2); /* CR_EQ_PC_SDT  #C0,06,40,28 */
 8004fc8:	20f2      	movs	r0, #242	@ 0xf2
 8004fca:	f000 f989 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x80);
 8004fce:	2080      	movs	r0, #128	@ 0x80
 8004fd0:	f000 f972 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x04);
 8004fd4:	2004      	movs	r0, #4
 8004fd6:	f000 f96f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x40);
 8004fda:	2040      	movs	r0, #64	@ 0x40
 8004fdc:	f000 f96c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x28);
 8004fe0:	2028      	movs	r0, #40	@ 0x28
 8004fe2:	f000 f969 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0XC1); /* Power Control 2  SD OP Bias_VRH1_VRH2_EXT_CPCK_SEL */
 8004fe6:	20c1      	movs	r0, #193	@ 0xc1
 8004fe8:	f000 f97a 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x17);
 8004fec:	2017      	movs	r0, #23
 8004fee:	f000 f963 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMP */
 8004ff2:	2088      	movs	r0, #136	@ 0x88
 8004ff4:	f000 f960 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMN */
 8004ff8:	2088      	movs	r0, #136	@ 0x88
 8004ffa:	f000 f95d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x20);
 8004ffe:	2020      	movs	r0, #32
 8005000:	f000 f95a 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Positive Gamma Control */
 8005004:	20e0      	movs	r0, #224	@ 0xe0
 8005006:	f000 f96b 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 800500a:	2000      	movs	r0, #0
 800500c:	f000 f954 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P2 */
 8005010:	200a      	movs	r0, #10
 8005012:	f000 f951 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x12);  /* P3 */
 8005016:	2012      	movs	r0, #18
 8005018:	f000 f94e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P4 */
 800501c:	2010      	movs	r0, #16
 800501e:	f000 f94b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 8005022:	200e      	movs	r0, #14
 8005024:	f000 f948 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x20);  /* P6 */
 8005028:	2020      	movs	r0, #32
 800502a:	f000 f945 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xCC);  /* P7 */
 800502e:	20cc      	movs	r0, #204	@ 0xcc
 8005030:	f000 f942 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x07);  /* P8 */
 8005034:	2007      	movs	r0, #7
 8005036:	f000 f93f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 800503a:	2006      	movs	r0, #6
 800503c:	f000 f93c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P10 */
 8005040:	200b      	movs	r0, #11
 8005042:	f000 f939 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P11 */
 8005046:	200e      	movs	r0, #14
 8005048:	f000 f936 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P12 */
 800504c:	200f      	movs	r0, #15
 800504e:	f000 f933 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P13 */
 8005052:	200d      	movs	r0, #13
 8005054:	f000 f930 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 8005058:	2015      	movs	r0, #21
 800505a:	f000 f92d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P15 */
 800505e:	2010      	movs	r0, #16
 8005060:	f000 f92a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 8005064:	2000      	movs	r0, #0
 8005066:	f000 f927 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xE1); /* Negative Gamma Correction */
 800506a:	20e1      	movs	r0, #225	@ 0xe1
 800506c:	f000 f938 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 8005070:	2000      	movs	r0, #0
 8005072:	f000 f921 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P2 */
 8005076:	200b      	movs	r0, #11
 8005078:	f000 f91e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x13);  /* P3 */
 800507c:	2013      	movs	r0, #19
 800507e:	f000 f91b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P4 */
 8005082:	200d      	movs	r0, #13
 8005084:	f000 f918 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 8005088:	200e      	movs	r0, #14
 800508a:	f000 f915 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x1B);  /* P6 */
 800508e:	201b      	movs	r0, #27
 8005090:	f000 f912 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x71);  /* P7 */
 8005094:	2071      	movs	r0, #113	@ 0x71
 8005096:	f000 f90f 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P8 */
 800509a:	2006      	movs	r0, #6
 800509c:	f000 f90c 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 80050a0:	2006      	movs	r0, #6
 80050a2:	f000 f909 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P10 */
 80050a6:	200a      	movs	r0, #10
 80050a8:	f000 f906 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P11 */
 80050ac:	200f      	movs	r0, #15
 80050ae:	f000 f903 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P12 */
 80050b2:	200e      	movs	r0, #14
 80050b4:	f000 f900 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P13 */
 80050b8:	200f      	movs	r0, #15
 80050ba:	f000 f8fd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 80050be:	2015      	movs	r0, #21
 80050c0:	f000 f8fa 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x0C);  /* P15 */
 80050c4:	200c      	movs	r0, #12
 80050c6:	f000 f8f7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 80050ca:	2000      	movs	r0, #0
 80050cc:	f000 f8f4 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x2a);
 80050d0:	202a      	movs	r0, #42	@ 0x2a
 80050d2:	f000 f905 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80050d6:	2000      	movs	r0, #0
 80050d8:	f000 f8ee 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80050dc:	2000      	movs	r0, #0
 80050de:	f000 f8eb 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);
 80050e2:	2001      	movs	r0, #1
 80050e4:	f000 f8e8 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xdf);
 80050e8:	20df      	movs	r0, #223	@ 0xdf
 80050ea:	f000 f8e5 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x2b);
 80050ee:	202b      	movs	r0, #43	@ 0x2b
 80050f0:	f000 f8f6 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80050f4:	2000      	movs	r0, #0
 80050f6:	f000 f8df 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80050fa:	2000      	movs	r0, #0
 80050fc:	f000 f8dc 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x03);
 8005100:	2003      	movs	r0, #3
 8005102:	f000 f8d9 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x1f);
 8005106:	201f      	movs	r0, #31
 8005108:	f000 f8d6 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x3A); /* Pixel Format */
 800510c:	203a      	movs	r0, #58	@ 0x3a
 800510e:	f000 f8e7 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x55);
 8005112:	2055      	movs	r0, #85	@ 0x55
 8005114:	f000 f8d0 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x36); /* Memory Access Control */
 8005118:	2036      	movs	r0, #54	@ 0x36
 800511a:	f000 f8e1 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02-180 */
 800511e:	2000      	movs	r0, #0
 8005120:	f000 f8ca 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x11);
 8005124:	2011      	movs	r0, #17
 8005126:	f000 f8db 	bl	80052e0 <lcd_wr_regno>
    delay_ms(120);
 800512a:	2078      	movs	r0, #120	@ 0x78
 800512c:	f004 f814 	bl	8009158 <delay_ms>
    lcd_wr_regno(0x29);
 8005130:	2029      	movs	r0, #41	@ 0x29
 8005132:	f000 f8d5 	bl	80052e0 <lcd_wr_regno>
    delay_ms(20);
 8005136:	2014      	movs	r0, #20
 8005138:	f004 f80e 	bl	8009158 <delay_ms>
    lcd_wr_regno(0x2C);
 800513c:	202c      	movs	r0, #44	@ 0x2c
 800513e:	f000 f8cf 	bl	80052e0 <lcd_wr_regno>
}
 8005142:	bf00      	nop
 8005144:	bd80      	pop	{r7, pc}

08005146 <lcd_ex_ssd1963_reginit>:
 * @brief       SSD1963
 * @param       
 * @retval      
 */
void lcd_ex_ssd1963_reginit(void)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xE2); /* Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz */
 800514a:	20e2      	movs	r0, #226	@ 0xe2
 800514c:	f000 f8c8 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x1D);  /* 1 */
 8005150:	201d      	movs	r0, #29
 8005152:	f000 f8b1 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x02);  /* 2 Divider M = 2, PLL = 300/(M+1) = 100MHz */
 8005156:	2002      	movs	r0, #2
 8005158:	f000 f8ae 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x04);  /* 3 Validate M and N values */
 800515c:	2004      	movs	r0, #4
 800515e:	f000 f8ab 	bl	80052b8 <lcd_wr_data>
    delay_us(100);
 8005162:	2064      	movs	r0, #100	@ 0x64
 8005164:	f003 ffba 	bl	80090dc <delay_us>
    lcd_wr_regno(0xE0); /*  Start PLL command */
 8005168:	20e0      	movs	r0, #224	@ 0xe0
 800516a:	f000 f8b9 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x01);  /*  enable PLL */
 800516e:	2001      	movs	r0, #1
 8005170:	f000 f8a2 	bl	80052b8 <lcd_wr_data>
    delay_ms(10);
 8005174:	200a      	movs	r0, #10
 8005176:	f003 ffef 	bl	8009158 <delay_ms>
    lcd_wr_regno(0xE0); /*  Start PLL command again */
 800517a:	20e0      	movs	r0, #224	@ 0xe0
 800517c:	f000 f8b0 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x03);  /*  now, use PLL output as system clock */
 8005180:	2003      	movs	r0, #3
 8005182:	f000 f899 	bl	80052b8 <lcd_wr_data>
    delay_ms(12);
 8005186:	200c      	movs	r0, #12
 8005188:	f003 ffe6 	bl	8009158 <delay_ms>
    lcd_wr_regno(0x01); /*  */
 800518c:	2001      	movs	r0, #1
 800518e:	f000 f8a7 	bl	80052e0 <lcd_wr_regno>
    delay_ms(10);
 8005192:	200a      	movs	r0, #10
 8005194:	f003 ffe0 	bl	8009158 <delay_ms>

    lcd_wr_regno(0xE6); /* ,33Mhz */
 8005198:	20e6      	movs	r0, #230	@ 0xe6
 800519a:	f000 f8a1 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x2F);
 800519e:	202f      	movs	r0, #47	@ 0x2f
 80051a0:	f000 f88a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80051a4:	20ff      	movs	r0, #255	@ 0xff
 80051a6:	f000 f887 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80051aa:	20ff      	movs	r0, #255	@ 0xff
 80051ac:	f000 f884 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB0); /* LCD */
 80051b0:	20b0      	movs	r0, #176	@ 0xb0
 80051b2:	f000 f895 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 24 */
 80051b6:	2020      	movs	r0, #32
 80051b8:	f000 f87e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* TFT  */
 80051bc:	2000      	movs	r0, #0
 80051be:	f000 f87b 	bl	80052b8 <lcd_wr_data>

    lcd_wr_data((SSD_HOR_RESOLUTION - 1) >> 8); /* LCD */
 80051c2:	2003      	movs	r0, #3
 80051c4:	f000 f878 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_RESOLUTION - 1);
 80051c8:	f240 301f 	movw	r0, #799	@ 0x31f
 80051cc:	f000 f874 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data((SSD_VER_RESOLUTION - 1) >> 8); /* LCD */
 80051d0:	2001      	movs	r0, #1
 80051d2:	f000 f871 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(SSD_VER_RESOLUTION - 1);
 80051d6:	f240 10df 	movw	r0, #479	@ 0x1df
 80051da:	f000 f86d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* RGB */
 80051de:	2000      	movs	r0, #0
 80051e0:	f000 f86a 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Set horizontal period */
 80051e4:	20b4      	movs	r0, #180	@ 0xb4
 80051e6:	f000 f87b 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data((SSD_HT - 1) >> 8);
 80051ea:	2004      	movs	r0, #4
 80051ec:	f000 f864 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(SSD_HT - 1);
 80051f0:	f240 401f 	movw	r0, #1055	@ 0x41f
 80051f4:	f000 f860 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(SSD_HPS >> 8);
 80051f8:	2000      	movs	r0, #0
 80051fa:	f000 f85d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(SSD_HPS);
 80051fe:	202e      	movs	r0, #46	@ 0x2e
 8005200:	f000 f85a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_PULSE_WIDTH - 1);
 8005204:	2000      	movs	r0, #0
 8005206:	f000 f857 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800520a:	2000      	movs	r0, #0
 800520c:	f000 f854 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005210:	2000      	movs	r0, #0
 8005212:	f000 f851 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005216:	2000      	movs	r0, #0
 8005218:	f000 f84e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xB6); /* Set vertical perio */
 800521c:	20b6      	movs	r0, #182	@ 0xb6
 800521e:	f000 f85f 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data((SSD_VT - 1) >> 8);
 8005222:	2002      	movs	r0, #2
 8005224:	f000 f848 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(SSD_VT - 1);
 8005228:	f44f 7003 	mov.w	r0, #524	@ 0x20c
 800522c:	f000 f844 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(SSD_VPS >> 8);
 8005230:	2000      	movs	r0, #0
 8005232:	f000 f841 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(SSD_VPS);
 8005236:	2017      	movs	r0, #23
 8005238:	f000 f83e 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(SSD_VER_FRONT_PORCH - 1);
 800523c:	2015      	movs	r0, #21
 800523e:	f000 f83b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005242:	2000      	movs	r0, #0
 8005244:	f000 f838 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005248:	2000      	movs	r0, #0
 800524a:	f000 f835 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xF0); /* SSD1963CPU16bit */
 800524e:	20f0      	movs	r0, #240	@ 0xf0
 8005250:	f000 f846 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 16-bit(565 format) data for 16bpp */
 8005254:	2003      	movs	r0, #3
 8005256:	f000 f82f 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0x29); /*  */
 800525a:	2029      	movs	r0, #41	@ 0x29
 800525c:	f000 f840 	bl	80052e0 <lcd_wr_regno>
    /* PWM   */
    lcd_wr_regno(0xD0); /* DBC */
 8005260:	20d0      	movs	r0, #208	@ 0xd0
 8005262:	f000 f83d 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* disable */
 8005266:	2000      	movs	r0, #0
 8005268:	f000 f826 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* PWM */
 800526c:	20be      	movs	r0, #190	@ 0xbe
 800526e:	f000 f837 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x05);  /* 1PWM */
 8005272:	2005      	movs	r0, #5
 8005274:	f000 f820 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xFE);  /* 2PWM */
 8005278:	20fe      	movs	r0, #254	@ 0xfe
 800527a:	f000 f81d 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);  /* 3C */
 800527e:	2001      	movs	r0, #1
 8005280:	f000 f81a 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 4D */
 8005284:	2000      	movs	r0, #0
 8005286:	f000 f817 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 5E */
 800528a:	2000      	movs	r0, #0
 800528c:	f000 f814 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 6F */
 8005290:	2000      	movs	r0, #0
 8005292:	f000 f811 	bl	80052b8 <lcd_wr_data>

    lcd_wr_regno(0xB8); /* GPIO */
 8005296:	20b8      	movs	r0, #184	@ 0xb8
 8005298:	f000 f822 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 2IO */
 800529c:	2003      	movs	r0, #3
 800529e:	f000 f80b 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);  /* GPIOIO */
 80052a2:	2001      	movs	r0, #1
 80052a4:	f000 f808 	bl	80052b8 <lcd_wr_data>
    lcd_wr_regno(0xBA);
 80052a8:	20ba      	movs	r0, #186	@ 0xba
 80052aa:	f000 f819 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x01);  /* GPIO[1:0]=01,LCD */
 80052ae:	2001      	movs	r0, #1
 80052b0:	f000 f802 	bl	80052b8 <lcd_wr_data>
}
 80052b4:	bf00      	nop
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <lcd_wr_data>:
 * @brief       LCD
 * @param       data: 
 * @retval      
 */
void lcd_wr_data(volatile uint16_t data)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	4603      	mov	r3, r0
 80052c0:	80fb      	strh	r3, [r7, #6]
    data = data;            /* -O2, */
 80052c2:	88fb      	ldrh	r3, [r7, #6]
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_RAM = data;
 80052c8:	4b04      	ldr	r3, [pc, #16]	@ (80052dc <lcd_wr_data+0x24>)
 80052ca:	88fa      	ldrh	r2, [r7, #6]
 80052cc:	b292      	uxth	r2, r2
 80052ce:	805a      	strh	r2, [r3, #2]
}
 80052d0:	bf00      	nop
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr
 80052dc:	6c00007e 	.word	0x6c00007e

080052e0 <lcd_wr_regno>:
 * @brief       LCD/
 * @param       regno: /
 * @retval      
 */
void lcd_wr_regno(volatile uint16_t regno)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	4603      	mov	r3, r0
 80052e8:	80fb      	strh	r3, [r7, #6]
    regno = regno;          /* -O2, */
 80052ea:	88fb      	ldrh	r3, [r7, #6]
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_REG = regno;   /*  */
 80052f0:	4b04      	ldr	r3, [pc, #16]	@ (8005304 <lcd_wr_regno+0x24>)
 80052f2:	88fa      	ldrh	r2, [r7, #6]
 80052f4:	b292      	uxth	r2, r2
 80052f6:	801a      	strh	r2, [r3, #0]
}
 80052f8:	bf00      	nop
 80052fa:	370c      	adds	r7, #12
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr
 8005304:	6c00007e 	.word	0x6c00007e

08005308 <lcd_write_reg>:
 * @param       regno:/
 * @param       data:
 * @retval      
 */
void lcd_write_reg(uint16_t regno, uint16_t data)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	4603      	mov	r3, r0
 8005310:	460a      	mov	r2, r1
 8005312:	80fb      	strh	r3, [r7, #6]
 8005314:	4613      	mov	r3, r2
 8005316:	80bb      	strh	r3, [r7, #4]
    LCD->LCD_REG = regno;   /*  */
 8005318:	4a05      	ldr	r2, [pc, #20]	@ (8005330 <lcd_write_reg+0x28>)
 800531a:	88fb      	ldrh	r3, [r7, #6]
 800531c:	8013      	strh	r3, [r2, #0]
    LCD->LCD_RAM = data;    /*  */
 800531e:	4a04      	ldr	r2, [pc, #16]	@ (8005330 <lcd_write_reg+0x28>)
 8005320:	88bb      	ldrh	r3, [r7, #4]
 8005322:	8053      	strh	r3, [r2, #2]
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr
 8005330:	6c00007e 	.word	0x6c00007e

08005334 <lcd_opt_delay>:
 * @brief       LCD,mdk -O1
 * @param       t:
 * @retval      
 */
static void lcd_opt_delay(uint32_t i)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
    while (i--); /* AC6,while(1) __asm volatile(""); */
 800533c:	bf00      	nop
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	1e5a      	subs	r2, r3, #1
 8005342:	607a      	str	r2, [r7, #4]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1fa      	bne.n	800533e <lcd_opt_delay+0xa>
}
 8005348:	bf00      	nop
 800534a:	bf00      	nop
 800534c:	370c      	adds	r7, #12
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr
	...

08005358 <lcd_rd_data>:
 * @brief       LCD
 * @param       
 * @retval      
 */
static uint16_t lcd_rd_data(void)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b082      	sub	sp, #8
 800535c:	af00      	add	r7, sp, #0
    volatile uint16_t ram;  /*  */
    lcd_opt_delay(2);
 800535e:	2002      	movs	r0, #2
 8005360:	f7ff ffe8 	bl	8005334 <lcd_opt_delay>
    ram = LCD->LCD_RAM;
 8005364:	4b04      	ldr	r3, [pc, #16]	@ (8005378 <lcd_rd_data+0x20>)
 8005366:	885b      	ldrh	r3, [r3, #2]
 8005368:	b29b      	uxth	r3, r3
 800536a:	80fb      	strh	r3, [r7, #6]
    return ram;
 800536c:	88fb      	ldrh	r3, [r7, #6]
 800536e:	b29b      	uxth	r3, r3
}
 8005370:	4618      	mov	r0, r3
 8005372:	3708      	adds	r7, #8
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	6c00007e 	.word	0x6c00007e

0800537c <lcd_write_ram_prepare>:
 * @brief       GRAM
 * @param       
 * @retval      
 */
void lcd_write_ram_prepare(void)
{
 800537c:	b480      	push	{r7}
 800537e:	af00      	add	r7, sp, #0
    LCD->LCD_REG = lcddev.wramcmd;
 8005380:	4b04      	ldr	r3, [pc, #16]	@ (8005394 <lcd_write_ram_prepare+0x18>)
 8005382:	4a05      	ldr	r2, [pc, #20]	@ (8005398 <lcd_write_ram_prepare+0x1c>)
 8005384:	8912      	ldrh	r2, [r2, #8]
 8005386:	801a      	strh	r2, [r3, #0]
}
 8005388:	bf00      	nop
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	6c00007e 	.word	0x6c00007e
 8005398:	20005398 	.word	0x20005398

0800539c <lcd_set_cursor>:
 * @brief       (RGB)
 * @param       x,y: 
 * @retval      
 */
void lcd_set_cursor(uint16_t x, uint16_t y)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	4603      	mov	r3, r0
 80053a4:	460a      	mov	r2, r1
 80053a6:	80fb      	strh	r3, [r7, #6]
 80053a8:	4613      	mov	r3, r2
 80053aa:	80bb      	strh	r3, [r7, #4]
    if (lcddev.id == 0x1963)
 80053ac:	4b65      	ldr	r3, [pc, #404]	@ (8005544 <lcd_set_cursor+0x1a8>)
 80053ae:	889b      	ldrh	r3, [r3, #4]
 80053b0:	f641 1263 	movw	r2, #6499	@ 0x1963
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d167      	bne.n	8005488 <lcd_set_cursor+0xec>
    {
        if (lcddev.dir == 0)    /* , x */
 80053b8:	4b62      	ldr	r3, [pc, #392]	@ (8005544 <lcd_set_cursor+0x1a8>)
 80053ba:	799b      	ldrb	r3, [r3, #6]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d11e      	bne.n	80053fe <lcd_set_cursor+0x62>
        {
            x = lcddev.width - 1 - x;
 80053c0:	4b60      	ldr	r3, [pc, #384]	@ (8005544 <lcd_set_cursor+0x1a8>)
 80053c2:	881a      	ldrh	r2, [r3, #0]
 80053c4:	88fb      	ldrh	r3, [r7, #6]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	3b01      	subs	r3, #1
 80053cc:	80fb      	strh	r3, [r7, #6]
            lcd_wr_regno(lcddev.setxcmd);
 80053ce:	4b5d      	ldr	r3, [pc, #372]	@ (8005544 <lcd_set_cursor+0x1a8>)
 80053d0:	895b      	ldrh	r3, [r3, #10]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7ff ff84 	bl	80052e0 <lcd_wr_regno>
            lcd_wr_data(0);
 80053d8:	2000      	movs	r0, #0
 80053da:	f7ff ff6d 	bl	80052b8 <lcd_wr_data>
            lcd_wr_data(0);
 80053de:	2000      	movs	r0, #0
 80053e0:	f7ff ff6a 	bl	80052b8 <lcd_wr_data>
            lcd_wr_data(x >> 8);
 80053e4:	88fb      	ldrh	r3, [r7, #6]
 80053e6:	0a1b      	lsrs	r3, r3, #8
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7ff ff64 	bl	80052b8 <lcd_wr_data>
            lcd_wr_data(x & 0xFF);
 80053f0:	88fb      	ldrh	r3, [r7, #6]
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	4618      	mov	r0, r3
 80053f8:	f7ff ff5e 	bl	80052b8 <lcd_wr_data>
 80053fc:	e021      	b.n	8005442 <lcd_set_cursor+0xa6>
        }
        else                    /*  */
        {
            lcd_wr_regno(lcddev.setxcmd);
 80053fe:	4b51      	ldr	r3, [pc, #324]	@ (8005544 <lcd_set_cursor+0x1a8>)
 8005400:	895b      	ldrh	r3, [r3, #10]
 8005402:	4618      	mov	r0, r3
 8005404:	f7ff ff6c 	bl	80052e0 <lcd_wr_regno>
            lcd_wr_data(x >> 8);
 8005408:	88fb      	ldrh	r3, [r7, #6]
 800540a:	0a1b      	lsrs	r3, r3, #8
 800540c:	b29b      	uxth	r3, r3
 800540e:	4618      	mov	r0, r3
 8005410:	f7ff ff52 	bl	80052b8 <lcd_wr_data>
            lcd_wr_data(x & 0xFF);
 8005414:	88fb      	ldrh	r3, [r7, #6]
 8005416:	b2db      	uxtb	r3, r3
 8005418:	b29b      	uxth	r3, r3
 800541a:	4618      	mov	r0, r3
 800541c:	f7ff ff4c 	bl	80052b8 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) >> 8);
 8005420:	4b48      	ldr	r3, [pc, #288]	@ (8005544 <lcd_set_cursor+0x1a8>)
 8005422:	881b      	ldrh	r3, [r3, #0]
 8005424:	3b01      	subs	r3, #1
 8005426:	121b      	asrs	r3, r3, #8
 8005428:	b29b      	uxth	r3, r3
 800542a:	4618      	mov	r0, r3
 800542c:	f7ff ff44 	bl	80052b8 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) & 0xFF);
 8005430:	4b44      	ldr	r3, [pc, #272]	@ (8005544 <lcd_set_cursor+0x1a8>)
 8005432:	881b      	ldrh	r3, [r3, #0]
 8005434:	3b01      	subs	r3, #1
 8005436:	b29b      	uxth	r3, r3
 8005438:	b2db      	uxtb	r3, r3
 800543a:	b29b      	uxth	r3, r3
 800543c:	4618      	mov	r0, r3
 800543e:	f7ff ff3b 	bl	80052b8 <lcd_wr_data>
        }

        lcd_wr_regno(lcddev.setycmd);
 8005442:	4b40      	ldr	r3, [pc, #256]	@ (8005544 <lcd_set_cursor+0x1a8>)
 8005444:	899b      	ldrh	r3, [r3, #12]
 8005446:	4618      	mov	r0, r3
 8005448:	f7ff ff4a 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 800544c:	88bb      	ldrh	r3, [r7, #4]
 800544e:	0a1b      	lsrs	r3, r3, #8
 8005450:	b29b      	uxth	r3, r3
 8005452:	4618      	mov	r0, r3
 8005454:	f7ff ff30 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data(y & 0xFF);
 8005458:	88bb      	ldrh	r3, [r7, #4]
 800545a:	b2db      	uxtb	r3, r3
 800545c:	b29b      	uxth	r3, r3
 800545e:	4618      	mov	r0, r3
 8005460:	f7ff ff2a 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005464:	4b37      	ldr	r3, [pc, #220]	@ (8005544 <lcd_set_cursor+0x1a8>)
 8005466:	885b      	ldrh	r3, [r3, #2]
 8005468:	3b01      	subs	r3, #1
 800546a:	121b      	asrs	r3, r3, #8
 800546c:	b29b      	uxth	r3, r3
 800546e:	4618      	mov	r0, r3
 8005470:	f7ff ff22 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 8005474:	4b33      	ldr	r3, [pc, #204]	@ (8005544 <lcd_set_cursor+0x1a8>)
 8005476:	885b      	ldrh	r3, [r3, #2]
 8005478:	3b01      	subs	r3, #1
 800547a:	b29b      	uxth	r3, r3
 800547c:	b2db      	uxtb	r3, r3
 800547e:	b29b      	uxth	r3, r3
 8005480:	4618      	mov	r0, r3
 8005482:	f7ff ff19 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data(x & 0xFF);
        lcd_wr_regno(lcddev.setycmd);
        lcd_wr_data(y >> 8);
        lcd_wr_data(y & 0xFF);
    }
}
 8005486:	e058      	b.n	800553a <lcd_set_cursor+0x19e>
    else if (lcddev.id == 0x5510)
 8005488:	4b2e      	ldr	r3, [pc, #184]	@ (8005544 <lcd_set_cursor+0x1a8>)
 800548a:	889b      	ldrh	r3, [r3, #4]
 800548c:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005490:	4293      	cmp	r3, r2
 8005492:	d130      	bne.n	80054f6 <lcd_set_cursor+0x15a>
        lcd_wr_regno(lcddev.setxcmd);
 8005494:	4b2b      	ldr	r3, [pc, #172]	@ (8005544 <lcd_set_cursor+0x1a8>)
 8005496:	895b      	ldrh	r3, [r3, #10]
 8005498:	4618      	mov	r0, r3
 800549a:	f7ff ff21 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 800549e:	88fb      	ldrh	r3, [r7, #6]
 80054a0:	0a1b      	lsrs	r3, r3, #8
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	4618      	mov	r0, r3
 80054a6:	f7ff ff07 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 80054aa:	4b26      	ldr	r3, [pc, #152]	@ (8005544 <lcd_set_cursor+0x1a8>)
 80054ac:	895b      	ldrh	r3, [r3, #10]
 80054ae:	3301      	adds	r3, #1
 80054b0:	b29b      	uxth	r3, r3
 80054b2:	4618      	mov	r0, r3
 80054b4:	f7ff ff14 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(x & 0xFF);
 80054b8:	88fb      	ldrh	r3, [r7, #6]
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	b29b      	uxth	r3, r3
 80054be:	4618      	mov	r0, r3
 80054c0:	f7ff fefa 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80054c4:	4b1f      	ldr	r3, [pc, #124]	@ (8005544 <lcd_set_cursor+0x1a8>)
 80054c6:	899b      	ldrh	r3, [r3, #12]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7ff ff09 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 80054ce:	88bb      	ldrh	r3, [r7, #4]
 80054d0:	0a1b      	lsrs	r3, r3, #8
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7ff feef 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 80054da:	4b1a      	ldr	r3, [pc, #104]	@ (8005544 <lcd_set_cursor+0x1a8>)
 80054dc:	899b      	ldrh	r3, [r3, #12]
 80054de:	3301      	adds	r3, #1
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7ff fefc 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(y & 0xFF);
 80054e8:	88bb      	ldrh	r3, [r7, #4]
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	b29b      	uxth	r3, r3
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7ff fee2 	bl	80052b8 <lcd_wr_data>
}
 80054f4:	e021      	b.n	800553a <lcd_set_cursor+0x19e>
        lcd_wr_regno(lcddev.setxcmd);
 80054f6:	4b13      	ldr	r3, [pc, #76]	@ (8005544 <lcd_set_cursor+0x1a8>)
 80054f8:	895b      	ldrh	r3, [r3, #10]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7ff fef0 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8005500:	88fb      	ldrh	r3, [r7, #6]
 8005502:	0a1b      	lsrs	r3, r3, #8
 8005504:	b29b      	uxth	r3, r3
 8005506:	4618      	mov	r0, r3
 8005508:	f7ff fed6 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data(x & 0xFF);
 800550c:	88fb      	ldrh	r3, [r7, #6]
 800550e:	b2db      	uxtb	r3, r3
 8005510:	b29b      	uxth	r3, r3
 8005512:	4618      	mov	r0, r3
 8005514:	f7ff fed0 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005518:	4b0a      	ldr	r3, [pc, #40]	@ (8005544 <lcd_set_cursor+0x1a8>)
 800551a:	899b      	ldrh	r3, [r3, #12]
 800551c:	4618      	mov	r0, r3
 800551e:	f7ff fedf 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8005522:	88bb      	ldrh	r3, [r7, #4]
 8005524:	0a1b      	lsrs	r3, r3, #8
 8005526:	b29b      	uxth	r3, r3
 8005528:	4618      	mov	r0, r3
 800552a:	f7ff fec5 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data(y & 0xFF);
 800552e:	88bb      	ldrh	r3, [r7, #4]
 8005530:	b2db      	uxtb	r3, r3
 8005532:	b29b      	uxth	r3, r3
 8005534:	4618      	mov	r0, r3
 8005536:	f7ff febf 	bl	80052b8 <lcd_wr_data>
}
 800553a:	bf00      	nop
 800553c:	3708      	adds	r7, #8
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	20005398 	.word	0x20005398

08005548 <lcd_scan_dir>:
 *
 * @param       dir:0~7,8(lcd.h)
 * @retval      
 */
void lcd_scan_dir(uint8_t dir)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b084      	sub	sp, #16
 800554c:	af00      	add	r7, sp, #0
 800554e:	4603      	mov	r3, r0
 8005550:	71fb      	strb	r3, [r7, #7]
    uint16_t regval = 0;
 8005552:	2300      	movs	r3, #0
 8005554:	81fb      	strh	r3, [r7, #14]
    uint16_t dirreg = 0;
 8005556:	2300      	movs	r3, #0
 8005558:	81bb      	strh	r3, [r7, #12]
    uint16_t temp;

    /* 19631963(1963,IC) */
    if ((lcddev.dir == 1 && lcddev.id != 0x1963) || (lcddev.dir == 0 && lcddev.id == 0x1963))
 800555a:	4b9c      	ldr	r3, [pc, #624]	@ (80057cc <lcd_scan_dir+0x284>)
 800555c:	799b      	ldrb	r3, [r3, #6]
 800555e:	2b01      	cmp	r3, #1
 8005560:	d105      	bne.n	800556e <lcd_scan_dir+0x26>
 8005562:	4b9a      	ldr	r3, [pc, #616]	@ (80057cc <lcd_scan_dir+0x284>)
 8005564:	889b      	ldrh	r3, [r3, #4]
 8005566:	f641 1263 	movw	r2, #6499	@ 0x1963
 800556a:	4293      	cmp	r3, r2
 800556c:	d109      	bne.n	8005582 <lcd_scan_dir+0x3a>
 800556e:	4b97      	ldr	r3, [pc, #604]	@ (80057cc <lcd_scan_dir+0x284>)
 8005570:	799b      	ldrb	r3, [r3, #6]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d134      	bne.n	80055e0 <lcd_scan_dir+0x98>
 8005576:	4b95      	ldr	r3, [pc, #596]	@ (80057cc <lcd_scan_dir+0x284>)
 8005578:	889b      	ldrh	r3, [r3, #4]
 800557a:	f641 1263 	movw	r2, #6499	@ 0x1963
 800557e:	4293      	cmp	r3, r2
 8005580:	d12e      	bne.n	80055e0 <lcd_scan_dir+0x98>
    {
        switch (dir)   /*  */
 8005582:	79fb      	ldrb	r3, [r7, #7]
 8005584:	2b07      	cmp	r3, #7
 8005586:	d82b      	bhi.n	80055e0 <lcd_scan_dir+0x98>
 8005588:	a201      	add	r2, pc, #4	@ (adr r2, 8005590 <lcd_scan_dir+0x48>)
 800558a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800558e:	bf00      	nop
 8005590:	080055b1 	.word	0x080055b1
 8005594:	080055b7 	.word	0x080055b7
 8005598:	080055bd 	.word	0x080055bd
 800559c:	080055c3 	.word	0x080055c3
 80055a0:	080055c9 	.word	0x080055c9
 80055a4:	080055cf 	.word	0x080055cf
 80055a8:	080055d5 	.word	0x080055d5
 80055ac:	080055db 	.word	0x080055db
        {
            case 0:
                dir = 6;
 80055b0:	2306      	movs	r3, #6
 80055b2:	71fb      	strb	r3, [r7, #7]
                break;
 80055b4:	e014      	b.n	80055e0 <lcd_scan_dir+0x98>

            case 1:
                dir = 7;
 80055b6:	2307      	movs	r3, #7
 80055b8:	71fb      	strb	r3, [r7, #7]
                break;
 80055ba:	e011      	b.n	80055e0 <lcd_scan_dir+0x98>

            case 2:
                dir = 4;
 80055bc:	2304      	movs	r3, #4
 80055be:	71fb      	strb	r3, [r7, #7]
                break;
 80055c0:	e00e      	b.n	80055e0 <lcd_scan_dir+0x98>

            case 3:
                dir = 5;
 80055c2:	2305      	movs	r3, #5
 80055c4:	71fb      	strb	r3, [r7, #7]
                break;
 80055c6:	e00b      	b.n	80055e0 <lcd_scan_dir+0x98>

            case 4:
                dir = 1;
 80055c8:	2301      	movs	r3, #1
 80055ca:	71fb      	strb	r3, [r7, #7]
                break;
 80055cc:	e008      	b.n	80055e0 <lcd_scan_dir+0x98>

            case 5:
                dir = 0;
 80055ce:	2300      	movs	r3, #0
 80055d0:	71fb      	strb	r3, [r7, #7]
                break;
 80055d2:	e005      	b.n	80055e0 <lcd_scan_dir+0x98>

            case 6:
                dir = 3;
 80055d4:	2303      	movs	r3, #3
 80055d6:	71fb      	strb	r3, [r7, #7]
                break;
 80055d8:	e002      	b.n	80055e0 <lcd_scan_dir+0x98>

            case 7:
                dir = 2;
 80055da:	2302      	movs	r3, #2
 80055dc:	71fb      	strb	r3, [r7, #7]
                break;
 80055de:	bf00      	nop
        }
    }


    /*   0x36/0x3600  bit 5,6,7  */
    switch (dir)
 80055e0:	79fb      	ldrb	r3, [r7, #7]
 80055e2:	2b07      	cmp	r3, #7
 80055e4:	d835      	bhi.n	8005652 <lcd_scan_dir+0x10a>
 80055e6:	a201      	add	r2, pc, #4	@ (adr r2, 80055ec <lcd_scan_dir+0xa4>)
 80055e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ec:	08005653 	.word	0x08005653
 80055f0:	0800560d 	.word	0x0800560d
 80055f4:	08005617 	.word	0x08005617
 80055f8:	08005621 	.word	0x08005621
 80055fc:	0800562b 	.word	0x0800562b
 8005600:	08005635 	.word	0x08005635
 8005604:	0800563f 	.word	0x0800563f
 8005608:	08005649 	.word	0x08005649
        case L2R_U2D:   /* , */
            regval |= (0 << 7) | (0 << 6) | (0 << 5);
            break;

        case L2R_D2U:   /* , */
            regval |= (1 << 7) | (0 << 6) | (0 << 5);
 800560c:	89fb      	ldrh	r3, [r7, #14]
 800560e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005612:	81fb      	strh	r3, [r7, #14]
            break;
 8005614:	e01d      	b.n	8005652 <lcd_scan_dir+0x10a>

        case R2L_U2D:   /* , */
            regval |= (0 << 7) | (1 << 6) | (0 << 5);
 8005616:	89fb      	ldrh	r3, [r7, #14]
 8005618:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800561c:	81fb      	strh	r3, [r7, #14]
            break;
 800561e:	e018      	b.n	8005652 <lcd_scan_dir+0x10a>

        case R2L_D2U:   /* , */
            regval |= (1 << 7) | (1 << 6) | (0 << 5);
 8005620:	89fb      	ldrh	r3, [r7, #14]
 8005622:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005626:	81fb      	strh	r3, [r7, #14]
            break;
 8005628:	e013      	b.n	8005652 <lcd_scan_dir+0x10a>

        case U2D_L2R:   /* , */
            regval |= (0 << 7) | (0 << 6) | (1 << 5);
 800562a:	89fb      	ldrh	r3, [r7, #14]
 800562c:	f043 0320 	orr.w	r3, r3, #32
 8005630:	81fb      	strh	r3, [r7, #14]
            break;
 8005632:	e00e      	b.n	8005652 <lcd_scan_dir+0x10a>

        case U2D_R2L:   /* , */
            regval |= (0 << 7) | (1 << 6) | (1 << 5);
 8005634:	89fb      	ldrh	r3, [r7, #14]
 8005636:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800563a:	81fb      	strh	r3, [r7, #14]
            break;
 800563c:	e009      	b.n	8005652 <lcd_scan_dir+0x10a>

        case D2U_L2R:   /* , */
            regval |= (1 << 7) | (0 << 6) | (1 << 5);
 800563e:	89fb      	ldrh	r3, [r7, #14]
 8005640:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8005644:	81fb      	strh	r3, [r7, #14]
            break;
 8005646:	e004      	b.n	8005652 <lcd_scan_dir+0x10a>

        case D2U_R2L:   /* , */
            regval |= (1 << 7) | (1 << 6) | (1 << 5);
 8005648:	89fb      	ldrh	r3, [r7, #14]
 800564a:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 800564e:	81fb      	strh	r3, [r7, #14]
            break;
 8005650:	bf00      	nop
    }

    dirreg = 0x36;  /* IC, 0x36 */
 8005652:	2336      	movs	r3, #54	@ 0x36
 8005654:	81bb      	strh	r3, [r7, #12]

    if (lcddev.id == 0x5510)
 8005656:	4b5d      	ldr	r3, [pc, #372]	@ (80057cc <lcd_scan_dir+0x284>)
 8005658:	889b      	ldrh	r3, [r3, #4]
 800565a:	f245 5210 	movw	r2, #21776	@ 0x5510
 800565e:	4293      	cmp	r3, r2
 8005660:	d102      	bne.n	8005668 <lcd_scan_dir+0x120>
    {
        dirreg = 0x3600;    /* 5510, ic */
 8005662:	f44f 5358 	mov.w	r3, #13824	@ 0x3600
 8005666:	81bb      	strh	r3, [r7, #12]
    }

     /* 9341 & 7789 & 7796 BGR */
    if (lcddev.id == 0x9341 || lcddev.id == 0x7789 || lcddev.id == 0x7796)
 8005668:	4b58      	ldr	r3, [pc, #352]	@ (80057cc <lcd_scan_dir+0x284>)
 800566a:	889b      	ldrh	r3, [r3, #4]
 800566c:	f249 3241 	movw	r2, #37697	@ 0x9341
 8005670:	4293      	cmp	r3, r2
 8005672:	d00b      	beq.n	800568c <lcd_scan_dir+0x144>
 8005674:	4b55      	ldr	r3, [pc, #340]	@ (80057cc <lcd_scan_dir+0x284>)
 8005676:	889b      	ldrh	r3, [r3, #4]
 8005678:	f247 7289 	movw	r2, #30601	@ 0x7789
 800567c:	4293      	cmp	r3, r2
 800567e:	d005      	beq.n	800568c <lcd_scan_dir+0x144>
 8005680:	4b52      	ldr	r3, [pc, #328]	@ (80057cc <lcd_scan_dir+0x284>)
 8005682:	889b      	ldrh	r3, [r3, #4]
 8005684:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005688:	4293      	cmp	r3, r2
 800568a:	d103      	bne.n	8005694 <lcd_scan_dir+0x14c>
    {
        regval |= 0x08;
 800568c:	89fb      	ldrh	r3, [r7, #14]
 800568e:	f043 0308 	orr.w	r3, r3, #8
 8005692:	81fb      	strh	r3, [r7, #14]
    }

    lcd_write_reg(dirreg, regval);
 8005694:	89fa      	ldrh	r2, [r7, #14]
 8005696:	89bb      	ldrh	r3, [r7, #12]
 8005698:	4611      	mov	r1, r2
 800569a:	4618      	mov	r0, r3
 800569c:	f7ff fe34 	bl	8005308 <lcd_write_reg>

    if (lcddev.id != 0x1963)                    /* 1963 */
 80056a0:	4b4a      	ldr	r3, [pc, #296]	@ (80057cc <lcd_scan_dir+0x284>)
 80056a2:	889b      	ldrh	r3, [r3, #4]
 80056a4:	f641 1263 	movw	r2, #6499	@ 0x1963
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d025      	beq.n	80056f8 <lcd_scan_dir+0x1b0>
    {
        if (regval & 0x20)
 80056ac:	89fb      	ldrh	r3, [r7, #14]
 80056ae:	f003 0320 	and.w	r3, r3, #32
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d010      	beq.n	80056d8 <lcd_scan_dir+0x190>
        {
            if (lcddev.width < lcddev.height)   /* X,Y */
 80056b6:	4b45      	ldr	r3, [pc, #276]	@ (80057cc <lcd_scan_dir+0x284>)
 80056b8:	881a      	ldrh	r2, [r3, #0]
 80056ba:	4b44      	ldr	r3, [pc, #272]	@ (80057cc <lcd_scan_dir+0x284>)
 80056bc:	885b      	ldrh	r3, [r3, #2]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d21a      	bcs.n	80056f8 <lcd_scan_dir+0x1b0>
            {
                temp = lcddev.width;
 80056c2:	4b42      	ldr	r3, [pc, #264]	@ (80057cc <lcd_scan_dir+0x284>)
 80056c4:	881b      	ldrh	r3, [r3, #0]
 80056c6:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 80056c8:	4b40      	ldr	r3, [pc, #256]	@ (80057cc <lcd_scan_dir+0x284>)
 80056ca:	885a      	ldrh	r2, [r3, #2]
 80056cc:	4b3f      	ldr	r3, [pc, #252]	@ (80057cc <lcd_scan_dir+0x284>)
 80056ce:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 80056d0:	4a3e      	ldr	r2, [pc, #248]	@ (80057cc <lcd_scan_dir+0x284>)
 80056d2:	897b      	ldrh	r3, [r7, #10]
 80056d4:	8053      	strh	r3, [r2, #2]
 80056d6:	e00f      	b.n	80056f8 <lcd_scan_dir+0x1b0>
            }
        }
        else
        {
            if (lcddev.width > lcddev.height)   /* X,Y */
 80056d8:	4b3c      	ldr	r3, [pc, #240]	@ (80057cc <lcd_scan_dir+0x284>)
 80056da:	881a      	ldrh	r2, [r3, #0]
 80056dc:	4b3b      	ldr	r3, [pc, #236]	@ (80057cc <lcd_scan_dir+0x284>)
 80056de:	885b      	ldrh	r3, [r3, #2]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d909      	bls.n	80056f8 <lcd_scan_dir+0x1b0>
            {
                temp = lcddev.width;
 80056e4:	4b39      	ldr	r3, [pc, #228]	@ (80057cc <lcd_scan_dir+0x284>)
 80056e6:	881b      	ldrh	r3, [r3, #0]
 80056e8:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 80056ea:	4b38      	ldr	r3, [pc, #224]	@ (80057cc <lcd_scan_dir+0x284>)
 80056ec:	885a      	ldrh	r2, [r3, #2]
 80056ee:	4b37      	ldr	r3, [pc, #220]	@ (80057cc <lcd_scan_dir+0x284>)
 80056f0:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 80056f2:	4a36      	ldr	r2, [pc, #216]	@ (80057cc <lcd_scan_dir+0x284>)
 80056f4:	897b      	ldrh	r3, [r7, #10]
 80056f6:	8053      	strh	r3, [r2, #2]
            }
        }
    }

    /* () */
    if (lcddev.id == 0x5510)
 80056f8:	4b34      	ldr	r3, [pc, #208]	@ (80057cc <lcd_scan_dir+0x284>)
 80056fa:	889b      	ldrh	r3, [r3, #4]
 80056fc:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005700:	4293      	cmp	r3, r2
 8005702:	d165      	bne.n	80057d0 <lcd_scan_dir+0x288>
    {
        lcd_wr_regno(lcddev.setxcmd);
 8005704:	4b31      	ldr	r3, [pc, #196]	@ (80057cc <lcd_scan_dir+0x284>)
 8005706:	895b      	ldrh	r3, [r3, #10]
 8005708:	4618      	mov	r0, r3
 800570a:	f7ff fde9 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(0);
 800570e:	2000      	movs	r0, #0
 8005710:	f7ff fdd2 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 8005714:	4b2d      	ldr	r3, [pc, #180]	@ (80057cc <lcd_scan_dir+0x284>)
 8005716:	895b      	ldrh	r3, [r3, #10]
 8005718:	3301      	adds	r3, #1
 800571a:	b29b      	uxth	r3, r3
 800571c:	4618      	mov	r0, r3
 800571e:	f7ff fddf 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(0);
 8005722:	2000      	movs	r0, #0
 8005724:	f7ff fdc8 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 2);
 8005728:	4b28      	ldr	r3, [pc, #160]	@ (80057cc <lcd_scan_dir+0x284>)
 800572a:	895b      	ldrh	r3, [r3, #10]
 800572c:	3302      	adds	r3, #2
 800572e:	b29b      	uxth	r3, r3
 8005730:	4618      	mov	r0, r3
 8005732:	f7ff fdd5 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) >> 8);
 8005736:	4b25      	ldr	r3, [pc, #148]	@ (80057cc <lcd_scan_dir+0x284>)
 8005738:	881b      	ldrh	r3, [r3, #0]
 800573a:	3b01      	subs	r3, #1
 800573c:	121b      	asrs	r3, r3, #8
 800573e:	b29b      	uxth	r3, r3
 8005740:	4618      	mov	r0, r3
 8005742:	f7ff fdb9 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 3);
 8005746:	4b21      	ldr	r3, [pc, #132]	@ (80057cc <lcd_scan_dir+0x284>)
 8005748:	895b      	ldrh	r3, [r3, #10]
 800574a:	3303      	adds	r3, #3
 800574c:	b29b      	uxth	r3, r3
 800574e:	4618      	mov	r0, r3
 8005750:	f7ff fdc6 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) & 0xFF);
 8005754:	4b1d      	ldr	r3, [pc, #116]	@ (80057cc <lcd_scan_dir+0x284>)
 8005756:	881b      	ldrh	r3, [r3, #0]
 8005758:	3b01      	subs	r3, #1
 800575a:	b29b      	uxth	r3, r3
 800575c:	b2db      	uxtb	r3, r3
 800575e:	b29b      	uxth	r3, r3
 8005760:	4618      	mov	r0, r3
 8005762:	f7ff fda9 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005766:	4b19      	ldr	r3, [pc, #100]	@ (80057cc <lcd_scan_dir+0x284>)
 8005768:	899b      	ldrh	r3, [r3, #12]
 800576a:	4618      	mov	r0, r3
 800576c:	f7ff fdb8 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(0);
 8005770:	2000      	movs	r0, #0
 8005772:	f7ff fda1 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 8005776:	4b15      	ldr	r3, [pc, #84]	@ (80057cc <lcd_scan_dir+0x284>)
 8005778:	899b      	ldrh	r3, [r3, #12]
 800577a:	3301      	adds	r3, #1
 800577c:	b29b      	uxth	r3, r3
 800577e:	4618      	mov	r0, r3
 8005780:	f7ff fdae 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(0);
 8005784:	2000      	movs	r0, #0
 8005786:	f7ff fd97 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 2);
 800578a:	4b10      	ldr	r3, [pc, #64]	@ (80057cc <lcd_scan_dir+0x284>)
 800578c:	899b      	ldrh	r3, [r3, #12]
 800578e:	3302      	adds	r3, #2
 8005790:	b29b      	uxth	r3, r3
 8005792:	4618      	mov	r0, r3
 8005794:	f7ff fda4 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005798:	4b0c      	ldr	r3, [pc, #48]	@ (80057cc <lcd_scan_dir+0x284>)
 800579a:	885b      	ldrh	r3, [r3, #2]
 800579c:	3b01      	subs	r3, #1
 800579e:	121b      	asrs	r3, r3, #8
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7ff fd88 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 3);
 80057a8:	4b08      	ldr	r3, [pc, #32]	@ (80057cc <lcd_scan_dir+0x284>)
 80057aa:	899b      	ldrh	r3, [r3, #12]
 80057ac:	3303      	adds	r3, #3
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7ff fd95 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 80057b6:	4b05      	ldr	r3, [pc, #20]	@ (80057cc <lcd_scan_dir+0x284>)
 80057b8:	885b      	ldrh	r3, [r3, #2]
 80057ba:	3b01      	subs	r3, #1
 80057bc:	b29b      	uxth	r3, r3
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7ff fd78 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data(0);
        lcd_wr_data(0);
        lcd_wr_data((lcddev.height - 1) >> 8);
        lcd_wr_data((lcddev.height - 1) & 0xFF);
    }
}
 80057c8:	e03a      	b.n	8005840 <lcd_scan_dir+0x2f8>
 80057ca:	bf00      	nop
 80057cc:	20005398 	.word	0x20005398
        lcd_wr_regno(lcddev.setxcmd);
 80057d0:	4b1d      	ldr	r3, [pc, #116]	@ (8005848 <lcd_scan_dir+0x300>)
 80057d2:	895b      	ldrh	r3, [r3, #10]
 80057d4:	4618      	mov	r0, r3
 80057d6:	f7ff fd83 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(0);
 80057da:	2000      	movs	r0, #0
 80057dc:	f7ff fd6c 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data(0);
 80057e0:	2000      	movs	r0, #0
 80057e2:	f7ff fd69 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) >> 8);
 80057e6:	4b18      	ldr	r3, [pc, #96]	@ (8005848 <lcd_scan_dir+0x300>)
 80057e8:	881b      	ldrh	r3, [r3, #0]
 80057ea:	3b01      	subs	r3, #1
 80057ec:	121b      	asrs	r3, r3, #8
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7ff fd61 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) & 0xFF);
 80057f6:	4b14      	ldr	r3, [pc, #80]	@ (8005848 <lcd_scan_dir+0x300>)
 80057f8:	881b      	ldrh	r3, [r3, #0]
 80057fa:	3b01      	subs	r3, #1
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	b29b      	uxth	r3, r3
 8005802:	4618      	mov	r0, r3
 8005804:	f7ff fd58 	bl	80052b8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005808:	4b0f      	ldr	r3, [pc, #60]	@ (8005848 <lcd_scan_dir+0x300>)
 800580a:	899b      	ldrh	r3, [r3, #12]
 800580c:	4618      	mov	r0, r3
 800580e:	f7ff fd67 	bl	80052e0 <lcd_wr_regno>
        lcd_wr_data(0);
 8005812:	2000      	movs	r0, #0
 8005814:	f7ff fd50 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data(0);
 8005818:	2000      	movs	r0, #0
 800581a:	f7ff fd4d 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 800581e:	4b0a      	ldr	r3, [pc, #40]	@ (8005848 <lcd_scan_dir+0x300>)
 8005820:	885b      	ldrh	r3, [r3, #2]
 8005822:	3b01      	subs	r3, #1
 8005824:	121b      	asrs	r3, r3, #8
 8005826:	b29b      	uxth	r3, r3
 8005828:	4618      	mov	r0, r3
 800582a:	f7ff fd45 	bl	80052b8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0xFF);
 800582e:	4b06      	ldr	r3, [pc, #24]	@ (8005848 <lcd_scan_dir+0x300>)
 8005830:	885b      	ldrh	r3, [r3, #2]
 8005832:	3b01      	subs	r3, #1
 8005834:	b29b      	uxth	r3, r3
 8005836:	b2db      	uxtb	r3, r3
 8005838:	b29b      	uxth	r3, r3
 800583a:	4618      	mov	r0, r3
 800583c:	f7ff fd3c 	bl	80052b8 <lcd_wr_data>
}
 8005840:	bf00      	nop
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	20005398 	.word	0x20005398

0800584c <lcd_draw_point>:
 * @param       x,y: 
 * @param       color: (32,LTDC)
 * @retval      
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint32_t color)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b082      	sub	sp, #8
 8005850:	af00      	add	r7, sp, #0
 8005852:	4603      	mov	r3, r0
 8005854:	603a      	str	r2, [r7, #0]
 8005856:	80fb      	strh	r3, [r7, #6]
 8005858:	460b      	mov	r3, r1
 800585a:	80bb      	strh	r3, [r7, #4]
    lcd_set_cursor(x, y);       /*  */
 800585c:	88ba      	ldrh	r2, [r7, #4]
 800585e:	88fb      	ldrh	r3, [r7, #6]
 8005860:	4611      	mov	r1, r2
 8005862:	4618      	mov	r0, r3
 8005864:	f7ff fd9a 	bl	800539c <lcd_set_cursor>
    lcd_write_ram_prepare();    /* GRAM */
 8005868:	f7ff fd88 	bl	800537c <lcd_write_ram_prepare>
    LCD->LCD_RAM = color;
 800586c:	4b03      	ldr	r3, [pc, #12]	@ (800587c <lcd_draw_point+0x30>)
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	b292      	uxth	r2, r2
 8005872:	805a      	strh	r2, [r3, #2]
}
 8005874:	bf00      	nop
 8005876:	3708      	adds	r7, #8
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	6c00007e 	.word	0x6c00007e

08005880 <lcd_ssd_backlight_set>:
 * @brief       SSD1963
 * @param       pwm: ,0~100..
 * @retval      
 */
void lcd_ssd_backlight_set(uint8_t pwm)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b082      	sub	sp, #8
 8005884:	af00      	add	r7, sp, #0
 8005886:	4603      	mov	r3, r0
 8005888:	71fb      	strb	r3, [r7, #7]
    lcd_wr_regno(0xBE);         /* PWM */
 800588a:	20be      	movs	r0, #190	@ 0xbe
 800588c:	f7ff fd28 	bl	80052e0 <lcd_wr_regno>
    lcd_wr_data(0x05);          /* 1PWM */
 8005890:	2005      	movs	r0, #5
 8005892:	f7ff fd11 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(pwm * 2.55);    /* 2PWM */
 8005896:	79fb      	ldrb	r3, [r7, #7]
 8005898:	4618      	mov	r0, r3
 800589a:	f7fa fea3 	bl	80005e4 <__aeabi_i2d>
 800589e:	a310      	add	r3, pc, #64	@ (adr r3, 80058e0 <lcd_ssd_backlight_set+0x60>)
 80058a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a4:	f7fa ff08 	bl	80006b8 <__aeabi_dmul>
 80058a8:	4602      	mov	r2, r0
 80058aa:	460b      	mov	r3, r1
 80058ac:	4610      	mov	r0, r2
 80058ae:	4619      	mov	r1, r3
 80058b0:	f7fb f9da 	bl	8000c68 <__aeabi_d2uiz>
 80058b4:	4603      	mov	r3, r0
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	4618      	mov	r0, r3
 80058ba:	f7ff fcfd 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x01);          /* 3C */
 80058be:	2001      	movs	r0, #1
 80058c0:	f7ff fcfa 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0xFF);          /* 4D */
 80058c4:	20ff      	movs	r0, #255	@ 0xff
 80058c6:	f7ff fcf7 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 5E */
 80058ca:	2000      	movs	r0, #0
 80058cc:	f7ff fcf4 	bl	80052b8 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 6F */
 80058d0:	2000      	movs	r0, #0
 80058d2:	f7ff fcf1 	bl	80052b8 <lcd_wr_data>
}
 80058d6:	bf00      	nop
 80058d8:	3708      	adds	r7, #8
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	66666666 	.word	0x66666666
 80058e4:	40046666 	.word	0x40046666

080058e8 <lcd_display_dir>:
 * @brief       LCD
 * @param       dir:0,; 1,
 * @retval      
 */
void lcd_display_dir(uint8_t dir)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b082      	sub	sp, #8
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	4603      	mov	r3, r0
 80058f0:	71fb      	strb	r3, [r7, #7]
    lcddev.dir = dir;   /* / */
 80058f2:	4a68      	ldr	r2, [pc, #416]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80058f4:	79fb      	ldrb	r3, [r7, #7]
 80058f6:	7193      	strb	r3, [r2, #6]

    if (dir == 0)       /*  */
 80058f8:	79fb      	ldrb	r3, [r7, #7]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d165      	bne.n	80059ca <lcd_display_dir+0xe2>
    {
        lcddev.width = 240;
 80058fe:	4b65      	ldr	r3, [pc, #404]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005900:	22f0      	movs	r2, #240	@ 0xf0
 8005902:	801a      	strh	r2, [r3, #0]
        lcddev.height = 320;
 8005904:	4b63      	ldr	r3, [pc, #396]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005906:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800590a:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 800590c:	4b61      	ldr	r3, [pc, #388]	@ (8005a94 <lcd_display_dir+0x1ac>)
 800590e:	889b      	ldrh	r3, [r3, #4]
 8005910:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005914:	4293      	cmp	r3, r2
 8005916:	d114      	bne.n	8005942 <lcd_display_dir+0x5a>
        {
            lcddev.wramcmd = 0x2C00;
 8005918:	4b5e      	ldr	r3, [pc, #376]	@ (8005a94 <lcd_display_dir+0x1ac>)
 800591a:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 800591e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A00;
 8005920:	4b5c      	ldr	r3, [pc, #368]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005922:	f44f 5228 	mov.w	r2, #10752	@ 0x2a00
 8005926:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B00;
 8005928:	4b5a      	ldr	r3, [pc, #360]	@ (8005a94 <lcd_display_dir+0x1ac>)
 800592a:	f44f 522c 	mov.w	r2, #11008	@ 0x2b00
 800592e:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;
 8005930:	4b58      	ldr	r3, [pc, #352]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005932:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005936:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8005938:	4b56      	ldr	r3, [pc, #344]	@ (8005a94 <lcd_display_dir+0x1ac>)
 800593a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800593e:	805a      	strh	r2, [r3, #2]
 8005940:	e020      	b.n	8005984 <lcd_display_dir+0x9c>
        }
        else if (lcddev.id == 0x1963)
 8005942:	4b54      	ldr	r3, [pc, #336]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005944:	889b      	ldrh	r3, [r3, #4]
 8005946:	f641 1263 	movw	r2, #6499	@ 0x1963
 800594a:	4293      	cmp	r3, r2
 800594c:	d111      	bne.n	8005972 <lcd_display_dir+0x8a>
        {
            lcddev.wramcmd = 0x2C;  /* GRAM */
 800594e:	4b51      	ldr	r3, [pc, #324]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005950:	222c      	movs	r2, #44	@ 0x2c
 8005952:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2B;  /* X */
 8005954:	4b4f      	ldr	r3, [pc, #316]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005956:	222b      	movs	r2, #43	@ 0x2b
 8005958:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2A;  /* Y */
 800595a:	4b4e      	ldr	r3, [pc, #312]	@ (8005a94 <lcd_display_dir+0x1ac>)
 800595c:	222a      	movs	r2, #42	@ 0x2a
 800595e:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;     /* 480 */
 8005960:	4b4c      	ldr	r3, [pc, #304]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005962:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005966:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;    /* 800 */
 8005968:	4b4a      	ldr	r3, [pc, #296]	@ (8005a94 <lcd_display_dir+0x1ac>)
 800596a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800596e:	805a      	strh	r2, [r3, #2]
 8005970:	e008      	b.n	8005984 <lcd_display_dir+0x9c>
        }
        else   /* IC, : 9341/5310/7789/7796/9806IC */
        {
            lcddev.wramcmd = 0x2C;
 8005972:	4b48      	ldr	r3, [pc, #288]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005974:	222c      	movs	r2, #44	@ 0x2c
 8005976:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;
 8005978:	4b46      	ldr	r3, [pc, #280]	@ (8005a94 <lcd_display_dir+0x1ac>)
 800597a:	222a      	movs	r2, #42	@ 0x2a
 800597c:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;
 800597e:	4b45      	ldr	r3, [pc, #276]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005980:	222b      	movs	r2, #43	@ 0x2b
 8005982:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0x5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 8005984:	4b43      	ldr	r3, [pc, #268]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005986:	889b      	ldrh	r3, [r3, #4]
 8005988:	f245 3210 	movw	r2, #21264	@ 0x5310
 800598c:	4293      	cmp	r3, r2
 800598e:	d005      	beq.n	800599c <lcd_display_dir+0xb4>
 8005990:	4b40      	ldr	r3, [pc, #256]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005992:	889b      	ldrh	r3, [r3, #4]
 8005994:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005998:	4293      	cmp	r3, r2
 800599a:	d107      	bne.n	80059ac <lcd_display_dir+0xc4>
        {
            lcddev.width = 320;
 800599c:	4b3d      	ldr	r3, [pc, #244]	@ (8005a94 <lcd_display_dir+0x1ac>)
 800599e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80059a2:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 80059a4:	4b3b      	ldr	r3, [pc, #236]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80059a6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80059aa:	805a      	strh	r2, [r3, #2]
        }

        if (lcddev.id == 0X9806)    /* 9806  480*800  */
 80059ac:	4b39      	ldr	r3, [pc, #228]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80059ae:	889b      	ldrh	r3, [r3, #4]
 80059b0:	f649 0206 	movw	r2, #38918	@ 0x9806
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d165      	bne.n	8005a84 <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 80059b8:	4b36      	ldr	r3, [pc, #216]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80059ba:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80059be:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 80059c0:	4b34      	ldr	r3, [pc, #208]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80059c2:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80059c6:	805a      	strh	r2, [r3, #2]
 80059c8:	e05c      	b.n	8005a84 <lcd_display_dir+0x19c>
        }
    }
    else        /*  */
    {
        lcddev.width = 320;         /*  */
 80059ca:	4b32      	ldr	r3, [pc, #200]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80059cc:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80059d0:	801a      	strh	r2, [r3, #0]
        lcddev.height = 240;        /*  */
 80059d2:	4b30      	ldr	r3, [pc, #192]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80059d4:	22f0      	movs	r2, #240	@ 0xf0
 80059d6:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 80059d8:	4b2e      	ldr	r3, [pc, #184]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80059da:	889b      	ldrh	r3, [r3, #4]
 80059dc:	f245 5210 	movw	r2, #21776	@ 0x5510
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d114      	bne.n	8005a0e <lcd_display_dir+0x126>
        {
            lcddev.wramcmd = 0x2C00;
 80059e4:	4b2b      	ldr	r3, [pc, #172]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80059e6:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 80059ea:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A00;
 80059ec:	4b29      	ldr	r3, [pc, #164]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80059ee:	f44f 5228 	mov.w	r2, #10752	@ 0x2a00
 80059f2:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B00;
 80059f4:	4b27      	ldr	r3, [pc, #156]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80059f6:	f44f 522c 	mov.w	r2, #11008	@ 0x2b00
 80059fa:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;
 80059fc:	4b25      	ldr	r3, [pc, #148]	@ (8005a94 <lcd_display_dir+0x1ac>)
 80059fe:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005a02:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8005a04:	4b23      	ldr	r3, [pc, #140]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a06:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005a0a:	805a      	strh	r2, [r3, #2]
 8005a0c:	e026      	b.n	8005a5c <lcd_display_dir+0x174>
        }
        else if (lcddev.id == 0x1963 || lcddev.id == 0x9806)
 8005a0e:	4b21      	ldr	r3, [pc, #132]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a10:	889b      	ldrh	r3, [r3, #4]
 8005a12:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d005      	beq.n	8005a26 <lcd_display_dir+0x13e>
 8005a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a1c:	889b      	ldrh	r3, [r3, #4]
 8005a1e:	f649 0206 	movw	r2, #38918	@ 0x9806
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d111      	bne.n	8005a4a <lcd_display_dir+0x162>
        {
            lcddev.wramcmd = 0x2C;  /* GRAM */
 8005a26:	4b1b      	ldr	r3, [pc, #108]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a28:	222c      	movs	r2, #44	@ 0x2c
 8005a2a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;  /* X */
 8005a2c:	4b19      	ldr	r3, [pc, #100]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a2e:	222a      	movs	r2, #42	@ 0x2a
 8005a30:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;  /* Y */
 8005a32:	4b18      	ldr	r3, [pc, #96]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a34:	222b      	movs	r2, #43	@ 0x2b
 8005a36:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;     /* 800 */
 8005a38:	4b16      	ldr	r3, [pc, #88]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a3a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005a3e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;    /* 480 */
 8005a40:	4b14      	ldr	r3, [pc, #80]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a42:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005a46:	805a      	strh	r2, [r3, #2]
 8005a48:	e008      	b.n	8005a5c <lcd_display_dir+0x174>
        }
        else   /* IC, :9341/5310/7789/7796IC */
        {
            lcddev.wramcmd = 0x2C;
 8005a4a:	4b12      	ldr	r3, [pc, #72]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a4c:	222c      	movs	r2, #44	@ 0x2c
 8005a4e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0x2A;
 8005a50:	4b10      	ldr	r3, [pc, #64]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a52:	222a      	movs	r2, #42	@ 0x2a
 8005a54:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0x2B;
 8005a56:	4b0f      	ldr	r3, [pc, #60]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a58:	222b      	movs	r2, #43	@ 0x2b
 8005a5a:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0x5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 8005a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a5e:	889b      	ldrh	r3, [r3, #4]
 8005a60:	f245 3210 	movw	r2, #21264	@ 0x5310
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d005      	beq.n	8005a74 <lcd_display_dir+0x18c>
 8005a68:	4b0a      	ldr	r3, [pc, #40]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a6a:	889b      	ldrh	r3, [r3, #4]
 8005a6c:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d107      	bne.n	8005a84 <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 8005a74:	4b07      	ldr	r3, [pc, #28]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a76:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005a7a:	801a      	strh	r2, [r3, #0]
            lcddev.height = 320;
 8005a7c:	4b05      	ldr	r3, [pc, #20]	@ (8005a94 <lcd_display_dir+0x1ac>)
 8005a7e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8005a82:	805a      	strh	r2, [r3, #2]
        }
    }

    lcd_scan_dir(DFT_SCAN_DIR);     /*  */
 8005a84:	2000      	movs	r0, #0
 8005a86:	f7ff fd5f 	bl	8005548 <lcd_scan_dir>
}
 8005a8a:	bf00      	nop
 8005a8c:	3708      	adds	r7, #8
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	20005398 	.word	0x20005398

08005a98 <lcd_init>:
 *
 * @param       
 * @retval      
 */
void lcd_init(void)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b098      	sub	sp, #96	@ 0x60
 8005a9c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    FSMC_NORSRAM_TimingTypeDef fsmc_read_handle;
    FSMC_NORSRAM_TimingTypeDef fsmc_write_handle;

    LCD_CS_GPIO_CLK_ENABLE();   /* LCD_CS */
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	613b      	str	r3, [r7, #16]
 8005aa2:	4bad      	ldr	r3, [pc, #692]	@ (8005d58 <lcd_init+0x2c0>)
 8005aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa6:	4aac      	ldr	r2, [pc, #688]	@ (8005d58 <lcd_init+0x2c0>)
 8005aa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8005aae:	4baa      	ldr	r3, [pc, #680]	@ (8005d58 <lcd_init+0x2c0>)
 8005ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ab6:	613b      	str	r3, [r7, #16]
 8005ab8:	693b      	ldr	r3, [r7, #16]
    LCD_WR_GPIO_CLK_ENABLE();   /* LCD_WR */
 8005aba:	2300      	movs	r3, #0
 8005abc:	60fb      	str	r3, [r7, #12]
 8005abe:	4ba6      	ldr	r3, [pc, #664]	@ (8005d58 <lcd_init+0x2c0>)
 8005ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac2:	4aa5      	ldr	r2, [pc, #660]	@ (8005d58 <lcd_init+0x2c0>)
 8005ac4:	f043 0308 	orr.w	r3, r3, #8
 8005ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8005aca:	4ba3      	ldr	r3, [pc, #652]	@ (8005d58 <lcd_init+0x2c0>)
 8005acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ace:	f003 0308 	and.w	r3, r3, #8
 8005ad2:	60fb      	str	r3, [r7, #12]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
    LCD_RD_GPIO_CLK_ENABLE();   /* LCD_RD */
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	60bb      	str	r3, [r7, #8]
 8005ada:	4b9f      	ldr	r3, [pc, #636]	@ (8005d58 <lcd_init+0x2c0>)
 8005adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ade:	4a9e      	ldr	r2, [pc, #632]	@ (8005d58 <lcd_init+0x2c0>)
 8005ae0:	f043 0308 	orr.w	r3, r3, #8
 8005ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ae6:	4b9c      	ldr	r3, [pc, #624]	@ (8005d58 <lcd_init+0x2c0>)
 8005ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aea:	f003 0308 	and.w	r3, r3, #8
 8005aee:	60bb      	str	r3, [r7, #8]
 8005af0:	68bb      	ldr	r3, [r7, #8]
    LCD_RS_GPIO_CLK_ENABLE();   /* LCD_RS */
 8005af2:	2300      	movs	r3, #0
 8005af4:	607b      	str	r3, [r7, #4]
 8005af6:	4b98      	ldr	r3, [pc, #608]	@ (8005d58 <lcd_init+0x2c0>)
 8005af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005afa:	4a97      	ldr	r2, [pc, #604]	@ (8005d58 <lcd_init+0x2c0>)
 8005afc:	f043 0320 	orr.w	r3, r3, #32
 8005b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8005b02:	4b95      	ldr	r3, [pc, #596]	@ (8005d58 <lcd_init+0x2c0>)
 8005b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b06:	f003 0320 	and.w	r3, r3, #32
 8005b0a:	607b      	str	r3, [r7, #4]
 8005b0c:	687b      	ldr	r3, [r7, #4]
    LCD_BL_GPIO_CLK_ENABLE();   /* LCD_BL */
 8005b0e:	2300      	movs	r3, #0
 8005b10:	603b      	str	r3, [r7, #0]
 8005b12:	4b91      	ldr	r3, [pc, #580]	@ (8005d58 <lcd_init+0x2c0>)
 8005b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b16:	4a90      	ldr	r2, [pc, #576]	@ (8005d58 <lcd_init+0x2c0>)
 8005b18:	f043 0302 	orr.w	r3, r3, #2
 8005b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8005b1e:	4b8e      	ldr	r3, [pc, #568]	@ (8005d58 <lcd_init+0x2c0>)
 8005b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b22:	f003 0302 	and.w	r3, r3, #2
 8005b26:	603b      	str	r3, [r7, #0]
 8005b28:	683b      	ldr	r3, [r7, #0]

    gpio_init_struct.Pin = LCD_CS_GPIO_PIN;
 8005b2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    gpio_init_struct.Mode = GPIO_MODE_AF_PP;                /*  */
 8005b30:	2302      	movs	r3, #2
 8005b32:	653b      	str	r3, [r7, #80]	@ 0x50
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 8005b34:	2301      	movs	r3, #1
 8005b36:	657b      	str	r3, [r7, #84]	@ 0x54
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 8005b38:	2302      	movs	r3, #2
 8005b3a:	65bb      	str	r3, [r7, #88]	@ 0x58
    gpio_init_struct.Alternate = GPIO_AF12_FSMC;            /* FSMC */
 8005b3c:	230c      	movs	r3, #12
 8005b3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(LCD_CS_GPIO_PORT, &gpio_init_struct);     /* LCD_CS */
 8005b40:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005b44:	4619      	mov	r1, r3
 8005b46:	4885      	ldr	r0, [pc, #532]	@ (8005d5c <lcd_init+0x2c4>)
 8005b48:	f002 f880 	bl	8007c4c <HAL_GPIO_Init>

    gpio_init_struct.Pin = LCD_WR_GPIO_PIN;
 8005b4c:	2320      	movs	r3, #32
 8005b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(LCD_WR_GPIO_PORT, &gpio_init_struct);     /* LCD_WR */
 8005b50:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005b54:	4619      	mov	r1, r3
 8005b56:	4882      	ldr	r0, [pc, #520]	@ (8005d60 <lcd_init+0x2c8>)
 8005b58:	f002 f878 	bl	8007c4c <HAL_GPIO_Init>

    gpio_init_struct.Pin = LCD_RD_GPIO_PIN;
 8005b5c:	2310      	movs	r3, #16
 8005b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(LCD_RD_GPIO_PORT, &gpio_init_struct);     /* LCD_RD */
 8005b60:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005b64:	4619      	mov	r1, r3
 8005b66:	487e      	ldr	r0, [pc, #504]	@ (8005d60 <lcd_init+0x2c8>)
 8005b68:	f002 f870 	bl	8007c4c <HAL_GPIO_Init>

    gpio_init_struct.Pin = LCD_RS_GPIO_PIN;
 8005b6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b70:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(LCD_RS_GPIO_PORT, &gpio_init_struct);     /* LCD_RS */
 8005b72:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005b76:	4619      	mov	r1, r3
 8005b78:	487a      	ldr	r0, [pc, #488]	@ (8005d64 <lcd_init+0x2cc>)
 8005b7a:	f002 f867 	bl	8007c4c <HAL_GPIO_Init>

    gpio_init_struct.Pin = LCD_BL_GPIO_PIN;
 8005b7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;            /*  */
 8005b84:	2301      	movs	r3, #1
 8005b86:	653b      	str	r3, [r7, #80]	@ 0x50
    HAL_GPIO_Init(LCD_BL_GPIO_PORT, &gpio_init_struct);     /* LCD_BL() */
 8005b88:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	4876      	ldr	r0, [pc, #472]	@ (8005d68 <lcd_init+0x2d0>)
 8005b90:	f002 f85c 	bl	8007c4c <HAL_GPIO_Init>

    g_sram_handle.Instance = FSMC_NORSRAM_DEVICE;
 8005b94:	4b75      	ldr	r3, [pc, #468]	@ (8005d6c <lcd_init+0x2d4>)
 8005b96:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8005b9a:	601a      	str	r2, [r3, #0]
    g_sram_handle.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8005b9c:	4b73      	ldr	r3, [pc, #460]	@ (8005d6c <lcd_init+0x2d4>)
 8005b9e:	4a74      	ldr	r2, [pc, #464]	@ (8005d70 <lcd_init+0x2d8>)
 8005ba0:	605a      	str	r2, [r3, #4]

    g_sram_handle.Init.NSBank = FSMC_NORSRAM_BANK4;                        /* NE4 */
 8005ba2:	4b72      	ldr	r3, [pc, #456]	@ (8005d6c <lcd_init+0x2d4>)
 8005ba4:	2206      	movs	r2, #6
 8005ba6:	609a      	str	r2, [r3, #8]
    g_sram_handle.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;     /* / */
 8005ba8:	4b70      	ldr	r3, [pc, #448]	@ (8005d6c <lcd_init+0x2d4>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	60da      	str	r2, [r3, #12]
    g_sram_handle.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;    /* 16 */
 8005bae:	4b6f      	ldr	r3, [pc, #444]	@ (8005d6c <lcd_init+0x2d4>)
 8005bb0:	2210      	movs	r2, #16
 8005bb2:	615a      	str	r2, [r3, #20]
    g_sram_handle.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;   /* ,, */
 8005bb4:	4b6d      	ldr	r3, [pc, #436]	@ (8005d6c <lcd_init+0x2d4>)
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	619a      	str	r2, [r3, #24]
    g_sram_handle.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW; /* , */
 8005bba:	4b6c      	ldr	r3, [pc, #432]	@ (8005d6c <lcd_init+0x2d4>)
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	61da      	str	r2, [r3, #28]
    g_sram_handle.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;      /* NWAIT */
 8005bc0:	4b6a      	ldr	r3, [pc, #424]	@ (8005d6c <lcd_init+0x2d4>)
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	625a      	str	r2, [r3, #36]	@ 0x24
    g_sram_handle.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;       /*  */
 8005bc6:	4b69      	ldr	r3, [pc, #420]	@ (8005d6c <lcd_init+0x2d4>)
 8005bc8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005bcc:	629a      	str	r2, [r3, #40]	@ 0x28
    g_sram_handle.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;              /* , */
 8005bce:	4b67      	ldr	r3, [pc, #412]	@ (8005d6c <lcd_init+0x2d4>)
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	62da      	str	r2, [r3, #44]	@ 0x2c
    g_sram_handle.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;           /*  */
 8005bd4:	4b65      	ldr	r3, [pc, #404]	@ (8005d6c <lcd_init+0x2d4>)
 8005bd6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005bda:	631a      	str	r2, [r3, #48]	@ 0x30
    g_sram_handle.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;  /* , */
 8005bdc:	4b63      	ldr	r3, [pc, #396]	@ (8005d6c <lcd_init+0x2d4>)
 8005bde:	2200      	movs	r2, #0
 8005be0:	635a      	str	r2, [r3, #52]	@ 0x34
    g_sram_handle.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;              /*  */
 8005be2:	4b62      	ldr	r3, [pc, #392]	@ (8005d6c <lcd_init+0x2d4>)
 8005be4:	2200      	movs	r2, #0
 8005be6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* FSMC */
    fsmc_read_handle.AddressSetupTime = 0x0F;           /* (ADDSET)15fsmc_ker_ck(1/168=6)6*15=90ns */
 8005be8:	230f      	movs	r3, #15
 8005bea:	633b      	str	r3, [r7, #48]	@ 0x30
    fsmc_read_handle.AddressHoldTime = 0x00;            /* (ADDHLD) A */
 8005bec:	2300      	movs	r3, #0
 8005bee:	637b      	str	r3, [r7, #52]	@ 0x34
    fsmc_read_handle.DataSetupTime = 60;                /* (DATAST)60fsmc_ker_ck=6*60=360ns */
 8005bf0:	233c      	movs	r3, #60	@ 0x3c
 8005bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
                                                        /* IC,, */
    fsmc_read_handle.AccessMode = FSMC_ACCESS_MODE_A;   /* A */
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* FSMC */
    fsmc_write_handle.AddressSetupTime = 9;             /* (ADDSET)9fsmc_ker_ck=6*9=54ns */
 8005bf8:	2309      	movs	r3, #9
 8005bfa:	617b      	str	r3, [r7, #20]
    fsmc_write_handle.AddressHoldTime = 0x00;           /* (ADDHLD) A */
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	61bb      	str	r3, [r7, #24]
    fsmc_write_handle.DataSetupTime = 9;                /* (DATAST)9fsmc_ker_ck=6*9=54ns */
 8005c00:	2309      	movs	r3, #9
 8005c02:	61fb      	str	r3, [r7, #28]
                                                        /* IC50ns */
    fsmc_write_handle.AccessMode = FSMC_ACCESS_MODE_A;  /* A */
 8005c04:	2300      	movs	r3, #0
 8005c06:	62fb      	str	r3, [r7, #44]	@ 0x2c

    HAL_SRAM_Init(&g_sram_handle, &fsmc_read_handle, &fsmc_write_handle);
 8005c08:	f107 0214 	add.w	r2, r7, #20
 8005c0c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005c10:	4619      	mov	r1, r3
 8005c12:	4856      	ldr	r0, [pc, #344]	@ (8005d6c <lcd_init+0x2d4>)
 8005c14:	f002 fe0c 	bl	8008830 <HAL_SRAM_Init>
    HAL_Delay(50);
 8005c18:	2032      	movs	r0, #50	@ 0x32
 8005c1a:	f000 fc97 	bl	800654c <HAL_Delay>

    /* 9341 ID */
    lcd_wr_regno(0xD3);
 8005c1e:	20d3      	movs	r0, #211	@ 0xd3
 8005c20:	f7ff fb5e 	bl	80052e0 <lcd_wr_regno>
    lcddev.id = lcd_rd_data();  /* dummy read */
 8005c24:	f7ff fb98 	bl	8005358 <lcd_rd_data>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	4b51      	ldr	r3, [pc, #324]	@ (8005d74 <lcd_init+0x2dc>)
 8005c2e:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0x00 */
 8005c30:	f7ff fb92 	bl	8005358 <lcd_rd_data>
 8005c34:	4603      	mov	r3, r0
 8005c36:	461a      	mov	r2, r3
 8005c38:	4b4e      	ldr	r3, [pc, #312]	@ (8005d74 <lcd_init+0x2dc>)
 8005c3a:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 93 */
 8005c3c:	f7ff fb8c 	bl	8005358 <lcd_rd_data>
 8005c40:	4603      	mov	r3, r0
 8005c42:	461a      	mov	r2, r3
 8005c44:	4b4b      	ldr	r3, [pc, #300]	@ (8005d74 <lcd_init+0x2dc>)
 8005c46:	809a      	strh	r2, [r3, #4]
    lcddev.id <<= 8;
 8005c48:	4b4a      	ldr	r3, [pc, #296]	@ (8005d74 <lcd_init+0x2dc>)
 8005c4a:	889b      	ldrh	r3, [r3, #4]
 8005c4c:	021b      	lsls	r3, r3, #8
 8005c4e:	b29a      	uxth	r2, r3
 8005c50:	4b48      	ldr	r3, [pc, #288]	@ (8005d74 <lcd_init+0x2dc>)
 8005c52:	809a      	strh	r2, [r3, #4]
    lcddev.id |= lcd_rd_data(); /* 41 */
 8005c54:	f7ff fb80 	bl	8005358 <lcd_rd_data>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	4b45      	ldr	r3, [pc, #276]	@ (8005d74 <lcd_init+0x2dc>)
 8005c5e:	889b      	ldrh	r3, [r3, #4]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	b29a      	uxth	r2, r3
 8005c64:	4b43      	ldr	r3, [pc, #268]	@ (8005d74 <lcd_init+0x2dc>)
 8005c66:	809a      	strh	r2, [r3, #4]

    if (lcddev.id != 0x9341)    /*  9341 ,  ST7789 */
 8005c68:	4b42      	ldr	r3, [pc, #264]	@ (8005d74 <lcd_init+0x2dc>)
 8005c6a:	889b      	ldrh	r3, [r3, #4]
 8005c6c:	f249 3241 	movw	r2, #37697	@ 0x9341
 8005c70:	4293      	cmp	r3, r2
 8005c72:	f000 8134 	beq.w	8005ede <lcd_init+0x446>
    {
        lcd_wr_regno(0x04);
 8005c76:	2004      	movs	r0, #4
 8005c78:	f7ff fb32 	bl	80052e0 <lcd_wr_regno>
        lcddev.id = lcd_rd_data();      /* dummy read */
 8005c7c:	f7ff fb6c 	bl	8005358 <lcd_rd_data>
 8005c80:	4603      	mov	r3, r0
 8005c82:	461a      	mov	r2, r3
 8005c84:	4b3b      	ldr	r3, [pc, #236]	@ (8005d74 <lcd_init+0x2dc>)
 8005c86:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0x85 */
 8005c88:	f7ff fb66 	bl	8005358 <lcd_rd_data>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	461a      	mov	r2, r3
 8005c90:	4b38      	ldr	r3, [pc, #224]	@ (8005d74 <lcd_init+0x2dc>)
 8005c92:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0x85 */
 8005c94:	f7ff fb60 	bl	8005358 <lcd_rd_data>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	4b35      	ldr	r3, [pc, #212]	@ (8005d74 <lcd_init+0x2dc>)
 8005c9e:	809a      	strh	r2, [r3, #4]
        lcddev.id <<= 8;
 8005ca0:	4b34      	ldr	r3, [pc, #208]	@ (8005d74 <lcd_init+0x2dc>)
 8005ca2:	889b      	ldrh	r3, [r3, #4]
 8005ca4:	021b      	lsls	r3, r3, #8
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	4b32      	ldr	r3, [pc, #200]	@ (8005d74 <lcd_init+0x2dc>)
 8005caa:	809a      	strh	r2, [r3, #4]
        lcddev.id |= lcd_rd_data();     /* 0x52 */
 8005cac:	f7ff fb54 	bl	8005358 <lcd_rd_data>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	4b2f      	ldr	r3, [pc, #188]	@ (8005d74 <lcd_init+0x2dc>)
 8005cb6:	889b      	ldrh	r3, [r3, #4]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	b29a      	uxth	r2, r3
 8005cbc:	4b2d      	ldr	r3, [pc, #180]	@ (8005d74 <lcd_init+0x2dc>)
 8005cbe:	809a      	strh	r2, [r3, #4]

        if (lcddev.id == 0x8552)        /* 8552ID7789 */
 8005cc0:	4b2c      	ldr	r3, [pc, #176]	@ (8005d74 <lcd_init+0x2dc>)
 8005cc2:	889b      	ldrh	r3, [r3, #4]
 8005cc4:	f248 5252 	movw	r2, #34130	@ 0x8552
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d103      	bne.n	8005cd4 <lcd_init+0x23c>
        {
            lcddev.id = 0x7789;
 8005ccc:	4b29      	ldr	r3, [pc, #164]	@ (8005d74 <lcd_init+0x2dc>)
 8005cce:	f247 7289 	movw	r2, #30601	@ 0x7789
 8005cd2:	809a      	strh	r2, [r3, #4]
        }

        if (lcddev.id != 0x7789)        /* ST7789,  NT35310 */
 8005cd4:	4b27      	ldr	r3, [pc, #156]	@ (8005d74 <lcd_init+0x2dc>)
 8005cd6:	889b      	ldrh	r3, [r3, #4]
 8005cd8:	f247 7289 	movw	r2, #30601	@ 0x7789
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	f000 80fe 	beq.w	8005ede <lcd_init+0x446>
        {
            lcd_wr_regno(0xD4);
 8005ce2:	20d4      	movs	r0, #212	@ 0xd4
 8005ce4:	f7ff fafc 	bl	80052e0 <lcd_wr_regno>
            lcddev.id = lcd_rd_data();  /* dummy read */
 8005ce8:	f7ff fb36 	bl	8005358 <lcd_rd_data>
 8005cec:	4603      	mov	r3, r0
 8005cee:	461a      	mov	r2, r3
 8005cf0:	4b20      	ldr	r3, [pc, #128]	@ (8005d74 <lcd_init+0x2dc>)
 8005cf2:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x01 */
 8005cf4:	f7ff fb30 	bl	8005358 <lcd_rd_data>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8005d74 <lcd_init+0x2dc>)
 8005cfe:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x53 */
 8005d00:	f7ff fb2a 	bl	8005358 <lcd_rd_data>
 8005d04:	4603      	mov	r3, r0
 8005d06:	461a      	mov	r2, r3
 8005d08:	4b1a      	ldr	r3, [pc, #104]	@ (8005d74 <lcd_init+0x2dc>)
 8005d0a:	809a      	strh	r2, [r3, #4]
            lcddev.id <<= 8;
 8005d0c:	4b19      	ldr	r3, [pc, #100]	@ (8005d74 <lcd_init+0x2dc>)
 8005d0e:	889b      	ldrh	r3, [r3, #4]
 8005d10:	021b      	lsls	r3, r3, #8
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	4b17      	ldr	r3, [pc, #92]	@ (8005d74 <lcd_init+0x2dc>)
 8005d16:	809a      	strh	r2, [r3, #4]
            lcddev.id |= lcd_rd_data(); /* 0x10 */
 8005d18:	f7ff fb1e 	bl	8005358 <lcd_rd_data>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	461a      	mov	r2, r3
 8005d20:	4b14      	ldr	r3, [pc, #80]	@ (8005d74 <lcd_init+0x2dc>)
 8005d22:	889b      	ldrh	r3, [r3, #4]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	b29a      	uxth	r2, r3
 8005d28:	4b12      	ldr	r3, [pc, #72]	@ (8005d74 <lcd_init+0x2dc>)
 8005d2a:	809a      	strh	r2, [r3, #4]

            if (lcddev.id != 0x5310)    /* NT35310,ST7796 */
 8005d2c:	4b11      	ldr	r3, [pc, #68]	@ (8005d74 <lcd_init+0x2dc>)
 8005d2e:	889b      	ldrh	r3, [r3, #4]
 8005d30:	f245 3210 	movw	r2, #21264	@ 0x5310
 8005d34:	4293      	cmp	r3, r2
 8005d36:	f000 80d2 	beq.w	8005ede <lcd_init+0x446>
            {
                lcd_wr_regno(0XD3);
 8005d3a:	20d3      	movs	r0, #211	@ 0xd3
 8005d3c:	f7ff fad0 	bl	80052e0 <lcd_wr_regno>
                lcddev.id = lcd_rd_data();  /* dummy read */
 8005d40:	f7ff fb0a 	bl	8005358 <lcd_rd_data>
 8005d44:	4603      	mov	r3, r0
 8005d46:	461a      	mov	r2, r3
 8005d48:	4b0a      	ldr	r3, [pc, #40]	@ (8005d74 <lcd_init+0x2dc>)
 8005d4a:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X00 */
 8005d4c:	f7ff fb04 	bl	8005358 <lcd_rd_data>
 8005d50:	4603      	mov	r3, r0
 8005d52:	461a      	mov	r2, r3
 8005d54:	e010      	b.n	8005d78 <lcd_init+0x2e0>
 8005d56:	bf00      	nop
 8005d58:	40023800 	.word	0x40023800
 8005d5c:	40021800 	.word	0x40021800
 8005d60:	40020c00 	.word	0x40020c00
 8005d64:	40021400 	.word	0x40021400
 8005d68:	40020400 	.word	0x40020400
 8005d6c:	20005348 	.word	0x20005348
 8005d70:	a0000104 	.word	0xa0000104
 8005d74:	20005398 	.word	0x20005398
 8005d78:	4b94      	ldr	r3, [pc, #592]	@ (8005fcc <lcd_init+0x534>)
 8005d7a:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X77 */
 8005d7c:	f7ff faec 	bl	8005358 <lcd_rd_data>
 8005d80:	4603      	mov	r3, r0
 8005d82:	461a      	mov	r2, r3
 8005d84:	4b91      	ldr	r3, [pc, #580]	@ (8005fcc <lcd_init+0x534>)
 8005d86:	809a      	strh	r2, [r3, #4]
                lcddev.id <<= 8;
 8005d88:	4b90      	ldr	r3, [pc, #576]	@ (8005fcc <lcd_init+0x534>)
 8005d8a:	889b      	ldrh	r3, [r3, #4]
 8005d8c:	021b      	lsls	r3, r3, #8
 8005d8e:	b29a      	uxth	r2, r3
 8005d90:	4b8e      	ldr	r3, [pc, #568]	@ (8005fcc <lcd_init+0x534>)
 8005d92:	809a      	strh	r2, [r3, #4]
                lcddev.id |= lcd_rd_data(); /* 0X96 */
 8005d94:	f7ff fae0 	bl	8005358 <lcd_rd_data>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	4b8b      	ldr	r3, [pc, #556]	@ (8005fcc <lcd_init+0x534>)
 8005d9e:	889b      	ldrh	r3, [r3, #4]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	b29a      	uxth	r2, r3
 8005da4:	4b89      	ldr	r3, [pc, #548]	@ (8005fcc <lcd_init+0x534>)
 8005da6:	809a      	strh	r2, [r3, #4]

                if (lcddev.id != 0x7796)    /* ST7796,NT35510 */
 8005da8:	4b88      	ldr	r3, [pc, #544]	@ (8005fcc <lcd_init+0x534>)
 8005daa:	889b      	ldrh	r3, [r3, #4]
 8005dac:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005db0:	4293      	cmp	r3, r2
 8005db2:	f000 8094 	beq.w	8005ede <lcd_init+0x446>
                {
                    /*  */
                    lcd_write_reg(0xF000, 0x0055);
 8005db6:	2155      	movs	r1, #85	@ 0x55
 8005db8:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 8005dbc:	f7ff faa4 	bl	8005308 <lcd_write_reg>
                    lcd_write_reg(0xF001, 0x00AA);
 8005dc0:	21aa      	movs	r1, #170	@ 0xaa
 8005dc2:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8005dc6:	f7ff fa9f 	bl	8005308 <lcd_write_reg>
                    lcd_write_reg(0xF002, 0x0052);
 8005dca:	2152      	movs	r1, #82	@ 0x52
 8005dcc:	f24f 0002 	movw	r0, #61442	@ 0xf002
 8005dd0:	f7ff fa9a 	bl	8005308 <lcd_write_reg>
                    lcd_write_reg(0xF003, 0x0008);
 8005dd4:	2108      	movs	r1, #8
 8005dd6:	f24f 0003 	movw	r0, #61443	@ 0xf003
 8005dda:	f7ff fa95 	bl	8005308 <lcd_write_reg>
                    lcd_write_reg(0xF004, 0x0001);
 8005dde:	2101      	movs	r1, #1
 8005de0:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8005de4:	f7ff fa90 	bl	8005308 <lcd_write_reg>

                    lcd_wr_regno(0xC500);       /* ID */
 8005de8:	f44f 4045 	mov.w	r0, #50432	@ 0xc500
 8005dec:	f7ff fa78 	bl	80052e0 <lcd_wr_regno>
                    lcddev.id = lcd_rd_data();  /* 0x80 */
 8005df0:	f7ff fab2 	bl	8005358 <lcd_rd_data>
 8005df4:	4603      	mov	r3, r0
 8005df6:	461a      	mov	r2, r3
 8005df8:	4b74      	ldr	r3, [pc, #464]	@ (8005fcc <lcd_init+0x534>)
 8005dfa:	809a      	strh	r2, [r3, #4]
                    lcddev.id <<= 8;
 8005dfc:	4b73      	ldr	r3, [pc, #460]	@ (8005fcc <lcd_init+0x534>)
 8005dfe:	889b      	ldrh	r3, [r3, #4]
 8005e00:	021b      	lsls	r3, r3, #8
 8005e02:	b29a      	uxth	r2, r3
 8005e04:	4b71      	ldr	r3, [pc, #452]	@ (8005fcc <lcd_init+0x534>)
 8005e06:	809a      	strh	r2, [r3, #4]

                    lcd_wr_regno(0xC501);       /* ID */
 8005e08:	f24c 5001 	movw	r0, #50433	@ 0xc501
 8005e0c:	f7ff fa68 	bl	80052e0 <lcd_wr_regno>
                    lcddev.id |= lcd_rd_data(); /* 0x00 */
 8005e10:	f7ff faa2 	bl	8005358 <lcd_rd_data>
 8005e14:	4603      	mov	r3, r0
 8005e16:	461a      	mov	r2, r3
 8005e18:	4b6c      	ldr	r3, [pc, #432]	@ (8005fcc <lcd_init+0x534>)
 8005e1a:	889b      	ldrh	r3, [r3, #4]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	b29a      	uxth	r2, r3
 8005e20:	4b6a      	ldr	r3, [pc, #424]	@ (8005fcc <lcd_init+0x534>)
 8005e22:	809a      	strh	r2, [r3, #4]

                    HAL_Delay(5);                /* 5ms, 0XC5011963, 5ms1963 */
 8005e24:	2005      	movs	r0, #5
 8005e26:	f000 fb91 	bl	800654c <HAL_Delay>

                    if (lcddev.id != 0x5510)    /* NT5510,ILI9806 */
 8005e2a:	4b68      	ldr	r3, [pc, #416]	@ (8005fcc <lcd_init+0x534>)
 8005e2c:	889b      	ldrh	r3, [r3, #4]
 8005e2e:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d053      	beq.n	8005ede <lcd_init+0x446>
                    {
                        lcd_wr_regno(0XD3);
 8005e36:	20d3      	movs	r0, #211	@ 0xd3
 8005e38:	f7ff fa52 	bl	80052e0 <lcd_wr_regno>
                        lcddev.id = lcd_rd_data();  /* dummy read */
 8005e3c:	f7ff fa8c 	bl	8005358 <lcd_rd_data>
 8005e40:	4603      	mov	r3, r0
 8005e42:	461a      	mov	r2, r3
 8005e44:	4b61      	ldr	r3, [pc, #388]	@ (8005fcc <lcd_init+0x534>)
 8005e46:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X00 */
 8005e48:	f7ff fa86 	bl	8005358 <lcd_rd_data>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	461a      	mov	r2, r3
 8005e50:	4b5e      	ldr	r3, [pc, #376]	@ (8005fcc <lcd_init+0x534>)
 8005e52:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X98 */
 8005e54:	f7ff fa80 	bl	8005358 <lcd_rd_data>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	4b5b      	ldr	r3, [pc, #364]	@ (8005fcc <lcd_init+0x534>)
 8005e5e:	809a      	strh	r2, [r3, #4]
                        lcddev.id <<= 8;
 8005e60:	4b5a      	ldr	r3, [pc, #360]	@ (8005fcc <lcd_init+0x534>)
 8005e62:	889b      	ldrh	r3, [r3, #4]
 8005e64:	021b      	lsls	r3, r3, #8
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	4b58      	ldr	r3, [pc, #352]	@ (8005fcc <lcd_init+0x534>)
 8005e6a:	809a      	strh	r2, [r3, #4]
                        lcddev.id |= lcd_rd_data(); /* 0X06 */
 8005e6c:	f7ff fa74 	bl	8005358 <lcd_rd_data>
 8005e70:	4603      	mov	r3, r0
 8005e72:	461a      	mov	r2, r3
 8005e74:	4b55      	ldr	r3, [pc, #340]	@ (8005fcc <lcd_init+0x534>)
 8005e76:	889b      	ldrh	r3, [r3, #4]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	b29a      	uxth	r2, r3
 8005e7c:	4b53      	ldr	r3, [pc, #332]	@ (8005fcc <lcd_init+0x534>)
 8005e7e:	809a      	strh	r2, [r3, #4]

                        if (lcddev.id != 0x9806)    /* ILI9806,SSD1963 */
 8005e80:	4b52      	ldr	r3, [pc, #328]	@ (8005fcc <lcd_init+0x534>)
 8005e82:	889b      	ldrh	r3, [r3, #4]
 8005e84:	f649 0206 	movw	r2, #38918	@ 0x9806
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d028      	beq.n	8005ede <lcd_init+0x446>
                        {
                            lcd_wr_regno(0xA1);
 8005e8c:	20a1      	movs	r0, #161	@ 0xa1
 8005e8e:	f7ff fa27 	bl	80052e0 <lcd_wr_regno>
                            lcddev.id = lcd_rd_data();
 8005e92:	f7ff fa61 	bl	8005358 <lcd_rd_data>
 8005e96:	4603      	mov	r3, r0
 8005e98:	461a      	mov	r2, r3
 8005e9a:	4b4c      	ldr	r3, [pc, #304]	@ (8005fcc <lcd_init+0x534>)
 8005e9c:	809a      	strh	r2, [r3, #4]
                            lcddev.id = lcd_rd_data();  /* 0x57 */
 8005e9e:	f7ff fa5b 	bl	8005358 <lcd_rd_data>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	4b49      	ldr	r3, [pc, #292]	@ (8005fcc <lcd_init+0x534>)
 8005ea8:	809a      	strh	r2, [r3, #4]
                            lcddev.id <<= 8;
 8005eaa:	4b48      	ldr	r3, [pc, #288]	@ (8005fcc <lcd_init+0x534>)
 8005eac:	889b      	ldrh	r3, [r3, #4]
 8005eae:	021b      	lsls	r3, r3, #8
 8005eb0:	b29a      	uxth	r2, r3
 8005eb2:	4b46      	ldr	r3, [pc, #280]	@ (8005fcc <lcd_init+0x534>)
 8005eb4:	809a      	strh	r2, [r3, #4]
                            lcddev.id |= lcd_rd_data(); /* 0x61 */
 8005eb6:	f7ff fa4f 	bl	8005358 <lcd_rd_data>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	4b43      	ldr	r3, [pc, #268]	@ (8005fcc <lcd_init+0x534>)
 8005ec0:	889b      	ldrh	r3, [r3, #4]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	b29a      	uxth	r2, r3
 8005ec6:	4b41      	ldr	r3, [pc, #260]	@ (8005fcc <lcd_init+0x534>)
 8005ec8:	809a      	strh	r2, [r3, #4]

                            if (lcddev.id == 0x5761) lcddev.id = 0x1963; /* SSD1963ID5761H,,1963 */
 8005eca:	4b40      	ldr	r3, [pc, #256]	@ (8005fcc <lcd_init+0x534>)
 8005ecc:	889b      	ldrh	r3, [r3, #4]
 8005ece:	f245 7261 	movw	r2, #22369	@ 0x5761
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d103      	bne.n	8005ede <lcd_init+0x446>
 8005ed6:	4b3d      	ldr	r3, [pc, #244]	@ (8005fcc <lcd_init+0x534>)
 8005ed8:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005edc:	809a      	strh	r2, [r3, #4]
//     * (f_putc), , 1, 
//     *  printf  !!!!!!!
//     */
//    printf("LCD ID:%x\r\n", lcddev.id); /* LCD ID */

    if (lcddev.id == 0x7789)
 8005ede:	4b3b      	ldr	r3, [pc, #236]	@ (8005fcc <lcd_init+0x534>)
 8005ee0:	889b      	ldrh	r3, [r3, #4]
 8005ee2:	f247 7289 	movw	r2, #30601	@ 0x7789
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d102      	bne.n	8005ef0 <lcd_init+0x458>
    {
        lcd_ex_st7789_reginit();    /* ST7789 */
 8005eea:	f7fc fdbc 	bl	8002a66 <lcd_ex_st7789_reginit>
 8005eee:	e037      	b.n	8005f60 <lcd_init+0x4c8>
    }
    else if (lcddev.id == 0x9341)
 8005ef0:	4b36      	ldr	r3, [pc, #216]	@ (8005fcc <lcd_init+0x534>)
 8005ef2:	889b      	ldrh	r3, [r3, #4]
 8005ef4:	f249 3241 	movw	r2, #37697	@ 0x9341
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d102      	bne.n	8005f02 <lcd_init+0x46a>
    {
        lcd_ex_ili9341_reginit();   /* ILI9341 */
 8005efc:	f7fc fe89 	bl	8002c12 <lcd_ex_ili9341_reginit>
 8005f00:	e02e      	b.n	8005f60 <lcd_init+0x4c8>
    }
    else if (lcddev.id == 0x5310)
 8005f02:	4b32      	ldr	r3, [pc, #200]	@ (8005fcc <lcd_init+0x534>)
 8005f04:	889b      	ldrh	r3, [r3, #4]
 8005f06:	f245 3210 	movw	r2, #21264	@ 0x5310
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d102      	bne.n	8005f14 <lcd_init+0x47c>
    {
        lcd_ex_nt35310_reginit();   /* NT35310 */
 8005f0e:	f7fc ff98 	bl	8002e42 <lcd_ex_nt35310_reginit>
 8005f12:	e025      	b.n	8005f60 <lcd_init+0x4c8>
    }
    else if (lcddev.id == 0x7796)
 8005f14:	4b2d      	ldr	r3, [pc, #180]	@ (8005fcc <lcd_init+0x534>)
 8005f16:	889b      	ldrh	r3, [r3, #4]
 8005f18:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d102      	bne.n	8005f26 <lcd_init+0x48e>
    {
        lcd_ex_st7796_reginit();    /* ST7796 */
 8005f20:	f7fd ff0a 	bl	8003d38 <lcd_ex_st7796_reginit>
 8005f24:	e01c      	b.n	8005f60 <lcd_init+0x4c8>
    }
    else if (lcddev.id == 0x5510)
 8005f26:	4b29      	ldr	r3, [pc, #164]	@ (8005fcc <lcd_init+0x534>)
 8005f28:	889b      	ldrh	r3, [r3, #4]
 8005f2a:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d102      	bne.n	8005f38 <lcd_init+0x4a0>
    {
        lcd_ex_nt35510_reginit();   /* NT35510 */
 8005f32:	f7fd ffe6 	bl	8003f02 <lcd_ex_nt35510_reginit>
 8005f36:	e013      	b.n	8005f60 <lcd_init+0x4c8>
    }
    else if (lcddev.id == 0x9806)
 8005f38:	4b24      	ldr	r3, [pc, #144]	@ (8005fcc <lcd_init+0x534>)
 8005f3a:	889b      	ldrh	r3, [r3, #4]
 8005f3c:	f649 0206 	movw	r2, #38918	@ 0x9806
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d102      	bne.n	8005f4a <lcd_init+0x4b2>
    {
        lcd_ex_ili9806_reginit();   /* ILI9806 */
 8005f44:	f7fe ff5d 	bl	8004e02 <lcd_ex_ili9806_reginit>
 8005f48:	e00a      	b.n	8005f60 <lcd_init+0x4c8>
    }
    else if (lcddev.id == 0x1963)
 8005f4a:	4b20      	ldr	r3, [pc, #128]	@ (8005fcc <lcd_init+0x534>)
 8005f4c:	889b      	ldrh	r3, [r3, #4]
 8005f4e:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d104      	bne.n	8005f60 <lcd_init+0x4c8>
    {
        lcd_ex_ssd1963_reginit();   /* SSD1963 */
 8005f56:	f7ff f8f6 	bl	8005146 <lcd_ex_ssd1963_reginit>
        lcd_ssd_backlight_set(100); /*  */
 8005f5a:	2064      	movs	r0, #100	@ 0x64
 8005f5c:	f7ff fc90 	bl	8005880 <lcd_ssd_backlight_set>
    }

    /* 
       */
    /* , */
    if (lcddev.id == 0x7789)
 8005f60:	4b1a      	ldr	r3, [pc, #104]	@ (8005fcc <lcd_init+0x534>)
 8005f62:	889b      	ldrh	r3, [r3, #4]
 8005f64:	f247 7289 	movw	r2, #30601	@ 0x7789
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d10e      	bne.n	8005f8a <lcd_init+0x4f2>
    {
        /*  */
        fsmc_write_handle.AddressSetupTime = 3; /* (ADDSET)3fsmc_ker_ck=6*3=18ns */
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	617b      	str	r3, [r7, #20]
        fsmc_write_handle.DataSetupTime = 3;    /* (DATAST)3fsmc_ker_ck=6*3=18ns */
 8005f70:	2303      	movs	r3, #3
 8005f72:	61fb      	str	r3, [r7, #28]
        FSMC_NORSRAM_Extended_Timing_Init(g_sram_handle.Extended, &fsmc_write_handle, g_sram_handle.Init.NSBank, g_sram_handle.Init.ExtendedMode);
 8005f74:	4b16      	ldr	r3, [pc, #88]	@ (8005fd0 <lcd_init+0x538>)
 8005f76:	6858      	ldr	r0, [r3, #4]
 8005f78:	4b15      	ldr	r3, [pc, #84]	@ (8005fd0 <lcd_init+0x538>)
 8005f7a:	689a      	ldr	r2, [r3, #8]
 8005f7c:	4b14      	ldr	r3, [pc, #80]	@ (8005fd0 <lcd_init+0x538>)
 8005f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f80:	f107 0114 	add.w	r1, r7, #20
 8005f84:	f003 f872 	bl	800906c <FSMC_NORSRAM_Extended_Timing_Init>
 8005f88:	e044      	b.n	8006014 <lcd_init+0x57c>
    }
    else if (lcddev.id == 0x9806 || lcddev.id == 0x9341 || lcddev.id == 0x5510)
 8005f8a:	4b10      	ldr	r3, [pc, #64]	@ (8005fcc <lcd_init+0x534>)
 8005f8c:	889b      	ldrh	r3, [r3, #4]
 8005f8e:	f649 0206 	movw	r2, #38918	@ 0x9806
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d00b      	beq.n	8005fae <lcd_init+0x516>
 8005f96:	4b0d      	ldr	r3, [pc, #52]	@ (8005fcc <lcd_init+0x534>)
 8005f98:	889b      	ldrh	r3, [r3, #4]
 8005f9a:	f249 3241 	movw	r2, #37697	@ 0x9341
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d005      	beq.n	8005fae <lcd_init+0x516>
 8005fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8005fcc <lcd_init+0x534>)
 8005fa4:	889b      	ldrh	r3, [r3, #4]
 8005fa6:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d112      	bne.n	8005fd4 <lcd_init+0x53c>
    {
        /*  */
        fsmc_write_handle.AddressSetupTime = 2; /* (ADDSET)2fsmc_ker_ck=6*2=12ns */
 8005fae:	2302      	movs	r3, #2
 8005fb0:	617b      	str	r3, [r7, #20]
        fsmc_write_handle.DataSetupTime = 2;    /* (DATAST)2fsmc_ker_ck=6*2=12ns */
 8005fb2:	2302      	movs	r3, #2
 8005fb4:	61fb      	str	r3, [r7, #28]
        FSMC_NORSRAM_Extended_Timing_Init(g_sram_handle.Extended, &fsmc_write_handle, g_sram_handle.Init.NSBank, g_sram_handle.Init.ExtendedMode);
 8005fb6:	4b06      	ldr	r3, [pc, #24]	@ (8005fd0 <lcd_init+0x538>)
 8005fb8:	6858      	ldr	r0, [r3, #4]
 8005fba:	4b05      	ldr	r3, [pc, #20]	@ (8005fd0 <lcd_init+0x538>)
 8005fbc:	689a      	ldr	r2, [r3, #8]
 8005fbe:	4b04      	ldr	r3, [pc, #16]	@ (8005fd0 <lcd_init+0x538>)
 8005fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fc2:	f107 0114 	add.w	r1, r7, #20
 8005fc6:	f003 f851 	bl	800906c <FSMC_NORSRAM_Extended_Timing_Init>
 8005fca:	e023      	b.n	8006014 <lcd_init+0x57c>
 8005fcc:	20005398 	.word	0x20005398
 8005fd0:	20005348 	.word	0x20005348
    }
    else if (lcddev.id == 0x5310 || lcddev.id == 0x7796 || lcddev.id == 0x1963)
 8005fd4:	4b18      	ldr	r3, [pc, #96]	@ (8006038 <lcd_init+0x5a0>)
 8005fd6:	889b      	ldrh	r3, [r3, #4]
 8005fd8:	f245 3210 	movw	r2, #21264	@ 0x5310
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d00b      	beq.n	8005ff8 <lcd_init+0x560>
 8005fe0:	4b15      	ldr	r3, [pc, #84]	@ (8006038 <lcd_init+0x5a0>)
 8005fe2:	889b      	ldrh	r3, [r3, #4]
 8005fe4:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d005      	beq.n	8005ff8 <lcd_init+0x560>
 8005fec:	4b12      	ldr	r3, [pc, #72]	@ (8006038 <lcd_init+0x5a0>)
 8005fee:	889b      	ldrh	r3, [r3, #4]
 8005ff0:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d10d      	bne.n	8006014 <lcd_init+0x57c>
    {
        /*  */
        fsmc_write_handle.AddressSetupTime = 1; /* (ADDSET)1fsmc_ker_ck=6*1=6ns */
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	617b      	str	r3, [r7, #20]
        fsmc_write_handle.DataSetupTime = 1;    /* (DATAST)1fsmc_ker_ck=6*1=6ns */
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	61fb      	str	r3, [r7, #28]
        FSMC_NORSRAM_Extended_Timing_Init(g_sram_handle.Extended, &fsmc_write_handle, g_sram_handle.Init.NSBank, g_sram_handle.Init.ExtendedMode);
 8006000:	4b0e      	ldr	r3, [pc, #56]	@ (800603c <lcd_init+0x5a4>)
 8006002:	6858      	ldr	r0, [r3, #4]
 8006004:	4b0d      	ldr	r3, [pc, #52]	@ (800603c <lcd_init+0x5a4>)
 8006006:	689a      	ldr	r2, [r3, #8]
 8006008:	4b0c      	ldr	r3, [pc, #48]	@ (800603c <lcd_init+0x5a4>)
 800600a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800600c:	f107 0114 	add.w	r1, r7, #20
 8006010:	f003 f82c 	bl	800906c <FSMC_NORSRAM_Extended_Timing_Init>
    }

    lcd_display_dir(0); /*  */
 8006014:	2000      	movs	r0, #0
 8006016:	f7ff fc67 	bl	80058e8 <lcd_display_dir>
    LCD_BL(1);          /*  */
 800601a:	2201      	movs	r2, #1
 800601c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006020:	4807      	ldr	r0, [pc, #28]	@ (8006040 <lcd_init+0x5a8>)
 8006022:	f001 ffaf 	bl	8007f84 <HAL_GPIO_WritePin>
    lcd_clear(WHITE);
 8006026:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800602a:	f000 f80b 	bl	8006044 <lcd_clear>
}
 800602e:	bf00      	nop
 8006030:	3760      	adds	r7, #96	@ 0x60
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	20005398 	.word	0x20005398
 800603c:	20005348 	.word	0x20005348
 8006040:	40020400 	.word	0x40020400

08006044 <lcd_clear>:
 * @brief       
 * @param       color: 
 * @retval      
 */
void lcd_clear(uint16_t color)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b084      	sub	sp, #16
 8006048:	af00      	add	r7, sp, #0
 800604a:	4603      	mov	r3, r0
 800604c:	80fb      	strh	r3, [r7, #6]
    uint32_t index = 0;
 800604e:	2300      	movs	r3, #0
 8006050:	60fb      	str	r3, [r7, #12]
    uint32_t totalpoint = lcddev.width;
 8006052:	4b11      	ldr	r3, [pc, #68]	@ (8006098 <lcd_clear+0x54>)
 8006054:	881b      	ldrh	r3, [r3, #0]
 8006056:	60bb      	str	r3, [r7, #8]

    totalpoint *= lcddev.height;    /*  */
 8006058:	4b0f      	ldr	r3, [pc, #60]	@ (8006098 <lcd_clear+0x54>)
 800605a:	885b      	ldrh	r3, [r3, #2]
 800605c:	461a      	mov	r2, r3
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	fb02 f303 	mul.w	r3, r2, r3
 8006064:	60bb      	str	r3, [r7, #8]
    lcd_set_cursor(0x00, 0x0000);   /*  */
 8006066:	2100      	movs	r1, #0
 8006068:	2000      	movs	r0, #0
 800606a:	f7ff f997 	bl	800539c <lcd_set_cursor>
    lcd_write_ram_prepare();        /* GRAM */
 800606e:	f7ff f985 	bl	800537c <lcd_write_ram_prepare>

    for (index = 0; index < totalpoint; index++)
 8006072:	2300      	movs	r3, #0
 8006074:	60fb      	str	r3, [r7, #12]
 8006076:	e005      	b.n	8006084 <lcd_clear+0x40>
    {
        LCD->LCD_RAM = color;
 8006078:	4a08      	ldr	r2, [pc, #32]	@ (800609c <lcd_clear+0x58>)
 800607a:	88fb      	ldrh	r3, [r7, #6]
 800607c:	8053      	strh	r3, [r2, #2]
    for (index = 0; index < totalpoint; index++)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	3301      	adds	r3, #1
 8006082:	60fb      	str	r3, [r7, #12]
 8006084:	68fa      	ldr	r2, [r7, #12]
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	429a      	cmp	r2, r3
 800608a:	d3f5      	bcc.n	8006078 <lcd_clear+0x34>
    }
}
 800608c:	bf00      	nop
 800608e:	bf00      	nop
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}
 8006096:	bf00      	nop
 8006098:	20005398 	.word	0x20005398
 800609c:	6c00007e 	.word	0x6c00007e

080060a0 <lcd_fill>:
 * @param       (sx,sy),(ex,ey):,:(ex - sx + 1) * (ey - sy + 1)
 * @param       color:  (32,LTDC)
 * @retval      
 */
void lcd_fill(uint16_t sx, uint16_t sy, uint16_t ex, uint16_t ey, uint32_t color)
{
 80060a0:	b590      	push	{r4, r7, lr}
 80060a2:	b085      	sub	sp, #20
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	4604      	mov	r4, r0
 80060a8:	4608      	mov	r0, r1
 80060aa:	4611      	mov	r1, r2
 80060ac:	461a      	mov	r2, r3
 80060ae:	4623      	mov	r3, r4
 80060b0:	80fb      	strh	r3, [r7, #6]
 80060b2:	4603      	mov	r3, r0
 80060b4:	80bb      	strh	r3, [r7, #4]
 80060b6:	460b      	mov	r3, r1
 80060b8:	807b      	strh	r3, [r7, #2]
 80060ba:	4613      	mov	r3, r2
 80060bc:	803b      	strh	r3, [r7, #0]
    uint16_t i, j;
    uint16_t xlen = 0;
 80060be:	2300      	movs	r3, #0
 80060c0:	817b      	strh	r3, [r7, #10]
    xlen = ex - sx + 1;
 80060c2:	887a      	ldrh	r2, [r7, #2]
 80060c4:	88fb      	ldrh	r3, [r7, #6]
 80060c6:	1ad3      	subs	r3, r2, r3
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	3301      	adds	r3, #1
 80060cc:	817b      	strh	r3, [r7, #10]

    for (i = sy; i <= ey; i++)
 80060ce:	88bb      	ldrh	r3, [r7, #4]
 80060d0:	81fb      	strh	r3, [r7, #14]
 80060d2:	e018      	b.n	8006106 <lcd_fill+0x66>
    {
        lcd_set_cursor(sx, i);      /*  */
 80060d4:	89fa      	ldrh	r2, [r7, #14]
 80060d6:	88fb      	ldrh	r3, [r7, #6]
 80060d8:	4611      	mov	r1, r2
 80060da:	4618      	mov	r0, r3
 80060dc:	f7ff f95e 	bl	800539c <lcd_set_cursor>
        lcd_write_ram_prepare();    /* GRAM */
 80060e0:	f7ff f94c 	bl	800537c <lcd_write_ram_prepare>

        for (j = 0; j < xlen; j++)
 80060e4:	2300      	movs	r3, #0
 80060e6:	81bb      	strh	r3, [r7, #12]
 80060e8:	e006      	b.n	80060f8 <lcd_fill+0x58>
        {
            LCD->LCD_RAM = color;   /*  */
 80060ea:	4b0b      	ldr	r3, [pc, #44]	@ (8006118 <lcd_fill+0x78>)
 80060ec:	6a3a      	ldr	r2, [r7, #32]
 80060ee:	b292      	uxth	r2, r2
 80060f0:	805a      	strh	r2, [r3, #2]
        for (j = 0; j < xlen; j++)
 80060f2:	89bb      	ldrh	r3, [r7, #12]
 80060f4:	3301      	adds	r3, #1
 80060f6:	81bb      	strh	r3, [r7, #12]
 80060f8:	89ba      	ldrh	r2, [r7, #12]
 80060fa:	897b      	ldrh	r3, [r7, #10]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d3f4      	bcc.n	80060ea <lcd_fill+0x4a>
    for (i = sy; i <= ey; i++)
 8006100:	89fb      	ldrh	r3, [r7, #14]
 8006102:	3301      	adds	r3, #1
 8006104:	81fb      	strh	r3, [r7, #14]
 8006106:	89fa      	ldrh	r2, [r7, #14]
 8006108:	883b      	ldrh	r3, [r7, #0]
 800610a:	429a      	cmp	r2, r3
 800610c:	d9e2      	bls.n	80060d4 <lcd_fill+0x34>
        }
    }
}
 800610e:	bf00      	nop
 8006110:	bf00      	nop
 8006112:	3714      	adds	r7, #20
 8006114:	46bd      	mov	sp, r7
 8006116:	bd90      	pop	{r4, r7, pc}
 8006118:	6c00007e 	.word	0x6c00007e

0800611c <lcd_draw_line>:
 * @param       x2,y2: 
 * @param       color: 
 * @retval      
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 800611c:	b590      	push	{r4, r7, lr}
 800611e:	b08d      	sub	sp, #52	@ 0x34
 8006120:	af00      	add	r7, sp, #0
 8006122:	4604      	mov	r4, r0
 8006124:	4608      	mov	r0, r1
 8006126:	4611      	mov	r1, r2
 8006128:	461a      	mov	r2, r3
 800612a:	4623      	mov	r3, r4
 800612c:	80fb      	strh	r3, [r7, #6]
 800612e:	4603      	mov	r3, r0
 8006130:	80bb      	strh	r3, [r7, #4]
 8006132:	460b      	mov	r3, r1
 8006134:	807b      	strh	r3, [r7, #2]
 8006136:	4613      	mov	r3, r2
 8006138:	803b      	strh	r3, [r7, #0]
    uint16_t t;
    int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 800613a:	2300      	movs	r3, #0
 800613c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800613e:	2300      	movs	r3, #0
 8006140:	627b      	str	r3, [r7, #36]	@ 0x24
    int incx, incy, row, col;
    delta_x = x2 - x1;      /*  */
 8006142:	887a      	ldrh	r2, [r7, #2]
 8006144:	88fb      	ldrh	r3, [r7, #6]
 8006146:	1ad3      	subs	r3, r2, r3
 8006148:	623b      	str	r3, [r7, #32]
    delta_y = y2 - y1;
 800614a:	883a      	ldrh	r2, [r7, #0]
 800614c:	88bb      	ldrh	r3, [r7, #4]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	61fb      	str	r3, [r7, #28]
    row = x1;
 8006152:	88fb      	ldrh	r3, [r7, #6]
 8006154:	60fb      	str	r3, [r7, #12]
    col = y1;
 8006156:	88bb      	ldrh	r3, [r7, #4]
 8006158:	60bb      	str	r3, [r7, #8]

    if (delta_x > 0)
 800615a:	6a3b      	ldr	r3, [r7, #32]
 800615c:	2b00      	cmp	r3, #0
 800615e:	dd02      	ble.n	8006166 <lcd_draw_line+0x4a>
    {
        incx = 1;       /*  */
 8006160:	2301      	movs	r3, #1
 8006162:	617b      	str	r3, [r7, #20]
 8006164:	e00b      	b.n	800617e <lcd_draw_line+0x62>
    }
    else if (delta_x == 0)
 8006166:	6a3b      	ldr	r3, [r7, #32]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d102      	bne.n	8006172 <lcd_draw_line+0x56>
    {
        incx = 0;       /*  */
 800616c:	2300      	movs	r3, #0
 800616e:	617b      	str	r3, [r7, #20]
 8006170:	e005      	b.n	800617e <lcd_draw_line+0x62>
    }
    else
    {
        incx = -1;
 8006172:	f04f 33ff 	mov.w	r3, #4294967295
 8006176:	617b      	str	r3, [r7, #20]
        delta_x = -delta_x;
 8006178:	6a3b      	ldr	r3, [r7, #32]
 800617a:	425b      	negs	r3, r3
 800617c:	623b      	str	r3, [r7, #32]
    }

    if (delta_y > 0)
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	2b00      	cmp	r3, #0
 8006182:	dd02      	ble.n	800618a <lcd_draw_line+0x6e>
    {
        incy = 1;
 8006184:	2301      	movs	r3, #1
 8006186:	613b      	str	r3, [r7, #16]
 8006188:	e00b      	b.n	80061a2 <lcd_draw_line+0x86>
    }
    else if (delta_y == 0)
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d102      	bne.n	8006196 <lcd_draw_line+0x7a>
    {
        incy = 0;       /*  */
 8006190:	2300      	movs	r3, #0
 8006192:	613b      	str	r3, [r7, #16]
 8006194:	e005      	b.n	80061a2 <lcd_draw_line+0x86>
    }
    else
    {
        incy = -1;
 8006196:	f04f 33ff 	mov.w	r3, #4294967295
 800619a:	613b      	str	r3, [r7, #16]
        delta_y = -delta_y;
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	425b      	negs	r3, r3
 80061a0:	61fb      	str	r3, [r7, #28]
    }

    if ( delta_x > delta_y)
 80061a2:	6a3a      	ldr	r2, [r7, #32]
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	dd02      	ble.n	80061b0 <lcd_draw_line+0x94>
    {
        distance = delta_x;  /*  */
 80061aa:	6a3b      	ldr	r3, [r7, #32]
 80061ac:	61bb      	str	r3, [r7, #24]
 80061ae:	e001      	b.n	80061b4 <lcd_draw_line+0x98>
    }
    else
    {
        distance = delta_y;
 80061b0:	69fb      	ldr	r3, [r7, #28]
 80061b2:	61bb      	str	r3, [r7, #24]
    }

    for (t = 0; t <= distance + 1; t++)     /*  */
 80061b4:	2300      	movs	r3, #0
 80061b6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80061b8:	e02b      	b.n	8006212 <lcd_draw_line+0xf6>
    {
        lcd_draw_point(row, col, color);    /*  */
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	b29b      	uxth	r3, r3
 80061be:	68ba      	ldr	r2, [r7, #8]
 80061c0:	b291      	uxth	r1, r2
 80061c2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7ff fb40 	bl	800584c <lcd_draw_point>
        xerr += delta_x;
 80061cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061ce:	6a3b      	ldr	r3, [r7, #32]
 80061d0:	4413      	add	r3, r2
 80061d2:	62bb      	str	r3, [r7, #40]	@ 0x28
        yerr += delta_y;
 80061d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	4413      	add	r3, r2
 80061da:	627b      	str	r3, [r7, #36]	@ 0x24

        if (xerr > distance)
 80061dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	dd07      	ble.n	80061f4 <lcd_draw_line+0xd8>
        {
            xerr -= distance;
 80061e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	62bb      	str	r3, [r7, #40]	@ 0x28
            row += incx;
 80061ec:	68fa      	ldr	r2, [r7, #12]
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	4413      	add	r3, r2
 80061f2:	60fb      	str	r3, [r7, #12]
        }

        if (yerr > distance)
 80061f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	429a      	cmp	r2, r3
 80061fa:	dd07      	ble.n	800620c <lcd_draw_line+0xf0>
        {
            yerr -= distance;
 80061fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061fe:	69bb      	ldr	r3, [r7, #24]
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	627b      	str	r3, [r7, #36]	@ 0x24
            col += incy;
 8006204:	68ba      	ldr	r2, [r7, #8]
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	4413      	add	r3, r2
 800620a:	60bb      	str	r3, [r7, #8]
    for (t = 0; t <= distance + 1; t++)     /*  */
 800620c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800620e:	3301      	adds	r3, #1
 8006210:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006212:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	3301      	adds	r3, #1
 8006218:	429a      	cmp	r2, r3
 800621a:	ddce      	ble.n	80061ba <lcd_draw_line+0x9e>
        }
    }
}
 800621c:	bf00      	nop
 800621e:	bf00      	nop
 8006220:	3734      	adds	r7, #52	@ 0x34
 8006222:	46bd      	mov	sp, r7
 8006224:	bd90      	pop	{r4, r7, pc}
	...

08006228 <lcd_show_char>:
 * @param       mode : (1); (0);
 * @param       color : ;
 * @retval      
 */
void lcd_show_char(uint16_t x, uint16_t y, char chr, uint8_t size, uint8_t mode, uint16_t color)
{
 8006228:	b590      	push	{r4, r7, lr}
 800622a:	b087      	sub	sp, #28
 800622c:	af00      	add	r7, sp, #0
 800622e:	4604      	mov	r4, r0
 8006230:	4608      	mov	r0, r1
 8006232:	4611      	mov	r1, r2
 8006234:	461a      	mov	r2, r3
 8006236:	4623      	mov	r3, r4
 8006238:	80fb      	strh	r3, [r7, #6]
 800623a:	4603      	mov	r3, r0
 800623c:	80bb      	strh	r3, [r7, #4]
 800623e:	460b      	mov	r3, r1
 8006240:	70fb      	strb	r3, [r7, #3]
 8006242:	4613      	mov	r3, r2
 8006244:	70bb      	strb	r3, [r7, #2]
    uint8_t temp, t1, t;
    uint16_t y0 = y;
 8006246:	88bb      	ldrh	r3, [r7, #4]
 8006248:	81fb      	strh	r3, [r7, #14]
    uint8_t csize = 0;
 800624a:	2300      	movs	r3, #0
 800624c:	737b      	strb	r3, [r7, #13]
    uint8_t *pfont = 0;
 800624e:	2300      	movs	r3, #0
 8006250:	613b      	str	r3, [r7, #16]

    csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2); /*  */
 8006252:	78bb      	ldrb	r3, [r7, #2]
 8006254:	08db      	lsrs	r3, r3, #3
 8006256:	b2db      	uxtb	r3, r3
 8006258:	461a      	mov	r2, r3
 800625a:	78bb      	ldrb	r3, [r7, #2]
 800625c:	f003 0307 	and.w	r3, r3, #7
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	bf14      	ite	ne
 8006266:	2301      	movne	r3, #1
 8006268:	2300      	moveq	r3, #0
 800626a:	b2db      	uxtb	r3, r3
 800626c:	4413      	add	r3, r2
 800626e:	b2da      	uxtb	r2, r3
 8006270:	78bb      	ldrb	r3, [r7, #2]
 8006272:	085b      	lsrs	r3, r3, #1
 8006274:	b2db      	uxtb	r3, r3
 8006276:	fb12 f303 	smulbb	r3, r2, r3
 800627a:	737b      	strb	r3, [r7, #13]
    chr = chr - ' ';    /* ASCII-' ' */
 800627c:	78fb      	ldrb	r3, [r7, #3]
 800627e:	3b20      	subs	r3, #32
 8006280:	70fb      	strb	r3, [r7, #3]

    switch (size)
 8006282:	78bb      	ldrb	r3, [r7, #2]
 8006284:	3b0c      	subs	r3, #12
 8006286:	2b14      	cmp	r3, #20
 8006288:	f200 808d 	bhi.w	80063a6 <lcd_show_char+0x17e>
 800628c:	a201      	add	r2, pc, #4	@ (adr r2, 8006294 <lcd_show_char+0x6c>)
 800628e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006292:	bf00      	nop
 8006294:	080062e9 	.word	0x080062e9
 8006298:	080063a7 	.word	0x080063a7
 800629c:	080063a7 	.word	0x080063a7
 80062a0:	080063a7 	.word	0x080063a7
 80062a4:	080062fb 	.word	0x080062fb
 80062a8:	080063a7 	.word	0x080063a7
 80062ac:	080063a7 	.word	0x080063a7
 80062b0:	080063a7 	.word	0x080063a7
 80062b4:	080063a7 	.word	0x080063a7
 80062b8:	080063a7 	.word	0x080063a7
 80062bc:	080063a7 	.word	0x080063a7
 80062c0:	080063a7 	.word	0x080063a7
 80062c4:	08006307 	.word	0x08006307
 80062c8:	080063a7 	.word	0x080063a7
 80062cc:	080063a7 	.word	0x080063a7
 80062d0:	080063a7 	.word	0x080063a7
 80062d4:	080063a7 	.word	0x080063a7
 80062d8:	080063a7 	.word	0x080063a7
 80062dc:	080063a7 	.word	0x080063a7
 80062e0:	080063a7 	.word	0x080063a7
 80062e4:	08006319 	.word	0x08006319
    {
        case 12:
            pfont = (uint8_t *)asc2_1206[chr];  /* 1206 */
 80062e8:	78fa      	ldrb	r2, [r7, #3]
 80062ea:	4613      	mov	r3, r2
 80062ec:	005b      	lsls	r3, r3, #1
 80062ee:	4413      	add	r3, r2
 80062f0:	009b      	lsls	r3, r3, #2
 80062f2:	4a30      	ldr	r2, [pc, #192]	@ (80063b4 <lcd_show_char+0x18c>)
 80062f4:	4413      	add	r3, r2
 80062f6:	613b      	str	r3, [r7, #16]
            break;
 80062f8:	e014      	b.n	8006324 <lcd_show_char+0xfc>

        case 16:
            pfont = (uint8_t *)asc2_1608[chr];  /* 1608 */
 80062fa:	78fb      	ldrb	r3, [r7, #3]
 80062fc:	011b      	lsls	r3, r3, #4
 80062fe:	4a2e      	ldr	r2, [pc, #184]	@ (80063b8 <lcd_show_char+0x190>)
 8006300:	4413      	add	r3, r2
 8006302:	613b      	str	r3, [r7, #16]
            break;
 8006304:	e00e      	b.n	8006324 <lcd_show_char+0xfc>

        case 24:
            pfont = (uint8_t *)asc2_2412[chr];  /* 2412 */
 8006306:	78fa      	ldrb	r2, [r7, #3]
 8006308:	4613      	mov	r3, r2
 800630a:	00db      	lsls	r3, r3, #3
 800630c:	4413      	add	r3, r2
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	4a2a      	ldr	r2, [pc, #168]	@ (80063bc <lcd_show_char+0x194>)
 8006312:	4413      	add	r3, r2
 8006314:	613b      	str	r3, [r7, #16]
            break;
 8006316:	e005      	b.n	8006324 <lcd_show_char+0xfc>

        case 32:
            pfont = (uint8_t *)asc2_3216[chr];  /* 3216 */
 8006318:	78fb      	ldrb	r3, [r7, #3]
 800631a:	019b      	lsls	r3, r3, #6
 800631c:	4a28      	ldr	r2, [pc, #160]	@ (80063c0 <lcd_show_char+0x198>)
 800631e:	4413      	add	r3, r2
 8006320:	613b      	str	r3, [r7, #16]
            break;
 8006322:	bf00      	nop

        default:
            return ;
    }

    for (t = 0; t < csize; t++)
 8006324:	2300      	movs	r3, #0
 8006326:	757b      	strb	r3, [r7, #21]
 8006328:	e038      	b.n	800639c <lcd_show_char+0x174>
    {
        temp = pfont[t];                            /*  */
 800632a:	7d7b      	ldrb	r3, [r7, #21]
 800632c:	693a      	ldr	r2, [r7, #16]
 800632e:	4413      	add	r3, r2
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	75fb      	strb	r3, [r7, #23]

        for (t1 = 0; t1 < 8; t1++)                  /* 8 */
 8006334:	2300      	movs	r3, #0
 8006336:	75bb      	strb	r3, [r7, #22]
 8006338:	e028      	b.n	800638c <lcd_show_char+0x164>
        {
            if (temp & 0x80)                        /* , */
 800633a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800633e:	2b00      	cmp	r3, #0
 8006340:	da05      	bge.n	800634e <lcd_show_char+0x126>
            {
                lcd_draw_point(x, y, color);        /* , */
 8006342:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8006344:	88b9      	ldrh	r1, [r7, #4]
 8006346:	88fb      	ldrh	r3, [r7, #6]
 8006348:	4618      	mov	r0, r3
 800634a:	f7ff fa7f 	bl	800584c <lcd_draw_point>
            {
            	//UI
//                lcd_draw_point(x, y, g_back_color); /* ,() */
            }

            temp <<= 1;                             /* ,  */
 800634e:	7dfb      	ldrb	r3, [r7, #23]
 8006350:	005b      	lsls	r3, r3, #1
 8006352:	75fb      	strb	r3, [r7, #23]
            y++;
 8006354:	88bb      	ldrh	r3, [r7, #4]
 8006356:	3301      	adds	r3, #1
 8006358:	80bb      	strh	r3, [r7, #4]

            if (y >= lcddev.height)return;          /*  */
 800635a:	4b1a      	ldr	r3, [pc, #104]	@ (80063c4 <lcd_show_char+0x19c>)
 800635c:	885b      	ldrh	r3, [r3, #2]
 800635e:	88ba      	ldrh	r2, [r7, #4]
 8006360:	429a      	cmp	r2, r3
 8006362:	d222      	bcs.n	80063aa <lcd_show_char+0x182>

            if ((y - y0) == size)                   /* ? */
 8006364:	88ba      	ldrh	r2, [r7, #4]
 8006366:	89fb      	ldrh	r3, [r7, #14]
 8006368:	1ad2      	subs	r2, r2, r3
 800636a:	78bb      	ldrb	r3, [r7, #2]
 800636c:	429a      	cmp	r2, r3
 800636e:	d10a      	bne.n	8006386 <lcd_show_char+0x15e>
            {
                y = y0; /* y */
 8006370:	89fb      	ldrh	r3, [r7, #14]
 8006372:	80bb      	strh	r3, [r7, #4]
                x++;    /* x */
 8006374:	88fb      	ldrh	r3, [r7, #6]
 8006376:	3301      	adds	r3, #1
 8006378:	80fb      	strh	r3, [r7, #6]

                if (x >= lcddev.width)
 800637a:	4b12      	ldr	r3, [pc, #72]	@ (80063c4 <lcd_show_char+0x19c>)
 800637c:	881b      	ldrh	r3, [r3, #0]
 800637e:	88fa      	ldrh	r2, [r7, #6]
 8006380:	429a      	cmp	r2, r3
 8006382:	d307      	bcc.n	8006394 <lcd_show_char+0x16c>
                {
                    return;       /* x */
 8006384:	e012      	b.n	80063ac <lcd_show_char+0x184>
        for (t1 = 0; t1 < 8; t1++)                  /* 8 */
 8006386:	7dbb      	ldrb	r3, [r7, #22]
 8006388:	3301      	adds	r3, #1
 800638a:	75bb      	strb	r3, [r7, #22]
 800638c:	7dbb      	ldrb	r3, [r7, #22]
 800638e:	2b07      	cmp	r3, #7
 8006390:	d9d3      	bls.n	800633a <lcd_show_char+0x112>
 8006392:	e000      	b.n	8006396 <lcd_show_char+0x16e>
                }

                break;
 8006394:	bf00      	nop
    for (t = 0; t < csize; t++)
 8006396:	7d7b      	ldrb	r3, [r7, #21]
 8006398:	3301      	adds	r3, #1
 800639a:	757b      	strb	r3, [r7, #21]
 800639c:	7d7a      	ldrb	r2, [r7, #21]
 800639e:	7b7b      	ldrb	r3, [r7, #13]
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d3c2      	bcc.n	800632a <lcd_show_char+0x102>
 80063a4:	e002      	b.n	80063ac <lcd_show_char+0x184>
            return ;
 80063a6:	bf00      	nop
 80063a8:	e000      	b.n	80063ac <lcd_show_char+0x184>
            if (y >= lcddev.height)return;          /*  */
 80063aa:	bf00      	nop
            }
        }
    }
}
 80063ac:	371c      	adds	r7, #28
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd90      	pop	{r4, r7, pc}
 80063b2:	bf00      	nop
 80063b4:	0800ed44 	.word	0x0800ed44
 80063b8:	0800f1b8 	.word	0x0800f1b8
 80063bc:	0800f7a8 	.word	0x0800f7a8
 80063c0:	08010504 	.word	0x08010504
 80063c4:	20005398 	.word	0x20005398

080063c8 <lcd_show_string>:
 * @param       p           : 
 * @param       color       : ;
 * @retval      
 */
void lcd_show_string(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint8_t size, char *p, uint16_t color)
{
 80063c8:	b590      	push	{r4, r7, lr}
 80063ca:	b087      	sub	sp, #28
 80063cc:	af02      	add	r7, sp, #8
 80063ce:	4604      	mov	r4, r0
 80063d0:	4608      	mov	r0, r1
 80063d2:	4611      	mov	r1, r2
 80063d4:	461a      	mov	r2, r3
 80063d6:	4623      	mov	r3, r4
 80063d8:	80fb      	strh	r3, [r7, #6]
 80063da:	4603      	mov	r3, r0
 80063dc:	80bb      	strh	r3, [r7, #4]
 80063de:	460b      	mov	r3, r1
 80063e0:	807b      	strh	r3, [r7, #2]
 80063e2:	4613      	mov	r3, r2
 80063e4:	803b      	strh	r3, [r7, #0]
    uint8_t x0 = x;
 80063e6:	88fb      	ldrh	r3, [r7, #6]
 80063e8:	73fb      	strb	r3, [r7, #15]

    width += x;
 80063ea:	887a      	ldrh	r2, [r7, #2]
 80063ec:	88fb      	ldrh	r3, [r7, #6]
 80063ee:	4413      	add	r3, r2
 80063f0:	807b      	strh	r3, [r7, #2]
    height += y;
 80063f2:	883a      	ldrh	r2, [r7, #0]
 80063f4:	88bb      	ldrh	r3, [r7, #4]
 80063f6:	4413      	add	r3, r2
 80063f8:	803b      	strh	r3, [r7, #0]

    while ((*p <= '~') && (*p >= ' '))   /* ! */
 80063fa:	e027      	b.n	800644c <lcd_show_string+0x84>
    {
        if (x >= width)
 80063fc:	88fa      	ldrh	r2, [r7, #6]
 80063fe:	887b      	ldrh	r3, [r7, #2]
 8006400:	429a      	cmp	r2, r3
 8006402:	d307      	bcc.n	8006414 <lcd_show_string+0x4c>
        {
            x = x0;
 8006404:	7bfb      	ldrb	r3, [r7, #15]
 8006406:	80fb      	strh	r3, [r7, #6]
            y += size;
 8006408:	f897 3020 	ldrb.w	r3, [r7, #32]
 800640c:	b29a      	uxth	r2, r3
 800640e:	88bb      	ldrh	r3, [r7, #4]
 8006410:	4413      	add	r3, r2
 8006412:	80bb      	strh	r3, [r7, #4]
        }

        if (y >= height)
 8006414:	88ba      	ldrh	r2, [r7, #4]
 8006416:	883b      	ldrh	r3, [r7, #0]
 8006418:	429a      	cmp	r2, r3
 800641a:	d220      	bcs.n	800645e <lcd_show_string+0x96>
        {
            break;      /*  */
        }

        lcd_show_char(x, y, *p, size, 0, color);
 800641c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641e:	781a      	ldrb	r2, [r3, #0]
 8006420:	f897 4020 	ldrb.w	r4, [r7, #32]
 8006424:	88b9      	ldrh	r1, [r7, #4]
 8006426:	88f8      	ldrh	r0, [r7, #6]
 8006428:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800642a:	9301      	str	r3, [sp, #4]
 800642c:	2300      	movs	r3, #0
 800642e:	9300      	str	r3, [sp, #0]
 8006430:	4623      	mov	r3, r4
 8006432:	f7ff fef9 	bl	8006228 <lcd_show_char>
        x += size / 2;
 8006436:	f897 3020 	ldrb.w	r3, [r7, #32]
 800643a:	085b      	lsrs	r3, r3, #1
 800643c:	b2db      	uxtb	r3, r3
 800643e:	461a      	mov	r2, r3
 8006440:	88fb      	ldrh	r3, [r7, #6]
 8006442:	4413      	add	r3, r2
 8006444:	80fb      	strh	r3, [r7, #6]
        p++;
 8006446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006448:	3301      	adds	r3, #1
 800644a:	627b      	str	r3, [r7, #36]	@ 0x24
    while ((*p <= '~') && (*p >= ' '))   /* ! */
 800644c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	2b7e      	cmp	r3, #126	@ 0x7e
 8006452:	d805      	bhi.n	8006460 <lcd_show_string+0x98>
 8006454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006456:	781b      	ldrb	r3, [r3, #0]
 8006458:	2b1f      	cmp	r3, #31
 800645a:	d8cf      	bhi.n	80063fc <lcd_show_string+0x34>
    }
}
 800645c:	e000      	b.n	8006460 <lcd_show_string+0x98>
            break;      /*  */
 800645e:	bf00      	nop
}
 8006460:	bf00      	nop
 8006462:	3714      	adds	r7, #20
 8006464:	46bd      	mov	sp, r7
 8006466:	bd90      	pop	{r4, r7, pc}

08006468 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800646c:	4b0e      	ldr	r3, [pc, #56]	@ (80064a8 <HAL_Init+0x40>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a0d      	ldr	r2, [pc, #52]	@ (80064a8 <HAL_Init+0x40>)
 8006472:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006476:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006478:	4b0b      	ldr	r3, [pc, #44]	@ (80064a8 <HAL_Init+0x40>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a0a      	ldr	r2, [pc, #40]	@ (80064a8 <HAL_Init+0x40>)
 800647e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006482:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006484:	4b08      	ldr	r3, [pc, #32]	@ (80064a8 <HAL_Init+0x40>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a07      	ldr	r2, [pc, #28]	@ (80064a8 <HAL_Init+0x40>)
 800648a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800648e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006490:	2003      	movs	r0, #3
 8006492:	f000 fd7b 	bl	8006f8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006496:	200f      	movs	r0, #15
 8006498:	f000 f808 	bl	80064ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800649c:	f7fc f88a 	bl	80025b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	40023c00 	.word	0x40023c00

080064ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b082      	sub	sp, #8
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80064b4:	4b12      	ldr	r3, [pc, #72]	@ (8006500 <HAL_InitTick+0x54>)
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	4b12      	ldr	r3, [pc, #72]	@ (8006504 <HAL_InitTick+0x58>)
 80064ba:	781b      	ldrb	r3, [r3, #0]
 80064bc:	4619      	mov	r1, r3
 80064be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80064c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80064c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064ca:	4618      	mov	r0, r3
 80064cc:	f000 fda1 	bl	8007012 <HAL_SYSTICK_Config>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d001      	beq.n	80064da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e00e      	b.n	80064f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2b0f      	cmp	r3, #15
 80064de:	d80a      	bhi.n	80064f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80064e0:	2200      	movs	r2, #0
 80064e2:	6879      	ldr	r1, [r7, #4]
 80064e4:	f04f 30ff 	mov.w	r0, #4294967295
 80064e8:	f000 fd5b 	bl	8006fa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80064ec:	4a06      	ldr	r2, [pc, #24]	@ (8006508 <HAL_InitTick+0x5c>)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80064f2:	2300      	movs	r3, #0
 80064f4:	e000      	b.n	80064f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80064f6:	2301      	movs	r3, #1
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3708      	adds	r7, #8
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	20000fb4 	.word	0x20000fb4
 8006504:	20000fbc 	.word	0x20000fbc
 8006508:	20000fb8 	.word	0x20000fb8

0800650c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800650c:	b480      	push	{r7}
 800650e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006510:	4b06      	ldr	r3, [pc, #24]	@ (800652c <HAL_IncTick+0x20>)
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	461a      	mov	r2, r3
 8006516:	4b06      	ldr	r3, [pc, #24]	@ (8006530 <HAL_IncTick+0x24>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4413      	add	r3, r2
 800651c:	4a04      	ldr	r2, [pc, #16]	@ (8006530 <HAL_IncTick+0x24>)
 800651e:	6013      	str	r3, [r2, #0]
}
 8006520:	bf00      	nop
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	20000fbc 	.word	0x20000fbc
 8006530:	200053a8 	.word	0x200053a8

08006534 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006534:	b480      	push	{r7}
 8006536:	af00      	add	r7, sp, #0
  return uwTick;
 8006538:	4b03      	ldr	r3, [pc, #12]	@ (8006548 <HAL_GetTick+0x14>)
 800653a:	681b      	ldr	r3, [r3, #0]
}
 800653c:	4618      	mov	r0, r3
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop
 8006548:	200053a8 	.word	0x200053a8

0800654c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006554:	f7ff ffee 	bl	8006534 <HAL_GetTick>
 8006558:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006564:	d005      	beq.n	8006572 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006566:	4b0a      	ldr	r3, [pc, #40]	@ (8006590 <HAL_Delay+0x44>)
 8006568:	781b      	ldrb	r3, [r3, #0]
 800656a:	461a      	mov	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	4413      	add	r3, r2
 8006570:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006572:	bf00      	nop
 8006574:	f7ff ffde 	bl	8006534 <HAL_GetTick>
 8006578:	4602      	mov	r2, r0
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	429a      	cmp	r2, r3
 8006582:	d8f7      	bhi.n	8006574 <HAL_Delay+0x28>
  {
  }
}
 8006584:	bf00      	nop
 8006586:	bf00      	nop
 8006588:	3710      	adds	r7, #16
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	20000fbc 	.word	0x20000fbc

08006594 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800659c:	2300      	movs	r3, #0
 800659e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d101      	bne.n	80065aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e033      	b.n	8006612 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d109      	bne.n	80065c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f7fa fde6 	bl	8001184 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ca:	f003 0310 	and.w	r3, r3, #16
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d118      	bne.n	8006604 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80065da:	f023 0302 	bic.w	r3, r3, #2
 80065de:	f043 0202 	orr.w	r2, r3, #2
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 fa5e 	bl	8006aa8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065f6:	f023 0303 	bic.w	r3, r3, #3
 80065fa:	f043 0201 	orr.w	r2, r3, #1
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	641a      	str	r2, [r3, #64]	@ 0x40
 8006602:	e001      	b.n	8006608 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006604:	2301      	movs	r3, #1
 8006606:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006610:	7bfb      	ldrb	r3, [r7, #15]
}
 8006612:	4618      	mov	r0, r3
 8006614:	3710      	adds	r7, #16
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
	...

0800661c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af00      	add	r7, sp, #0
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	60b9      	str	r1, [r7, #8]
 8006626:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006628:	2300      	movs	r3, #0
 800662a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006632:	2b01      	cmp	r3, #1
 8006634:	d101      	bne.n	800663a <HAL_ADC_Start_DMA+0x1e>
 8006636:	2302      	movs	r3, #2
 8006638:	e0e9      	b.n	800680e <HAL_ADC_Start_DMA+0x1f2>
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2201      	movs	r2, #1
 800663e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	f003 0301 	and.w	r3, r3, #1
 800664c:	2b01      	cmp	r3, #1
 800664e:	d018      	beq.n	8006682 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689a      	ldr	r2, [r3, #8]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f042 0201 	orr.w	r2, r2, #1
 800665e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006660:	4b6d      	ldr	r3, [pc, #436]	@ (8006818 <HAL_ADC_Start_DMA+0x1fc>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a6d      	ldr	r2, [pc, #436]	@ (800681c <HAL_ADC_Start_DMA+0x200>)
 8006666:	fba2 2303 	umull	r2, r3, r2, r3
 800666a:	0c9a      	lsrs	r2, r3, #18
 800666c:	4613      	mov	r3, r2
 800666e:	005b      	lsls	r3, r3, #1
 8006670:	4413      	add	r3, r2
 8006672:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006674:	e002      	b.n	800667c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	3b01      	subs	r3, #1
 800667a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1f9      	bne.n	8006676 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800668c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006690:	d107      	bne.n	80066a2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689a      	ldr	r2, [r3, #8]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80066a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	f003 0301 	and.w	r3, r3, #1
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	f040 80a1 	bne.w	80067f4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066b6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80066ba:	f023 0301 	bic.w	r3, r3, #1
 80066be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d007      	beq.n	80066e4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80066dc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066f0:	d106      	bne.n	8006700 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066f6:	f023 0206 	bic.w	r2, r3, #6
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	645a      	str	r2, [r3, #68]	@ 0x44
 80066fe:	e002      	b.n	8006706 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800670e:	4b44      	ldr	r3, [pc, #272]	@ (8006820 <HAL_ADC_Start_DMA+0x204>)
 8006710:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006716:	4a43      	ldr	r2, [pc, #268]	@ (8006824 <HAL_ADC_Start_DMA+0x208>)
 8006718:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671e:	4a42      	ldr	r2, [pc, #264]	@ (8006828 <HAL_ADC_Start_DMA+0x20c>)
 8006720:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006726:	4a41      	ldr	r2, [pc, #260]	@ (800682c <HAL_ADC_Start_DMA+0x210>)
 8006728:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8006732:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	685a      	ldr	r2, [r3, #4]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8006742:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689a      	ldr	r2, [r3, #8]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006752:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	334c      	adds	r3, #76	@ 0x4c
 800675e:	4619      	mov	r1, r3
 8006760:	68ba      	ldr	r2, [r7, #8]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	f000 ff40 	bl	80075e8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	f003 031f 	and.w	r3, r3, #31
 8006770:	2b00      	cmp	r3, #0
 8006772:	d12a      	bne.n	80067ca <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a2d      	ldr	r2, [pc, #180]	@ (8006830 <HAL_ADC_Start_DMA+0x214>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d015      	beq.n	80067aa <HAL_ADC_Start_DMA+0x18e>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a2c      	ldr	r2, [pc, #176]	@ (8006834 <HAL_ADC_Start_DMA+0x218>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d105      	bne.n	8006794 <HAL_ADC_Start_DMA+0x178>
 8006788:	4b25      	ldr	r3, [pc, #148]	@ (8006820 <HAL_ADC_Start_DMA+0x204>)
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f003 031f 	and.w	r3, r3, #31
 8006790:	2b00      	cmp	r3, #0
 8006792:	d00a      	beq.n	80067aa <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a27      	ldr	r2, [pc, #156]	@ (8006838 <HAL_ADC_Start_DMA+0x21c>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d136      	bne.n	800680c <HAL_ADC_Start_DMA+0x1f0>
 800679e:	4b20      	ldr	r3, [pc, #128]	@ (8006820 <HAL_ADC_Start_DMA+0x204>)
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	f003 0310 	and.w	r3, r3, #16
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d130      	bne.n	800680c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d129      	bne.n	800680c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	689a      	ldr	r2, [r3, #8]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80067c6:	609a      	str	r2, [r3, #8]
 80067c8:	e020      	b.n	800680c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a18      	ldr	r2, [pc, #96]	@ (8006830 <HAL_ADC_Start_DMA+0x214>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d11b      	bne.n	800680c <HAL_ADC_Start_DMA+0x1f0>
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d114      	bne.n	800680c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	689a      	ldr	r2, [r3, #8]
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80067f0:	609a      	str	r2, [r3, #8]
 80067f2:	e00b      	b.n	800680c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f8:	f043 0210 	orr.w	r2, r3, #16
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006804:	f043 0201 	orr.w	r2, r3, #1
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800680c:	2300      	movs	r3, #0
}
 800680e:	4618      	mov	r0, r3
 8006810:	3718      	adds	r7, #24
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	20000fb4 	.word	0x20000fb4
 800681c:	431bde83 	.word	0x431bde83
 8006820:	40012300 	.word	0x40012300
 8006824:	08006ca1 	.word	0x08006ca1
 8006828:	08006d5b 	.word	0x08006d5b
 800682c:	08006d77 	.word	0x08006d77
 8006830:	40012000 	.word	0x40012000
 8006834:	40012100 	.word	0x40012100
 8006838:	40012200 	.word	0x40012200

0800683c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006844:	bf00      	nop
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr

08006850 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006850:	b480      	push	{r7}
 8006852:	b083      	sub	sp, #12
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006858:	bf00      	nop
 800685a:	370c      	adds	r7, #12
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006864:	b480      	push	{r7}
 8006866:	b085      	sub	sp, #20
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800686e:	2300      	movs	r3, #0
 8006870:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006878:	2b01      	cmp	r3, #1
 800687a:	d101      	bne.n	8006880 <HAL_ADC_ConfigChannel+0x1c>
 800687c:	2302      	movs	r3, #2
 800687e:	e105      	b.n	8006a8c <HAL_ADC_ConfigChannel+0x228>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2b09      	cmp	r3, #9
 800688e:	d925      	bls.n	80068dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	68d9      	ldr	r1, [r3, #12]
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	b29b      	uxth	r3, r3
 800689c:	461a      	mov	r2, r3
 800689e:	4613      	mov	r3, r2
 80068a0:	005b      	lsls	r3, r3, #1
 80068a2:	4413      	add	r3, r2
 80068a4:	3b1e      	subs	r3, #30
 80068a6:	2207      	movs	r2, #7
 80068a8:	fa02 f303 	lsl.w	r3, r2, r3
 80068ac:	43da      	mvns	r2, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	400a      	ands	r2, r1
 80068b4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68d9      	ldr	r1, [r3, #12]
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	689a      	ldr	r2, [r3, #8]
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	4618      	mov	r0, r3
 80068c8:	4603      	mov	r3, r0
 80068ca:	005b      	lsls	r3, r3, #1
 80068cc:	4403      	add	r3, r0
 80068ce:	3b1e      	subs	r3, #30
 80068d0:	409a      	lsls	r2, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	430a      	orrs	r2, r1
 80068d8:	60da      	str	r2, [r3, #12]
 80068da:	e022      	b.n	8006922 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	6919      	ldr	r1, [r3, #16]
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	461a      	mov	r2, r3
 80068ea:	4613      	mov	r3, r2
 80068ec:	005b      	lsls	r3, r3, #1
 80068ee:	4413      	add	r3, r2
 80068f0:	2207      	movs	r2, #7
 80068f2:	fa02 f303 	lsl.w	r3, r2, r3
 80068f6:	43da      	mvns	r2, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	400a      	ands	r2, r1
 80068fe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	6919      	ldr	r1, [r3, #16]
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	689a      	ldr	r2, [r3, #8]
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	b29b      	uxth	r3, r3
 8006910:	4618      	mov	r0, r3
 8006912:	4603      	mov	r3, r0
 8006914:	005b      	lsls	r3, r3, #1
 8006916:	4403      	add	r3, r0
 8006918:	409a      	lsls	r2, r3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	430a      	orrs	r2, r1
 8006920:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	2b06      	cmp	r3, #6
 8006928:	d824      	bhi.n	8006974 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	685a      	ldr	r2, [r3, #4]
 8006934:	4613      	mov	r3, r2
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	4413      	add	r3, r2
 800693a:	3b05      	subs	r3, #5
 800693c:	221f      	movs	r2, #31
 800693e:	fa02 f303 	lsl.w	r3, r2, r3
 8006942:	43da      	mvns	r2, r3
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	400a      	ands	r2, r1
 800694a:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	b29b      	uxth	r3, r3
 8006958:	4618      	mov	r0, r3
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	685a      	ldr	r2, [r3, #4]
 800695e:	4613      	mov	r3, r2
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	4413      	add	r3, r2
 8006964:	3b05      	subs	r3, #5
 8006966:	fa00 f203 	lsl.w	r2, r0, r3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	430a      	orrs	r2, r1
 8006970:	635a      	str	r2, [r3, #52]	@ 0x34
 8006972:	e04c      	b.n	8006a0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	2b0c      	cmp	r3, #12
 800697a:	d824      	bhi.n	80069c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	685a      	ldr	r2, [r3, #4]
 8006986:	4613      	mov	r3, r2
 8006988:	009b      	lsls	r3, r3, #2
 800698a:	4413      	add	r3, r2
 800698c:	3b23      	subs	r3, #35	@ 0x23
 800698e:	221f      	movs	r2, #31
 8006990:	fa02 f303 	lsl.w	r3, r2, r3
 8006994:	43da      	mvns	r2, r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	400a      	ands	r2, r1
 800699c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	4618      	mov	r0, r3
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	685a      	ldr	r2, [r3, #4]
 80069b0:	4613      	mov	r3, r2
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	4413      	add	r3, r2
 80069b6:	3b23      	subs	r3, #35	@ 0x23
 80069b8:	fa00 f203 	lsl.w	r2, r0, r3
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	430a      	orrs	r2, r1
 80069c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80069c4:	e023      	b.n	8006a0e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	685a      	ldr	r2, [r3, #4]
 80069d0:	4613      	mov	r3, r2
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	4413      	add	r3, r2
 80069d6:	3b41      	subs	r3, #65	@ 0x41
 80069d8:	221f      	movs	r2, #31
 80069da:	fa02 f303 	lsl.w	r3, r2, r3
 80069de:	43da      	mvns	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	400a      	ands	r2, r1
 80069e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	4618      	mov	r0, r3
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	685a      	ldr	r2, [r3, #4]
 80069fa:	4613      	mov	r3, r2
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	4413      	add	r3, r2
 8006a00:	3b41      	subs	r3, #65	@ 0x41
 8006a02:	fa00 f203 	lsl.w	r2, r0, r3
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	430a      	orrs	r2, r1
 8006a0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006a0e:	4b22      	ldr	r3, [pc, #136]	@ (8006a98 <HAL_ADC_ConfigChannel+0x234>)
 8006a10:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a21      	ldr	r2, [pc, #132]	@ (8006a9c <HAL_ADC_ConfigChannel+0x238>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d109      	bne.n	8006a30 <HAL_ADC_ConfigChannel+0x1cc>
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2b12      	cmp	r3, #18
 8006a22:	d105      	bne.n	8006a30 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a19      	ldr	r2, [pc, #100]	@ (8006a9c <HAL_ADC_ConfigChannel+0x238>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d123      	bne.n	8006a82 <HAL_ADC_ConfigChannel+0x21e>
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2b10      	cmp	r3, #16
 8006a40:	d003      	beq.n	8006a4a <HAL_ADC_ConfigChannel+0x1e6>
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	2b11      	cmp	r3, #17
 8006a48:	d11b      	bne.n	8006a82 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2b10      	cmp	r3, #16
 8006a5c:	d111      	bne.n	8006a82 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006a5e:	4b10      	ldr	r3, [pc, #64]	@ (8006aa0 <HAL_ADC_ConfigChannel+0x23c>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a10      	ldr	r2, [pc, #64]	@ (8006aa4 <HAL_ADC_ConfigChannel+0x240>)
 8006a64:	fba2 2303 	umull	r2, r3, r2, r3
 8006a68:	0c9a      	lsrs	r2, r3, #18
 8006a6a:	4613      	mov	r3, r2
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	4413      	add	r3, r2
 8006a70:	005b      	lsls	r3, r3, #1
 8006a72:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006a74:	e002      	b.n	8006a7c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	3b01      	subs	r3, #1
 8006a7a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d1f9      	bne.n	8006a76 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006a8a:	2300      	movs	r3, #0
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3714      	adds	r7, #20
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr
 8006a98:	40012300 	.word	0x40012300
 8006a9c:	40012000 	.word	0x40012000
 8006aa0:	20000fb4 	.word	0x20000fb4
 8006aa4:	431bde83 	.word	0x431bde83

08006aa8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006ab0:	4b79      	ldr	r3, [pc, #484]	@ (8006c98 <ADC_Init+0x1f0>)
 8006ab2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	685a      	ldr	r2, [r3, #4]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	431a      	orrs	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	685a      	ldr	r2, [r3, #4]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006adc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	6859      	ldr	r1, [r3, #4]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	691b      	ldr	r3, [r3, #16]
 8006ae8:	021a      	lsls	r2, r3, #8
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	430a      	orrs	r2, r1
 8006af0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006b00:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	6859      	ldr	r1, [r3, #4]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	689a      	ldr	r2, [r3, #8]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	430a      	orrs	r2, r1
 8006b12:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	689a      	ldr	r2, [r3, #8]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	6899      	ldr	r1, [r3, #8]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	68da      	ldr	r2, [r3, #12]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	430a      	orrs	r2, r1
 8006b34:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b3a:	4a58      	ldr	r2, [pc, #352]	@ (8006c9c <ADC_Init+0x1f4>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d022      	beq.n	8006b86 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	689a      	ldr	r2, [r3, #8]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006b4e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	6899      	ldr	r1, [r3, #8]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	430a      	orrs	r2, r1
 8006b60:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	689a      	ldr	r2, [r3, #8]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006b70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	6899      	ldr	r1, [r3, #8]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	430a      	orrs	r2, r1
 8006b82:	609a      	str	r2, [r3, #8]
 8006b84:	e00f      	b.n	8006ba6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	689a      	ldr	r2, [r3, #8]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006b94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	689a      	ldr	r2, [r3, #8]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006ba4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	689a      	ldr	r2, [r3, #8]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f022 0202 	bic.w	r2, r2, #2
 8006bb4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	6899      	ldr	r1, [r3, #8]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	7e1b      	ldrb	r3, [r3, #24]
 8006bc0:	005a      	lsls	r2, r3, #1
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	430a      	orrs	r2, r1
 8006bc8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d01b      	beq.n	8006c0c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	685a      	ldr	r2, [r3, #4]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006be2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	685a      	ldr	r2, [r3, #4]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006bf2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	6859      	ldr	r1, [r3, #4]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	035a      	lsls	r2, r3, #13
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	430a      	orrs	r2, r1
 8006c08:	605a      	str	r2, [r3, #4]
 8006c0a:	e007      	b.n	8006c1c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	685a      	ldr	r2, [r3, #4]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c1a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006c2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	69db      	ldr	r3, [r3, #28]
 8006c36:	3b01      	subs	r3, #1
 8006c38:	051a      	lsls	r2, r3, #20
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	430a      	orrs	r2, r1
 8006c40:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	689a      	ldr	r2, [r3, #8]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006c50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	6899      	ldr	r1, [r3, #8]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006c5e:	025a      	lsls	r2, r3, #9
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	430a      	orrs	r2, r1
 8006c66:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	689a      	ldr	r2, [r3, #8]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	6899      	ldr	r1, [r3, #8]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	695b      	ldr	r3, [r3, #20]
 8006c82:	029a      	lsls	r2, r3, #10
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	609a      	str	r2, [r3, #8]
}
 8006c8c:	bf00      	nop
 8006c8e:	3714      	adds	r7, #20
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr
 8006c98:	40012300 	.word	0x40012300
 8006c9c:	0f000001 	.word	0x0f000001

08006ca0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b084      	sub	sp, #16
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cac:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d13c      	bne.n	8006d34 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cbe:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d12b      	bne.n	8006d2c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d127      	bne.n	8006d2c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d006      	beq.n	8006cf8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d119      	bne.n	8006d2c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	685a      	ldr	r2, [r3, #4]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f022 0220 	bic.w	r2, r2, #32
 8006d06:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d105      	bne.n	8006d2c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d24:	f043 0201 	orr.w	r2, r3, #1
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006d2c:	68f8      	ldr	r0, [r7, #12]
 8006d2e:	f7fa faa9 	bl	8001284 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006d32:	e00e      	b.n	8006d52 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d38:	f003 0310 	and.w	r3, r3, #16
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d003      	beq.n	8006d48 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006d40:	68f8      	ldr	r0, [r7, #12]
 8006d42:	f7ff fd85 	bl	8006850 <HAL_ADC_ErrorCallback>
}
 8006d46:	e004      	b.n	8006d52 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	4798      	blx	r3
}
 8006d52:	bf00      	nop
 8006d54:	3710      	adds	r7, #16
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}

08006d5a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006d5a:	b580      	push	{r7, lr}
 8006d5c:	b084      	sub	sp, #16
 8006d5e:	af00      	add	r7, sp, #0
 8006d60:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d66:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f7ff fd67 	bl	800683c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006d6e:	bf00      	nop
 8006d70:	3710      	adds	r7, #16
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}

08006d76 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006d76:	b580      	push	{r7, lr}
 8006d78:	b084      	sub	sp, #16
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d82:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2240      	movs	r2, #64	@ 0x40
 8006d88:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d8e:	f043 0204 	orr.w	r2, r3, #4
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	645a      	str	r2, [r3, #68]	@ 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f7ff fd5a 	bl	8006850 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006d9c:	bf00      	nop
 8006d9e:	3710      	adds	r7, #16
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b085      	sub	sp, #20
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f003 0307 	and.w	r3, r3, #7
 8006db2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006db4:	4b0c      	ldr	r3, [pc, #48]	@ (8006de8 <__NVIC_SetPriorityGrouping+0x44>)
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006dba:	68ba      	ldr	r2, [r7, #8]
 8006dbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006dcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006dd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006dd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006dd6:	4a04      	ldr	r2, [pc, #16]	@ (8006de8 <__NVIC_SetPriorityGrouping+0x44>)
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	60d3      	str	r3, [r2, #12]
}
 8006ddc:	bf00      	nop
 8006dde:	3714      	adds	r7, #20
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr
 8006de8:	e000ed00 	.word	0xe000ed00

08006dec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006dec:	b480      	push	{r7}
 8006dee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006df0:	4b04      	ldr	r3, [pc, #16]	@ (8006e04 <__NVIC_GetPriorityGrouping+0x18>)
 8006df2:	68db      	ldr	r3, [r3, #12]
 8006df4:	0a1b      	lsrs	r3, r3, #8
 8006df6:	f003 0307 	and.w	r3, r3, #7
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr
 8006e04:	e000ed00 	.word	0xe000ed00

08006e08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	4603      	mov	r3, r0
 8006e10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	db0b      	blt.n	8006e32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e1a:	79fb      	ldrb	r3, [r7, #7]
 8006e1c:	f003 021f 	and.w	r2, r3, #31
 8006e20:	4907      	ldr	r1, [pc, #28]	@ (8006e40 <__NVIC_EnableIRQ+0x38>)
 8006e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e26:	095b      	lsrs	r3, r3, #5
 8006e28:	2001      	movs	r0, #1
 8006e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8006e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006e32:	bf00      	nop
 8006e34:	370c      	adds	r7, #12
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	e000e100 	.word	0xe000e100

08006e44 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	db12      	blt.n	8006e7c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e56:	79fb      	ldrb	r3, [r7, #7]
 8006e58:	f003 021f 	and.w	r2, r3, #31
 8006e5c:	490a      	ldr	r1, [pc, #40]	@ (8006e88 <__NVIC_DisableIRQ+0x44>)
 8006e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e62:	095b      	lsrs	r3, r3, #5
 8006e64:	2001      	movs	r0, #1
 8006e66:	fa00 f202 	lsl.w	r2, r0, r2
 8006e6a:	3320      	adds	r3, #32
 8006e6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006e70:	f3bf 8f4f 	dsb	sy
}
 8006e74:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006e76:	f3bf 8f6f 	isb	sy
}
 8006e7a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006e7c:	bf00      	nop
 8006e7e:	370c      	adds	r7, #12
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr
 8006e88:	e000e100 	.word	0xe000e100

08006e8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	4603      	mov	r3, r0
 8006e94:	6039      	str	r1, [r7, #0]
 8006e96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	db0a      	blt.n	8006eb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	b2da      	uxtb	r2, r3
 8006ea4:	490c      	ldr	r1, [pc, #48]	@ (8006ed8 <__NVIC_SetPriority+0x4c>)
 8006ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eaa:	0112      	lsls	r2, r2, #4
 8006eac:	b2d2      	uxtb	r2, r2
 8006eae:	440b      	add	r3, r1
 8006eb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006eb4:	e00a      	b.n	8006ecc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	b2da      	uxtb	r2, r3
 8006eba:	4908      	ldr	r1, [pc, #32]	@ (8006edc <__NVIC_SetPriority+0x50>)
 8006ebc:	79fb      	ldrb	r3, [r7, #7]
 8006ebe:	f003 030f 	and.w	r3, r3, #15
 8006ec2:	3b04      	subs	r3, #4
 8006ec4:	0112      	lsls	r2, r2, #4
 8006ec6:	b2d2      	uxtb	r2, r2
 8006ec8:	440b      	add	r3, r1
 8006eca:	761a      	strb	r2, [r3, #24]
}
 8006ecc:	bf00      	nop
 8006ece:	370c      	adds	r7, #12
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed6:	4770      	bx	lr
 8006ed8:	e000e100 	.word	0xe000e100
 8006edc:	e000ed00 	.word	0xe000ed00

08006ee0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b089      	sub	sp, #36	@ 0x24
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f003 0307 	and.w	r3, r3, #7
 8006ef2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	f1c3 0307 	rsb	r3, r3, #7
 8006efa:	2b04      	cmp	r3, #4
 8006efc:	bf28      	it	cs
 8006efe:	2304      	movcs	r3, #4
 8006f00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	3304      	adds	r3, #4
 8006f06:	2b06      	cmp	r3, #6
 8006f08:	d902      	bls.n	8006f10 <NVIC_EncodePriority+0x30>
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	3b03      	subs	r3, #3
 8006f0e:	e000      	b.n	8006f12 <NVIC_EncodePriority+0x32>
 8006f10:	2300      	movs	r3, #0
 8006f12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f14:	f04f 32ff 	mov.w	r2, #4294967295
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f1e:	43da      	mvns	r2, r3
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	401a      	ands	r2, r3
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f28:	f04f 31ff 	mov.w	r1, #4294967295
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8006f32:	43d9      	mvns	r1, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f38:	4313      	orrs	r3, r2
         );
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3724      	adds	r7, #36	@ 0x24
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr
	...

08006f48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	3b01      	subs	r3, #1
 8006f54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f58:	d301      	bcc.n	8006f5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	e00f      	b.n	8006f7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8006f88 <SysTick_Config+0x40>)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	3b01      	subs	r3, #1
 8006f64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006f66:	210f      	movs	r1, #15
 8006f68:	f04f 30ff 	mov.w	r0, #4294967295
 8006f6c:	f7ff ff8e 	bl	8006e8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006f70:	4b05      	ldr	r3, [pc, #20]	@ (8006f88 <SysTick_Config+0x40>)
 8006f72:	2200      	movs	r2, #0
 8006f74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006f76:	4b04      	ldr	r3, [pc, #16]	@ (8006f88 <SysTick_Config+0x40>)
 8006f78:	2207      	movs	r2, #7
 8006f7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3708      	adds	r7, #8
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}
 8006f86:	bf00      	nop
 8006f88:	e000e010 	.word	0xe000e010

08006f8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f7ff ff05 	bl	8006da4 <__NVIC_SetPriorityGrouping>
}
 8006f9a:	bf00      	nop
 8006f9c:	3708      	adds	r7, #8
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}

08006fa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006fa2:	b580      	push	{r7, lr}
 8006fa4:	b086      	sub	sp, #24
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	4603      	mov	r3, r0
 8006faa:	60b9      	str	r1, [r7, #8]
 8006fac:	607a      	str	r2, [r7, #4]
 8006fae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006fb4:	f7ff ff1a 	bl	8006dec <__NVIC_GetPriorityGrouping>
 8006fb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	68b9      	ldr	r1, [r7, #8]
 8006fbe:	6978      	ldr	r0, [r7, #20]
 8006fc0:	f7ff ff8e 	bl	8006ee0 <NVIC_EncodePriority>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006fca:	4611      	mov	r1, r2
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f7ff ff5d 	bl	8006e8c <__NVIC_SetPriority>
}
 8006fd2:	bf00      	nop
 8006fd4:	3718      	adds	r7, #24
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}

08006fda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b082      	sub	sp, #8
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f7ff ff0d 	bl	8006e08 <__NVIC_EnableIRQ>
}
 8006fee:	bf00      	nop
 8006ff0:	3708      	adds	r7, #8
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}

08006ff6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006ff6:	b580      	push	{r7, lr}
 8006ff8:	b082      	sub	sp, #8
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007004:	4618      	mov	r0, r3
 8007006:	f7ff ff1d 	bl	8006e44 <__NVIC_DisableIRQ>
}
 800700a:	bf00      	nop
 800700c:	3708      	adds	r7, #8
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}

08007012 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007012:	b580      	push	{r7, lr}
 8007014:	b082      	sub	sp, #8
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f7ff ff94 	bl	8006f48 <SysTick_Config>
 8007020:	4603      	mov	r3, r0
}
 8007022:	4618      	mov	r0, r3
 8007024:	3708      	adds	r7, #8
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}

0800702a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800702a:	b580      	push	{r7, lr}
 800702c:	b082      	sub	sp, #8
 800702e:	af00      	add	r7, sp, #0
 8007030:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d101      	bne.n	800703c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e014      	b.n	8007066 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	791b      	ldrb	r3, [r3, #4]
 8007040:	b2db      	uxtb	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d105      	bne.n	8007052 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f7fa f969 	bl	8001324 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2202      	movs	r2, #2
 8007056:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2201      	movs	r2, #1
 8007062:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	4618      	mov	r0, r3
 8007068:	3708      	adds	r7, #8
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
	...

08007070 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b086      	sub	sp, #24
 8007074:	af00      	add	r7, sp, #0
 8007076:	60f8      	str	r0, [r7, #12]
 8007078:	60b9      	str	r1, [r7, #8]
 800707a:	607a      	str	r2, [r7, #4]
 800707c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800707e:	2300      	movs	r3, #0
 8007080:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg = 0U;
 8007082:	2300      	movs	r3, #0
 8007084:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	795b      	ldrb	r3, [r3, #5]
 800708a:	2b01      	cmp	r3, #1
 800708c:	d101      	bne.n	8007092 <HAL_DAC_Start_DMA+0x22>
 800708e:	2302      	movs	r3, #2
 8007090:	e0ab      	b.n	80071ea <HAL_DAC_Start_DMA+0x17a>
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2201      	movs	r2, #1
 8007096:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2202      	movs	r2, #2
 800709c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d12f      	bne.n	8007104 <HAL_DAC_Start_DMA+0x94>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	4a52      	ldr	r2, [pc, #328]	@ (80071f4 <HAL_DAC_Start_DMA+0x184>)
 80070aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	4a51      	ldr	r2, [pc, #324]	@ (80071f8 <HAL_DAC_Start_DMA+0x188>)
 80070b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	4a50      	ldr	r2, [pc, #320]	@ (80071fc <HAL_DAC_Start_DMA+0x18c>)
 80070ba:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80070ca:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80070cc:	6a3b      	ldr	r3, [r7, #32]
 80070ce:	2b08      	cmp	r3, #8
 80070d0:	d013      	beq.n	80070fa <HAL_DAC_Start_DMA+0x8a>
 80070d2:	6a3b      	ldr	r3, [r7, #32]
 80070d4:	2b08      	cmp	r3, #8
 80070d6:	d845      	bhi.n	8007164 <HAL_DAC_Start_DMA+0xf4>
 80070d8:	6a3b      	ldr	r3, [r7, #32]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d003      	beq.n	80070e6 <HAL_DAC_Start_DMA+0x76>
 80070de:	6a3b      	ldr	r3, [r7, #32]
 80070e0:	2b04      	cmp	r3, #4
 80070e2:	d005      	beq.n	80070f0 <HAL_DAC_Start_DMA+0x80>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80070e4:	e03e      	b.n	8007164 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	3308      	adds	r3, #8
 80070ec:	613b      	str	r3, [r7, #16]
        break;
 80070ee:	e03c      	b.n	800716a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	330c      	adds	r3, #12
 80070f6:	613b      	str	r3, [r7, #16]
        break;
 80070f8:	e037      	b.n	800716a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3310      	adds	r3, #16
 8007100:	613b      	str	r3, [r7, #16]
        break;
 8007102:	e032      	b.n	800716a <HAL_DAC_Start_DMA+0xfa>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	4a3d      	ldr	r2, [pc, #244]	@ (8007200 <HAL_DAC_Start_DMA+0x190>)
 800710a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	68db      	ldr	r3, [r3, #12]
 8007110:	4a3c      	ldr	r2, [pc, #240]	@ (8007204 <HAL_DAC_Start_DMA+0x194>)
 8007112:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	68db      	ldr	r3, [r3, #12]
 8007118:	4a3b      	ldr	r2, [pc, #236]	@ (8007208 <HAL_DAC_Start_DMA+0x198>)
 800711a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800712a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800712c:	6a3b      	ldr	r3, [r7, #32]
 800712e:	2b08      	cmp	r3, #8
 8007130:	d013      	beq.n	800715a <HAL_DAC_Start_DMA+0xea>
 8007132:	6a3b      	ldr	r3, [r7, #32]
 8007134:	2b08      	cmp	r3, #8
 8007136:	d817      	bhi.n	8007168 <HAL_DAC_Start_DMA+0xf8>
 8007138:	6a3b      	ldr	r3, [r7, #32]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d003      	beq.n	8007146 <HAL_DAC_Start_DMA+0xd6>
 800713e:	6a3b      	ldr	r3, [r7, #32]
 8007140:	2b04      	cmp	r3, #4
 8007142:	d005      	beq.n	8007150 <HAL_DAC_Start_DMA+0xe0>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8007144:	e010      	b.n	8007168 <HAL_DAC_Start_DMA+0xf8>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	3314      	adds	r3, #20
 800714c:	613b      	str	r3, [r7, #16]
        break;
 800714e:	e00c      	b.n	800716a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	3318      	adds	r3, #24
 8007156:	613b      	str	r3, [r7, #16]
        break;
 8007158:	e007      	b.n	800716a <HAL_DAC_Start_DMA+0xfa>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	331c      	adds	r3, #28
 8007160:	613b      	str	r3, [r7, #16]
        break;
 8007162:	e002      	b.n	800716a <HAL_DAC_Start_DMA+0xfa>
        break;
 8007164:	bf00      	nop
 8007166:	e000      	b.n	800716a <HAL_DAC_Start_DMA+0xfa>
        break;
 8007168:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d111      	bne.n	8007194 <HAL_DAC_Start_DMA+0x124>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800717e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6898      	ldr	r0, [r3, #8]
 8007184:	6879      	ldr	r1, [r7, #4]
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	693a      	ldr	r2, [r7, #16]
 800718a:	f000 fa2d 	bl	80075e8 <HAL_DMA_Start_IT>
 800718e:	4603      	mov	r3, r0
 8007190:	75fb      	strb	r3, [r7, #23]
 8007192:	e010      	b.n	80071b6 <HAL_DAC_Start_DMA+0x146>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80071a2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	68d8      	ldr	r0, [r3, #12]
 80071a8:	6879      	ldr	r1, [r7, #4]
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	693a      	ldr	r2, [r7, #16]
 80071ae:	f000 fa1b 	bl	80075e8 <HAL_DMA_Start_IT>
 80071b2:	4603      	mov	r3, r0
 80071b4:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2200      	movs	r2, #0
 80071ba:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80071bc:	7dfb      	ldrb	r3, [r7, #23]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d10c      	bne.n	80071dc <HAL_DAC_Start_DMA+0x16c>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	6819      	ldr	r1, [r3, #0]
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	f003 0310 	and.w	r3, r3, #16
 80071ce:	2201      	movs	r2, #1
 80071d0:	409a      	lsls	r2, r3
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	430a      	orrs	r2, r1
 80071d8:	601a      	str	r2, [r3, #0]
 80071da:	e005      	b.n	80071e8 <HAL_DAC_Start_DMA+0x178>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	691b      	ldr	r3, [r3, #16]
 80071e0:	f043 0204 	orr.w	r2, r3, #4
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80071e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3718      	adds	r7, #24
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	08007377 	.word	0x08007377
 80071f8:	08007399 	.word	0x08007399
 80071fc:	080073b5 	.word	0x080073b5
 8007200:	0800741f 	.word	0x0800741f
 8007204:	08007441 	.word	0x08007441
 8007208:	0800745d 	.word	0x0800745d

0800720c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b082      	sub	sp, #8
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6819      	ldr	r1, [r3, #0]
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	f003 0310 	and.w	r3, r3, #16
 8007222:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007226:	fa02 f303 	lsl.w	r3, r2, r3
 800722a:	43da      	mvns	r2, r3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	400a      	ands	r2, r1
 8007232:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	6819      	ldr	r1, [r3, #0]
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	f003 0310 	and.w	r3, r3, #16
 8007240:	2201      	movs	r2, #1
 8007242:	fa02 f303 	lsl.w	r3, r2, r3
 8007246:	43da      	mvns	r2, r3
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	400a      	ands	r2, r1
 800724e:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d10d      	bne.n	8007272 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	4618      	mov	r0, r3
 800725c:	f000 fa1c 	bl	8007698 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800726e:	601a      	str	r2, [r3, #0]
 8007270:	e00c      	b.n	800728c <HAL_DAC_Stop_DMA+0x80>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	68db      	ldr	r3, [r3, #12]
 8007276:	4618      	mov	r0, r3
 8007278:	f000 fa0e 	bl	8007698 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800728a:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2201      	movs	r2, #1
 8007290:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	3708      	adds	r7, #8
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80072a4:	bf00      	nop
 80072a6:	370c      	adds	r7, #12
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr

080072b0 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80072d8:	b480      	push	{r7}
 80072da:	b087      	sub	sp, #28
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	795b      	ldrb	r3, [r3, #5]
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	d101      	bne.n	80072f0 <HAL_DAC_ConfigChannel+0x18>
 80072ec:	2302      	movs	r3, #2
 80072ee:	e03c      	b.n	800736a <HAL_DAC_ConfigChannel+0x92>
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2201      	movs	r2, #1
 80072f4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2202      	movs	r2, #2
 80072fa:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f003 0310 	and.w	r3, r3, #16
 800730a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800730e:	fa02 f303 	lsl.w	r3, r2, r3
 8007312:	43db      	mvns	r3, r3
 8007314:	697a      	ldr	r2, [r7, #20]
 8007316:	4013      	ands	r3, r2
 8007318:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	681a      	ldr	r2, [r3, #0]
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	4313      	orrs	r3, r2
 8007324:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f003 0310 	and.w	r3, r3, #16
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	fa02 f303 	lsl.w	r3, r2, r3
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	4313      	orrs	r3, r2
 8007336:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	697a      	ldr	r2, [r7, #20]
 800733e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	6819      	ldr	r1, [r3, #0]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f003 0310 	and.w	r3, r3, #16
 800734c:	22c0      	movs	r2, #192	@ 0xc0
 800734e:	fa02 f303 	lsl.w	r3, r2, r3
 8007352:	43da      	mvns	r2, r3
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	400a      	ands	r2, r1
 800735a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2201      	movs	r2, #1
 8007360:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2200      	movs	r2, #0
 8007366:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007368:	2300      	movs	r3, #0
}
 800736a:	4618      	mov	r0, r3
 800736c:	371c      	adds	r7, #28
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr

08007376 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	b084      	sub	sp, #16
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007382:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f7ff ff89 	bl	800729c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2201      	movs	r2, #1
 800738e:	711a      	strb	r2, [r3, #4]
}
 8007390:	bf00      	nop
 8007392:	3710      	adds	r7, #16
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a4:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80073a6:	68f8      	ldr	r0, [r7, #12]
 80073a8:	f7ff ff82 	bl	80072b0 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80073ac:	bf00      	nop
 80073ae:	3710      	adds	r7, #16
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c0:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	691b      	ldr	r3, [r3, #16]
 80073c6:	f043 0204 	orr.w	r2, r3, #4
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80073ce:	68f8      	ldr	r0, [r7, #12]
 80073d0:	f7ff ff78 	bl	80072c4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2201      	movs	r2, #1
 80073d8:	711a      	strb	r2, [r3, #4]
}
 80073da:	bf00      	nop
 80073dc:	3710      	adds	r7, #16
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b083      	sub	sp, #12
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80073ea:	bf00      	nop
 80073ec:	370c      	adds	r7, #12
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr

080073f6 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80073f6:	b480      	push	{r7}
 80073f8:	b083      	sub	sp, #12
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80073fe:	bf00      	nop
 8007400:	370c      	adds	r7, #12
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr

0800740a <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800740a:	b480      	push	{r7}
 800740c:	b083      	sub	sp, #12
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8007412:	bf00      	nop
 8007414:	370c      	adds	r7, #12
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr

0800741e <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800741e:	b580      	push	{r7, lr}
 8007420:	b084      	sub	sp, #16
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800742a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800742c:	68f8      	ldr	r0, [r7, #12]
 800742e:	f7ff ffd8 	bl	80073e2 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2201      	movs	r2, #1
 8007436:	711a      	strb	r2, [r3, #4]
}
 8007438:	bf00      	nop
 800743a:	3710      	adds	r7, #16
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b084      	sub	sp, #16
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800744c:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800744e:	68f8      	ldr	r0, [r7, #12]
 8007450:	f7ff ffd1 	bl	80073f6 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8007454:	bf00      	nop
 8007456:	3710      	adds	r7, #16
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007468:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	691b      	ldr	r3, [r3, #16]
 800746e:	f043 0204 	orr.w	r2, r3, #4
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8007476:	68f8      	ldr	r0, [r7, #12]
 8007478:	f7ff ffc7 	bl	800740a <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2201      	movs	r2, #1
 8007480:	711a      	strb	r2, [r3, #4]
}
 8007482:	bf00      	nop
 8007484:	3710      	adds	r7, #16
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
	...

0800748c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b086      	sub	sp, #24
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007494:	2300      	movs	r3, #0
 8007496:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007498:	f7ff f84c 	bl	8006534 <HAL_GetTick>
 800749c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d101      	bne.n	80074a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80074a4:	2301      	movs	r3, #1
 80074a6:	e099      	b.n	80075dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2202      	movs	r2, #2
 80074ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f022 0201 	bic.w	r2, r2, #1
 80074c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80074c8:	e00f      	b.n	80074ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80074ca:	f7ff f833 	bl	8006534 <HAL_GetTick>
 80074ce:	4602      	mov	r2, r0
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	1ad3      	subs	r3, r2, r3
 80074d4:	2b05      	cmp	r3, #5
 80074d6:	d908      	bls.n	80074ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2220      	movs	r2, #32
 80074dc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2203      	movs	r2, #3
 80074e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80074e6:	2303      	movs	r3, #3
 80074e8:	e078      	b.n	80075dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 0301 	and.w	r3, r3, #1
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d1e8      	bne.n	80074ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	4b38      	ldr	r3, [pc, #224]	@ (80075e4 <HAL_DMA_Init+0x158>)
 8007504:	4013      	ands	r3, r2
 8007506:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	685a      	ldr	r2, [r3, #4]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007516:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	691b      	ldr	r3, [r3, #16]
 800751c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007522:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	699b      	ldr	r3, [r3, #24]
 8007528:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800752e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a1b      	ldr	r3, [r3, #32]
 8007534:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007536:	697a      	ldr	r2, [r7, #20]
 8007538:	4313      	orrs	r3, r2
 800753a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007540:	2b04      	cmp	r3, #4
 8007542:	d107      	bne.n	8007554 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800754c:	4313      	orrs	r3, r2
 800754e:	697a      	ldr	r2, [r7, #20]
 8007550:	4313      	orrs	r3, r2
 8007552:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	697a      	ldr	r2, [r7, #20]
 800755a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	695b      	ldr	r3, [r3, #20]
 8007562:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	f023 0307 	bic.w	r3, r3, #7
 800756a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007570:	697a      	ldr	r2, [r7, #20]
 8007572:	4313      	orrs	r3, r2
 8007574:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800757a:	2b04      	cmp	r3, #4
 800757c:	d117      	bne.n	80075ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007582:	697a      	ldr	r2, [r7, #20]
 8007584:	4313      	orrs	r3, r2
 8007586:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00e      	beq.n	80075ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	f000 fadf 	bl	8007b54 <DMA_CheckFifoParam>
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d008      	beq.n	80075ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2240      	movs	r2, #64	@ 0x40
 80075a0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2201      	movs	r2, #1
 80075a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80075aa:	2301      	movs	r3, #1
 80075ac:	e016      	b.n	80075dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	697a      	ldr	r2, [r7, #20]
 80075b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 fa96 	bl	8007ae8 <DMA_CalcBaseAndBitshift>
 80075bc:	4603      	mov	r3, r0
 80075be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075c4:	223f      	movs	r2, #63	@ 0x3f
 80075c6:	409a      	lsls	r2, r3
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2200      	movs	r2, #0
 80075d0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80075da:	2300      	movs	r3, #0
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3718      	adds	r7, #24
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}
 80075e4:	f010803f 	.word	0xf010803f

080075e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b086      	sub	sp, #24
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	607a      	str	r2, [r7, #4]
 80075f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80075f6:	2300      	movs	r3, #0
 80075f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007606:	2b01      	cmp	r3, #1
 8007608:	d101      	bne.n	800760e <HAL_DMA_Start_IT+0x26>
 800760a:	2302      	movs	r3, #2
 800760c:	e040      	b.n	8007690 <HAL_DMA_Start_IT+0xa8>
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2201      	movs	r2, #1
 8007612:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800761c:	b2db      	uxtb	r3, r3
 800761e:	2b01      	cmp	r3, #1
 8007620:	d12f      	bne.n	8007682 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2202      	movs	r2, #2
 8007626:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2200      	movs	r2, #0
 800762e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	68b9      	ldr	r1, [r7, #8]
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f000 fa28 	bl	8007a8c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007640:	223f      	movs	r2, #63	@ 0x3f
 8007642:	409a      	lsls	r2, r3
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f042 0216 	orr.w	r2, r2, #22
 8007656:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800765c:	2b00      	cmp	r3, #0
 800765e:	d007      	beq.n	8007670 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f042 0208 	orr.w	r2, r2, #8
 800766e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f042 0201 	orr.w	r2, r2, #1
 800767e:	601a      	str	r2, [r3, #0]
 8007680:	e005      	b.n	800768e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2200      	movs	r2, #0
 8007686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800768a:	2302      	movs	r3, #2
 800768c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800768e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007690:	4618      	mov	r0, r3
 8007692:	3718      	adds	r7, #24
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80076a6:	f7fe ff45 	bl	8006534 <HAL_GetTick>
 80076aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	2b02      	cmp	r3, #2
 80076b6:	d008      	beq.n	80076ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2280      	movs	r2, #128	@ 0x80
 80076bc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2200      	movs	r2, #0
 80076c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80076c6:	2301      	movs	r3, #1
 80076c8:	e052      	b.n	8007770 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	681a      	ldr	r2, [r3, #0]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f022 0216 	bic.w	r2, r2, #22
 80076d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	695a      	ldr	r2, [r3, #20]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d103      	bne.n	80076fa <HAL_DMA_Abort+0x62>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d007      	beq.n	800770a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f022 0208 	bic.w	r2, r2, #8
 8007708:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	681a      	ldr	r2, [r3, #0]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f022 0201 	bic.w	r2, r2, #1
 8007718:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800771a:	e013      	b.n	8007744 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800771c:	f7fe ff0a 	bl	8006534 <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	2b05      	cmp	r3, #5
 8007728:	d90c      	bls.n	8007744 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2220      	movs	r2, #32
 800772e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2203      	movs	r2, #3
 8007734:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007740:	2303      	movs	r3, #3
 8007742:	e015      	b.n	8007770 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 0301 	and.w	r3, r3, #1
 800774e:	2b00      	cmp	r3, #0
 8007750:	d1e4      	bne.n	800771c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007756:	223f      	movs	r2, #63	@ 0x3f
 8007758:	409a      	lsls	r2, r3
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2201      	movs	r2, #1
 8007762:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3710      	adds	r7, #16
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b086      	sub	sp, #24
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007780:	2300      	movs	r3, #0
 8007782:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007784:	4b8e      	ldr	r3, [pc, #568]	@ (80079c0 <HAL_DMA_IRQHandler+0x248>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a8e      	ldr	r2, [pc, #568]	@ (80079c4 <HAL_DMA_IRQHandler+0x24c>)
 800778a:	fba2 2303 	umull	r2, r3, r2, r3
 800778e:	0a9b      	lsrs	r3, r3, #10
 8007790:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007796:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077a2:	2208      	movs	r2, #8
 80077a4:	409a      	lsls	r2, r3
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	4013      	ands	r3, r2
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d01a      	beq.n	80077e4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f003 0304 	and.w	r3, r3, #4
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d013      	beq.n	80077e4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f022 0204 	bic.w	r2, r2, #4
 80077ca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077d0:	2208      	movs	r2, #8
 80077d2:	409a      	lsls	r2, r3
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077dc:	f043 0201 	orr.w	r2, r3, #1
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077e8:	2201      	movs	r2, #1
 80077ea:	409a      	lsls	r2, r3
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	4013      	ands	r3, r2
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d012      	beq.n	800781a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d00b      	beq.n	800781a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007806:	2201      	movs	r2, #1
 8007808:	409a      	lsls	r2, r3
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007812:	f043 0202 	orr.w	r2, r3, #2
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800781e:	2204      	movs	r2, #4
 8007820:	409a      	lsls	r2, r3
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	4013      	ands	r3, r2
 8007826:	2b00      	cmp	r3, #0
 8007828:	d012      	beq.n	8007850 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0302 	and.w	r3, r3, #2
 8007834:	2b00      	cmp	r3, #0
 8007836:	d00b      	beq.n	8007850 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800783c:	2204      	movs	r2, #4
 800783e:	409a      	lsls	r2, r3
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007848:	f043 0204 	orr.w	r2, r3, #4
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007854:	2210      	movs	r2, #16
 8007856:	409a      	lsls	r2, r3
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	4013      	ands	r3, r2
 800785c:	2b00      	cmp	r3, #0
 800785e:	d043      	beq.n	80078e8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f003 0308 	and.w	r3, r3, #8
 800786a:	2b00      	cmp	r3, #0
 800786c:	d03c      	beq.n	80078e8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007872:	2210      	movs	r2, #16
 8007874:	409a      	lsls	r2, r3
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007884:	2b00      	cmp	r3, #0
 8007886:	d018      	beq.n	80078ba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007892:	2b00      	cmp	r3, #0
 8007894:	d108      	bne.n	80078a8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800789a:	2b00      	cmp	r3, #0
 800789c:	d024      	beq.n	80078e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	4798      	blx	r3
 80078a6:	e01f      	b.n	80078e8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d01b      	beq.n	80078e8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	4798      	blx	r3
 80078b8:	e016      	b.n	80078e8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d107      	bne.n	80078d8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f022 0208 	bic.w	r2, r2, #8
 80078d6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d003      	beq.n	80078e8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80078ec:	2220      	movs	r2, #32
 80078ee:	409a      	lsls	r2, r3
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	4013      	ands	r3, r2
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	f000 808f 	beq.w	8007a18 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f003 0310 	and.w	r3, r3, #16
 8007904:	2b00      	cmp	r3, #0
 8007906:	f000 8087 	beq.w	8007a18 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800790e:	2220      	movs	r2, #32
 8007910:	409a      	lsls	r2, r3
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800791c:	b2db      	uxtb	r3, r3
 800791e:	2b05      	cmp	r3, #5
 8007920:	d136      	bne.n	8007990 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	681a      	ldr	r2, [r3, #0]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f022 0216 	bic.w	r2, r2, #22
 8007930:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	695a      	ldr	r2, [r3, #20]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007940:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007946:	2b00      	cmp	r3, #0
 8007948:	d103      	bne.n	8007952 <HAL_DMA_IRQHandler+0x1da>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800794e:	2b00      	cmp	r3, #0
 8007950:	d007      	beq.n	8007962 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f022 0208 	bic.w	r2, r2, #8
 8007960:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007966:	223f      	movs	r2, #63	@ 0x3f
 8007968:	409a      	lsls	r2, r3
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007982:	2b00      	cmp	r3, #0
 8007984:	d07e      	beq.n	8007a84 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	4798      	blx	r3
        }
        return;
 800798e:	e079      	b.n	8007a84 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800799a:	2b00      	cmp	r3, #0
 800799c:	d01d      	beq.n	80079da <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d10d      	bne.n	80079c8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d031      	beq.n	8007a18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	4798      	blx	r3
 80079bc:	e02c      	b.n	8007a18 <HAL_DMA_IRQHandler+0x2a0>
 80079be:	bf00      	nop
 80079c0:	20000fb4 	.word	0x20000fb4
 80079c4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d023      	beq.n	8007a18 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	4798      	blx	r3
 80079d8:	e01e      	b.n	8007a18 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10f      	bne.n	8007a08 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f022 0210 	bic.w	r2, r2, #16
 80079f6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2201      	movs	r2, #1
 80079fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2200      	movs	r2, #0
 8007a04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d003      	beq.n	8007a18 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d032      	beq.n	8007a86 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a24:	f003 0301 	and.w	r3, r3, #1
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d022      	beq.n	8007a72 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2205      	movs	r2, #5
 8007a30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f022 0201 	bic.w	r2, r2, #1
 8007a42:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	3301      	adds	r3, #1
 8007a48:	60bb      	str	r3, [r7, #8]
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d307      	bcc.n	8007a60 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f003 0301 	and.w	r3, r3, #1
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d1f2      	bne.n	8007a44 <HAL_DMA_IRQHandler+0x2cc>
 8007a5e:	e000      	b.n	8007a62 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007a60:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d005      	beq.n	8007a86 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	4798      	blx	r3
 8007a82:	e000      	b.n	8007a86 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007a84:	bf00      	nop
    }
  }
}
 8007a86:	3718      	adds	r7, #24
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}

08007a8c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b085      	sub	sp, #20
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	60f8      	str	r0, [r7, #12]
 8007a94:	60b9      	str	r1, [r7, #8]
 8007a96:	607a      	str	r2, [r7, #4]
 8007a98:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007aa8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	683a      	ldr	r2, [r7, #0]
 8007ab0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	2b40      	cmp	r3, #64	@ 0x40
 8007ab8:	d108      	bne.n	8007acc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	68ba      	ldr	r2, [r7, #8]
 8007ac8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007aca:	e007      	b.n	8007adc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	68ba      	ldr	r2, [r7, #8]
 8007ad2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	60da      	str	r2, [r3, #12]
}
 8007adc:	bf00      	nop
 8007ade:	3714      	adds	r7, #20
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b085      	sub	sp, #20
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	3b10      	subs	r3, #16
 8007af8:	4a14      	ldr	r2, [pc, #80]	@ (8007b4c <DMA_CalcBaseAndBitshift+0x64>)
 8007afa:	fba2 2303 	umull	r2, r3, r2, r3
 8007afe:	091b      	lsrs	r3, r3, #4
 8007b00:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007b02:	4a13      	ldr	r2, [pc, #76]	@ (8007b50 <DMA_CalcBaseAndBitshift+0x68>)
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	4413      	add	r3, r2
 8007b08:	781b      	ldrb	r3, [r3, #0]
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2b03      	cmp	r3, #3
 8007b14:	d909      	bls.n	8007b2a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007b1e:	f023 0303 	bic.w	r3, r3, #3
 8007b22:	1d1a      	adds	r2, r3, #4
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	659a      	str	r2, [r3, #88]	@ 0x58
 8007b28:	e007      	b.n	8007b3a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007b32:	f023 0303 	bic.w	r3, r3, #3
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3714      	adds	r7, #20
 8007b42:	46bd      	mov	sp, r7
 8007b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b48:	4770      	bx	lr
 8007b4a:	bf00      	nop
 8007b4c:	aaaaaaab 	.word	0xaaaaaaab
 8007b50:	08011cc4 	.word	0x08011cc4

08007b54 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b085      	sub	sp, #20
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b64:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	699b      	ldr	r3, [r3, #24]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d11f      	bne.n	8007bae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	2b03      	cmp	r3, #3
 8007b72:	d856      	bhi.n	8007c22 <DMA_CheckFifoParam+0xce>
 8007b74:	a201      	add	r2, pc, #4	@ (adr r2, 8007b7c <DMA_CheckFifoParam+0x28>)
 8007b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7a:	bf00      	nop
 8007b7c:	08007b8d 	.word	0x08007b8d
 8007b80:	08007b9f 	.word	0x08007b9f
 8007b84:	08007b8d 	.word	0x08007b8d
 8007b88:	08007c23 	.word	0x08007c23
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d046      	beq.n	8007c26 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007b9c:	e043      	b.n	8007c26 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007ba6:	d140      	bne.n	8007c2a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007bac:	e03d      	b.n	8007c2a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007bb6:	d121      	bne.n	8007bfc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	2b03      	cmp	r3, #3
 8007bbc:	d837      	bhi.n	8007c2e <DMA_CheckFifoParam+0xda>
 8007bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8007bc4 <DMA_CheckFifoParam+0x70>)
 8007bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc4:	08007bd5 	.word	0x08007bd5
 8007bc8:	08007bdb 	.word	0x08007bdb
 8007bcc:	08007bd5 	.word	0x08007bd5
 8007bd0:	08007bed 	.word	0x08007bed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	73fb      	strb	r3, [r7, #15]
      break;
 8007bd8:	e030      	b.n	8007c3c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bde:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d025      	beq.n	8007c32 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007bea:	e022      	b.n	8007c32 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bf0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007bf4:	d11f      	bne.n	8007c36 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007bfa:	e01c      	b.n	8007c36 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	2b02      	cmp	r3, #2
 8007c00:	d903      	bls.n	8007c0a <DMA_CheckFifoParam+0xb6>
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	2b03      	cmp	r3, #3
 8007c06:	d003      	beq.n	8007c10 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007c08:	e018      	b.n	8007c3c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	73fb      	strb	r3, [r7, #15]
      break;
 8007c0e:	e015      	b.n	8007c3c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c14:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00e      	beq.n	8007c3a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	73fb      	strb	r3, [r7, #15]
      break;
 8007c20:	e00b      	b.n	8007c3a <DMA_CheckFifoParam+0xe6>
      break;
 8007c22:	bf00      	nop
 8007c24:	e00a      	b.n	8007c3c <DMA_CheckFifoParam+0xe8>
      break;
 8007c26:	bf00      	nop
 8007c28:	e008      	b.n	8007c3c <DMA_CheckFifoParam+0xe8>
      break;
 8007c2a:	bf00      	nop
 8007c2c:	e006      	b.n	8007c3c <DMA_CheckFifoParam+0xe8>
      break;
 8007c2e:	bf00      	nop
 8007c30:	e004      	b.n	8007c3c <DMA_CheckFifoParam+0xe8>
      break;
 8007c32:	bf00      	nop
 8007c34:	e002      	b.n	8007c3c <DMA_CheckFifoParam+0xe8>
      break;   
 8007c36:	bf00      	nop
 8007c38:	e000      	b.n	8007c3c <DMA_CheckFifoParam+0xe8>
      break;
 8007c3a:	bf00      	nop
    }
  } 
  
  return status; 
 8007c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3714      	adds	r7, #20
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr
 8007c4a:	bf00      	nop

08007c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b089      	sub	sp, #36	@ 0x24
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007c56:	2300      	movs	r3, #0
 8007c58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007c62:	2300      	movs	r3, #0
 8007c64:	61fb      	str	r3, [r7, #28]
 8007c66:	e16b      	b.n	8007f40 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007c68:	2201      	movs	r2, #1
 8007c6a:	69fb      	ldr	r3, [r7, #28]
 8007c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	697a      	ldr	r2, [r7, #20]
 8007c78:	4013      	ands	r3, r2
 8007c7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007c7c:	693a      	ldr	r2, [r7, #16]
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	429a      	cmp	r2, r3
 8007c82:	f040 815a 	bne.w	8007f3a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	f003 0303 	and.w	r3, r3, #3
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d005      	beq.n	8007c9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007c9a:	2b02      	cmp	r3, #2
 8007c9c:	d130      	bne.n	8007d00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007ca4:	69fb      	ldr	r3, [r7, #28]
 8007ca6:	005b      	lsls	r3, r3, #1
 8007ca8:	2203      	movs	r2, #3
 8007caa:	fa02 f303 	lsl.w	r3, r2, r3
 8007cae:	43db      	mvns	r3, r3
 8007cb0:	69ba      	ldr	r2, [r7, #24]
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	68da      	ldr	r2, [r3, #12]
 8007cba:	69fb      	ldr	r3, [r7, #28]
 8007cbc:	005b      	lsls	r3, r3, #1
 8007cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc2:	69ba      	ldr	r2, [r7, #24]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	69ba      	ldr	r2, [r7, #24]
 8007ccc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	69fb      	ldr	r3, [r7, #28]
 8007cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cdc:	43db      	mvns	r3, r3
 8007cde:	69ba      	ldr	r2, [r7, #24]
 8007ce0:	4013      	ands	r3, r2
 8007ce2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	091b      	lsrs	r3, r3, #4
 8007cea:	f003 0201 	and.w	r2, r3, #1
 8007cee:	69fb      	ldr	r3, [r7, #28]
 8007cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8007cf4:	69ba      	ldr	r2, [r7, #24]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	69ba      	ldr	r2, [r7, #24]
 8007cfe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	f003 0303 	and.w	r3, r3, #3
 8007d08:	2b03      	cmp	r3, #3
 8007d0a:	d017      	beq.n	8007d3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	68db      	ldr	r3, [r3, #12]
 8007d10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	005b      	lsls	r3, r3, #1
 8007d16:	2203      	movs	r2, #3
 8007d18:	fa02 f303 	lsl.w	r3, r2, r3
 8007d1c:	43db      	mvns	r3, r3
 8007d1e:	69ba      	ldr	r2, [r7, #24]
 8007d20:	4013      	ands	r3, r2
 8007d22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	689a      	ldr	r2, [r3, #8]
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	005b      	lsls	r3, r3, #1
 8007d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d30:	69ba      	ldr	r2, [r7, #24]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	69ba      	ldr	r2, [r7, #24]
 8007d3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	f003 0303 	and.w	r3, r3, #3
 8007d44:	2b02      	cmp	r3, #2
 8007d46:	d123      	bne.n	8007d90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	08da      	lsrs	r2, r3, #3
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	3208      	adds	r2, #8
 8007d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007d56:	69fb      	ldr	r3, [r7, #28]
 8007d58:	f003 0307 	and.w	r3, r3, #7
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	220f      	movs	r2, #15
 8007d60:	fa02 f303 	lsl.w	r3, r2, r3
 8007d64:	43db      	mvns	r3, r3
 8007d66:	69ba      	ldr	r2, [r7, #24]
 8007d68:	4013      	ands	r3, r2
 8007d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	691a      	ldr	r2, [r3, #16]
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	f003 0307 	and.w	r3, r3, #7
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	fa02 f303 	lsl.w	r3, r2, r3
 8007d7c:	69ba      	ldr	r2, [r7, #24]
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	08da      	lsrs	r2, r3, #3
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	3208      	adds	r2, #8
 8007d8a:	69b9      	ldr	r1, [r7, #24]
 8007d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	005b      	lsls	r3, r3, #1
 8007d9a:	2203      	movs	r2, #3
 8007d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007da0:	43db      	mvns	r3, r3
 8007da2:	69ba      	ldr	r2, [r7, #24]
 8007da4:	4013      	ands	r3, r2
 8007da6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	f003 0203 	and.w	r2, r3, #3
 8007db0:	69fb      	ldr	r3, [r7, #28]
 8007db2:	005b      	lsls	r3, r3, #1
 8007db4:	fa02 f303 	lsl.w	r3, r2, r3
 8007db8:	69ba      	ldr	r2, [r7, #24]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	69ba      	ldr	r2, [r7, #24]
 8007dc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f000 80b4 	beq.w	8007f3a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	60fb      	str	r3, [r7, #12]
 8007dd6:	4b60      	ldr	r3, [pc, #384]	@ (8007f58 <HAL_GPIO_Init+0x30c>)
 8007dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007dda:	4a5f      	ldr	r2, [pc, #380]	@ (8007f58 <HAL_GPIO_Init+0x30c>)
 8007ddc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007de0:	6453      	str	r3, [r2, #68]	@ 0x44
 8007de2:	4b5d      	ldr	r3, [pc, #372]	@ (8007f58 <HAL_GPIO_Init+0x30c>)
 8007de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007de6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007dea:	60fb      	str	r3, [r7, #12]
 8007dec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007dee:	4a5b      	ldr	r2, [pc, #364]	@ (8007f5c <HAL_GPIO_Init+0x310>)
 8007df0:	69fb      	ldr	r3, [r7, #28]
 8007df2:	089b      	lsrs	r3, r3, #2
 8007df4:	3302      	adds	r3, #2
 8007df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007dfc:	69fb      	ldr	r3, [r7, #28]
 8007dfe:	f003 0303 	and.w	r3, r3, #3
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	220f      	movs	r2, #15
 8007e06:	fa02 f303 	lsl.w	r3, r2, r3
 8007e0a:	43db      	mvns	r3, r3
 8007e0c:	69ba      	ldr	r2, [r7, #24]
 8007e0e:	4013      	ands	r3, r2
 8007e10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	4a52      	ldr	r2, [pc, #328]	@ (8007f60 <HAL_GPIO_Init+0x314>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d02b      	beq.n	8007e72 <HAL_GPIO_Init+0x226>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4a51      	ldr	r2, [pc, #324]	@ (8007f64 <HAL_GPIO_Init+0x318>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d025      	beq.n	8007e6e <HAL_GPIO_Init+0x222>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a50      	ldr	r2, [pc, #320]	@ (8007f68 <HAL_GPIO_Init+0x31c>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d01f      	beq.n	8007e6a <HAL_GPIO_Init+0x21e>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a4f      	ldr	r2, [pc, #316]	@ (8007f6c <HAL_GPIO_Init+0x320>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d019      	beq.n	8007e66 <HAL_GPIO_Init+0x21a>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4a4e      	ldr	r2, [pc, #312]	@ (8007f70 <HAL_GPIO_Init+0x324>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d013      	beq.n	8007e62 <HAL_GPIO_Init+0x216>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	4a4d      	ldr	r2, [pc, #308]	@ (8007f74 <HAL_GPIO_Init+0x328>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d00d      	beq.n	8007e5e <HAL_GPIO_Init+0x212>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	4a4c      	ldr	r2, [pc, #304]	@ (8007f78 <HAL_GPIO_Init+0x32c>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d007      	beq.n	8007e5a <HAL_GPIO_Init+0x20e>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	4a4b      	ldr	r2, [pc, #300]	@ (8007f7c <HAL_GPIO_Init+0x330>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d101      	bne.n	8007e56 <HAL_GPIO_Init+0x20a>
 8007e52:	2307      	movs	r3, #7
 8007e54:	e00e      	b.n	8007e74 <HAL_GPIO_Init+0x228>
 8007e56:	2308      	movs	r3, #8
 8007e58:	e00c      	b.n	8007e74 <HAL_GPIO_Init+0x228>
 8007e5a:	2306      	movs	r3, #6
 8007e5c:	e00a      	b.n	8007e74 <HAL_GPIO_Init+0x228>
 8007e5e:	2305      	movs	r3, #5
 8007e60:	e008      	b.n	8007e74 <HAL_GPIO_Init+0x228>
 8007e62:	2304      	movs	r3, #4
 8007e64:	e006      	b.n	8007e74 <HAL_GPIO_Init+0x228>
 8007e66:	2303      	movs	r3, #3
 8007e68:	e004      	b.n	8007e74 <HAL_GPIO_Init+0x228>
 8007e6a:	2302      	movs	r3, #2
 8007e6c:	e002      	b.n	8007e74 <HAL_GPIO_Init+0x228>
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e000      	b.n	8007e74 <HAL_GPIO_Init+0x228>
 8007e72:	2300      	movs	r3, #0
 8007e74:	69fa      	ldr	r2, [r7, #28]
 8007e76:	f002 0203 	and.w	r2, r2, #3
 8007e7a:	0092      	lsls	r2, r2, #2
 8007e7c:	4093      	lsls	r3, r2
 8007e7e:	69ba      	ldr	r2, [r7, #24]
 8007e80:	4313      	orrs	r3, r2
 8007e82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007e84:	4935      	ldr	r1, [pc, #212]	@ (8007f5c <HAL_GPIO_Init+0x310>)
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	089b      	lsrs	r3, r3, #2
 8007e8a:	3302      	adds	r3, #2
 8007e8c:	69ba      	ldr	r2, [r7, #24]
 8007e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007e92:	4b3b      	ldr	r3, [pc, #236]	@ (8007f80 <HAL_GPIO_Init+0x334>)
 8007e94:	689b      	ldr	r3, [r3, #8]
 8007e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	43db      	mvns	r3, r3
 8007e9c:	69ba      	ldr	r2, [r7, #24]
 8007e9e:	4013      	ands	r3, r2
 8007ea0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d003      	beq.n	8007eb6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007eae:	69ba      	ldr	r2, [r7, #24]
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007eb6:	4a32      	ldr	r2, [pc, #200]	@ (8007f80 <HAL_GPIO_Init+0x334>)
 8007eb8:	69bb      	ldr	r3, [r7, #24]
 8007eba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007ebc:	4b30      	ldr	r3, [pc, #192]	@ (8007f80 <HAL_GPIO_Init+0x334>)
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	43db      	mvns	r3, r3
 8007ec6:	69ba      	ldr	r2, [r7, #24]
 8007ec8:	4013      	ands	r3, r2
 8007eca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d003      	beq.n	8007ee0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007ed8:	69ba      	ldr	r2, [r7, #24]
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007ee0:	4a27      	ldr	r2, [pc, #156]	@ (8007f80 <HAL_GPIO_Init+0x334>)
 8007ee2:	69bb      	ldr	r3, [r7, #24]
 8007ee4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007ee6:	4b26      	ldr	r3, [pc, #152]	@ (8007f80 <HAL_GPIO_Init+0x334>)
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	43db      	mvns	r3, r3
 8007ef0:	69ba      	ldr	r2, [r7, #24]
 8007ef2:	4013      	ands	r3, r2
 8007ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d003      	beq.n	8007f0a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007f02:	69ba      	ldr	r2, [r7, #24]
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007f0a:	4a1d      	ldr	r2, [pc, #116]	@ (8007f80 <HAL_GPIO_Init+0x334>)
 8007f0c:	69bb      	ldr	r3, [r7, #24]
 8007f0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007f10:	4b1b      	ldr	r3, [pc, #108]	@ (8007f80 <HAL_GPIO_Init+0x334>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	43db      	mvns	r3, r3
 8007f1a:	69ba      	ldr	r2, [r7, #24]
 8007f1c:	4013      	ands	r3, r2
 8007f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d003      	beq.n	8007f34 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007f2c:	69ba      	ldr	r2, [r7, #24]
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007f34:	4a12      	ldr	r2, [pc, #72]	@ (8007f80 <HAL_GPIO_Init+0x334>)
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	61fb      	str	r3, [r7, #28]
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	2b0f      	cmp	r3, #15
 8007f44:	f67f ae90 	bls.w	8007c68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007f48:	bf00      	nop
 8007f4a:	bf00      	nop
 8007f4c:	3724      	adds	r7, #36	@ 0x24
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f54:	4770      	bx	lr
 8007f56:	bf00      	nop
 8007f58:	40023800 	.word	0x40023800
 8007f5c:	40013800 	.word	0x40013800
 8007f60:	40020000 	.word	0x40020000
 8007f64:	40020400 	.word	0x40020400
 8007f68:	40020800 	.word	0x40020800
 8007f6c:	40020c00 	.word	0x40020c00
 8007f70:	40021000 	.word	0x40021000
 8007f74:	40021400 	.word	0x40021400
 8007f78:	40021800 	.word	0x40021800
 8007f7c:	40021c00 	.word	0x40021c00
 8007f80:	40013c00 	.word	0x40013c00

08007f84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	807b      	strh	r3, [r7, #2]
 8007f90:	4613      	mov	r3, r2
 8007f92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007f94:	787b      	ldrb	r3, [r7, #1]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d003      	beq.n	8007fa2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007f9a:	887a      	ldrh	r2, [r7, #2]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007fa0:	e003      	b.n	8007faa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007fa2:	887b      	ldrh	r3, [r7, #2]
 8007fa4:	041a      	lsls	r2, r3, #16
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	619a      	str	r2, [r3, #24]
}
 8007faa:	bf00      	nop
 8007fac:	370c      	adds	r7, #12
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr
	...

08007fb8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007fc2:	4b08      	ldr	r3, [pc, #32]	@ (8007fe4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007fc4:	695a      	ldr	r2, [r3, #20]
 8007fc6:	88fb      	ldrh	r3, [r7, #6]
 8007fc8:	4013      	ands	r3, r2
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d006      	beq.n	8007fdc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007fce:	4a05      	ldr	r2, [pc, #20]	@ (8007fe4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007fd0:	88fb      	ldrh	r3, [r7, #6]
 8007fd2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007fd4:	88fb      	ldrh	r3, [r7, #6]
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f7f9 fc02 	bl	80017e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8007fdc:	bf00      	nop
 8007fde:	3708      	adds	r7, #8
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}
 8007fe4:	40013c00 	.word	0x40013c00

08007fe8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b086      	sub	sp, #24
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d101      	bne.n	8007ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e267      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f003 0301 	and.w	r3, r3, #1
 8008002:	2b00      	cmp	r3, #0
 8008004:	d075      	beq.n	80080f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008006:	4b88      	ldr	r3, [pc, #544]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f003 030c 	and.w	r3, r3, #12
 800800e:	2b04      	cmp	r3, #4
 8008010:	d00c      	beq.n	800802c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008012:	4b85      	ldr	r3, [pc, #532]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800801a:	2b08      	cmp	r3, #8
 800801c:	d112      	bne.n	8008044 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800801e:	4b82      	ldr	r3, [pc, #520]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008026:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800802a:	d10b      	bne.n	8008044 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800802c:	4b7e      	ldr	r3, [pc, #504]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d05b      	beq.n	80080f0 <HAL_RCC_OscConfig+0x108>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d157      	bne.n	80080f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008040:	2301      	movs	r3, #1
 8008042:	e242      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800804c:	d106      	bne.n	800805c <HAL_RCC_OscConfig+0x74>
 800804e:	4b76      	ldr	r3, [pc, #472]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a75      	ldr	r2, [pc, #468]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008058:	6013      	str	r3, [r2, #0]
 800805a:	e01d      	b.n	8008098 <HAL_RCC_OscConfig+0xb0>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008064:	d10c      	bne.n	8008080 <HAL_RCC_OscConfig+0x98>
 8008066:	4b70      	ldr	r3, [pc, #448]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a6f      	ldr	r2, [pc, #444]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 800806c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008070:	6013      	str	r3, [r2, #0]
 8008072:	4b6d      	ldr	r3, [pc, #436]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a6c      	ldr	r2, [pc, #432]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800807c:	6013      	str	r3, [r2, #0]
 800807e:	e00b      	b.n	8008098 <HAL_RCC_OscConfig+0xb0>
 8008080:	4b69      	ldr	r3, [pc, #420]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a68      	ldr	r2, [pc, #416]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800808a:	6013      	str	r3, [r2, #0]
 800808c:	4b66      	ldr	r3, [pc, #408]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a65      	ldr	r2, [pc, #404]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008092:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008096:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d013      	beq.n	80080c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080a0:	f7fe fa48 	bl	8006534 <HAL_GetTick>
 80080a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080a6:	e008      	b.n	80080ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080a8:	f7fe fa44 	bl	8006534 <HAL_GetTick>
 80080ac:	4602      	mov	r2, r0
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	1ad3      	subs	r3, r2, r3
 80080b2:	2b64      	cmp	r3, #100	@ 0x64
 80080b4:	d901      	bls.n	80080ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80080b6:	2303      	movs	r3, #3
 80080b8:	e207      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080ba:	4b5b      	ldr	r3, [pc, #364]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d0f0      	beq.n	80080a8 <HAL_RCC_OscConfig+0xc0>
 80080c6:	e014      	b.n	80080f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080c8:	f7fe fa34 	bl	8006534 <HAL_GetTick>
 80080cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080ce:	e008      	b.n	80080e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080d0:	f7fe fa30 	bl	8006534 <HAL_GetTick>
 80080d4:	4602      	mov	r2, r0
 80080d6:	693b      	ldr	r3, [r7, #16]
 80080d8:	1ad3      	subs	r3, r2, r3
 80080da:	2b64      	cmp	r3, #100	@ 0x64
 80080dc:	d901      	bls.n	80080e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e1f3      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080e2:	4b51      	ldr	r3, [pc, #324]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d1f0      	bne.n	80080d0 <HAL_RCC_OscConfig+0xe8>
 80080ee:	e000      	b.n	80080f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f003 0302 	and.w	r3, r3, #2
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d063      	beq.n	80081c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80080fe:	4b4a      	ldr	r3, [pc, #296]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	f003 030c 	and.w	r3, r3, #12
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00b      	beq.n	8008122 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800810a:	4b47      	ldr	r3, [pc, #284]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 800810c:	689b      	ldr	r3, [r3, #8]
 800810e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008112:	2b08      	cmp	r3, #8
 8008114:	d11c      	bne.n	8008150 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008116:	4b44      	ldr	r3, [pc, #272]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800811e:	2b00      	cmp	r3, #0
 8008120:	d116      	bne.n	8008150 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008122:	4b41      	ldr	r3, [pc, #260]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f003 0302 	and.w	r3, r3, #2
 800812a:	2b00      	cmp	r3, #0
 800812c:	d005      	beq.n	800813a <HAL_RCC_OscConfig+0x152>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	2b01      	cmp	r3, #1
 8008134:	d001      	beq.n	800813a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	e1c7      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800813a:	4b3b      	ldr	r3, [pc, #236]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	691b      	ldr	r3, [r3, #16]
 8008146:	00db      	lsls	r3, r3, #3
 8008148:	4937      	ldr	r1, [pc, #220]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 800814a:	4313      	orrs	r3, r2
 800814c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800814e:	e03a      	b.n	80081c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	68db      	ldr	r3, [r3, #12]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d020      	beq.n	800819a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008158:	4b34      	ldr	r3, [pc, #208]	@ (800822c <HAL_RCC_OscConfig+0x244>)
 800815a:	2201      	movs	r2, #1
 800815c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800815e:	f7fe f9e9 	bl	8006534 <HAL_GetTick>
 8008162:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008164:	e008      	b.n	8008178 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008166:	f7fe f9e5 	bl	8006534 <HAL_GetTick>
 800816a:	4602      	mov	r2, r0
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	1ad3      	subs	r3, r2, r3
 8008170:	2b02      	cmp	r3, #2
 8008172:	d901      	bls.n	8008178 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008174:	2303      	movs	r3, #3
 8008176:	e1a8      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008178:	4b2b      	ldr	r3, [pc, #172]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 0302 	and.w	r3, r3, #2
 8008180:	2b00      	cmp	r3, #0
 8008182:	d0f0      	beq.n	8008166 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008184:	4b28      	ldr	r3, [pc, #160]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	691b      	ldr	r3, [r3, #16]
 8008190:	00db      	lsls	r3, r3, #3
 8008192:	4925      	ldr	r1, [pc, #148]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 8008194:	4313      	orrs	r3, r2
 8008196:	600b      	str	r3, [r1, #0]
 8008198:	e015      	b.n	80081c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800819a:	4b24      	ldr	r3, [pc, #144]	@ (800822c <HAL_RCC_OscConfig+0x244>)
 800819c:	2200      	movs	r2, #0
 800819e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081a0:	f7fe f9c8 	bl	8006534 <HAL_GetTick>
 80081a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80081a6:	e008      	b.n	80081ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80081a8:	f7fe f9c4 	bl	8006534 <HAL_GetTick>
 80081ac:	4602      	mov	r2, r0
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	1ad3      	subs	r3, r2, r3
 80081b2:	2b02      	cmp	r3, #2
 80081b4:	d901      	bls.n	80081ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80081b6:	2303      	movs	r3, #3
 80081b8:	e187      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80081ba:	4b1b      	ldr	r3, [pc, #108]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f003 0302 	and.w	r3, r3, #2
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1f0      	bne.n	80081a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f003 0308 	and.w	r3, r3, #8
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d036      	beq.n	8008240 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	695b      	ldr	r3, [r3, #20]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d016      	beq.n	8008208 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80081da:	4b15      	ldr	r3, [pc, #84]	@ (8008230 <HAL_RCC_OscConfig+0x248>)
 80081dc:	2201      	movs	r2, #1
 80081de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081e0:	f7fe f9a8 	bl	8006534 <HAL_GetTick>
 80081e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081e6:	e008      	b.n	80081fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80081e8:	f7fe f9a4 	bl	8006534 <HAL_GetTick>
 80081ec:	4602      	mov	r2, r0
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	1ad3      	subs	r3, r2, r3
 80081f2:	2b02      	cmp	r3, #2
 80081f4:	d901      	bls.n	80081fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80081f6:	2303      	movs	r3, #3
 80081f8:	e167      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008228 <HAL_RCC_OscConfig+0x240>)
 80081fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081fe:	f003 0302 	and.w	r3, r3, #2
 8008202:	2b00      	cmp	r3, #0
 8008204:	d0f0      	beq.n	80081e8 <HAL_RCC_OscConfig+0x200>
 8008206:	e01b      	b.n	8008240 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008208:	4b09      	ldr	r3, [pc, #36]	@ (8008230 <HAL_RCC_OscConfig+0x248>)
 800820a:	2200      	movs	r2, #0
 800820c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800820e:	f7fe f991 	bl	8006534 <HAL_GetTick>
 8008212:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008214:	e00e      	b.n	8008234 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008216:	f7fe f98d 	bl	8006534 <HAL_GetTick>
 800821a:	4602      	mov	r2, r0
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	2b02      	cmp	r3, #2
 8008222:	d907      	bls.n	8008234 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008224:	2303      	movs	r3, #3
 8008226:	e150      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
 8008228:	40023800 	.word	0x40023800
 800822c:	42470000 	.word	0x42470000
 8008230:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008234:	4b88      	ldr	r3, [pc, #544]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008236:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008238:	f003 0302 	and.w	r3, r3, #2
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1ea      	bne.n	8008216 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f003 0304 	and.w	r3, r3, #4
 8008248:	2b00      	cmp	r3, #0
 800824a:	f000 8097 	beq.w	800837c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800824e:	2300      	movs	r3, #0
 8008250:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008252:	4b81      	ldr	r3, [pc, #516]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800825a:	2b00      	cmp	r3, #0
 800825c:	d10f      	bne.n	800827e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800825e:	2300      	movs	r3, #0
 8008260:	60bb      	str	r3, [r7, #8]
 8008262:	4b7d      	ldr	r3, [pc, #500]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008266:	4a7c      	ldr	r2, [pc, #496]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008268:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800826c:	6413      	str	r3, [r2, #64]	@ 0x40
 800826e:	4b7a      	ldr	r3, [pc, #488]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008272:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008276:	60bb      	str	r3, [r7, #8]
 8008278:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800827a:	2301      	movs	r3, #1
 800827c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800827e:	4b77      	ldr	r3, [pc, #476]	@ (800845c <HAL_RCC_OscConfig+0x474>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008286:	2b00      	cmp	r3, #0
 8008288:	d118      	bne.n	80082bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800828a:	4b74      	ldr	r3, [pc, #464]	@ (800845c <HAL_RCC_OscConfig+0x474>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a73      	ldr	r2, [pc, #460]	@ (800845c <HAL_RCC_OscConfig+0x474>)
 8008290:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008294:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008296:	f7fe f94d 	bl	8006534 <HAL_GetTick>
 800829a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800829c:	e008      	b.n	80082b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800829e:	f7fe f949 	bl	8006534 <HAL_GetTick>
 80082a2:	4602      	mov	r2, r0
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	1ad3      	subs	r3, r2, r3
 80082a8:	2b02      	cmp	r3, #2
 80082aa:	d901      	bls.n	80082b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80082ac:	2303      	movs	r3, #3
 80082ae:	e10c      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80082b0:	4b6a      	ldr	r3, [pc, #424]	@ (800845c <HAL_RCC_OscConfig+0x474>)
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d0f0      	beq.n	800829e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d106      	bne.n	80082d2 <HAL_RCC_OscConfig+0x2ea>
 80082c4:	4b64      	ldr	r3, [pc, #400]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 80082c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082c8:	4a63      	ldr	r2, [pc, #396]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 80082ca:	f043 0301 	orr.w	r3, r3, #1
 80082ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80082d0:	e01c      	b.n	800830c <HAL_RCC_OscConfig+0x324>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	2b05      	cmp	r3, #5
 80082d8:	d10c      	bne.n	80082f4 <HAL_RCC_OscConfig+0x30c>
 80082da:	4b5f      	ldr	r3, [pc, #380]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 80082dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082de:	4a5e      	ldr	r2, [pc, #376]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 80082e0:	f043 0304 	orr.w	r3, r3, #4
 80082e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80082e6:	4b5c      	ldr	r3, [pc, #368]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 80082e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082ea:	4a5b      	ldr	r2, [pc, #364]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 80082ec:	f043 0301 	orr.w	r3, r3, #1
 80082f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80082f2:	e00b      	b.n	800830c <HAL_RCC_OscConfig+0x324>
 80082f4:	4b58      	ldr	r3, [pc, #352]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 80082f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082f8:	4a57      	ldr	r2, [pc, #348]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 80082fa:	f023 0301 	bic.w	r3, r3, #1
 80082fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8008300:	4b55      	ldr	r3, [pc, #340]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008302:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008304:	4a54      	ldr	r2, [pc, #336]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008306:	f023 0304 	bic.w	r3, r3, #4
 800830a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d015      	beq.n	8008340 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008314:	f7fe f90e 	bl	8006534 <HAL_GetTick>
 8008318:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800831a:	e00a      	b.n	8008332 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800831c:	f7fe f90a 	bl	8006534 <HAL_GetTick>
 8008320:	4602      	mov	r2, r0
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	1ad3      	subs	r3, r2, r3
 8008326:	f241 3288 	movw	r2, #5000	@ 0x1388
 800832a:	4293      	cmp	r3, r2
 800832c:	d901      	bls.n	8008332 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800832e:	2303      	movs	r3, #3
 8008330:	e0cb      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008332:	4b49      	ldr	r3, [pc, #292]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008336:	f003 0302 	and.w	r3, r3, #2
 800833a:	2b00      	cmp	r3, #0
 800833c:	d0ee      	beq.n	800831c <HAL_RCC_OscConfig+0x334>
 800833e:	e014      	b.n	800836a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008340:	f7fe f8f8 	bl	8006534 <HAL_GetTick>
 8008344:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008346:	e00a      	b.n	800835e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008348:	f7fe f8f4 	bl	8006534 <HAL_GetTick>
 800834c:	4602      	mov	r2, r0
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	1ad3      	subs	r3, r2, r3
 8008352:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008356:	4293      	cmp	r3, r2
 8008358:	d901      	bls.n	800835e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800835a:	2303      	movs	r3, #3
 800835c:	e0b5      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800835e:	4b3e      	ldr	r3, [pc, #248]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008362:	f003 0302 	and.w	r3, r3, #2
 8008366:	2b00      	cmp	r3, #0
 8008368:	d1ee      	bne.n	8008348 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800836a:	7dfb      	ldrb	r3, [r7, #23]
 800836c:	2b01      	cmp	r3, #1
 800836e:	d105      	bne.n	800837c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008370:	4b39      	ldr	r3, [pc, #228]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008374:	4a38      	ldr	r2, [pc, #224]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008376:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800837a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	699b      	ldr	r3, [r3, #24]
 8008380:	2b00      	cmp	r3, #0
 8008382:	f000 80a1 	beq.w	80084c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008386:	4b34      	ldr	r3, [pc, #208]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	f003 030c 	and.w	r3, r3, #12
 800838e:	2b08      	cmp	r3, #8
 8008390:	d05c      	beq.n	800844c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	699b      	ldr	r3, [r3, #24]
 8008396:	2b02      	cmp	r3, #2
 8008398:	d141      	bne.n	800841e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800839a:	4b31      	ldr	r3, [pc, #196]	@ (8008460 <HAL_RCC_OscConfig+0x478>)
 800839c:	2200      	movs	r2, #0
 800839e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083a0:	f7fe f8c8 	bl	8006534 <HAL_GetTick>
 80083a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083a6:	e008      	b.n	80083ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083a8:	f7fe f8c4 	bl	8006534 <HAL_GetTick>
 80083ac:	4602      	mov	r2, r0
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d901      	bls.n	80083ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80083b6:	2303      	movs	r3, #3
 80083b8:	e087      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083ba:	4b27      	ldr	r3, [pc, #156]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1f0      	bne.n	80083a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	69da      	ldr	r2, [r3, #28]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a1b      	ldr	r3, [r3, #32]
 80083ce:	431a      	orrs	r2, r3
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083d4:	019b      	lsls	r3, r3, #6
 80083d6:	431a      	orrs	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083dc:	085b      	lsrs	r3, r3, #1
 80083de:	3b01      	subs	r3, #1
 80083e0:	041b      	lsls	r3, r3, #16
 80083e2:	431a      	orrs	r2, r3
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083e8:	061b      	lsls	r3, r3, #24
 80083ea:	491b      	ldr	r1, [pc, #108]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 80083ec:	4313      	orrs	r3, r2
 80083ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083f0:	4b1b      	ldr	r3, [pc, #108]	@ (8008460 <HAL_RCC_OscConfig+0x478>)
 80083f2:	2201      	movs	r2, #1
 80083f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083f6:	f7fe f89d 	bl	8006534 <HAL_GetTick>
 80083fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083fc:	e008      	b.n	8008410 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083fe:	f7fe f899 	bl	8006534 <HAL_GetTick>
 8008402:	4602      	mov	r2, r0
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	2b02      	cmp	r3, #2
 800840a:	d901      	bls.n	8008410 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800840c:	2303      	movs	r3, #3
 800840e:	e05c      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008410:	4b11      	ldr	r3, [pc, #68]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008418:	2b00      	cmp	r3, #0
 800841a:	d0f0      	beq.n	80083fe <HAL_RCC_OscConfig+0x416>
 800841c:	e054      	b.n	80084c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800841e:	4b10      	ldr	r3, [pc, #64]	@ (8008460 <HAL_RCC_OscConfig+0x478>)
 8008420:	2200      	movs	r2, #0
 8008422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008424:	f7fe f886 	bl	8006534 <HAL_GetTick>
 8008428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800842a:	e008      	b.n	800843e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800842c:	f7fe f882 	bl	8006534 <HAL_GetTick>
 8008430:	4602      	mov	r2, r0
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	1ad3      	subs	r3, r2, r3
 8008436:	2b02      	cmp	r3, #2
 8008438:	d901      	bls.n	800843e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800843a:	2303      	movs	r3, #3
 800843c:	e045      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800843e:	4b06      	ldr	r3, [pc, #24]	@ (8008458 <HAL_RCC_OscConfig+0x470>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008446:	2b00      	cmp	r3, #0
 8008448:	d1f0      	bne.n	800842c <HAL_RCC_OscConfig+0x444>
 800844a:	e03d      	b.n	80084c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	699b      	ldr	r3, [r3, #24]
 8008450:	2b01      	cmp	r3, #1
 8008452:	d107      	bne.n	8008464 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	e038      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
 8008458:	40023800 	.word	0x40023800
 800845c:	40007000 	.word	0x40007000
 8008460:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008464:	4b1b      	ldr	r3, [pc, #108]	@ (80084d4 <HAL_RCC_OscConfig+0x4ec>)
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	699b      	ldr	r3, [r3, #24]
 800846e:	2b01      	cmp	r3, #1
 8008470:	d028      	beq.n	80084c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800847c:	429a      	cmp	r2, r3
 800847e:	d121      	bne.n	80084c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800848a:	429a      	cmp	r2, r3
 800848c:	d11a      	bne.n	80084c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008494:	4013      	ands	r3, r2
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800849a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800849c:	4293      	cmp	r3, r2
 800849e:	d111      	bne.n	80084c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084aa:	085b      	lsrs	r3, r3, #1
 80084ac:	3b01      	subs	r3, #1
 80084ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d107      	bne.n	80084c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d001      	beq.n	80084c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80084c4:	2301      	movs	r3, #1
 80084c6:	e000      	b.n	80084ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80084c8:	2300      	movs	r3, #0
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3718      	adds	r7, #24
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}
 80084d2:	bf00      	nop
 80084d4:	40023800 	.word	0x40023800

080084d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b084      	sub	sp, #16
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d101      	bne.n	80084ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80084e8:	2301      	movs	r3, #1
 80084ea:	e0cc      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80084ec:	4b68      	ldr	r3, [pc, #416]	@ (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f003 0307 	and.w	r3, r3, #7
 80084f4:	683a      	ldr	r2, [r7, #0]
 80084f6:	429a      	cmp	r2, r3
 80084f8:	d90c      	bls.n	8008514 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80084fa:	4b65      	ldr	r3, [pc, #404]	@ (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 80084fc:	683a      	ldr	r2, [r7, #0]
 80084fe:	b2d2      	uxtb	r2, r2
 8008500:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008502:	4b63      	ldr	r3, [pc, #396]	@ (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f003 0307 	and.w	r3, r3, #7
 800850a:	683a      	ldr	r2, [r7, #0]
 800850c:	429a      	cmp	r2, r3
 800850e:	d001      	beq.n	8008514 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e0b8      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f003 0302 	and.w	r3, r3, #2
 800851c:	2b00      	cmp	r3, #0
 800851e:	d020      	beq.n	8008562 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f003 0304 	and.w	r3, r3, #4
 8008528:	2b00      	cmp	r3, #0
 800852a:	d005      	beq.n	8008538 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800852c:	4b59      	ldr	r3, [pc, #356]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	4a58      	ldr	r2, [pc, #352]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008532:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008536:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f003 0308 	and.w	r3, r3, #8
 8008540:	2b00      	cmp	r3, #0
 8008542:	d005      	beq.n	8008550 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008544:	4b53      	ldr	r3, [pc, #332]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	4a52      	ldr	r2, [pc, #328]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800854a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800854e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008550:	4b50      	ldr	r3, [pc, #320]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	494d      	ldr	r1, [pc, #308]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800855e:	4313      	orrs	r3, r2
 8008560:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 0301 	and.w	r3, r3, #1
 800856a:	2b00      	cmp	r3, #0
 800856c:	d044      	beq.n	80085f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	2b01      	cmp	r3, #1
 8008574:	d107      	bne.n	8008586 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008576:	4b47      	ldr	r3, [pc, #284]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800857e:	2b00      	cmp	r3, #0
 8008580:	d119      	bne.n	80085b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e07f      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	2b02      	cmp	r3, #2
 800858c:	d003      	beq.n	8008596 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008592:	2b03      	cmp	r3, #3
 8008594:	d107      	bne.n	80085a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008596:	4b3f      	ldr	r3, [pc, #252]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d109      	bne.n	80085b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80085a2:	2301      	movs	r3, #1
 80085a4:	e06f      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085a6:	4b3b      	ldr	r3, [pc, #236]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f003 0302 	and.w	r3, r3, #2
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d101      	bne.n	80085b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80085b2:	2301      	movs	r3, #1
 80085b4:	e067      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80085b6:	4b37      	ldr	r3, [pc, #220]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	f023 0203 	bic.w	r2, r3, #3
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	4934      	ldr	r1, [pc, #208]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 80085c4:	4313      	orrs	r3, r2
 80085c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80085c8:	f7fd ffb4 	bl	8006534 <HAL_GetTick>
 80085cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085ce:	e00a      	b.n	80085e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085d0:	f7fd ffb0 	bl	8006534 <HAL_GetTick>
 80085d4:	4602      	mov	r2, r0
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	1ad3      	subs	r3, r2, r3
 80085da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085de:	4293      	cmp	r3, r2
 80085e0:	d901      	bls.n	80085e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e04f      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085e6:	4b2b      	ldr	r3, [pc, #172]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	f003 020c 	and.w	r2, r3, #12
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d1eb      	bne.n	80085d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80085f8:	4b25      	ldr	r3, [pc, #148]	@ (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 0307 	and.w	r3, r3, #7
 8008600:	683a      	ldr	r2, [r7, #0]
 8008602:	429a      	cmp	r2, r3
 8008604:	d20c      	bcs.n	8008620 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008606:	4b22      	ldr	r3, [pc, #136]	@ (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 8008608:	683a      	ldr	r2, [r7, #0]
 800860a:	b2d2      	uxtb	r2, r2
 800860c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800860e:	4b20      	ldr	r3, [pc, #128]	@ (8008690 <HAL_RCC_ClockConfig+0x1b8>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 0307 	and.w	r3, r3, #7
 8008616:	683a      	ldr	r2, [r7, #0]
 8008618:	429a      	cmp	r2, r3
 800861a:	d001      	beq.n	8008620 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e032      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f003 0304 	and.w	r3, r3, #4
 8008628:	2b00      	cmp	r3, #0
 800862a:	d008      	beq.n	800863e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800862c:	4b19      	ldr	r3, [pc, #100]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	68db      	ldr	r3, [r3, #12]
 8008638:	4916      	ldr	r1, [pc, #88]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800863a:	4313      	orrs	r3, r2
 800863c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 0308 	and.w	r3, r3, #8
 8008646:	2b00      	cmp	r3, #0
 8008648:	d009      	beq.n	800865e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800864a:	4b12      	ldr	r3, [pc, #72]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	691b      	ldr	r3, [r3, #16]
 8008656:	00db      	lsls	r3, r3, #3
 8008658:	490e      	ldr	r1, [pc, #56]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 800865a:	4313      	orrs	r3, r2
 800865c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800865e:	f000 f821 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 8008662:	4602      	mov	r2, r0
 8008664:	4b0b      	ldr	r3, [pc, #44]	@ (8008694 <HAL_RCC_ClockConfig+0x1bc>)
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	091b      	lsrs	r3, r3, #4
 800866a:	f003 030f 	and.w	r3, r3, #15
 800866e:	490a      	ldr	r1, [pc, #40]	@ (8008698 <HAL_RCC_ClockConfig+0x1c0>)
 8008670:	5ccb      	ldrb	r3, [r1, r3]
 8008672:	fa22 f303 	lsr.w	r3, r2, r3
 8008676:	4a09      	ldr	r2, [pc, #36]	@ (800869c <HAL_RCC_ClockConfig+0x1c4>)
 8008678:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800867a:	4b09      	ldr	r3, [pc, #36]	@ (80086a0 <HAL_RCC_ClockConfig+0x1c8>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4618      	mov	r0, r3
 8008680:	f7fd ff14 	bl	80064ac <HAL_InitTick>

  return HAL_OK;
 8008684:	2300      	movs	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	3710      	adds	r7, #16
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	40023c00 	.word	0x40023c00
 8008694:	40023800 	.word	0x40023800
 8008698:	0800ed34 	.word	0x0800ed34
 800869c:	20000fb4 	.word	0x20000fb4
 80086a0:	20000fb8 	.word	0x20000fb8

080086a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80086a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80086a8:	b090      	sub	sp, #64	@ 0x40
 80086aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80086ac:	2300      	movs	r3, #0
 80086ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80086b0:	2300      	movs	r3, #0
 80086b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086b4:	2300      	movs	r3, #0
 80086b6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80086b8:	2300      	movs	r3, #0
 80086ba:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80086bc:	4b59      	ldr	r3, [pc, #356]	@ (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	f003 030c 	and.w	r3, r3, #12
 80086c4:	2b08      	cmp	r3, #8
 80086c6:	d00d      	beq.n	80086e4 <HAL_RCC_GetSysClockFreq+0x40>
 80086c8:	2b08      	cmp	r3, #8
 80086ca:	f200 80a1 	bhi.w	8008810 <HAL_RCC_GetSysClockFreq+0x16c>
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d002      	beq.n	80086d8 <HAL_RCC_GetSysClockFreq+0x34>
 80086d2:	2b04      	cmp	r3, #4
 80086d4:	d003      	beq.n	80086de <HAL_RCC_GetSysClockFreq+0x3a>
 80086d6:	e09b      	b.n	8008810 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80086d8:	4b53      	ldr	r3, [pc, #332]	@ (8008828 <HAL_RCC_GetSysClockFreq+0x184>)
 80086da:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80086dc:	e09b      	b.n	8008816 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80086de:	4b53      	ldr	r3, [pc, #332]	@ (800882c <HAL_RCC_GetSysClockFreq+0x188>)
 80086e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80086e2:	e098      	b.n	8008816 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80086e4:	4b4f      	ldr	r3, [pc, #316]	@ (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80086ec:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80086ee:	4b4d      	ldr	r3, [pc, #308]	@ (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d028      	beq.n	800874c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80086fa:	4b4a      	ldr	r3, [pc, #296]	@ (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	099b      	lsrs	r3, r3, #6
 8008700:	2200      	movs	r2, #0
 8008702:	623b      	str	r3, [r7, #32]
 8008704:	627a      	str	r2, [r7, #36]	@ 0x24
 8008706:	6a3b      	ldr	r3, [r7, #32]
 8008708:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800870c:	2100      	movs	r1, #0
 800870e:	4b47      	ldr	r3, [pc, #284]	@ (800882c <HAL_RCC_GetSysClockFreq+0x188>)
 8008710:	fb03 f201 	mul.w	r2, r3, r1
 8008714:	2300      	movs	r3, #0
 8008716:	fb00 f303 	mul.w	r3, r0, r3
 800871a:	4413      	add	r3, r2
 800871c:	4a43      	ldr	r2, [pc, #268]	@ (800882c <HAL_RCC_GetSysClockFreq+0x188>)
 800871e:	fba0 1202 	umull	r1, r2, r0, r2
 8008722:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008724:	460a      	mov	r2, r1
 8008726:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008728:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800872a:	4413      	add	r3, r2
 800872c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800872e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008730:	2200      	movs	r2, #0
 8008732:	61bb      	str	r3, [r7, #24]
 8008734:	61fa      	str	r2, [r7, #28]
 8008736:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800873a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800873e:	f7f8 fb03 	bl	8000d48 <__aeabi_uldivmod>
 8008742:	4602      	mov	r2, r0
 8008744:	460b      	mov	r3, r1
 8008746:	4613      	mov	r3, r2
 8008748:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800874a:	e053      	b.n	80087f4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800874c:	4b35      	ldr	r3, [pc, #212]	@ (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	099b      	lsrs	r3, r3, #6
 8008752:	2200      	movs	r2, #0
 8008754:	613b      	str	r3, [r7, #16]
 8008756:	617a      	str	r2, [r7, #20]
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800875e:	f04f 0b00 	mov.w	fp, #0
 8008762:	4652      	mov	r2, sl
 8008764:	465b      	mov	r3, fp
 8008766:	f04f 0000 	mov.w	r0, #0
 800876a:	f04f 0100 	mov.w	r1, #0
 800876e:	0159      	lsls	r1, r3, #5
 8008770:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008774:	0150      	lsls	r0, r2, #5
 8008776:	4602      	mov	r2, r0
 8008778:	460b      	mov	r3, r1
 800877a:	ebb2 080a 	subs.w	r8, r2, sl
 800877e:	eb63 090b 	sbc.w	r9, r3, fp
 8008782:	f04f 0200 	mov.w	r2, #0
 8008786:	f04f 0300 	mov.w	r3, #0
 800878a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800878e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008792:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008796:	ebb2 0408 	subs.w	r4, r2, r8
 800879a:	eb63 0509 	sbc.w	r5, r3, r9
 800879e:	f04f 0200 	mov.w	r2, #0
 80087a2:	f04f 0300 	mov.w	r3, #0
 80087a6:	00eb      	lsls	r3, r5, #3
 80087a8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087ac:	00e2      	lsls	r2, r4, #3
 80087ae:	4614      	mov	r4, r2
 80087b0:	461d      	mov	r5, r3
 80087b2:	eb14 030a 	adds.w	r3, r4, sl
 80087b6:	603b      	str	r3, [r7, #0]
 80087b8:	eb45 030b 	adc.w	r3, r5, fp
 80087bc:	607b      	str	r3, [r7, #4]
 80087be:	f04f 0200 	mov.w	r2, #0
 80087c2:	f04f 0300 	mov.w	r3, #0
 80087c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80087ca:	4629      	mov	r1, r5
 80087cc:	028b      	lsls	r3, r1, #10
 80087ce:	4621      	mov	r1, r4
 80087d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80087d4:	4621      	mov	r1, r4
 80087d6:	028a      	lsls	r2, r1, #10
 80087d8:	4610      	mov	r0, r2
 80087da:	4619      	mov	r1, r3
 80087dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087de:	2200      	movs	r2, #0
 80087e0:	60bb      	str	r3, [r7, #8]
 80087e2:	60fa      	str	r2, [r7, #12]
 80087e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80087e8:	f7f8 faae 	bl	8000d48 <__aeabi_uldivmod>
 80087ec:	4602      	mov	r2, r0
 80087ee:	460b      	mov	r3, r1
 80087f0:	4613      	mov	r3, r2
 80087f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80087f4:	4b0b      	ldr	r3, [pc, #44]	@ (8008824 <HAL_RCC_GetSysClockFreq+0x180>)
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	0c1b      	lsrs	r3, r3, #16
 80087fa:	f003 0303 	and.w	r3, r3, #3
 80087fe:	3301      	adds	r3, #1
 8008800:	005b      	lsls	r3, r3, #1
 8008802:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8008804:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008808:	fbb2 f3f3 	udiv	r3, r2, r3
 800880c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800880e:	e002      	b.n	8008816 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008810:	4b05      	ldr	r3, [pc, #20]	@ (8008828 <HAL_RCC_GetSysClockFreq+0x184>)
 8008812:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008814:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008818:	4618      	mov	r0, r3
 800881a:	3740      	adds	r7, #64	@ 0x40
 800881c:	46bd      	mov	sp, r7
 800881e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008822:	bf00      	nop
 8008824:	40023800 	.word	0x40023800
 8008828:	00f42400 	.word	0x00f42400
 800882c:	017d7840 	.word	0x017d7840

08008830 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b084      	sub	sp, #16
 8008834:	af00      	add	r7, sp, #0
 8008836:	60f8      	str	r0, [r7, #12]
 8008838:	60b9      	str	r1, [r7, #8]
 800883a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d101      	bne.n	8008846 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	e038      	b.n	80088b8 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800884c:	b2db      	uxtb	r3, r3
 800884e:	2b00      	cmp	r3, #0
 8008850:	d106      	bne.n	8008860 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2200      	movs	r2, #0
 8008856:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800885a:	68f8      	ldr	r0, [r7, #12]
 800885c:	f7f8 fefc 	bl	8001658 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	3308      	adds	r3, #8
 8008868:	4619      	mov	r1, r3
 800886a:	4610      	mov	r0, r2
 800886c:	f000 fb5e 	bl	8008f2c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	6818      	ldr	r0, [r3, #0]
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	689b      	ldr	r3, [r3, #8]
 8008878:	461a      	mov	r2, r3
 800887a:	68b9      	ldr	r1, [r7, #8]
 800887c:	f000 fbc0 	bl	8009000 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	6858      	ldr	r0, [r3, #4]
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	689a      	ldr	r2, [r3, #8]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800888c:	6879      	ldr	r1, [r7, #4]
 800888e:	f000 fbed 	bl	800906c <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	68fa      	ldr	r2, [r7, #12]
 8008898:	6892      	ldr	r2, [r2, #8]
 800889a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	6892      	ldr	r2, [r2, #8]
 80088a6:	f041 0101 	orr.w	r1, r1, #1
 80088aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2201      	movs	r2, #1
 80088b2:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 80088b6:	2300      	movs	r3, #0
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3710      	adds	r7, #16
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b082      	sub	sp, #8
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d101      	bne.n	80088d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80088ce:	2301      	movs	r3, #1
 80088d0:	e041      	b.n	8008956 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d106      	bne.n	80088ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	2200      	movs	r2, #0
 80088e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f7fa f85e 	bl	80029a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2202      	movs	r2, #2
 80088f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681a      	ldr	r2, [r3, #0]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	3304      	adds	r3, #4
 80088fc:	4619      	mov	r1, r3
 80088fe:	4610      	mov	r0, r2
 8008900:	f000 f95e 	bl	8008bc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2201      	movs	r2, #1
 8008908:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2201      	movs	r2, #1
 8008920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2201      	movs	r2, #1
 8008928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2201      	movs	r2, #1
 8008930:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2201      	movs	r2, #1
 8008938:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2201      	movs	r2, #1
 8008940:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2201      	movs	r2, #1
 8008948:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2201      	movs	r2, #1
 8008950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008954:	2300      	movs	r3, #0
}
 8008956:	4618      	mov	r0, r3
 8008958:	3708      	adds	r7, #8
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
	...

08008960 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008960:	b480      	push	{r7}
 8008962:	b085      	sub	sp, #20
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800896e:	b2db      	uxtb	r3, r3
 8008970:	2b01      	cmp	r3, #1
 8008972:	d001      	beq.n	8008978 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008974:	2301      	movs	r3, #1
 8008976:	e046      	b.n	8008a06 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2202      	movs	r2, #2
 800897c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a23      	ldr	r2, [pc, #140]	@ (8008a14 <HAL_TIM_Base_Start+0xb4>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d022      	beq.n	80089d0 <HAL_TIM_Base_Start+0x70>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008992:	d01d      	beq.n	80089d0 <HAL_TIM_Base_Start+0x70>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a1f      	ldr	r2, [pc, #124]	@ (8008a18 <HAL_TIM_Base_Start+0xb8>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d018      	beq.n	80089d0 <HAL_TIM_Base_Start+0x70>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a1e      	ldr	r2, [pc, #120]	@ (8008a1c <HAL_TIM_Base_Start+0xbc>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d013      	beq.n	80089d0 <HAL_TIM_Base_Start+0x70>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a1c      	ldr	r2, [pc, #112]	@ (8008a20 <HAL_TIM_Base_Start+0xc0>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d00e      	beq.n	80089d0 <HAL_TIM_Base_Start+0x70>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4a1b      	ldr	r2, [pc, #108]	@ (8008a24 <HAL_TIM_Base_Start+0xc4>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d009      	beq.n	80089d0 <HAL_TIM_Base_Start+0x70>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a19      	ldr	r2, [pc, #100]	@ (8008a28 <HAL_TIM_Base_Start+0xc8>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d004      	beq.n	80089d0 <HAL_TIM_Base_Start+0x70>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a18      	ldr	r2, [pc, #96]	@ (8008a2c <HAL_TIM_Base_Start+0xcc>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d111      	bne.n	80089f4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	689b      	ldr	r3, [r3, #8]
 80089d6:	f003 0307 	and.w	r3, r3, #7
 80089da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2b06      	cmp	r3, #6
 80089e0:	d010      	beq.n	8008a04 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f042 0201 	orr.w	r2, r2, #1
 80089f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089f2:	e007      	b.n	8008a04 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	681a      	ldr	r2, [r3, #0]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f042 0201 	orr.w	r2, r2, #1
 8008a02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a04:	2300      	movs	r3, #0
}
 8008a06:	4618      	mov	r0, r3
 8008a08:	3714      	adds	r7, #20
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a10:	4770      	bx	lr
 8008a12:	bf00      	nop
 8008a14:	40010000 	.word	0x40010000
 8008a18:	40000400 	.word	0x40000400
 8008a1c:	40000800 	.word	0x40000800
 8008a20:	40000c00 	.word	0x40000c00
 8008a24:	40010400 	.word	0x40010400
 8008a28:	40014000 	.word	0x40014000
 8008a2c:	40001800 	.word	0x40001800

08008a30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d101      	bne.n	8008a4c <HAL_TIM_ConfigClockSource+0x1c>
 8008a48:	2302      	movs	r3, #2
 8008a4a:	e0b4      	b.n	8008bb6 <HAL_TIM_ConfigClockSource+0x186>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2202      	movs	r2, #2
 8008a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008a6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008a72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	68ba      	ldr	r2, [r7, #8]
 8008a7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a84:	d03e      	beq.n	8008b04 <HAL_TIM_ConfigClockSource+0xd4>
 8008a86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a8a:	f200 8087 	bhi.w	8008b9c <HAL_TIM_ConfigClockSource+0x16c>
 8008a8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a92:	f000 8086 	beq.w	8008ba2 <HAL_TIM_ConfigClockSource+0x172>
 8008a96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a9a:	d87f      	bhi.n	8008b9c <HAL_TIM_ConfigClockSource+0x16c>
 8008a9c:	2b70      	cmp	r3, #112	@ 0x70
 8008a9e:	d01a      	beq.n	8008ad6 <HAL_TIM_ConfigClockSource+0xa6>
 8008aa0:	2b70      	cmp	r3, #112	@ 0x70
 8008aa2:	d87b      	bhi.n	8008b9c <HAL_TIM_ConfigClockSource+0x16c>
 8008aa4:	2b60      	cmp	r3, #96	@ 0x60
 8008aa6:	d050      	beq.n	8008b4a <HAL_TIM_ConfigClockSource+0x11a>
 8008aa8:	2b60      	cmp	r3, #96	@ 0x60
 8008aaa:	d877      	bhi.n	8008b9c <HAL_TIM_ConfigClockSource+0x16c>
 8008aac:	2b50      	cmp	r3, #80	@ 0x50
 8008aae:	d03c      	beq.n	8008b2a <HAL_TIM_ConfigClockSource+0xfa>
 8008ab0:	2b50      	cmp	r3, #80	@ 0x50
 8008ab2:	d873      	bhi.n	8008b9c <HAL_TIM_ConfigClockSource+0x16c>
 8008ab4:	2b40      	cmp	r3, #64	@ 0x40
 8008ab6:	d058      	beq.n	8008b6a <HAL_TIM_ConfigClockSource+0x13a>
 8008ab8:	2b40      	cmp	r3, #64	@ 0x40
 8008aba:	d86f      	bhi.n	8008b9c <HAL_TIM_ConfigClockSource+0x16c>
 8008abc:	2b30      	cmp	r3, #48	@ 0x30
 8008abe:	d064      	beq.n	8008b8a <HAL_TIM_ConfigClockSource+0x15a>
 8008ac0:	2b30      	cmp	r3, #48	@ 0x30
 8008ac2:	d86b      	bhi.n	8008b9c <HAL_TIM_ConfigClockSource+0x16c>
 8008ac4:	2b20      	cmp	r3, #32
 8008ac6:	d060      	beq.n	8008b8a <HAL_TIM_ConfigClockSource+0x15a>
 8008ac8:	2b20      	cmp	r3, #32
 8008aca:	d867      	bhi.n	8008b9c <HAL_TIM_ConfigClockSource+0x16c>
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d05c      	beq.n	8008b8a <HAL_TIM_ConfigClockSource+0x15a>
 8008ad0:	2b10      	cmp	r3, #16
 8008ad2:	d05a      	beq.n	8008b8a <HAL_TIM_ConfigClockSource+0x15a>
 8008ad4:	e062      	b.n	8008b9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6818      	ldr	r0, [r3, #0]
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	6899      	ldr	r1, [r3, #8]
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	685a      	ldr	r2, [r3, #4]
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	f000 f985 	bl	8008df4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	689b      	ldr	r3, [r3, #8]
 8008af0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008af8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	68ba      	ldr	r2, [r7, #8]
 8008b00:	609a      	str	r2, [r3, #8]
      break;
 8008b02:	e04f      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6818      	ldr	r0, [r3, #0]
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	6899      	ldr	r1, [r3, #8]
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	685a      	ldr	r2, [r3, #4]
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	f000 f96e 	bl	8008df4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	689a      	ldr	r2, [r3, #8]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008b26:	609a      	str	r2, [r3, #8]
      break;
 8008b28:	e03c      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6818      	ldr	r0, [r3, #0]
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	6859      	ldr	r1, [r3, #4]
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	68db      	ldr	r3, [r3, #12]
 8008b36:	461a      	mov	r2, r3
 8008b38:	f000 f8e2 	bl	8008d00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	2150      	movs	r1, #80	@ 0x50
 8008b42:	4618      	mov	r0, r3
 8008b44:	f000 f93b 	bl	8008dbe <TIM_ITRx_SetConfig>
      break;
 8008b48:	e02c      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6818      	ldr	r0, [r3, #0]
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	6859      	ldr	r1, [r3, #4]
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	461a      	mov	r2, r3
 8008b58:	f000 f901 	bl	8008d5e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2160      	movs	r1, #96	@ 0x60
 8008b62:	4618      	mov	r0, r3
 8008b64:	f000 f92b 	bl	8008dbe <TIM_ITRx_SetConfig>
      break;
 8008b68:	e01c      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6818      	ldr	r0, [r3, #0]
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	6859      	ldr	r1, [r3, #4]
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	68db      	ldr	r3, [r3, #12]
 8008b76:	461a      	mov	r2, r3
 8008b78:	f000 f8c2 	bl	8008d00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	2140      	movs	r1, #64	@ 0x40
 8008b82:	4618      	mov	r0, r3
 8008b84:	f000 f91b 	bl	8008dbe <TIM_ITRx_SetConfig>
      break;
 8008b88:	e00c      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4619      	mov	r1, r3
 8008b94:	4610      	mov	r0, r2
 8008b96:	f000 f912 	bl	8008dbe <TIM_ITRx_SetConfig>
      break;
 8008b9a:	e003      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	73fb      	strb	r3, [r7, #15]
      break;
 8008ba0:	e000      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008ba2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
	...

08008bc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b085      	sub	sp, #20
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
 8008bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a40      	ldr	r2, [pc, #256]	@ (8008cd4 <TIM_Base_SetConfig+0x114>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d013      	beq.n	8008c00 <TIM_Base_SetConfig+0x40>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bde:	d00f      	beq.n	8008c00 <TIM_Base_SetConfig+0x40>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4a3d      	ldr	r2, [pc, #244]	@ (8008cd8 <TIM_Base_SetConfig+0x118>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d00b      	beq.n	8008c00 <TIM_Base_SetConfig+0x40>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	4a3c      	ldr	r2, [pc, #240]	@ (8008cdc <TIM_Base_SetConfig+0x11c>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d007      	beq.n	8008c00 <TIM_Base_SetConfig+0x40>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	4a3b      	ldr	r2, [pc, #236]	@ (8008ce0 <TIM_Base_SetConfig+0x120>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d003      	beq.n	8008c00 <TIM_Base_SetConfig+0x40>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	4a3a      	ldr	r2, [pc, #232]	@ (8008ce4 <TIM_Base_SetConfig+0x124>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d108      	bne.n	8008c12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	68fa      	ldr	r2, [r7, #12]
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4a2f      	ldr	r2, [pc, #188]	@ (8008cd4 <TIM_Base_SetConfig+0x114>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d02b      	beq.n	8008c72 <TIM_Base_SetConfig+0xb2>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c20:	d027      	beq.n	8008c72 <TIM_Base_SetConfig+0xb2>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	4a2c      	ldr	r2, [pc, #176]	@ (8008cd8 <TIM_Base_SetConfig+0x118>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d023      	beq.n	8008c72 <TIM_Base_SetConfig+0xb2>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	4a2b      	ldr	r2, [pc, #172]	@ (8008cdc <TIM_Base_SetConfig+0x11c>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d01f      	beq.n	8008c72 <TIM_Base_SetConfig+0xb2>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	4a2a      	ldr	r2, [pc, #168]	@ (8008ce0 <TIM_Base_SetConfig+0x120>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d01b      	beq.n	8008c72 <TIM_Base_SetConfig+0xb2>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	4a29      	ldr	r2, [pc, #164]	@ (8008ce4 <TIM_Base_SetConfig+0x124>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d017      	beq.n	8008c72 <TIM_Base_SetConfig+0xb2>
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	4a28      	ldr	r2, [pc, #160]	@ (8008ce8 <TIM_Base_SetConfig+0x128>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d013      	beq.n	8008c72 <TIM_Base_SetConfig+0xb2>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a27      	ldr	r2, [pc, #156]	@ (8008cec <TIM_Base_SetConfig+0x12c>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d00f      	beq.n	8008c72 <TIM_Base_SetConfig+0xb2>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a26      	ldr	r2, [pc, #152]	@ (8008cf0 <TIM_Base_SetConfig+0x130>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d00b      	beq.n	8008c72 <TIM_Base_SetConfig+0xb2>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a25      	ldr	r2, [pc, #148]	@ (8008cf4 <TIM_Base_SetConfig+0x134>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d007      	beq.n	8008c72 <TIM_Base_SetConfig+0xb2>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a24      	ldr	r2, [pc, #144]	@ (8008cf8 <TIM_Base_SetConfig+0x138>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d003      	beq.n	8008c72 <TIM_Base_SetConfig+0xb2>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	4a23      	ldr	r2, [pc, #140]	@ (8008cfc <TIM_Base_SetConfig+0x13c>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d108      	bne.n	8008c84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	68db      	ldr	r3, [r3, #12]
 8008c7e:	68fa      	ldr	r2, [r7, #12]
 8008c80:	4313      	orrs	r3, r2
 8008c82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	695b      	ldr	r3, [r3, #20]
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	68fa      	ldr	r2, [r7, #12]
 8008c96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	689a      	ldr	r2, [r3, #8]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	681a      	ldr	r2, [r3, #0]
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	4a0a      	ldr	r2, [pc, #40]	@ (8008cd4 <TIM_Base_SetConfig+0x114>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d003      	beq.n	8008cb8 <TIM_Base_SetConfig+0xf8>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	4a0c      	ldr	r2, [pc, #48]	@ (8008ce4 <TIM_Base_SetConfig+0x124>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d103      	bne.n	8008cc0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	691a      	ldr	r2, [r3, #16]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	615a      	str	r2, [r3, #20]
}
 8008cc6:	bf00      	nop
 8008cc8:	3714      	adds	r7, #20
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr
 8008cd2:	bf00      	nop
 8008cd4:	40010000 	.word	0x40010000
 8008cd8:	40000400 	.word	0x40000400
 8008cdc:	40000800 	.word	0x40000800
 8008ce0:	40000c00 	.word	0x40000c00
 8008ce4:	40010400 	.word	0x40010400
 8008ce8:	40014000 	.word	0x40014000
 8008cec:	40014400 	.word	0x40014400
 8008cf0:	40014800 	.word	0x40014800
 8008cf4:	40001800 	.word	0x40001800
 8008cf8:	40001c00 	.word	0x40001c00
 8008cfc:	40002000 	.word	0x40002000

08008d00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d00:	b480      	push	{r7}
 8008d02:	b087      	sub	sp, #28
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	60b9      	str	r1, [r7, #8]
 8008d0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	6a1b      	ldr	r3, [r3, #32]
 8008d10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	6a1b      	ldr	r3, [r3, #32]
 8008d16:	f023 0201 	bic.w	r2, r3, #1
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	699b      	ldr	r3, [r3, #24]
 8008d22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	011b      	lsls	r3, r3, #4
 8008d30:	693a      	ldr	r2, [r7, #16]
 8008d32:	4313      	orrs	r3, r2
 8008d34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	f023 030a 	bic.w	r3, r3, #10
 8008d3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d3e:	697a      	ldr	r2, [r7, #20]
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	4313      	orrs	r3, r2
 8008d44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	693a      	ldr	r2, [r7, #16]
 8008d4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	697a      	ldr	r2, [r7, #20]
 8008d50:	621a      	str	r2, [r3, #32]
}
 8008d52:	bf00      	nop
 8008d54:	371c      	adds	r7, #28
 8008d56:	46bd      	mov	sp, r7
 8008d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5c:	4770      	bx	lr

08008d5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d5e:	b480      	push	{r7}
 8008d60:	b087      	sub	sp, #28
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	60f8      	str	r0, [r7, #12]
 8008d66:	60b9      	str	r1, [r7, #8]
 8008d68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	6a1b      	ldr	r3, [r3, #32]
 8008d6e:	f023 0210 	bic.w	r2, r3, #16
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	699b      	ldr	r3, [r3, #24]
 8008d7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	6a1b      	ldr	r3, [r3, #32]
 8008d80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	031b      	lsls	r3, r3, #12
 8008d8e:	697a      	ldr	r2, [r7, #20]
 8008d90:	4313      	orrs	r3, r2
 8008d92:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d9a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	011b      	lsls	r3, r3, #4
 8008da0:	693a      	ldr	r2, [r7, #16]
 8008da2:	4313      	orrs	r3, r2
 8008da4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	697a      	ldr	r2, [r7, #20]
 8008daa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	693a      	ldr	r2, [r7, #16]
 8008db0:	621a      	str	r2, [r3, #32]
}
 8008db2:	bf00      	nop
 8008db4:	371c      	adds	r7, #28
 8008db6:	46bd      	mov	sp, r7
 8008db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbc:	4770      	bx	lr

08008dbe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008dbe:	b480      	push	{r7}
 8008dc0:	b085      	sub	sp, #20
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	6078      	str	r0, [r7, #4]
 8008dc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008dd4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008dd6:	683a      	ldr	r2, [r7, #0]
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	f043 0307 	orr.w	r3, r3, #7
 8008de0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	68fa      	ldr	r2, [r7, #12]
 8008de6:	609a      	str	r2, [r3, #8]
}
 8008de8:	bf00      	nop
 8008dea:	3714      	adds	r7, #20
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b087      	sub	sp, #28
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	60b9      	str	r1, [r7, #8]
 8008dfe:	607a      	str	r2, [r7, #4]
 8008e00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	689b      	ldr	r3, [r3, #8]
 8008e06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	021a      	lsls	r2, r3, #8
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	431a      	orrs	r2, r3
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	697a      	ldr	r2, [r7, #20]
 8008e1e:	4313      	orrs	r3, r2
 8008e20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	697a      	ldr	r2, [r7, #20]
 8008e26:	609a      	str	r2, [r3, #8]
}
 8008e28:	bf00      	nop
 8008e2a:	371c      	adds	r7, #28
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b085      	sub	sp, #20
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d101      	bne.n	8008e4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e48:	2302      	movs	r3, #2
 8008e4a:	e05a      	b.n	8008f02 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2201      	movs	r2, #1
 8008e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2202      	movs	r2, #2
 8008e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	68fa      	ldr	r2, [r7, #12]
 8008e84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a21      	ldr	r2, [pc, #132]	@ (8008f10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d022      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e98:	d01d      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a1d      	ldr	r2, [pc, #116]	@ (8008f14 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d018      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8008f18 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d013      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4a1a      	ldr	r2, [pc, #104]	@ (8008f1c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d00e      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a18      	ldr	r2, [pc, #96]	@ (8008f20 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d009      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a17      	ldr	r2, [pc, #92]	@ (8008f24 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d004      	beq.n	8008ed6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a15      	ldr	r2, [pc, #84]	@ (8008f28 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d10c      	bne.n	8008ef0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008edc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	68ba      	ldr	r2, [r7, #8]
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2200      	movs	r2, #0
 8008efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f00:	2300      	movs	r3, #0
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3714      	adds	r7, #20
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr
 8008f0e:	bf00      	nop
 8008f10:	40010000 	.word	0x40010000
 8008f14:	40000400 	.word	0x40000400
 8008f18:	40000800 	.word	0x40000800
 8008f1c:	40000c00 	.word	0x40000c00
 8008f20:	40010400 	.word	0x40010400
 8008f24:	40014000 	.word	0x40014000
 8008f28:	40001800 	.word	0x40001800

08008f2c <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b087      	sub	sp, #28
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
 8008f34:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f40:	683a      	ldr	r2, [r7, #0]
 8008f42:	6812      	ldr	r2, [r2, #0]
 8008f44:	f023 0101 	bic.w	r1, r3, #1
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	2b08      	cmp	r3, #8
 8008f54:	d102      	bne.n	8008f5c <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008f56:	2340      	movs	r3, #64	@ 0x40
 8008f58:	617b      	str	r3, [r7, #20]
 8008f5a:	e001      	b.n	8008f60 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8008f6c:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8008f72:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8008f78:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8008f7e:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8008f84:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8008f8a:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8008f90:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8008f96:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8008f9c:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8008fa2:	4313      	orrs	r3, r2
 8008fa4:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	699b      	ldr	r3, [r3, #24]
 8008faa:	693a      	ldr	r2, [r7, #16]
 8008fac:	4313      	orrs	r3, r2
 8008fae:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fb4:	693a      	ldr	r2, [r7, #16]
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8008fba:	4b10      	ldr	r3, [pc, #64]	@ (8008ffc <FSMC_NORSRAM_Init+0xd0>)
 8008fbc:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008fc4:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8008fcc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	43db      	mvns	r3, r3
 8008fdc:	ea02 0103 	and.w	r1, r2, r3
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	681a      	ldr	r2, [r3, #0]
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	4319      	orrs	r1, r3
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8008fee:	2300      	movs	r3, #0
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	371c      	adds	r7, #28
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr
 8008ffc:	0008fb7f 	.word	0x0008fb7f

08009000 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009000:	b480      	push	{r7}
 8009002:	b085      	sub	sp, #20
 8009004:	af00      	add	r7, sp, #0
 8009006:	60f8      	str	r0, [r7, #12]
 8009008:	60b9      	str	r1, [r7, #8]
 800900a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	1c5a      	adds	r2, r3, #1
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009016:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	681a      	ldr	r2, [r3, #0]
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	685b      	ldr	r3, [r3, #4]
 8009022:	011b      	lsls	r3, r3, #4
 8009024:	431a      	orrs	r2, r3
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	689b      	ldr	r3, [r3, #8]
 800902a:	021b      	lsls	r3, r3, #8
 800902c:	431a      	orrs	r2, r3
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	041b      	lsls	r3, r3, #16
 8009034:	431a      	orrs	r2, r3
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	691b      	ldr	r3, [r3, #16]
 800903a:	3b01      	subs	r3, #1
 800903c:	051b      	lsls	r3, r3, #20
 800903e:	431a      	orrs	r2, r3
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	695b      	ldr	r3, [r3, #20]
 8009044:	3b02      	subs	r3, #2
 8009046:	061b      	lsls	r3, r3, #24
 8009048:	431a      	orrs	r2, r3
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	699b      	ldr	r3, [r3, #24]
 800904e:	4313      	orrs	r3, r2
 8009050:	687a      	ldr	r2, [r7, #4]
 8009052:	3201      	adds	r2, #1
 8009054:	4319      	orrs	r1, r3
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 800905c:	2300      	movs	r3, #0
}
 800905e:	4618      	mov	r0, r3
 8009060:	3714      	adds	r7, #20
 8009062:	46bd      	mov	sp, r7
 8009064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009068:	4770      	bx	lr
	...

0800906c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800906c:	b480      	push	{r7}
 800906e:	b085      	sub	sp, #20
 8009070:	af00      	add	r7, sp, #0
 8009072:	60f8      	str	r0, [r7, #12]
 8009074:	60b9      	str	r1, [r7, #8]
 8009076:	607a      	str	r2, [r7, #4]
 8009078:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009080:	d11d      	bne.n	80090be <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	687a      	ldr	r2, [r7, #4]
 8009086:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800908a:	4b13      	ldr	r3, [pc, #76]	@ (80090d8 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800908c:	4013      	ands	r3, r2
 800908e:	68ba      	ldr	r2, [r7, #8]
 8009090:	6811      	ldr	r1, [r2, #0]
 8009092:	68ba      	ldr	r2, [r7, #8]
 8009094:	6852      	ldr	r2, [r2, #4]
 8009096:	0112      	lsls	r2, r2, #4
 8009098:	4311      	orrs	r1, r2
 800909a:	68ba      	ldr	r2, [r7, #8]
 800909c:	6892      	ldr	r2, [r2, #8]
 800909e:	0212      	lsls	r2, r2, #8
 80090a0:	4311      	orrs	r1, r2
 80090a2:	68ba      	ldr	r2, [r7, #8]
 80090a4:	6992      	ldr	r2, [r2, #24]
 80090a6:	4311      	orrs	r1, r2
 80090a8:	68ba      	ldr	r2, [r7, #8]
 80090aa:	68d2      	ldr	r2, [r2, #12]
 80090ac:	0412      	lsls	r2, r2, #16
 80090ae:	430a      	orrs	r2, r1
 80090b0:	ea43 0102 	orr.w	r1, r3, r2
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	687a      	ldr	r2, [r7, #4]
 80090b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80090bc:	e005      	b.n	80090ca <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	687a      	ldr	r2, [r7, #4]
 80090c2:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80090c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80090ca:	2300      	movs	r3, #0
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3714      	adds	r7, #20
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr
 80090d8:	cff00000 	.word	0xcff00000

080090dc <delay_us>:
 * @param     nus: us
 * @note      nus: 0 ~ (2^32 / fac_us) (fac_us, )
 * @retval    
 */
void delay_us(uint32_t nus)
{
 80090dc:	b480      	push	{r7}
 80090de:	b089      	sub	sp, #36	@ 0x24
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t told, tnow, tcnt = 0;
 80090e4:	2300      	movs	r3, #0
 80090e6:	61bb      	str	r3, [r7, #24]
    uint32_t reload = SysTick->LOAD;        /* LOAD */
 80090e8:	4b19      	ldr	r3, [pc, #100]	@ (8009150 <delay_us+0x74>)
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	617b      	str	r3, [r7, #20]
    ticks = nus * g_fac_us;                 /*  */
 80090ee:	4b19      	ldr	r3, [pc, #100]	@ (8009154 <delay_us+0x78>)
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	fb02 f303 	mul.w	r3, r2, r3
 80090f8:	613b      	str	r3, [r7, #16]
    
#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedlock();                    /*  OS  */
#endif

    told = SysTick->VAL;                    /*  */
 80090fa:	4b15      	ldr	r3, [pc, #84]	@ (8009150 <delay_us+0x74>)
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8009100:	4b13      	ldr	r3, [pc, #76]	@ (8009150 <delay_us+0x74>)
 8009102:	689b      	ldr	r3, [r3, #8]
 8009104:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 8009106:	68fa      	ldr	r2, [r7, #12]
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	429a      	cmp	r2, r3
 800910c:	d0f8      	beq.n	8009100 <delay_us+0x24>
        {
            if (tnow < told)
 800910e:	68fa      	ldr	r2, [r7, #12]
 8009110:	69fb      	ldr	r3, [r7, #28]
 8009112:	429a      	cmp	r2, r3
 8009114:	d206      	bcs.n	8009124 <delay_us+0x48>
            {
                tcnt += told - tnow;        /* SYSTICK */
 8009116:	69fa      	ldr	r2, [r7, #28]
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	1ad3      	subs	r3, r2, r3
 800911c:	69ba      	ldr	r2, [r7, #24]
 800911e:	4413      	add	r3, r2
 8009120:	61bb      	str	r3, [r7, #24]
 8009122:	e007      	b.n	8009134 <delay_us+0x58>
            }
            else
            {
                tcnt += reload - tnow + told;
 8009124:	697a      	ldr	r2, [r7, #20]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	1ad2      	subs	r2, r2, r3
 800912a:	69fb      	ldr	r3, [r7, #28]
 800912c:	4413      	add	r3, r2
 800912e:	69ba      	ldr	r2, [r7, #24]
 8009130:	4413      	add	r3, r2
 8009132:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks) 
 8009138:	69ba      	ldr	r2, [r7, #24]
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	429a      	cmp	r2, r3
 800913e:	d200      	bcs.n	8009142 <delay_us+0x66>
        tnow = SysTick->VAL;
 8009140:	e7de      	b.n	8009100 <delay_us+0x24>
            {
                break;                      /* /, */
 8009142:	bf00      	nop

#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedunlock();                  /*  OS  */
#endif 

}
 8009144:	bf00      	nop
 8009146:	3724      	adds	r7, #36	@ 0x24
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr
 8009150:	e000e010 	.word	0xe000e010
 8009154:	200053ac 	.word	0x200053ac

08009158 <delay_ms>:
 * @brief     nms
 * @param     nms: ms (0< nms <= (2^32 / fac_us / 1000))(fac_us, )
 * @retval    
 */
void delay_ms(uint16_t nms)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	4603      	mov	r3, r0
 8009160:	80fb      	strh	r3, [r7, #6]

        nms %= g_fac_ms;                                /* OS, */
    }
#endif

    delay_us((uint32_t)(nms * 1000));                   /*  */
 8009162:	88fb      	ldrh	r3, [r7, #6]
 8009164:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009168:	fb02 f303 	mul.w	r3, r2, r3
 800916c:	4618      	mov	r0, r3
 800916e:	f7ff ffb5 	bl	80090dc <delay_us>
}
 8009172:	bf00      	nop
 8009174:	3708      	adds	r7, #8
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}
	...

0800917c <arm_min_f32>:
 800917c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009180:	1e4f      	subs	r7, r1, #1
 8009182:	ea5f 0897 	movs.w	r8, r7, lsr #2
 8009186:	f100 0e04 	add.w	lr, r0, #4
 800918a:	edd0 7a00 	vldr	s15, [r0]
 800918e:	d058      	beq.n	8009242 <arm_min_f32+0xc6>
 8009190:	3014      	adds	r0, #20
 8009192:	46c4      	mov	ip, r8
 8009194:	2604      	movs	r6, #4
 8009196:	2400      	movs	r4, #0
 8009198:	ed10 6a04 	vldr	s12, [r0, #-16]
 800919c:	ed50 6a03 	vldr	s13, [r0, #-12]
 80091a0:	ed10 7a02 	vldr	s14, [r0, #-8]
 80091a4:	ed50 5a01 	vldr	s11, [r0, #-4]
 80091a8:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80091ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091b0:	bf48      	it	mi
 80091b2:	eef0 7a46 	vmovmi.f32	s15, s12
 80091b6:	f1a6 0503 	sub.w	r5, r6, #3
 80091ba:	eef4 7ae6 	vcmpe.f32	s15, s13
 80091be:	bf48      	it	mi
 80091c0:	462c      	movmi	r4, r5
 80091c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091c6:	bfc8      	it	gt
 80091c8:	eef0 7a66 	vmovgt.f32	s15, s13
 80091cc:	f1a6 0502 	sub.w	r5, r6, #2
 80091d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091d4:	bfc8      	it	gt
 80091d6:	462c      	movgt	r4, r5
 80091d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091dc:	bfc8      	it	gt
 80091de:	eef0 7a47 	vmovgt.f32	s15, s14
 80091e2:	f106 35ff 	add.w	r5, r6, #4294967295
 80091e6:	eef4 7ae5 	vcmpe.f32	s15, s11
 80091ea:	bfc8      	it	gt
 80091ec:	462c      	movgt	r4, r5
 80091ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091f2:	bfc8      	it	gt
 80091f4:	4634      	movgt	r4, r6
 80091f6:	bfc8      	it	gt
 80091f8:	eef0 7a65 	vmovgt.f32	s15, s11
 80091fc:	f1bc 0c01 	subs.w	ip, ip, #1
 8009200:	f100 0010 	add.w	r0, r0, #16
 8009204:	f106 0604 	add.w	r6, r6, #4
 8009208:	d1c6      	bne.n	8009198 <arm_min_f32+0x1c>
 800920a:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 800920e:	f017 0003 	ands.w	r0, r7, #3
 8009212:	d018      	beq.n	8009246 <arm_min_f32+0xca>
 8009214:	1a08      	subs	r0, r1, r0
 8009216:	ecbe 7a01 	vldmia	lr!, {s14}
 800921a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800921e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009222:	bf48      	it	mi
 8009224:	4604      	movmi	r4, r0
 8009226:	f100 0001 	add.w	r0, r0, #1
 800922a:	bf58      	it	pl
 800922c:	eeb0 7a67 	vmovpl.f32	s14, s15
 8009230:	4281      	cmp	r1, r0
 8009232:	eef0 7a47 	vmov.f32	s15, s14
 8009236:	d1ee      	bne.n	8009216 <arm_min_f32+0x9a>
 8009238:	ed82 7a00 	vstr	s14, [r2]
 800923c:	601c      	str	r4, [r3, #0]
 800923e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009242:	4644      	mov	r4, r8
 8009244:	e7e3      	b.n	800920e <arm_min_f32+0x92>
 8009246:	eeb0 7a67 	vmov.f32	s14, s15
 800924a:	e7f5      	b.n	8009238 <arm_min_f32+0xbc>

0800924c <arm_max_f32>:
 800924c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009250:	1e4f      	subs	r7, r1, #1
 8009252:	ea5f 0897 	movs.w	r8, r7, lsr #2
 8009256:	f100 0e04 	add.w	lr, r0, #4
 800925a:	edd0 7a00 	vldr	s15, [r0]
 800925e:	d058      	beq.n	8009312 <arm_max_f32+0xc6>
 8009260:	3014      	adds	r0, #20
 8009262:	46c4      	mov	ip, r8
 8009264:	2604      	movs	r6, #4
 8009266:	2400      	movs	r4, #0
 8009268:	ed10 6a04 	vldr	s12, [r0, #-16]
 800926c:	ed50 6a03 	vldr	s13, [r0, #-12]
 8009270:	ed10 7a02 	vldr	s14, [r0, #-8]
 8009274:	ed50 5a01 	vldr	s11, [r0, #-4]
 8009278:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800927c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009280:	bfc8      	it	gt
 8009282:	eef0 7a46 	vmovgt.f32	s15, s12
 8009286:	f1a6 0503 	sub.w	r5, r6, #3
 800928a:	eef4 7ae6 	vcmpe.f32	s15, s13
 800928e:	bfc8      	it	gt
 8009290:	462c      	movgt	r4, r5
 8009292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009296:	bf48      	it	mi
 8009298:	eef0 7a66 	vmovmi.f32	s15, s13
 800929c:	f1a6 0502 	sub.w	r5, r6, #2
 80092a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80092a4:	bf48      	it	mi
 80092a6:	462c      	movmi	r4, r5
 80092a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092ac:	bf48      	it	mi
 80092ae:	eef0 7a47 	vmovmi.f32	s15, s14
 80092b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80092b6:	eef4 7ae5 	vcmpe.f32	s15, s11
 80092ba:	bf48      	it	mi
 80092bc:	462c      	movmi	r4, r5
 80092be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092c2:	bf48      	it	mi
 80092c4:	4634      	movmi	r4, r6
 80092c6:	bf48      	it	mi
 80092c8:	eef0 7a65 	vmovmi.f32	s15, s11
 80092cc:	f1bc 0c01 	subs.w	ip, ip, #1
 80092d0:	f100 0010 	add.w	r0, r0, #16
 80092d4:	f106 0604 	add.w	r6, r6, #4
 80092d8:	d1c6      	bne.n	8009268 <arm_max_f32+0x1c>
 80092da:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 80092de:	f017 0003 	ands.w	r0, r7, #3
 80092e2:	d018      	beq.n	8009316 <arm_max_f32+0xca>
 80092e4:	1a08      	subs	r0, r1, r0
 80092e6:	ecbe 7a01 	vldmia	lr!, {s14}
 80092ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80092ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092f2:	bfc8      	it	gt
 80092f4:	4604      	movgt	r4, r0
 80092f6:	f100 0001 	add.w	r0, r0, #1
 80092fa:	bfd8      	it	le
 80092fc:	eeb0 7a67 	vmovle.f32	s14, s15
 8009300:	4281      	cmp	r1, r0
 8009302:	eef0 7a47 	vmov.f32	s15, s14
 8009306:	d1ee      	bne.n	80092e6 <arm_max_f32+0x9a>
 8009308:	ed82 7a00 	vstr	s14, [r2]
 800930c:	601c      	str	r4, [r3, #0]
 800930e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009312:	4644      	mov	r4, r8
 8009314:	e7e3      	b.n	80092de <arm_max_f32+0x92>
 8009316:	eeb0 7a67 	vmov.f32	s14, s15
 800931a:	e7f5      	b.n	8009308 <arm_max_f32+0xbc>

0800931c <arm_cfft_radix8by2_f32>:
 800931c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009320:	ed2d 8b08 	vpush	{d8-d11}
 8009324:	4607      	mov	r7, r0
 8009326:	4608      	mov	r0, r1
 8009328:	f8b7 e000 	ldrh.w	lr, [r7]
 800932c:	687a      	ldr	r2, [r7, #4]
 800932e:	ea4f 015e 	mov.w	r1, lr, lsr #1
 8009332:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 8009336:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800933a:	f000 80b0 	beq.w	800949e <arm_cfft_radix8by2_f32+0x182>
 800933e:	008b      	lsls	r3, r1, #2
 8009340:	3310      	adds	r3, #16
 8009342:	18c6      	adds	r6, r0, r3
 8009344:	3210      	adds	r2, #16
 8009346:	4443      	add	r3, r8
 8009348:	f100 0510 	add.w	r5, r0, #16
 800934c:	f108 0410 	add.w	r4, r8, #16
 8009350:	ed54 1a04 	vldr	s3, [r4, #-16]
 8009354:	ed54 6a03 	vldr	s13, [r4, #-12]
 8009358:	ed13 4a04 	vldr	s8, [r3, #-16]
 800935c:	ed53 3a03 	vldr	s7, [r3, #-12]
 8009360:	ed53 5a02 	vldr	s11, [r3, #-8]
 8009364:	ed13 5a01 	vldr	s10, [r3, #-4]
 8009368:	ed14 0a02 	vldr	s0, [r4, #-8]
 800936c:	ed54 7a01 	vldr	s15, [r4, #-4]
 8009370:	ed16 2a04 	vldr	s4, [r6, #-16]
 8009374:	ed56 2a03 	vldr	s5, [r6, #-12]
 8009378:	ed15 6a03 	vldr	s12, [r5, #-12]
 800937c:	ed15 7a01 	vldr	s14, [r5, #-4]
 8009380:	ed15 3a04 	vldr	s6, [r5, #-16]
 8009384:	ed56 0a02 	vldr	s1, [r6, #-8]
 8009388:	ed16 1a01 	vldr	s2, [r6, #-4]
 800938c:	ed55 4a02 	vldr	s9, [r5, #-8]
 8009390:	ee73 ba21 	vadd.f32	s23, s6, s3
 8009394:	ee36 ba26 	vadd.f32	s22, s12, s13
 8009398:	ee37 aa27 	vadd.f32	s20, s14, s15
 800939c:	ee72 9a04 	vadd.f32	s19, s4, s8
 80093a0:	ee32 9aa3 	vadd.f32	s18, s5, s7
 80093a4:	ee31 8a05 	vadd.f32	s16, s2, s10
 80093a8:	ee74 aa80 	vadd.f32	s21, s9, s0
 80093ac:	ee70 8aa5 	vadd.f32	s17, s1, s11
 80093b0:	ed45 ba04 	vstr	s23, [r5, #-16]
 80093b4:	ed05 ba03 	vstr	s22, [r5, #-12]
 80093b8:	ed45 aa02 	vstr	s21, [r5, #-8]
 80093bc:	ed05 aa01 	vstr	s20, [r5, #-4]
 80093c0:	ed06 8a01 	vstr	s16, [r6, #-4]
 80093c4:	ed46 9a04 	vstr	s19, [r6, #-16]
 80093c8:	ed06 9a03 	vstr	s18, [r6, #-12]
 80093cc:	ed46 8a02 	vstr	s17, [r6, #-8]
 80093d0:	ee76 6a66 	vsub.f32	s13, s12, s13
 80093d4:	ee73 3ae2 	vsub.f32	s7, s7, s5
 80093d8:	ed12 6a03 	vldr	s12, [r2, #-12]
 80093dc:	ed52 2a04 	vldr	s5, [r2, #-16]
 80093e0:	ee33 3a61 	vsub.f32	s6, s6, s3
 80093e4:	ee34 4a42 	vsub.f32	s8, s8, s4
 80093e8:	ee26 8a86 	vmul.f32	s16, s13, s12
 80093ec:	ee24 2a06 	vmul.f32	s4, s8, s12
 80093f0:	ee63 1a22 	vmul.f32	s3, s6, s5
 80093f4:	ee24 4a22 	vmul.f32	s8, s8, s5
 80093f8:	ee23 3a06 	vmul.f32	s6, s6, s12
 80093fc:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8009400:	ee23 6a86 	vmul.f32	s12, s7, s12
 8009404:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8009408:	ee36 6a04 	vadd.f32	s12, s12, s8
 800940c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8009410:	ee72 3a63 	vsub.f32	s7, s4, s7
 8009414:	ee71 2a88 	vadd.f32	s5, s3, s16
 8009418:	ed44 6a03 	vstr	s13, [r4, #-12]
 800941c:	ed44 2a04 	vstr	s5, [r4, #-16]
 8009420:	ed43 3a04 	vstr	s7, [r3, #-16]
 8009424:	ed03 6a03 	vstr	s12, [r3, #-12]
 8009428:	ee77 7a67 	vsub.f32	s15, s14, s15
 800942c:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8009430:	ed12 7a01 	vldr	s14, [r2, #-4]
 8009434:	ed52 5a02 	vldr	s11, [r2, #-8]
 8009438:	ee35 6a41 	vsub.f32	s12, s10, s2
 800943c:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8009440:	ee67 3a87 	vmul.f32	s7, s15, s14
 8009444:	ee26 5a87 	vmul.f32	s10, s13, s14
 8009448:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800944c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009450:	ee64 4a87 	vmul.f32	s9, s9, s14
 8009454:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8009458:	ee26 7a07 	vmul.f32	s14, s12, s14
 800945c:	ee26 6a25 	vmul.f32	s12, s12, s11
 8009460:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009464:	ee74 5a23 	vadd.f32	s11, s8, s7
 8009468:	ee35 6a46 	vsub.f32	s12, s10, s12
 800946c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8009470:	f1be 0e01 	subs.w	lr, lr, #1
 8009474:	ed44 5a02 	vstr	s11, [r4, #-8]
 8009478:	f105 0510 	add.w	r5, r5, #16
 800947c:	ed44 7a01 	vstr	s15, [r4, #-4]
 8009480:	f106 0610 	add.w	r6, r6, #16
 8009484:	ed03 6a02 	vstr	s12, [r3, #-8]
 8009488:	ed03 7a01 	vstr	s14, [r3, #-4]
 800948c:	f102 0210 	add.w	r2, r2, #16
 8009490:	f104 0410 	add.w	r4, r4, #16
 8009494:	f103 0310 	add.w	r3, r3, #16
 8009498:	f47f af5a 	bne.w	8009350 <arm_cfft_radix8by2_f32+0x34>
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	b28c      	uxth	r4, r1
 80094a0:	4621      	mov	r1, r4
 80094a2:	2302      	movs	r3, #2
 80094a4:	f000 fbca 	bl	8009c3c <arm_radix8_butterfly_f32>
 80094a8:	ecbd 8b08 	vpop	{d8-d11}
 80094ac:	4621      	mov	r1, r4
 80094ae:	687a      	ldr	r2, [r7, #4]
 80094b0:	4640      	mov	r0, r8
 80094b2:	2302      	movs	r3, #2
 80094b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094b8:	f000 bbc0 	b.w	8009c3c <arm_radix8_butterfly_f32>

080094bc <arm_cfft_radix8by4_f32>:
 80094bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c0:	ed2d 8b0a 	vpush	{d8-d12}
 80094c4:	8802      	ldrh	r2, [r0, #0]
 80094c6:	ed91 6a00 	vldr	s12, [r1]
 80094ca:	b08f      	sub	sp, #60	@ 0x3c
 80094cc:	460f      	mov	r7, r1
 80094ce:	0852      	lsrs	r2, r2, #1
 80094d0:	6841      	ldr	r1, [r0, #4]
 80094d2:	900c      	str	r0, [sp, #48]	@ 0x30
 80094d4:	0093      	lsls	r3, r2, #2
 80094d6:	4638      	mov	r0, r7
 80094d8:	4418      	add	r0, r3
 80094da:	4606      	mov	r6, r0
 80094dc:	9009      	str	r0, [sp, #36]	@ 0x24
 80094de:	4418      	add	r0, r3
 80094e0:	edd0 6a00 	vldr	s13, [r0]
 80094e4:	ed96 4a00 	vldr	s8, [r6]
 80094e8:	edd6 2a01 	vldr	s5, [r6, #4]
 80094ec:	edd0 7a01 	vldr	s15, [r0, #4]
 80094f0:	900a      	str	r0, [sp, #40]	@ 0x28
 80094f2:	ee76 5a26 	vadd.f32	s11, s12, s13
 80094f6:	4604      	mov	r4, r0
 80094f8:	4625      	mov	r5, r4
 80094fa:	441c      	add	r4, r3
 80094fc:	edd4 4a00 	vldr	s9, [r4]
 8009500:	ed97 7a01 	vldr	s14, [r7, #4]
 8009504:	ed94 3a01 	vldr	s6, [r4, #4]
 8009508:	9401      	str	r4, [sp, #4]
 800950a:	ee35 5a84 	vadd.f32	s10, s11, s8
 800950e:	4630      	mov	r0, r6
 8009510:	ee35 5a24 	vadd.f32	s10, s10, s9
 8009514:	463e      	mov	r6, r7
 8009516:	ee15 ea10 	vmov	lr, s10
 800951a:	ee76 6a66 	vsub.f32	s13, s12, s13
 800951e:	f846 eb08 	str.w	lr, [r6], #8
 8009522:	ee37 6a27 	vadd.f32	s12, s14, s15
 8009526:	ed90 5a01 	vldr	s10, [r0, #4]
 800952a:	9605      	str	r6, [sp, #20]
 800952c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009530:	9e01      	ldr	r6, [sp, #4]
 8009532:	9707      	str	r7, [sp, #28]
 8009534:	ee76 3aa2 	vadd.f32	s7, s13, s5
 8009538:	ed96 2a01 	vldr	s4, [r6, #4]
 800953c:	ee36 7a05 	vadd.f32	s14, s12, s10
 8009540:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8009544:	ee37 5ac4 	vsub.f32	s10, s15, s8
 8009548:	ee77 7a84 	vadd.f32	s15, s15, s8
 800954c:	ee33 4ac3 	vsub.f32	s8, s7, s6
 8009550:	4604      	mov	r4, r0
 8009552:	46a3      	mov	fp, r4
 8009554:	ee37 7a02 	vadd.f32	s14, s14, s4
 8009558:	ee35 5a24 	vadd.f32	s10, s10, s9
 800955c:	ee14 8a10 	vmov	r8, s8
 8009560:	46a4      	mov	ip, r4
 8009562:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8009566:	ed87 7a01 	vstr	s14, [r7, #4]
 800956a:	f84b 8b08 	str.w	r8, [fp], #8
 800956e:	f1ac 0704 	sub.w	r7, ip, #4
 8009572:	ed8c 5a01 	vstr	s10, [ip, #4]
 8009576:	f101 0c08 	add.w	ip, r1, #8
 800957a:	462c      	mov	r4, r5
 800957c:	f8cd c010 	str.w	ip, [sp, #16]
 8009580:	ee15 ca90 	vmov	ip, s11
 8009584:	ee36 6a62 	vsub.f32	s12, s12, s5
 8009588:	f844 cb08 	str.w	ip, [r4], #8
 800958c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8009590:	ee36 6a43 	vsub.f32	s12, s12, s6
 8009594:	9406      	str	r4, [sp, #24]
 8009596:	ee76 6a83 	vadd.f32	s13, s13, s6
 800959a:	f101 0410 	add.w	r4, r1, #16
 800959e:	0852      	lsrs	r2, r2, #1
 80095a0:	9402      	str	r4, [sp, #8]
 80095a2:	ed85 6a01 	vstr	s12, [r5, #4]
 80095a6:	462c      	mov	r4, r5
 80095a8:	f101 0518 	add.w	r5, r1, #24
 80095ac:	920b      	str	r2, [sp, #44]	@ 0x2c
 80095ae:	46b2      	mov	sl, r6
 80095b0:	9503      	str	r5, [sp, #12]
 80095b2:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80095b6:	3a02      	subs	r2, #2
 80095b8:	ee16 5a90 	vmov	r5, s13
 80095bc:	46b6      	mov	lr, r6
 80095be:	4630      	mov	r0, r6
 80095c0:	0852      	lsrs	r2, r2, #1
 80095c2:	f84a 5b08 	str.w	r5, [sl], #8
 80095c6:	f1a0 0604 	sub.w	r6, r0, #4
 80095ca:	edce 7a01 	vstr	s15, [lr, #4]
 80095ce:	9208      	str	r2, [sp, #32]
 80095d0:	f000 8130 	beq.w	8009834 <arm_cfft_radix8by4_f32+0x378>
 80095d4:	4691      	mov	r9, r2
 80095d6:	9a07      	ldr	r2, [sp, #28]
 80095d8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80095dc:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 80095e0:	3b08      	subs	r3, #8
 80095e2:	f102 0510 	add.w	r5, r2, #16
 80095e6:	f101 0c20 	add.w	ip, r1, #32
 80095ea:	f1a4 020c 	sub.w	r2, r4, #12
 80095ee:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 80095f2:	4433      	add	r3, r6
 80095f4:	3410      	adds	r4, #16
 80095f6:	4650      	mov	r0, sl
 80095f8:	4659      	mov	r1, fp
 80095fa:	ed55 3a02 	vldr	s7, [r5, #-8]
 80095fe:	ed14 5a02 	vldr	s10, [r4, #-8]
 8009602:	ed91 7a00 	vldr	s14, [r1]
 8009606:	edd0 7a00 	vldr	s15, [r0]
 800960a:	ed54 5a01 	vldr	s11, [r4, #-4]
 800960e:	ed15 4a01 	vldr	s8, [r5, #-4]
 8009612:	edd0 6a01 	vldr	s13, [r0, #4]
 8009616:	ed91 6a01 	vldr	s12, [r1, #4]
 800961a:	ee33 8a85 	vadd.f32	s16, s7, s10
 800961e:	ee34 0a25 	vadd.f32	s0, s8, s11
 8009622:	ee78 4a07 	vadd.f32	s9, s16, s14
 8009626:	ee74 5a65 	vsub.f32	s11, s8, s11
 800962a:	ee74 4aa7 	vadd.f32	s9, s9, s15
 800962e:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8009632:	ed45 4a02 	vstr	s9, [r5, #-8]
 8009636:	edd1 4a01 	vldr	s9, [r1, #4]
 800963a:	ed90 4a01 	vldr	s8, [r0, #4]
 800963e:	ee70 4a24 	vadd.f32	s9, s0, s9
 8009642:	ee75 aa06 	vadd.f32	s21, s10, s12
 8009646:	ee74 4a84 	vadd.f32	s9, s9, s8
 800964a:	ee35 aac7 	vsub.f32	s20, s11, s14
 800964e:	ed45 4a01 	vstr	s9, [r5, #-4]
 8009652:	edd6 1a00 	vldr	s3, [r6]
 8009656:	edd7 0a00 	vldr	s1, [r7]
 800965a:	ed92 4a02 	vldr	s8, [r2, #8]
 800965e:	edd3 3a02 	vldr	s7, [r3, #8]
 8009662:	ed93 2a01 	vldr	s4, [r3, #4]
 8009666:	ed16 1a01 	vldr	s2, [r6, #-4]
 800966a:	edd2 2a01 	vldr	s5, [r2, #4]
 800966e:	ed57 9a01 	vldr	s19, [r7, #-4]
 8009672:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8009676:	ee39 3a81 	vadd.f32	s6, s19, s2
 800967a:	ee74 8a84 	vadd.f32	s17, s9, s8
 800967e:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8009682:	ee78 8aa3 	vadd.f32	s17, s17, s7
 8009686:	ee7a aae6 	vsub.f32	s21, s21, s13
 800968a:	ee18 aa90 	vmov	sl, s17
 800968e:	f847 a908 	str.w	sl, [r7], #-8
 8009692:	edd2 8a01 	vldr	s17, [r2, #4]
 8009696:	ed93 9a01 	vldr	s18, [r3, #4]
 800969a:	ee73 8a28 	vadd.f32	s17, s6, s17
 800969e:	ee3a aa27 	vadd.f32	s20, s20, s15
 80096a2:	ee78 8a89 	vadd.f32	s17, s17, s18
 80096a6:	ee74 0a63 	vsub.f32	s1, s8, s7
 80096aa:	edc7 8a01 	vstr	s17, [r7, #4]
 80096ae:	ed18 ba02 	vldr	s22, [r8, #-8]
 80096b2:	ed58 8a01 	vldr	s17, [r8, #-4]
 80096b6:	ee39 1ac1 	vsub.f32	s2, s19, s2
 80096ba:	ee6a ba28 	vmul.f32	s23, s20, s17
 80096be:	ee2a ca8b 	vmul.f32	s24, s21, s22
 80096c2:	ee71 9ae2 	vsub.f32	s19, s3, s5
 80096c6:	ee31 9a20 	vadd.f32	s18, s2, s1
 80096ca:	ee79 9a82 	vadd.f32	s19, s19, s4
 80096ce:	ee3c ca2b 	vadd.f32	s24, s24, s23
 80096d2:	ee6a aaa8 	vmul.f32	s21, s21, s17
 80096d6:	ee69 baa8 	vmul.f32	s23, s19, s17
 80096da:	ee2a aa0b 	vmul.f32	s20, s20, s22
 80096de:	ee69 9a8b 	vmul.f32	s19, s19, s22
 80096e2:	ee69 8a28 	vmul.f32	s17, s18, s17
 80096e6:	ee29 ba0b 	vmul.f32	s22, s18, s22
 80096ea:	ee1c aa10 	vmov	sl, s24
 80096ee:	ee78 8aa9 	vadd.f32	s17, s17, s19
 80096f2:	f841 ab08 	str.w	sl, [r1], #8
 80096f6:	ee3a aa6a 	vsub.f32	s20, s20, s21
 80096fa:	ee3b bacb 	vsub.f32	s22, s23, s22
 80096fe:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8009702:	ee33 3a62 	vsub.f32	s6, s6, s5
 8009706:	ed01 aa01 	vstr	s20, [r1, #-4]
 800970a:	edc2 8a01 	vstr	s17, [r2, #4]
 800970e:	ed82 ba02 	vstr	s22, [r2, #8]
 8009712:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8009716:	ee74 3a63 	vsub.f32	s7, s8, s7
 800971a:	ee38 8a47 	vsub.f32	s16, s16, s14
 800971e:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8009722:	ee30 0a46 	vsub.f32	s0, s0, s12
 8009726:	ee33 3a42 	vsub.f32	s6, s6, s4
 800972a:	ee38 8a67 	vsub.f32	s16, s16, s15
 800972e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8009732:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8009736:	ee63 8a04 	vmul.f32	s17, s6, s8
 800973a:	ee28 aa24 	vmul.f32	s20, s16, s9
 800973e:	ee60 9a04 	vmul.f32	s19, s0, s8
 8009742:	ee28 8a04 	vmul.f32	s16, s16, s8
 8009746:	ee20 0a24 	vmul.f32	s0, s0, s9
 800974a:	ee63 3a84 	vmul.f32	s7, s7, s8
 800974e:	ee39 4a68 	vsub.f32	s8, s18, s17
 8009752:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8009756:	ee14 aa10 	vmov	sl, s8
 800975a:	ee30 0a48 	vsub.f32	s0, s0, s16
 800975e:	ee63 4a24 	vmul.f32	s9, s6, s9
 8009762:	ed44 9a02 	vstr	s19, [r4, #-8]
 8009766:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800976a:	ed04 0a01 	vstr	s0, [r4, #-4]
 800976e:	f846 a908 	str.w	sl, [r6], #-8
 8009772:	ee35 6a46 	vsub.f32	s12, s10, s12
 8009776:	ee35 7a87 	vadd.f32	s14, s11, s14
 800977a:	edc6 3a01 	vstr	s7, [r6, #4]
 800977e:	ee76 6a26 	vadd.f32	s13, s12, s13
 8009782:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009786:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 800978a:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 800978e:	ee67 5a86 	vmul.f32	s11, s15, s12
 8009792:	ee26 5a87 	vmul.f32	s10, s13, s14
 8009796:	ee72 2a62 	vsub.f32	s5, s4, s5
 800979a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800979e:	ee72 2ae1 	vsub.f32	s5, s5, s3
 80097a2:	ee75 5a25 	vadd.f32	s11, s10, s11
 80097a6:	ee62 0a86 	vmul.f32	s1, s5, s12
 80097aa:	ee66 6a86 	vmul.f32	s13, s13, s12
 80097ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80097b2:	ee21 6a06 	vmul.f32	s12, s2, s12
 80097b6:	ee62 2a87 	vmul.f32	s5, s5, s14
 80097ba:	ee21 1a07 	vmul.f32	s2, s2, s14
 80097be:	ee15 aa90 	vmov	sl, s11
 80097c2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80097c6:	f840 ab08 	str.w	sl, [r0], #8
 80097ca:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80097ce:	ee76 2a22 	vadd.f32	s5, s12, s5
 80097d2:	f1b9 0901 	subs.w	r9, r9, #1
 80097d6:	ed40 7a01 	vstr	s15, [r0, #-4]
 80097da:	f105 0508 	add.w	r5, r5, #8
 80097de:	ed83 1a02 	vstr	s2, [r3, #8]
 80097e2:	edc3 2a01 	vstr	s5, [r3, #4]
 80097e6:	f108 0808 	add.w	r8, r8, #8
 80097ea:	f1a2 0208 	sub.w	r2, r2, #8
 80097ee:	f10c 0c10 	add.w	ip, ip, #16
 80097f2:	f104 0408 	add.w	r4, r4, #8
 80097f6:	f10e 0e18 	add.w	lr, lr, #24
 80097fa:	f1a3 0308 	sub.w	r3, r3, #8
 80097fe:	f47f aefc 	bne.w	80095fa <arm_cfft_radix8by4_f32+0x13e>
 8009802:	9908      	ldr	r1, [sp, #32]
 8009804:	9802      	ldr	r0, [sp, #8]
 8009806:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 800980a:	00cb      	lsls	r3, r1, #3
 800980c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8009810:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8009814:	9102      	str	r1, [sp, #8]
 8009816:	9905      	ldr	r1, [sp, #20]
 8009818:	4419      	add	r1, r3
 800981a:	9105      	str	r1, [sp, #20]
 800981c:	9904      	ldr	r1, [sp, #16]
 800981e:	4419      	add	r1, r3
 8009820:	9104      	str	r1, [sp, #16]
 8009822:	9906      	ldr	r1, [sp, #24]
 8009824:	449b      	add	fp, r3
 8009826:	4419      	add	r1, r3
 8009828:	449a      	add	sl, r3
 800982a:	9b03      	ldr	r3, [sp, #12]
 800982c:	9106      	str	r1, [sp, #24]
 800982e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009832:	9303      	str	r3, [sp, #12]
 8009834:	9a05      	ldr	r2, [sp, #20]
 8009836:	9806      	ldr	r0, [sp, #24]
 8009838:	ed92 4a00 	vldr	s8, [r2]
 800983c:	ed90 7a00 	vldr	s14, [r0]
 8009840:	ed9b 3a00 	vldr	s6, [fp]
 8009844:	edda 3a00 	vldr	s7, [sl]
 8009848:	edd2 4a01 	vldr	s9, [r2, #4]
 800984c:	edd0 6a01 	vldr	s13, [r0, #4]
 8009850:	ed9a 2a01 	vldr	s4, [sl, #4]
 8009854:	eddb 7a01 	vldr	s15, [fp, #4]
 8009858:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 800985c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800985e:	ee34 6a07 	vadd.f32	s12, s8, s14
 8009862:	ee74 5aa6 	vadd.f32	s11, s9, s13
 8009866:	ee36 5a03 	vadd.f32	s10, s12, s6
 800986a:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800986e:	ee35 5a23 	vadd.f32	s10, s10, s7
 8009872:	ee34 7a47 	vsub.f32	s14, s8, s14
 8009876:	ed82 5a00 	vstr	s10, [r2]
 800987a:	ed9b 5a01 	vldr	s10, [fp, #4]
 800987e:	edda 4a01 	vldr	s9, [sl, #4]
 8009882:	ee35 5a85 	vadd.f32	s10, s11, s10
 8009886:	ee37 4a27 	vadd.f32	s8, s14, s15
 800988a:	ee35 5a24 	vadd.f32	s10, s10, s9
 800988e:	ee76 4ac3 	vsub.f32	s9, s13, s6
 8009892:	ed82 5a01 	vstr	s10, [r2, #4]
 8009896:	9a04      	ldr	r2, [sp, #16]
 8009898:	ee34 5aa3 	vadd.f32	s10, s9, s7
 800989c:	edd2 1a00 	vldr	s3, [r2]
 80098a0:	edd2 2a01 	vldr	s5, [r2, #4]
 80098a4:	9a02      	ldr	r2, [sp, #8]
 80098a6:	ee34 4a42 	vsub.f32	s8, s8, s4
 80098aa:	ee36 6a43 	vsub.f32	s12, s12, s6
 80098ae:	ee64 4a21 	vmul.f32	s9, s8, s3
 80098b2:	ee24 4a22 	vmul.f32	s8, s8, s5
 80098b6:	ee65 2a22 	vmul.f32	s5, s10, s5
 80098ba:	ee25 5a21 	vmul.f32	s10, s10, s3
 80098be:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80098c2:	ee35 5a44 	vsub.f32	s10, s10, s8
 80098c6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80098ca:	edcb 2a00 	vstr	s5, [fp]
 80098ce:	ed8b 5a01 	vstr	s10, [fp, #4]
 80098d2:	ed92 4a01 	vldr	s8, [r2, #4]
 80098d6:	ed92 5a00 	vldr	s10, [r2]
 80098da:	9a03      	ldr	r2, [sp, #12]
 80098dc:	ee36 6a63 	vsub.f32	s12, s12, s7
 80098e0:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80098e4:	ee66 4a05 	vmul.f32	s9, s12, s10
 80098e8:	ee25 5a85 	vmul.f32	s10, s11, s10
 80098ec:	ee26 6a04 	vmul.f32	s12, s12, s8
 80098f0:	ee65 5a84 	vmul.f32	s11, s11, s8
 80098f4:	ee35 6a46 	vsub.f32	s12, s10, s12
 80098f8:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80098fc:	ee76 6a83 	vadd.f32	s13, s13, s6
 8009900:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009904:	ed80 6a01 	vstr	s12, [r0, #4]
 8009908:	edc0 5a00 	vstr	s11, [r0]
 800990c:	edd2 5a01 	vldr	s11, [r2, #4]
 8009910:	9807      	ldr	r0, [sp, #28]
 8009912:	ee77 7a02 	vadd.f32	s15, s14, s4
 8009916:	ee36 7ae3 	vsub.f32	s14, s13, s7
 800991a:	edd2 6a00 	vldr	s13, [r2]
 800991e:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8009922:	ee67 6a26 	vmul.f32	s13, s14, s13
 8009926:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800992a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800992e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009932:	ee36 7a07 	vadd.f32	s14, s12, s14
 8009936:	edca 7a01 	vstr	s15, [sl, #4]
 800993a:	ed8a 7a00 	vstr	s14, [sl]
 800993e:	6872      	ldr	r2, [r6, #4]
 8009940:	4621      	mov	r1, r4
 8009942:	2304      	movs	r3, #4
 8009944:	f000 f97a 	bl	8009c3c <arm_radix8_butterfly_f32>
 8009948:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800994a:	6872      	ldr	r2, [r6, #4]
 800994c:	4621      	mov	r1, r4
 800994e:	2304      	movs	r3, #4
 8009950:	f000 f974 	bl	8009c3c <arm_radix8_butterfly_f32>
 8009954:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009956:	6872      	ldr	r2, [r6, #4]
 8009958:	4621      	mov	r1, r4
 800995a:	2304      	movs	r3, #4
 800995c:	f000 f96e 	bl	8009c3c <arm_radix8_butterfly_f32>
 8009960:	6872      	ldr	r2, [r6, #4]
 8009962:	9801      	ldr	r0, [sp, #4]
 8009964:	4621      	mov	r1, r4
 8009966:	2304      	movs	r3, #4
 8009968:	b00f      	add	sp, #60	@ 0x3c
 800996a:	ecbd 8b0a 	vpop	{d8-d12}
 800996e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009972:	f000 b963 	b.w	8009c3c <arm_radix8_butterfly_f32>
 8009976:	bf00      	nop

08009978 <arm_cfft_f32>:
 8009978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800997c:	2a01      	cmp	r2, #1
 800997e:	4606      	mov	r6, r0
 8009980:	4617      	mov	r7, r2
 8009982:	460c      	mov	r4, r1
 8009984:	4698      	mov	r8, r3
 8009986:	8805      	ldrh	r5, [r0, #0]
 8009988:	d054      	beq.n	8009a34 <arm_cfft_f32+0xbc>
 800998a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800998e:	d04c      	beq.n	8009a2a <arm_cfft_f32+0xb2>
 8009990:	d916      	bls.n	80099c0 <arm_cfft_f32+0x48>
 8009992:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8009996:	d01a      	beq.n	80099ce <arm_cfft_f32+0x56>
 8009998:	d95c      	bls.n	8009a54 <arm_cfft_f32+0xdc>
 800999a:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800999e:	d044      	beq.n	8009a2a <arm_cfft_f32+0xb2>
 80099a0:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80099a4:	d105      	bne.n	80099b2 <arm_cfft_f32+0x3a>
 80099a6:	2301      	movs	r3, #1
 80099a8:	6872      	ldr	r2, [r6, #4]
 80099aa:	4629      	mov	r1, r5
 80099ac:	4620      	mov	r0, r4
 80099ae:	f000 f945 	bl	8009c3c <arm_radix8_butterfly_f32>
 80099b2:	f1b8 0f00 	cmp.w	r8, #0
 80099b6:	d111      	bne.n	80099dc <arm_cfft_f32+0x64>
 80099b8:	2f01      	cmp	r7, #1
 80099ba:	d016      	beq.n	80099ea <arm_cfft_f32+0x72>
 80099bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099c0:	2d20      	cmp	r5, #32
 80099c2:	d032      	beq.n	8009a2a <arm_cfft_f32+0xb2>
 80099c4:	d94a      	bls.n	8009a5c <arm_cfft_f32+0xe4>
 80099c6:	2d40      	cmp	r5, #64	@ 0x40
 80099c8:	d0ed      	beq.n	80099a6 <arm_cfft_f32+0x2e>
 80099ca:	2d80      	cmp	r5, #128	@ 0x80
 80099cc:	d1f1      	bne.n	80099b2 <arm_cfft_f32+0x3a>
 80099ce:	4621      	mov	r1, r4
 80099d0:	4630      	mov	r0, r6
 80099d2:	f7ff fca3 	bl	800931c <arm_cfft_radix8by2_f32>
 80099d6:	f1b8 0f00 	cmp.w	r8, #0
 80099da:	d0ed      	beq.n	80099b8 <arm_cfft_f32+0x40>
 80099dc:	68b2      	ldr	r2, [r6, #8]
 80099de:	89b1      	ldrh	r1, [r6, #12]
 80099e0:	4620      	mov	r0, r4
 80099e2:	f7f6 fbf5 	bl	80001d0 <arm_bitreversal_32>
 80099e6:	2f01      	cmp	r7, #1
 80099e8:	d1e8      	bne.n	80099bc <arm_cfft_f32+0x44>
 80099ea:	ee07 5a90 	vmov	s15, r5
 80099ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80099f6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80099fa:	2d00      	cmp	r5, #0
 80099fc:	d0de      	beq.n	80099bc <arm_cfft_f32+0x44>
 80099fe:	f104 0108 	add.w	r1, r4, #8
 8009a02:	2300      	movs	r3, #0
 8009a04:	3301      	adds	r3, #1
 8009a06:	429d      	cmp	r5, r3
 8009a08:	f101 0108 	add.w	r1, r1, #8
 8009a0c:	ed11 7a04 	vldr	s14, [r1, #-16]
 8009a10:	ed51 7a03 	vldr	s15, [r1, #-12]
 8009a14:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009a18:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8009a1c:	ed01 7a04 	vstr	s14, [r1, #-16]
 8009a20:	ed41 7a03 	vstr	s15, [r1, #-12]
 8009a24:	d1ee      	bne.n	8009a04 <arm_cfft_f32+0x8c>
 8009a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a2a:	4621      	mov	r1, r4
 8009a2c:	4630      	mov	r0, r6
 8009a2e:	f7ff fd45 	bl	80094bc <arm_cfft_radix8by4_f32>
 8009a32:	e7be      	b.n	80099b2 <arm_cfft_f32+0x3a>
 8009a34:	b1ad      	cbz	r5, 8009a62 <arm_cfft_f32+0xea>
 8009a36:	f101 030c 	add.w	r3, r1, #12
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	ed53 7a02 	vldr	s15, [r3, #-8]
 8009a40:	3201      	adds	r2, #1
 8009a42:	eef1 7a67 	vneg.f32	s15, s15
 8009a46:	4295      	cmp	r5, r2
 8009a48:	ed43 7a02 	vstr	s15, [r3, #-8]
 8009a4c:	f103 0308 	add.w	r3, r3, #8
 8009a50:	d1f4      	bne.n	8009a3c <arm_cfft_f32+0xc4>
 8009a52:	e79a      	b.n	800998a <arm_cfft_f32+0x12>
 8009a54:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8009a58:	d0a5      	beq.n	80099a6 <arm_cfft_f32+0x2e>
 8009a5a:	e7aa      	b.n	80099b2 <arm_cfft_f32+0x3a>
 8009a5c:	2d10      	cmp	r5, #16
 8009a5e:	d0b6      	beq.n	80099ce <arm_cfft_f32+0x56>
 8009a60:	e7a7      	b.n	80099b2 <arm_cfft_f32+0x3a>
 8009a62:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8009a66:	d894      	bhi.n	8009992 <arm_cfft_f32+0x1a>
 8009a68:	e7aa      	b.n	80099c0 <arm_cfft_f32+0x48>
 8009a6a:	bf00      	nop

08009a6c <arm_cmplx_mag_f32>:
 8009a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a70:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8009a74:	b084      	sub	sp, #16
 8009a76:	d07f      	beq.n	8009b78 <arm_cmplx_mag_f32+0x10c>
 8009a78:	2700      	movs	r7, #0
 8009a7a:	f100 0420 	add.w	r4, r0, #32
 8009a7e:	f101 0510 	add.w	r5, r1, #16
 8009a82:	4646      	mov	r6, r8
 8009a84:	e05a      	b.n	8009b3c <arm_cmplx_mag_f32+0xd0>
 8009a86:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009a8a:	eeb4 0a40 	vcmp.f32	s0, s0
 8009a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a92:	f040 80a4 	bne.w	8009bde <arm_cmplx_mag_f32+0x172>
 8009a96:	ed05 0a04 	vstr	s0, [r5, #-16]
 8009a9a:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 8009a9e:	ed14 0a05 	vldr	s0, [r4, #-20]	@ 0xffffffec
 8009aa2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009aa6:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009aaa:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009aae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ab6:	f2c0 808f 	blt.w	8009bd8 <arm_cmplx_mag_f32+0x16c>
 8009aba:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009abe:	eeb4 0a40 	vcmp.f32	s0, s0
 8009ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ac6:	f040 80af 	bne.w	8009c28 <arm_cmplx_mag_f32+0x1bc>
 8009aca:	ed05 0a03 	vstr	s0, [r5, #-12]
 8009ace:	ed54 7a04 	vldr	s15, [r4, #-16]
 8009ad2:	ed14 0a03 	vldr	s0, [r4, #-12]
 8009ad6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009ada:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009ade:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009ae2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aea:	db72      	blt.n	8009bd2 <arm_cmplx_mag_f32+0x166>
 8009aec:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009af0:	eeb4 0a40 	vcmp.f32	s0, s0
 8009af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009af8:	f040 808c 	bne.w	8009c14 <arm_cmplx_mag_f32+0x1a8>
 8009afc:	ed05 0a02 	vstr	s0, [r5, #-8]
 8009b00:	ed54 7a02 	vldr	s15, [r4, #-8]
 8009b04:	ed14 0a01 	vldr	s0, [r4, #-4]
 8009b08:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009b0c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009b10:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009b14:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b1c:	db20      	blt.n	8009b60 <arm_cmplx_mag_f32+0xf4>
 8009b1e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009b22:	eeb4 0a40 	vcmp.f32	s0, s0
 8009b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b2a:	d169      	bne.n	8009c00 <arm_cmplx_mag_f32+0x194>
 8009b2c:	3e01      	subs	r6, #1
 8009b2e:	ed05 0a01 	vstr	s0, [r5, #-4]
 8009b32:	f104 0420 	add.w	r4, r4, #32
 8009b36:	f105 0510 	add.w	r5, r5, #16
 8009b3a:	d019      	beq.n	8009b70 <arm_cmplx_mag_f32+0x104>
 8009b3c:	ed54 7a08 	vldr	s15, [r4, #-32]	@ 0xffffffe0
 8009b40:	ed14 0a07 	vldr	s0, [r4, #-28]	@ 0xffffffe4
 8009b44:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009b48:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009b4c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009b50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b58:	da95      	bge.n	8009a86 <arm_cmplx_mag_f32+0x1a>
 8009b5a:	f845 7c10 	str.w	r7, [r5, #-16]
 8009b5e:	e79c      	b.n	8009a9a <arm_cmplx_mag_f32+0x2e>
 8009b60:	3e01      	subs	r6, #1
 8009b62:	f845 7c04 	str.w	r7, [r5, #-4]
 8009b66:	f104 0420 	add.w	r4, r4, #32
 8009b6a:	f105 0510 	add.w	r5, r5, #16
 8009b6e:	d1e5      	bne.n	8009b3c <arm_cmplx_mag_f32+0xd0>
 8009b70:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8009b74:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8009b78:	f012 0503 	ands.w	r5, r2, #3
 8009b7c:	d026      	beq.n	8009bcc <arm_cmplx_mag_f32+0x160>
 8009b7e:	2600      	movs	r6, #0
 8009b80:	f100 0408 	add.w	r4, r0, #8
 8009b84:	e00c      	b.n	8009ba0 <arm_cmplx_mag_f32+0x134>
 8009b86:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009b8a:	eeb4 0a40 	vcmp.f32	s0, s0
 8009b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b92:	d12e      	bne.n	8009bf2 <arm_cmplx_mag_f32+0x186>
 8009b94:	3d01      	subs	r5, #1
 8009b96:	ed01 0a01 	vstr	s0, [r1, #-4]
 8009b9a:	f104 0408 	add.w	r4, r4, #8
 8009b9e:	d015      	beq.n	8009bcc <arm_cmplx_mag_f32+0x160>
 8009ba0:	ed54 7a02 	vldr	s15, [r4, #-8]
 8009ba4:	ed14 0a01 	vldr	s0, [r4, #-4]
 8009ba8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009bac:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009bb0:	3104      	adds	r1, #4
 8009bb2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009bb6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bbe:	dae2      	bge.n	8009b86 <arm_cmplx_mag_f32+0x11a>
 8009bc0:	3d01      	subs	r5, #1
 8009bc2:	f841 6c04 	str.w	r6, [r1, #-4]
 8009bc6:	f104 0408 	add.w	r4, r4, #8
 8009bca:	d1e9      	bne.n	8009ba0 <arm_cmplx_mag_f32+0x134>
 8009bcc:	b004      	add	sp, #16
 8009bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bd2:	f845 7c08 	str.w	r7, [r5, #-8]
 8009bd6:	e793      	b.n	8009b00 <arm_cmplx_mag_f32+0x94>
 8009bd8:	f845 7c0c 	str.w	r7, [r5, #-12]
 8009bdc:	e777      	b.n	8009ace <arm_cmplx_mag_f32+0x62>
 8009bde:	eeb0 0a67 	vmov.f32	s0, s15
 8009be2:	9203      	str	r2, [sp, #12]
 8009be4:	9102      	str	r1, [sp, #8]
 8009be6:	9001      	str	r0, [sp, #4]
 8009be8:	f004 fe80 	bl	800e8ec <sqrtf>
 8009bec:	a801      	add	r0, sp, #4
 8009bee:	c807      	ldmia	r0, {r0, r1, r2}
 8009bf0:	e751      	b.n	8009a96 <arm_cmplx_mag_f32+0x2a>
 8009bf2:	eeb0 0a67 	vmov.f32	s0, s15
 8009bf6:	9101      	str	r1, [sp, #4]
 8009bf8:	f004 fe78 	bl	800e8ec <sqrtf>
 8009bfc:	9901      	ldr	r1, [sp, #4]
 8009bfe:	e7c9      	b.n	8009b94 <arm_cmplx_mag_f32+0x128>
 8009c00:	eeb0 0a67 	vmov.f32	s0, s15
 8009c04:	9203      	str	r2, [sp, #12]
 8009c06:	9102      	str	r1, [sp, #8]
 8009c08:	9001      	str	r0, [sp, #4]
 8009c0a:	f004 fe6f 	bl	800e8ec <sqrtf>
 8009c0e:	a801      	add	r0, sp, #4
 8009c10:	c807      	ldmia	r0, {r0, r1, r2}
 8009c12:	e78b      	b.n	8009b2c <arm_cmplx_mag_f32+0xc0>
 8009c14:	eeb0 0a67 	vmov.f32	s0, s15
 8009c18:	9203      	str	r2, [sp, #12]
 8009c1a:	9102      	str	r1, [sp, #8]
 8009c1c:	9001      	str	r0, [sp, #4]
 8009c1e:	f004 fe65 	bl	800e8ec <sqrtf>
 8009c22:	a801      	add	r0, sp, #4
 8009c24:	c807      	ldmia	r0, {r0, r1, r2}
 8009c26:	e769      	b.n	8009afc <arm_cmplx_mag_f32+0x90>
 8009c28:	eeb0 0a67 	vmov.f32	s0, s15
 8009c2c:	9203      	str	r2, [sp, #12]
 8009c2e:	9102      	str	r1, [sp, #8]
 8009c30:	9001      	str	r0, [sp, #4]
 8009c32:	f004 fe5b 	bl	800e8ec <sqrtf>
 8009c36:	a801      	add	r0, sp, #4
 8009c38:	c807      	ldmia	r0, {r0, r1, r2}
 8009c3a:	e746      	b.n	8009aca <arm_cmplx_mag_f32+0x5e>

08009c3c <arm_radix8_butterfly_f32>:
 8009c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c40:	ed2d 8b10 	vpush	{d8-d15}
 8009c44:	461c      	mov	r4, r3
 8009c46:	b09d      	sub	sp, #116	@ 0x74
 8009c48:	4603      	mov	r3, r0
 8009c4a:	3304      	adds	r3, #4
 8009c4c:	ed9f bac4 	vldr	s22, [pc, #784]	@ 8009f60 <arm_radix8_butterfly_f32+0x324>
 8009c50:	9019      	str	r0, [sp, #100]	@ 0x64
 8009c52:	921a      	str	r2, [sp, #104]	@ 0x68
 8009c54:	468b      	mov	fp, r1
 8009c56:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009c58:	468a      	mov	sl, r1
 8009c5a:	46a1      	mov	r9, r4
 8009c5c:	4607      	mov	r7, r0
 8009c5e:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8009c62:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8009c66:	eb03 0508 	add.w	r5, r3, r8
 8009c6a:	195c      	adds	r4, r3, r5
 8009c6c:	00de      	lsls	r6, r3, #3
 8009c6e:	191a      	adds	r2, r3, r4
 8009c70:	9600      	str	r6, [sp, #0]
 8009c72:	1898      	adds	r0, r3, r2
 8009c74:	4619      	mov	r1, r3
 8009c76:	9e00      	ldr	r6, [sp, #0]
 8009c78:	9311      	str	r3, [sp, #68]	@ 0x44
 8009c7a:	4401      	add	r1, r0
 8009c7c:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8009c80:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8009c84:	19be      	adds	r6, r7, r6
 8009c86:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 8009c8a:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 8009c8e:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 8009c92:	9f00      	ldr	r7, [sp, #0]
 8009c94:	011b      	lsls	r3, r3, #4
 8009c96:	eb06 0e07 	add.w	lr, r6, r7
 8009c9a:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 8009c9c:	9302      	str	r3, [sp, #8]
 8009c9e:	3204      	adds	r2, #4
 8009ca0:	3104      	adds	r1, #4
 8009ca2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009ca6:	f04f 0c00 	mov.w	ip, #0
 8009caa:	edde 7a00 	vldr	s15, [lr]
 8009cae:	edd6 6a00 	vldr	s13, [r6]
 8009cb2:	ed95 2a00 	vldr	s4, [r5]
 8009cb6:	ed17 aa01 	vldr	s20, [r7, #-4]
 8009cba:	edd4 4a00 	vldr	s9, [r4]
 8009cbe:	ed90 5a00 	vldr	s10, [r0]
 8009cc2:	ed12 7a01 	vldr	s14, [r2, #-4]
 8009cc6:	ed51 0a01 	vldr	s1, [r1, #-4]
 8009cca:	ee77 8a85 	vadd.f32	s17, s15, s10
 8009cce:	ee76 3a87 	vadd.f32	s7, s13, s14
 8009cd2:	ee32 4a20 	vadd.f32	s8, s4, s1
 8009cd6:	ee3a 3a24 	vadd.f32	s6, s20, s9
 8009cda:	ee33 6a84 	vadd.f32	s12, s7, s8
 8009cde:	ee73 5a28 	vadd.f32	s11, s6, s17
 8009ce2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8009ce6:	ee75 6a86 	vadd.f32	s13, s11, s12
 8009cea:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8009cee:	ed47 6a01 	vstr	s13, [r7, #-4]
 8009cf2:	edc4 5a00 	vstr	s11, [r4]
 8009cf6:	ed92 9a00 	vldr	s18, [r2]
 8009cfa:	ed95 1a01 	vldr	s2, [r5, #4]
 8009cfe:	edd6 5a01 	vldr	s11, [r6, #4]
 8009d02:	ed91 6a00 	vldr	s12, [r1]
 8009d06:	edd7 2a00 	vldr	s5, [r7]
 8009d0a:	edd4 1a01 	vldr	s3, [r4, #4]
 8009d0e:	edde 6a01 	vldr	s13, [lr, #4]
 8009d12:	edd0 9a01 	vldr	s19, [r0, #4]
 8009d16:	ee72 0a60 	vsub.f32	s1, s4, s1
 8009d1a:	ee71 aa46 	vsub.f32	s21, s2, s12
 8009d1e:	ee35 2ac9 	vsub.f32	s4, s11, s18
 8009d22:	ee37 0a60 	vsub.f32	s0, s14, s1
 8009d26:	ee32 8a2a 	vadd.f32	s16, s4, s21
 8009d2a:	ee37 7a20 	vadd.f32	s14, s14, s1
 8009d2e:	ee32 2a6a 	vsub.f32	s4, s4, s21
 8009d32:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8009d36:	ee75 5a89 	vadd.f32	s11, s11, s18
 8009d3a:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8009d3e:	ee7a 4a64 	vsub.f32	s9, s20, s9
 8009d42:	ee31 6a06 	vadd.f32	s12, s2, s12
 8009d46:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8009d4a:	ee32 1aa1 	vadd.f32	s2, s5, s3
 8009d4e:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8009d52:	ee72 1ae1 	vsub.f32	s3, s5, s3
 8009d56:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8009d5a:	ee62 2a0b 	vmul.f32	s5, s4, s22
 8009d5e:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8009d62:	ee33 3a68 	vsub.f32	s6, s6, s17
 8009d66:	ee36 0a88 	vadd.f32	s0, s13, s16
 8009d6a:	ee75 8a86 	vadd.f32	s17, s11, s12
 8009d6e:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8009d72:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8009d76:	ee74 6ae0 	vsub.f32	s13, s9, s1
 8009d7a:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8009d7e:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8009d82:	ee75 4a27 	vadd.f32	s9, s10, s15
 8009d86:	ee71 5a49 	vsub.f32	s11, s2, s18
 8009d8a:	ee31 2a09 	vadd.f32	s4, s2, s18
 8009d8e:	ee75 7a67 	vsub.f32	s15, s10, s15
 8009d92:	ee31 1aa2 	vadd.f32	s2, s3, s5
 8009d96:	ee71 2ae2 	vsub.f32	s5, s3, s5
 8009d9a:	ee73 0a06 	vadd.f32	s1, s6, s12
 8009d9e:	ee75 1ac4 	vsub.f32	s3, s11, s8
 8009da2:	ee36 5a87 	vadd.f32	s10, s13, s14
 8009da6:	ee32 8a28 	vadd.f32	s16, s4, s17
 8009daa:	ee33 6a46 	vsub.f32	s12, s6, s12
 8009dae:	ee34 4a25 	vadd.f32	s8, s8, s11
 8009db2:	ee33 3a80 	vadd.f32	s6, s7, s0
 8009db6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8009dba:	ee71 5a64 	vsub.f32	s11, s2, s9
 8009dbe:	ee72 6ae7 	vsub.f32	s13, s5, s15
 8009dc2:	ee32 2a68 	vsub.f32	s4, s4, s17
 8009dc6:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8009dca:	ee74 4a81 	vadd.f32	s9, s9, s2
 8009dce:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8009dd2:	44dc      	add	ip, fp
 8009dd4:	45e2      	cmp	sl, ip
 8009dd6:	ed87 8a00 	vstr	s16, [r7]
 8009dda:	ed84 2a01 	vstr	s4, [r4, #4]
 8009dde:	441f      	add	r7, r3
 8009de0:	edce 0a00 	vstr	s1, [lr]
 8009de4:	441c      	add	r4, r3
 8009de6:	ed80 6a00 	vstr	s12, [r0]
 8009dea:	edce 1a01 	vstr	s3, [lr, #4]
 8009dee:	ed80 4a01 	vstr	s8, [r0, #4]
 8009df2:	449e      	add	lr, r3
 8009df4:	ed86 3a00 	vstr	s6, [r6]
 8009df8:	4418      	add	r0, r3
 8009dfa:	ed41 3a01 	vstr	s7, [r1, #-4]
 8009dfe:	ed02 5a01 	vstr	s10, [r2, #-4]
 8009e02:	ed85 7a00 	vstr	s14, [r5]
 8009e06:	edc6 5a01 	vstr	s11, [r6, #4]
 8009e0a:	edc1 4a00 	vstr	s9, [r1]
 8009e0e:	441e      	add	r6, r3
 8009e10:	edc2 6a00 	vstr	s13, [r2]
 8009e14:	4419      	add	r1, r3
 8009e16:	edc5 7a01 	vstr	s15, [r5, #4]
 8009e1a:	441a      	add	r2, r3
 8009e1c:	441d      	add	r5, r3
 8009e1e:	f63f af44 	bhi.w	8009caa <arm_radix8_butterfly_f32+0x6e>
 8009e22:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009e24:	2a07      	cmp	r2, #7
 8009e26:	f240 81f5 	bls.w	800a214 <arm_radix8_butterfly_f32+0x5d8>
 8009e2a:	f108 0101 	add.w	r1, r8, #1
 8009e2e:	188f      	adds	r7, r1, r2
 8009e30:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 8009e34:	19d6      	adds	r6, r2, r7
 8009e36:	eb08 0c09 	add.w	ip, r8, r9
 8009e3a:	1994      	adds	r4, r2, r6
 8009e3c:	eb0c 0e09 	add.w	lr, ip, r9
 8009e40:	4610      	mov	r0, r2
 8009e42:	9701      	str	r7, [sp, #4]
 8009e44:	4420      	add	r0, r4
 8009e46:	eb0e 0709 	add.w	r7, lr, r9
 8009e4a:	1815      	adds	r5, r2, r0
 8009e4c:	eb07 0209 	add.w	r2, r7, r9
 8009e50:	9203      	str	r2, [sp, #12]
 8009e52:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009e54:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009e58:	9117      	str	r1, [sp, #92]	@ 0x5c
 8009e5a:	440a      	add	r2, r1
 8009e5c:	9900      	ldr	r1, [sp, #0]
 8009e5e:	3108      	adds	r1, #8
 8009e60:	9100      	str	r1, [sp, #0]
 8009e62:	9902      	ldr	r1, [sp, #8]
 8009e64:	3108      	adds	r1, #8
 8009e66:	9102      	str	r1, [sp, #8]
 8009e68:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8009e6a:	00ff      	lsls	r7, r7, #3
 8009e6c:	9715      	str	r7, [sp, #84]	@ 0x54
 8009e6e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8009e72:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8009e76:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8009e7a:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8009e7c:	9903      	ldr	r1, [sp, #12]
 8009e7e:	19d7      	adds	r7, r2, r7
 8009e80:	00c9      	lsls	r1, r1, #3
 8009e82:	9114      	str	r1, [sp, #80]	@ 0x50
 8009e84:	9710      	str	r7, [sp, #64]	@ 0x40
 8009e86:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8009e88:	9f00      	ldr	r7, [sp, #0]
 8009e8a:	19cf      	adds	r7, r1, r7
 8009e8c:	970d      	str	r7, [sp, #52]	@ 0x34
 8009e8e:	9f02      	ldr	r7, [sp, #8]
 8009e90:	19cf      	adds	r7, r1, r7
 8009e92:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8009e96:	970c      	str	r7, [sp, #48]	@ 0x30
 8009e98:	9f01      	ldr	r7, [sp, #4]
 8009e9a:	f8cd e058 	str.w	lr, [sp, #88]	@ 0x58
 8009e9e:	3504      	adds	r5, #4
 8009ea0:	3004      	adds	r0, #4
 8009ea2:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 8009ea6:	9508      	str	r5, [sp, #32]
 8009ea8:	9009      	str	r0, [sp, #36]	@ 0x24
 8009eaa:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 8009eac:	981a      	ldr	r0, [sp, #104]	@ 0x68
 8009eae:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 8009eb2:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8009eb6:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 8009eba:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8009ebc:	f8cd e038 	str.w	lr, [sp, #56]	@ 0x38
 8009ec0:	1945      	adds	r5, r0, r5
 8009ec2:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8009ec6:	460f      	mov	r7, r1
 8009ec8:	3404      	adds	r4, #4
 8009eca:	4641      	mov	r1, r8
 8009ecc:	1841      	adds	r1, r0, r1
 8009ece:	f8cd c048 	str.w	ip, [sp, #72]	@ 0x48
 8009ed2:	940a      	str	r4, [sp, #40]	@ 0x28
 8009ed4:	eb00 0c06 	add.w	ip, r0, r6
 8009ed8:	f8cd 804c 	str.w	r8, [sp, #76]	@ 0x4c
 8009edc:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009ede:	9506      	str	r5, [sp, #24]
 8009ee0:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8009ee2:	9105      	str	r1, [sp, #20]
 8009ee4:	4639      	mov	r1, r7
 8009ee6:	1905      	adds	r5, r0, r4
 8009ee8:	3108      	adds	r1, #8
 8009eea:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8009eec:	9507      	str	r5, [sp, #28]
 8009eee:	910f      	str	r1, [sp, #60]	@ 0x3c
 8009ef0:	ea4f 1509 	mov.w	r5, r9, lsl #4
 8009ef4:	2101      	movs	r1, #1
 8009ef6:	eb00 0e06 	add.w	lr, r0, r6
 8009efa:	9518      	str	r5, [sp, #96]	@ 0x60
 8009efc:	9404      	str	r4, [sp, #16]
 8009efe:	9103      	str	r1, [sp, #12]
 8009f00:	4620      	mov	r0, r4
 8009f02:	4689      	mov	r9, r1
 8009f04:	9e06      	ldr	r6, [sp, #24]
 8009f06:	ed90 fa00 	vldr	s30, [r0]
 8009f0a:	edd6 7a01 	vldr	s15, [r6, #4]
 8009f0e:	edd0 ba01 	vldr	s23, [r0, #4]
 8009f12:	edcd 7a00 	vstr	s15, [sp]
 8009f16:	a80d      	add	r0, sp, #52	@ 0x34
 8009f18:	edde 7a01 	vldr	s15, [lr, #4]
 8009f1c:	9c05      	ldr	r4, [sp, #20]
 8009f1e:	9d07      	ldr	r5, [sp, #28]
 8009f20:	edd2 fa00 	vldr	s31, [r2]
 8009f24:	ed92 ca01 	vldr	s24, [r2, #4]
 8009f28:	edcd 7a01 	vstr	s15, [sp, #4]
 8009f2c:	c807      	ldmia	r0, {r0, r1, r2}
 8009f2e:	eddc 7a01 	vldr	s15, [ip, #4]
 8009f32:	edd4 ea00 	vldr	s29, [r4]
 8009f36:	ed95 ea00 	vldr	s28, [r5]
 8009f3a:	edd6 da00 	vldr	s27, [r6]
 8009f3e:	edd4 aa01 	vldr	s21, [r4, #4]
 8009f42:	ed95 aa01 	vldr	s20, [r5, #4]
 8009f46:	ed9e da00 	vldr	s26, [lr]
 8009f4a:	eddc ca00 	vldr	s25, [ip]
 8009f4e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f52:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8009f54:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009f56:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009f58:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8009f5a:	edcd 7a02 	vstr	s15, [sp, #8]
 8009f5e:	e001      	b.n	8009f64 <arm_radix8_butterfly_f32+0x328>
 8009f60:	3f3504f3 	.word	0x3f3504f3
 8009f64:	ed16 6a01 	vldr	s12, [r6, #-4]
 8009f68:	ed91 5a00 	vldr	s10, [r1]
 8009f6c:	ed57 9a01 	vldr	s19, [r7, #-4]
 8009f70:	edd5 7a00 	vldr	s15, [r5]
 8009f74:	ed18 7a01 	vldr	s14, [r8, #-4]
 8009f78:	edd2 3a00 	vldr	s7, [r2]
 8009f7c:	ed94 3a00 	vldr	s6, [r4]
 8009f80:	ed90 2a00 	vldr	s4, [r0]
 8009f84:	ed92 0a01 	vldr	s0, [r2, #4]
 8009f88:	ee33 8a85 	vadd.f32	s16, s7, s10
 8009f8c:	ee32 1a06 	vadd.f32	s2, s4, s12
 8009f90:	ee33 4a29 	vadd.f32	s8, s6, s19
 8009f94:	ee77 4a87 	vadd.f32	s9, s15, s14
 8009f98:	ee78 1a04 	vadd.f32	s3, s16, s8
 8009f9c:	ee71 6a24 	vadd.f32	s13, s2, s9
 8009fa0:	ee32 2a46 	vsub.f32	s4, s4, s12
 8009fa4:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8009fa8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009fac:	ed82 6a00 	vstr	s12, [r2]
 8009fb0:	edd5 8a01 	vldr	s17, [r5, #4]
 8009fb4:	ed90 9a01 	vldr	s18, [r0, #4]
 8009fb8:	edd6 2a00 	vldr	s5, [r6]
 8009fbc:	ed98 7a00 	vldr	s14, [r8]
 8009fc0:	edd4 0a01 	vldr	s1, [r4, #4]
 8009fc4:	ed91 6a01 	vldr	s12, [r1, #4]
 8009fc8:	edd7 5a00 	vldr	s11, [r7]
 8009fcc:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8009fd0:	ee33 3a69 	vsub.f32	s6, s6, s19
 8009fd4:	ee39 5a62 	vsub.f32	s10, s18, s5
 8009fd8:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8009fdc:	ee38 4a44 	vsub.f32	s8, s16, s8
 8009fe0:	ee38 7a87 	vadd.f32	s14, s17, s14
 8009fe4:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8009fe8:	ee79 2a22 	vadd.f32	s5, s18, s5
 8009fec:	ee75 8a69 	vsub.f32	s17, s10, s19
 8009ff0:	ee32 9a27 	vadd.f32	s18, s4, s15
 8009ff4:	ee35 5a29 	vadd.f32	s10, s10, s19
 8009ff8:	ee72 7a67 	vsub.f32	s15, s4, s15
 8009ffc:	ee30 2a06 	vadd.f32	s4, s0, s12
 800a000:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800a004:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800a008:	ee32 9a08 	vadd.f32	s18, s4, s16
 800a00c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800a010:	ee32 2a48 	vsub.f32	s4, s4, s16
 800a014:	ee71 4a64 	vsub.f32	s9, s2, s9
 800a018:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800a01c:	ee32 1a87 	vadd.f32	s2, s5, s14
 800a020:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800a024:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800a028:	ee30 6a46 	vsub.f32	s12, s0, s12
 800a02c:	ee73 0a29 	vadd.f32	s1, s6, s19
 800a030:	ee36 0a28 	vadd.f32	s0, s12, s17
 800a034:	ee33 3a69 	vsub.f32	s6, s6, s19
 800a038:	ee32 7a64 	vsub.f32	s14, s4, s9
 800a03c:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800a040:	ee36 6a68 	vsub.f32	s12, s12, s17
 800a044:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800a048:	ee75 8a85 	vadd.f32	s17, s11, s10
 800a04c:	ee74 3a22 	vadd.f32	s7, s8, s5
 800a050:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800a054:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800a058:	ee79 1a41 	vsub.f32	s3, s18, s2
 800a05c:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800a060:	ee76 5a43 	vsub.f32	s11, s12, s6
 800a064:	ee74 2a62 	vsub.f32	s5, s8, s5
 800a068:	ee74 4a82 	vadd.f32	s9, s9, s4
 800a06c:	ee30 4a60 	vsub.f32	s8, s0, s1
 800a070:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800a074:	ee30 0a80 	vadd.f32	s0, s1, s0
 800a078:	ee77 9a85 	vadd.f32	s19, s15, s10
 800a07c:	ee33 6a06 	vadd.f32	s12, s6, s12
 800a080:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800a084:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800a088:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800a08c:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800a090:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800a094:	ee39 1a01 	vadd.f32	s2, s18, s2
 800a098:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800a09c:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800a0a0:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800a0a4:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800a0a8:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800a0ac:	ee35 3a03 	vadd.f32	s6, s10, s6
 800a0b0:	ee72 6a66 	vsub.f32	s13, s4, s13
 800a0b4:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800a0b8:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800a0bc:	ed9d 4a02 	vldr	s8, [sp, #8]
 800a0c0:	ed82 1a01 	vstr	s2, [r2, #4]
 800a0c4:	ee77 3a63 	vsub.f32	s7, s14, s7
 800a0c8:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800a0cc:	ed9d 7a01 	vldr	s14, [sp, #4]
 800a0d0:	ed81 3a00 	vstr	s6, [r1]
 800a0d4:	ee30 9a89 	vadd.f32	s18, s1, s18
 800a0d8:	ee32 2a05 	vadd.f32	s4, s4, s10
 800a0dc:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800a0e0:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800a0e4:	ee67 2a22 	vmul.f32	s5, s14, s5
 800a0e8:	ee64 1a00 	vmul.f32	s3, s8, s0
 800a0ec:	ee27 7a24 	vmul.f32	s14, s14, s9
 800a0f0:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800a0f4:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800a0f8:	ee64 8a28 	vmul.f32	s17, s8, s17
 800a0fc:	ed9d 4a00 	vldr	s8, [sp]
 800a100:	edc1 6a01 	vstr	s13, [r1, #4]
 800a104:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800a108:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800a10c:	ee64 9a29 	vmul.f32	s19, s8, s19
 800a110:	ee24 4a25 	vmul.f32	s8, s8, s11
 800a114:	ee30 7a87 	vadd.f32	s14, s1, s14
 800a118:	ee74 4a84 	vadd.f32	s9, s9, s8
 800a11c:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800a120:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800a124:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800a128:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800a12c:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800a130:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800a134:	ee75 1a21 	vadd.f32	s3, s10, s3
 800a138:	ee30 0a68 	vsub.f32	s0, s0, s17
 800a13c:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800a140:	ee70 0a84 	vadd.f32	s1, s1, s8
 800a144:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a148:	44d9      	add	r9, fp
 800a14a:	45ca      	cmp	sl, r9
 800a14c:	ed84 9a00 	vstr	s18, [r4]
 800a150:	edc4 3a01 	vstr	s7, [r4, #4]
 800a154:	441a      	add	r2, r3
 800a156:	ed07 7a01 	vstr	s14, [r7, #-4]
 800a15a:	edc7 2a00 	vstr	s5, [r7]
 800a15e:	4419      	add	r1, r3
 800a160:	ed80 2a00 	vstr	s4, [r0]
 800a164:	ed80 8a01 	vstr	s16, [r0, #4]
 800a168:	441c      	add	r4, r3
 800a16a:	ed48 1a01 	vstr	s3, [r8, #-4]
 800a16e:	ed88 0a00 	vstr	s0, [r8]
 800a172:	441f      	add	r7, r3
 800a174:	ed46 4a01 	vstr	s9, [r6, #-4]
 800a178:	4418      	add	r0, r3
 800a17a:	edc6 9a00 	vstr	s19, [r6]
 800a17e:	4498      	add	r8, r3
 800a180:	edc5 0a00 	vstr	s1, [r5]
 800a184:	ed85 6a01 	vstr	s12, [r5, #4]
 800a188:	441e      	add	r6, r3
 800a18a:	441d      	add	r5, r3
 800a18c:	f63f aeea 	bhi.w	8009f64 <arm_radix8_butterfly_f32+0x328>
 800a190:	9a03      	ldr	r2, [sp, #12]
 800a192:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800a194:	3201      	adds	r2, #1
 800a196:	4611      	mov	r1, r2
 800a198:	9203      	str	r2, [sp, #12]
 800a19a:	9a04      	ldr	r2, [sp, #16]
 800a19c:	4402      	add	r2, r0
 800a19e:	9204      	str	r2, [sp, #16]
 800a1a0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800a1a2:	9a05      	ldr	r2, [sp, #20]
 800a1a4:	4402      	add	r2, r0
 800a1a6:	9205      	str	r2, [sp, #20]
 800a1a8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a1aa:	9a07      	ldr	r2, [sp, #28]
 800a1ac:	4402      	add	r2, r0
 800a1ae:	9207      	str	r2, [sp, #28]
 800a1b0:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800a1b2:	9a06      	ldr	r2, [sp, #24]
 800a1b4:	4402      	add	r2, r0
 800a1b6:	9206      	str	r2, [sp, #24]
 800a1b8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a1ba:	4496      	add	lr, r2
 800a1bc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a1be:	4494      	add	ip, r2
 800a1c0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a1c2:	3208      	adds	r2, #8
 800a1c4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a1c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a1c8:	3208      	adds	r2, #8
 800a1ca:	920e      	str	r2, [sp, #56]	@ 0x38
 800a1cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a1ce:	3208      	adds	r2, #8
 800a1d0:	920d      	str	r2, [sp, #52]	@ 0x34
 800a1d2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a1d4:	3208      	adds	r2, #8
 800a1d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800a1d8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a1da:	3208      	adds	r2, #8
 800a1dc:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a1de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a1e0:	3208      	adds	r2, #8
 800a1e2:	920a      	str	r2, [sp, #40]	@ 0x28
 800a1e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1e6:	3208      	adds	r2, #8
 800a1e8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1ea:	9a08      	ldr	r2, [sp, #32]
 800a1ec:	3208      	adds	r2, #8
 800a1ee:	9208      	str	r2, [sp, #32]
 800a1f0:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800a1f2:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a1f4:	4288      	cmp	r0, r1
 800a1f6:	4622      	mov	r2, r4
 800a1f8:	d007      	beq.n	800a20a <arm_radix8_butterfly_f32+0x5ce>
 800a1fa:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800a1fc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a200:	4621      	mov	r1, r4
 800a202:	4401      	add	r1, r0
 800a204:	9110      	str	r1, [sp, #64]	@ 0x40
 800a206:	9804      	ldr	r0, [sp, #16]
 800a208:	e67c      	b.n	8009f04 <arm_radix8_butterfly_f32+0x2c8>
 800a20a:	4683      	mov	fp, r0
 800a20c:	f8bd 905c 	ldrh.w	r9, [sp, #92]	@ 0x5c
 800a210:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 800a212:	e524      	b.n	8009c5e <arm_radix8_butterfly_f32+0x22>
 800a214:	b01d      	add	sp, #116	@ 0x74
 800a216:	ecbd 8b10 	vpop	{d8-d15}
 800a21a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a21e:	bf00      	nop

0800a220 <__cvt>:
 800a220:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a224:	ec57 6b10 	vmov	r6, r7, d0
 800a228:	2f00      	cmp	r7, #0
 800a22a:	460c      	mov	r4, r1
 800a22c:	4619      	mov	r1, r3
 800a22e:	463b      	mov	r3, r7
 800a230:	bfbb      	ittet	lt
 800a232:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a236:	461f      	movlt	r7, r3
 800a238:	2300      	movge	r3, #0
 800a23a:	232d      	movlt	r3, #45	@ 0x2d
 800a23c:	700b      	strb	r3, [r1, #0]
 800a23e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a240:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a244:	4691      	mov	r9, r2
 800a246:	f023 0820 	bic.w	r8, r3, #32
 800a24a:	bfbc      	itt	lt
 800a24c:	4632      	movlt	r2, r6
 800a24e:	4616      	movlt	r6, r2
 800a250:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a254:	d005      	beq.n	800a262 <__cvt+0x42>
 800a256:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a25a:	d100      	bne.n	800a25e <__cvt+0x3e>
 800a25c:	3401      	adds	r4, #1
 800a25e:	2102      	movs	r1, #2
 800a260:	e000      	b.n	800a264 <__cvt+0x44>
 800a262:	2103      	movs	r1, #3
 800a264:	ab03      	add	r3, sp, #12
 800a266:	9301      	str	r3, [sp, #4]
 800a268:	ab02      	add	r3, sp, #8
 800a26a:	9300      	str	r3, [sp, #0]
 800a26c:	ec47 6b10 	vmov	d0, r6, r7
 800a270:	4653      	mov	r3, sl
 800a272:	4622      	mov	r2, r4
 800a274:	f001 f870 	bl	800b358 <_dtoa_r>
 800a278:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a27c:	4605      	mov	r5, r0
 800a27e:	d119      	bne.n	800a2b4 <__cvt+0x94>
 800a280:	f019 0f01 	tst.w	r9, #1
 800a284:	d00e      	beq.n	800a2a4 <__cvt+0x84>
 800a286:	eb00 0904 	add.w	r9, r0, r4
 800a28a:	2200      	movs	r2, #0
 800a28c:	2300      	movs	r3, #0
 800a28e:	4630      	mov	r0, r6
 800a290:	4639      	mov	r1, r7
 800a292:	f7f6 fc79 	bl	8000b88 <__aeabi_dcmpeq>
 800a296:	b108      	cbz	r0, 800a29c <__cvt+0x7c>
 800a298:	f8cd 900c 	str.w	r9, [sp, #12]
 800a29c:	2230      	movs	r2, #48	@ 0x30
 800a29e:	9b03      	ldr	r3, [sp, #12]
 800a2a0:	454b      	cmp	r3, r9
 800a2a2:	d31e      	bcc.n	800a2e2 <__cvt+0xc2>
 800a2a4:	9b03      	ldr	r3, [sp, #12]
 800a2a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a2a8:	1b5b      	subs	r3, r3, r5
 800a2aa:	4628      	mov	r0, r5
 800a2ac:	6013      	str	r3, [r2, #0]
 800a2ae:	b004      	add	sp, #16
 800a2b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a2b8:	eb00 0904 	add.w	r9, r0, r4
 800a2bc:	d1e5      	bne.n	800a28a <__cvt+0x6a>
 800a2be:	7803      	ldrb	r3, [r0, #0]
 800a2c0:	2b30      	cmp	r3, #48	@ 0x30
 800a2c2:	d10a      	bne.n	800a2da <__cvt+0xba>
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	4630      	mov	r0, r6
 800a2ca:	4639      	mov	r1, r7
 800a2cc:	f7f6 fc5c 	bl	8000b88 <__aeabi_dcmpeq>
 800a2d0:	b918      	cbnz	r0, 800a2da <__cvt+0xba>
 800a2d2:	f1c4 0401 	rsb	r4, r4, #1
 800a2d6:	f8ca 4000 	str.w	r4, [sl]
 800a2da:	f8da 3000 	ldr.w	r3, [sl]
 800a2de:	4499      	add	r9, r3
 800a2e0:	e7d3      	b.n	800a28a <__cvt+0x6a>
 800a2e2:	1c59      	adds	r1, r3, #1
 800a2e4:	9103      	str	r1, [sp, #12]
 800a2e6:	701a      	strb	r2, [r3, #0]
 800a2e8:	e7d9      	b.n	800a29e <__cvt+0x7e>

0800a2ea <__exponent>:
 800a2ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2ec:	2900      	cmp	r1, #0
 800a2ee:	bfba      	itte	lt
 800a2f0:	4249      	neglt	r1, r1
 800a2f2:	232d      	movlt	r3, #45	@ 0x2d
 800a2f4:	232b      	movge	r3, #43	@ 0x2b
 800a2f6:	2909      	cmp	r1, #9
 800a2f8:	7002      	strb	r2, [r0, #0]
 800a2fa:	7043      	strb	r3, [r0, #1]
 800a2fc:	dd29      	ble.n	800a352 <__exponent+0x68>
 800a2fe:	f10d 0307 	add.w	r3, sp, #7
 800a302:	461d      	mov	r5, r3
 800a304:	270a      	movs	r7, #10
 800a306:	461a      	mov	r2, r3
 800a308:	fbb1 f6f7 	udiv	r6, r1, r7
 800a30c:	fb07 1416 	mls	r4, r7, r6, r1
 800a310:	3430      	adds	r4, #48	@ 0x30
 800a312:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a316:	460c      	mov	r4, r1
 800a318:	2c63      	cmp	r4, #99	@ 0x63
 800a31a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a31e:	4631      	mov	r1, r6
 800a320:	dcf1      	bgt.n	800a306 <__exponent+0x1c>
 800a322:	3130      	adds	r1, #48	@ 0x30
 800a324:	1e94      	subs	r4, r2, #2
 800a326:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a32a:	1c41      	adds	r1, r0, #1
 800a32c:	4623      	mov	r3, r4
 800a32e:	42ab      	cmp	r3, r5
 800a330:	d30a      	bcc.n	800a348 <__exponent+0x5e>
 800a332:	f10d 0309 	add.w	r3, sp, #9
 800a336:	1a9b      	subs	r3, r3, r2
 800a338:	42ac      	cmp	r4, r5
 800a33a:	bf88      	it	hi
 800a33c:	2300      	movhi	r3, #0
 800a33e:	3302      	adds	r3, #2
 800a340:	4403      	add	r3, r0
 800a342:	1a18      	subs	r0, r3, r0
 800a344:	b003      	add	sp, #12
 800a346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a348:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a34c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a350:	e7ed      	b.n	800a32e <__exponent+0x44>
 800a352:	2330      	movs	r3, #48	@ 0x30
 800a354:	3130      	adds	r1, #48	@ 0x30
 800a356:	7083      	strb	r3, [r0, #2]
 800a358:	70c1      	strb	r1, [r0, #3]
 800a35a:	1d03      	adds	r3, r0, #4
 800a35c:	e7f1      	b.n	800a342 <__exponent+0x58>
	...

0800a360 <_printf_float>:
 800a360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a364:	b08d      	sub	sp, #52	@ 0x34
 800a366:	460c      	mov	r4, r1
 800a368:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a36c:	4616      	mov	r6, r2
 800a36e:	461f      	mov	r7, r3
 800a370:	4605      	mov	r5, r0
 800a372:	f000 fee9 	bl	800b148 <_localeconv_r>
 800a376:	6803      	ldr	r3, [r0, #0]
 800a378:	9304      	str	r3, [sp, #16]
 800a37a:	4618      	mov	r0, r3
 800a37c:	f7f5 ffd8 	bl	8000330 <strlen>
 800a380:	2300      	movs	r3, #0
 800a382:	930a      	str	r3, [sp, #40]	@ 0x28
 800a384:	f8d8 3000 	ldr.w	r3, [r8]
 800a388:	9005      	str	r0, [sp, #20]
 800a38a:	3307      	adds	r3, #7
 800a38c:	f023 0307 	bic.w	r3, r3, #7
 800a390:	f103 0208 	add.w	r2, r3, #8
 800a394:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a398:	f8d4 b000 	ldr.w	fp, [r4]
 800a39c:	f8c8 2000 	str.w	r2, [r8]
 800a3a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a3a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a3a8:	9307      	str	r3, [sp, #28]
 800a3aa:	f8cd 8018 	str.w	r8, [sp, #24]
 800a3ae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a3b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3b6:	4b9c      	ldr	r3, [pc, #624]	@ (800a628 <_printf_float+0x2c8>)
 800a3b8:	f04f 32ff 	mov.w	r2, #4294967295
 800a3bc:	f7f6 fc16 	bl	8000bec <__aeabi_dcmpun>
 800a3c0:	bb70      	cbnz	r0, 800a420 <_printf_float+0xc0>
 800a3c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a3c6:	4b98      	ldr	r3, [pc, #608]	@ (800a628 <_printf_float+0x2c8>)
 800a3c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a3cc:	f7f6 fbf0 	bl	8000bb0 <__aeabi_dcmple>
 800a3d0:	bb30      	cbnz	r0, 800a420 <_printf_float+0xc0>
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	4640      	mov	r0, r8
 800a3d8:	4649      	mov	r1, r9
 800a3da:	f7f6 fbdf 	bl	8000b9c <__aeabi_dcmplt>
 800a3de:	b110      	cbz	r0, 800a3e6 <_printf_float+0x86>
 800a3e0:	232d      	movs	r3, #45	@ 0x2d
 800a3e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3e6:	4a91      	ldr	r2, [pc, #580]	@ (800a62c <_printf_float+0x2cc>)
 800a3e8:	4b91      	ldr	r3, [pc, #580]	@ (800a630 <_printf_float+0x2d0>)
 800a3ea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a3ee:	bf8c      	ite	hi
 800a3f0:	4690      	movhi	r8, r2
 800a3f2:	4698      	movls	r8, r3
 800a3f4:	2303      	movs	r3, #3
 800a3f6:	6123      	str	r3, [r4, #16]
 800a3f8:	f02b 0304 	bic.w	r3, fp, #4
 800a3fc:	6023      	str	r3, [r4, #0]
 800a3fe:	f04f 0900 	mov.w	r9, #0
 800a402:	9700      	str	r7, [sp, #0]
 800a404:	4633      	mov	r3, r6
 800a406:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a408:	4621      	mov	r1, r4
 800a40a:	4628      	mov	r0, r5
 800a40c:	f000 f9d2 	bl	800a7b4 <_printf_common>
 800a410:	3001      	adds	r0, #1
 800a412:	f040 808d 	bne.w	800a530 <_printf_float+0x1d0>
 800a416:	f04f 30ff 	mov.w	r0, #4294967295
 800a41a:	b00d      	add	sp, #52	@ 0x34
 800a41c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a420:	4642      	mov	r2, r8
 800a422:	464b      	mov	r3, r9
 800a424:	4640      	mov	r0, r8
 800a426:	4649      	mov	r1, r9
 800a428:	f7f6 fbe0 	bl	8000bec <__aeabi_dcmpun>
 800a42c:	b140      	cbz	r0, 800a440 <_printf_float+0xe0>
 800a42e:	464b      	mov	r3, r9
 800a430:	2b00      	cmp	r3, #0
 800a432:	bfbc      	itt	lt
 800a434:	232d      	movlt	r3, #45	@ 0x2d
 800a436:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a43a:	4a7e      	ldr	r2, [pc, #504]	@ (800a634 <_printf_float+0x2d4>)
 800a43c:	4b7e      	ldr	r3, [pc, #504]	@ (800a638 <_printf_float+0x2d8>)
 800a43e:	e7d4      	b.n	800a3ea <_printf_float+0x8a>
 800a440:	6863      	ldr	r3, [r4, #4]
 800a442:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a446:	9206      	str	r2, [sp, #24]
 800a448:	1c5a      	adds	r2, r3, #1
 800a44a:	d13b      	bne.n	800a4c4 <_printf_float+0x164>
 800a44c:	2306      	movs	r3, #6
 800a44e:	6063      	str	r3, [r4, #4]
 800a450:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a454:	2300      	movs	r3, #0
 800a456:	6022      	str	r2, [r4, #0]
 800a458:	9303      	str	r3, [sp, #12]
 800a45a:	ab0a      	add	r3, sp, #40	@ 0x28
 800a45c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a460:	ab09      	add	r3, sp, #36	@ 0x24
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	6861      	ldr	r1, [r4, #4]
 800a466:	ec49 8b10 	vmov	d0, r8, r9
 800a46a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a46e:	4628      	mov	r0, r5
 800a470:	f7ff fed6 	bl	800a220 <__cvt>
 800a474:	9b06      	ldr	r3, [sp, #24]
 800a476:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a478:	2b47      	cmp	r3, #71	@ 0x47
 800a47a:	4680      	mov	r8, r0
 800a47c:	d129      	bne.n	800a4d2 <_printf_float+0x172>
 800a47e:	1cc8      	adds	r0, r1, #3
 800a480:	db02      	blt.n	800a488 <_printf_float+0x128>
 800a482:	6863      	ldr	r3, [r4, #4]
 800a484:	4299      	cmp	r1, r3
 800a486:	dd41      	ble.n	800a50c <_printf_float+0x1ac>
 800a488:	f1aa 0a02 	sub.w	sl, sl, #2
 800a48c:	fa5f fa8a 	uxtb.w	sl, sl
 800a490:	3901      	subs	r1, #1
 800a492:	4652      	mov	r2, sl
 800a494:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a498:	9109      	str	r1, [sp, #36]	@ 0x24
 800a49a:	f7ff ff26 	bl	800a2ea <__exponent>
 800a49e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a4a0:	1813      	adds	r3, r2, r0
 800a4a2:	2a01      	cmp	r2, #1
 800a4a4:	4681      	mov	r9, r0
 800a4a6:	6123      	str	r3, [r4, #16]
 800a4a8:	dc02      	bgt.n	800a4b0 <_printf_float+0x150>
 800a4aa:	6822      	ldr	r2, [r4, #0]
 800a4ac:	07d2      	lsls	r2, r2, #31
 800a4ae:	d501      	bpl.n	800a4b4 <_printf_float+0x154>
 800a4b0:	3301      	adds	r3, #1
 800a4b2:	6123      	str	r3, [r4, #16]
 800a4b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d0a2      	beq.n	800a402 <_printf_float+0xa2>
 800a4bc:	232d      	movs	r3, #45	@ 0x2d
 800a4be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4c2:	e79e      	b.n	800a402 <_printf_float+0xa2>
 800a4c4:	9a06      	ldr	r2, [sp, #24]
 800a4c6:	2a47      	cmp	r2, #71	@ 0x47
 800a4c8:	d1c2      	bne.n	800a450 <_printf_float+0xf0>
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d1c0      	bne.n	800a450 <_printf_float+0xf0>
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	e7bd      	b.n	800a44e <_printf_float+0xee>
 800a4d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a4d6:	d9db      	bls.n	800a490 <_printf_float+0x130>
 800a4d8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a4dc:	d118      	bne.n	800a510 <_printf_float+0x1b0>
 800a4de:	2900      	cmp	r1, #0
 800a4e0:	6863      	ldr	r3, [r4, #4]
 800a4e2:	dd0b      	ble.n	800a4fc <_printf_float+0x19c>
 800a4e4:	6121      	str	r1, [r4, #16]
 800a4e6:	b913      	cbnz	r3, 800a4ee <_printf_float+0x18e>
 800a4e8:	6822      	ldr	r2, [r4, #0]
 800a4ea:	07d0      	lsls	r0, r2, #31
 800a4ec:	d502      	bpl.n	800a4f4 <_printf_float+0x194>
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	440b      	add	r3, r1
 800a4f2:	6123      	str	r3, [r4, #16]
 800a4f4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a4f6:	f04f 0900 	mov.w	r9, #0
 800a4fa:	e7db      	b.n	800a4b4 <_printf_float+0x154>
 800a4fc:	b913      	cbnz	r3, 800a504 <_printf_float+0x1a4>
 800a4fe:	6822      	ldr	r2, [r4, #0]
 800a500:	07d2      	lsls	r2, r2, #31
 800a502:	d501      	bpl.n	800a508 <_printf_float+0x1a8>
 800a504:	3302      	adds	r3, #2
 800a506:	e7f4      	b.n	800a4f2 <_printf_float+0x192>
 800a508:	2301      	movs	r3, #1
 800a50a:	e7f2      	b.n	800a4f2 <_printf_float+0x192>
 800a50c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a510:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a512:	4299      	cmp	r1, r3
 800a514:	db05      	blt.n	800a522 <_printf_float+0x1c2>
 800a516:	6823      	ldr	r3, [r4, #0]
 800a518:	6121      	str	r1, [r4, #16]
 800a51a:	07d8      	lsls	r0, r3, #31
 800a51c:	d5ea      	bpl.n	800a4f4 <_printf_float+0x194>
 800a51e:	1c4b      	adds	r3, r1, #1
 800a520:	e7e7      	b.n	800a4f2 <_printf_float+0x192>
 800a522:	2900      	cmp	r1, #0
 800a524:	bfd4      	ite	le
 800a526:	f1c1 0202 	rsble	r2, r1, #2
 800a52a:	2201      	movgt	r2, #1
 800a52c:	4413      	add	r3, r2
 800a52e:	e7e0      	b.n	800a4f2 <_printf_float+0x192>
 800a530:	6823      	ldr	r3, [r4, #0]
 800a532:	055a      	lsls	r2, r3, #21
 800a534:	d407      	bmi.n	800a546 <_printf_float+0x1e6>
 800a536:	6923      	ldr	r3, [r4, #16]
 800a538:	4642      	mov	r2, r8
 800a53a:	4631      	mov	r1, r6
 800a53c:	4628      	mov	r0, r5
 800a53e:	47b8      	blx	r7
 800a540:	3001      	adds	r0, #1
 800a542:	d12b      	bne.n	800a59c <_printf_float+0x23c>
 800a544:	e767      	b.n	800a416 <_printf_float+0xb6>
 800a546:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a54a:	f240 80dd 	bls.w	800a708 <_printf_float+0x3a8>
 800a54e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a552:	2200      	movs	r2, #0
 800a554:	2300      	movs	r3, #0
 800a556:	f7f6 fb17 	bl	8000b88 <__aeabi_dcmpeq>
 800a55a:	2800      	cmp	r0, #0
 800a55c:	d033      	beq.n	800a5c6 <_printf_float+0x266>
 800a55e:	4a37      	ldr	r2, [pc, #220]	@ (800a63c <_printf_float+0x2dc>)
 800a560:	2301      	movs	r3, #1
 800a562:	4631      	mov	r1, r6
 800a564:	4628      	mov	r0, r5
 800a566:	47b8      	blx	r7
 800a568:	3001      	adds	r0, #1
 800a56a:	f43f af54 	beq.w	800a416 <_printf_float+0xb6>
 800a56e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a572:	4543      	cmp	r3, r8
 800a574:	db02      	blt.n	800a57c <_printf_float+0x21c>
 800a576:	6823      	ldr	r3, [r4, #0]
 800a578:	07d8      	lsls	r0, r3, #31
 800a57a:	d50f      	bpl.n	800a59c <_printf_float+0x23c>
 800a57c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a580:	4631      	mov	r1, r6
 800a582:	4628      	mov	r0, r5
 800a584:	47b8      	blx	r7
 800a586:	3001      	adds	r0, #1
 800a588:	f43f af45 	beq.w	800a416 <_printf_float+0xb6>
 800a58c:	f04f 0900 	mov.w	r9, #0
 800a590:	f108 38ff 	add.w	r8, r8, #4294967295
 800a594:	f104 0a1a 	add.w	sl, r4, #26
 800a598:	45c8      	cmp	r8, r9
 800a59a:	dc09      	bgt.n	800a5b0 <_printf_float+0x250>
 800a59c:	6823      	ldr	r3, [r4, #0]
 800a59e:	079b      	lsls	r3, r3, #30
 800a5a0:	f100 8103 	bmi.w	800a7aa <_printf_float+0x44a>
 800a5a4:	68e0      	ldr	r0, [r4, #12]
 800a5a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5a8:	4298      	cmp	r0, r3
 800a5aa:	bfb8      	it	lt
 800a5ac:	4618      	movlt	r0, r3
 800a5ae:	e734      	b.n	800a41a <_printf_float+0xba>
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	4652      	mov	r2, sl
 800a5b4:	4631      	mov	r1, r6
 800a5b6:	4628      	mov	r0, r5
 800a5b8:	47b8      	blx	r7
 800a5ba:	3001      	adds	r0, #1
 800a5bc:	f43f af2b 	beq.w	800a416 <_printf_float+0xb6>
 800a5c0:	f109 0901 	add.w	r9, r9, #1
 800a5c4:	e7e8      	b.n	800a598 <_printf_float+0x238>
 800a5c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	dc39      	bgt.n	800a640 <_printf_float+0x2e0>
 800a5cc:	4a1b      	ldr	r2, [pc, #108]	@ (800a63c <_printf_float+0x2dc>)
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	4631      	mov	r1, r6
 800a5d2:	4628      	mov	r0, r5
 800a5d4:	47b8      	blx	r7
 800a5d6:	3001      	adds	r0, #1
 800a5d8:	f43f af1d 	beq.w	800a416 <_printf_float+0xb6>
 800a5dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a5e0:	ea59 0303 	orrs.w	r3, r9, r3
 800a5e4:	d102      	bne.n	800a5ec <_printf_float+0x28c>
 800a5e6:	6823      	ldr	r3, [r4, #0]
 800a5e8:	07d9      	lsls	r1, r3, #31
 800a5ea:	d5d7      	bpl.n	800a59c <_printf_float+0x23c>
 800a5ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5f0:	4631      	mov	r1, r6
 800a5f2:	4628      	mov	r0, r5
 800a5f4:	47b8      	blx	r7
 800a5f6:	3001      	adds	r0, #1
 800a5f8:	f43f af0d 	beq.w	800a416 <_printf_float+0xb6>
 800a5fc:	f04f 0a00 	mov.w	sl, #0
 800a600:	f104 0b1a 	add.w	fp, r4, #26
 800a604:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a606:	425b      	negs	r3, r3
 800a608:	4553      	cmp	r3, sl
 800a60a:	dc01      	bgt.n	800a610 <_printf_float+0x2b0>
 800a60c:	464b      	mov	r3, r9
 800a60e:	e793      	b.n	800a538 <_printf_float+0x1d8>
 800a610:	2301      	movs	r3, #1
 800a612:	465a      	mov	r2, fp
 800a614:	4631      	mov	r1, r6
 800a616:	4628      	mov	r0, r5
 800a618:	47b8      	blx	r7
 800a61a:	3001      	adds	r0, #1
 800a61c:	f43f aefb 	beq.w	800a416 <_printf_float+0xb6>
 800a620:	f10a 0a01 	add.w	sl, sl, #1
 800a624:	e7ee      	b.n	800a604 <_printf_float+0x2a4>
 800a626:	bf00      	nop
 800a628:	7fefffff 	.word	0x7fefffff
 800a62c:	08014af0 	.word	0x08014af0
 800a630:	08014aec 	.word	0x08014aec
 800a634:	08014af8 	.word	0x08014af8
 800a638:	08014af4 	.word	0x08014af4
 800a63c:	08014afc 	.word	0x08014afc
 800a640:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a642:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a646:	4553      	cmp	r3, sl
 800a648:	bfa8      	it	ge
 800a64a:	4653      	movge	r3, sl
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	4699      	mov	r9, r3
 800a650:	dc36      	bgt.n	800a6c0 <_printf_float+0x360>
 800a652:	f04f 0b00 	mov.w	fp, #0
 800a656:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a65a:	f104 021a 	add.w	r2, r4, #26
 800a65e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a660:	9306      	str	r3, [sp, #24]
 800a662:	eba3 0309 	sub.w	r3, r3, r9
 800a666:	455b      	cmp	r3, fp
 800a668:	dc31      	bgt.n	800a6ce <_printf_float+0x36e>
 800a66a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a66c:	459a      	cmp	sl, r3
 800a66e:	dc3a      	bgt.n	800a6e6 <_printf_float+0x386>
 800a670:	6823      	ldr	r3, [r4, #0]
 800a672:	07da      	lsls	r2, r3, #31
 800a674:	d437      	bmi.n	800a6e6 <_printf_float+0x386>
 800a676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a678:	ebaa 0903 	sub.w	r9, sl, r3
 800a67c:	9b06      	ldr	r3, [sp, #24]
 800a67e:	ebaa 0303 	sub.w	r3, sl, r3
 800a682:	4599      	cmp	r9, r3
 800a684:	bfa8      	it	ge
 800a686:	4699      	movge	r9, r3
 800a688:	f1b9 0f00 	cmp.w	r9, #0
 800a68c:	dc33      	bgt.n	800a6f6 <_printf_float+0x396>
 800a68e:	f04f 0800 	mov.w	r8, #0
 800a692:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a696:	f104 0b1a 	add.w	fp, r4, #26
 800a69a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a69c:	ebaa 0303 	sub.w	r3, sl, r3
 800a6a0:	eba3 0309 	sub.w	r3, r3, r9
 800a6a4:	4543      	cmp	r3, r8
 800a6a6:	f77f af79 	ble.w	800a59c <_printf_float+0x23c>
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	465a      	mov	r2, fp
 800a6ae:	4631      	mov	r1, r6
 800a6b0:	4628      	mov	r0, r5
 800a6b2:	47b8      	blx	r7
 800a6b4:	3001      	adds	r0, #1
 800a6b6:	f43f aeae 	beq.w	800a416 <_printf_float+0xb6>
 800a6ba:	f108 0801 	add.w	r8, r8, #1
 800a6be:	e7ec      	b.n	800a69a <_printf_float+0x33a>
 800a6c0:	4642      	mov	r2, r8
 800a6c2:	4631      	mov	r1, r6
 800a6c4:	4628      	mov	r0, r5
 800a6c6:	47b8      	blx	r7
 800a6c8:	3001      	adds	r0, #1
 800a6ca:	d1c2      	bne.n	800a652 <_printf_float+0x2f2>
 800a6cc:	e6a3      	b.n	800a416 <_printf_float+0xb6>
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	4631      	mov	r1, r6
 800a6d2:	4628      	mov	r0, r5
 800a6d4:	9206      	str	r2, [sp, #24]
 800a6d6:	47b8      	blx	r7
 800a6d8:	3001      	adds	r0, #1
 800a6da:	f43f ae9c 	beq.w	800a416 <_printf_float+0xb6>
 800a6de:	9a06      	ldr	r2, [sp, #24]
 800a6e0:	f10b 0b01 	add.w	fp, fp, #1
 800a6e4:	e7bb      	b.n	800a65e <_printf_float+0x2fe>
 800a6e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6ea:	4631      	mov	r1, r6
 800a6ec:	4628      	mov	r0, r5
 800a6ee:	47b8      	blx	r7
 800a6f0:	3001      	adds	r0, #1
 800a6f2:	d1c0      	bne.n	800a676 <_printf_float+0x316>
 800a6f4:	e68f      	b.n	800a416 <_printf_float+0xb6>
 800a6f6:	9a06      	ldr	r2, [sp, #24]
 800a6f8:	464b      	mov	r3, r9
 800a6fa:	4442      	add	r2, r8
 800a6fc:	4631      	mov	r1, r6
 800a6fe:	4628      	mov	r0, r5
 800a700:	47b8      	blx	r7
 800a702:	3001      	adds	r0, #1
 800a704:	d1c3      	bne.n	800a68e <_printf_float+0x32e>
 800a706:	e686      	b.n	800a416 <_printf_float+0xb6>
 800a708:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a70c:	f1ba 0f01 	cmp.w	sl, #1
 800a710:	dc01      	bgt.n	800a716 <_printf_float+0x3b6>
 800a712:	07db      	lsls	r3, r3, #31
 800a714:	d536      	bpl.n	800a784 <_printf_float+0x424>
 800a716:	2301      	movs	r3, #1
 800a718:	4642      	mov	r2, r8
 800a71a:	4631      	mov	r1, r6
 800a71c:	4628      	mov	r0, r5
 800a71e:	47b8      	blx	r7
 800a720:	3001      	adds	r0, #1
 800a722:	f43f ae78 	beq.w	800a416 <_printf_float+0xb6>
 800a726:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a72a:	4631      	mov	r1, r6
 800a72c:	4628      	mov	r0, r5
 800a72e:	47b8      	blx	r7
 800a730:	3001      	adds	r0, #1
 800a732:	f43f ae70 	beq.w	800a416 <_printf_float+0xb6>
 800a736:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a73a:	2200      	movs	r2, #0
 800a73c:	2300      	movs	r3, #0
 800a73e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a742:	f7f6 fa21 	bl	8000b88 <__aeabi_dcmpeq>
 800a746:	b9c0      	cbnz	r0, 800a77a <_printf_float+0x41a>
 800a748:	4653      	mov	r3, sl
 800a74a:	f108 0201 	add.w	r2, r8, #1
 800a74e:	4631      	mov	r1, r6
 800a750:	4628      	mov	r0, r5
 800a752:	47b8      	blx	r7
 800a754:	3001      	adds	r0, #1
 800a756:	d10c      	bne.n	800a772 <_printf_float+0x412>
 800a758:	e65d      	b.n	800a416 <_printf_float+0xb6>
 800a75a:	2301      	movs	r3, #1
 800a75c:	465a      	mov	r2, fp
 800a75e:	4631      	mov	r1, r6
 800a760:	4628      	mov	r0, r5
 800a762:	47b8      	blx	r7
 800a764:	3001      	adds	r0, #1
 800a766:	f43f ae56 	beq.w	800a416 <_printf_float+0xb6>
 800a76a:	f108 0801 	add.w	r8, r8, #1
 800a76e:	45d0      	cmp	r8, sl
 800a770:	dbf3      	blt.n	800a75a <_printf_float+0x3fa>
 800a772:	464b      	mov	r3, r9
 800a774:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a778:	e6df      	b.n	800a53a <_printf_float+0x1da>
 800a77a:	f04f 0800 	mov.w	r8, #0
 800a77e:	f104 0b1a 	add.w	fp, r4, #26
 800a782:	e7f4      	b.n	800a76e <_printf_float+0x40e>
 800a784:	2301      	movs	r3, #1
 800a786:	4642      	mov	r2, r8
 800a788:	e7e1      	b.n	800a74e <_printf_float+0x3ee>
 800a78a:	2301      	movs	r3, #1
 800a78c:	464a      	mov	r2, r9
 800a78e:	4631      	mov	r1, r6
 800a790:	4628      	mov	r0, r5
 800a792:	47b8      	blx	r7
 800a794:	3001      	adds	r0, #1
 800a796:	f43f ae3e 	beq.w	800a416 <_printf_float+0xb6>
 800a79a:	f108 0801 	add.w	r8, r8, #1
 800a79e:	68e3      	ldr	r3, [r4, #12]
 800a7a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a7a2:	1a5b      	subs	r3, r3, r1
 800a7a4:	4543      	cmp	r3, r8
 800a7a6:	dcf0      	bgt.n	800a78a <_printf_float+0x42a>
 800a7a8:	e6fc      	b.n	800a5a4 <_printf_float+0x244>
 800a7aa:	f04f 0800 	mov.w	r8, #0
 800a7ae:	f104 0919 	add.w	r9, r4, #25
 800a7b2:	e7f4      	b.n	800a79e <_printf_float+0x43e>

0800a7b4 <_printf_common>:
 800a7b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7b8:	4616      	mov	r6, r2
 800a7ba:	4698      	mov	r8, r3
 800a7bc:	688a      	ldr	r2, [r1, #8]
 800a7be:	690b      	ldr	r3, [r1, #16]
 800a7c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	bfb8      	it	lt
 800a7c8:	4613      	movlt	r3, r2
 800a7ca:	6033      	str	r3, [r6, #0]
 800a7cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a7d0:	4607      	mov	r7, r0
 800a7d2:	460c      	mov	r4, r1
 800a7d4:	b10a      	cbz	r2, 800a7da <_printf_common+0x26>
 800a7d6:	3301      	adds	r3, #1
 800a7d8:	6033      	str	r3, [r6, #0]
 800a7da:	6823      	ldr	r3, [r4, #0]
 800a7dc:	0699      	lsls	r1, r3, #26
 800a7de:	bf42      	ittt	mi
 800a7e0:	6833      	ldrmi	r3, [r6, #0]
 800a7e2:	3302      	addmi	r3, #2
 800a7e4:	6033      	strmi	r3, [r6, #0]
 800a7e6:	6825      	ldr	r5, [r4, #0]
 800a7e8:	f015 0506 	ands.w	r5, r5, #6
 800a7ec:	d106      	bne.n	800a7fc <_printf_common+0x48>
 800a7ee:	f104 0a19 	add.w	sl, r4, #25
 800a7f2:	68e3      	ldr	r3, [r4, #12]
 800a7f4:	6832      	ldr	r2, [r6, #0]
 800a7f6:	1a9b      	subs	r3, r3, r2
 800a7f8:	42ab      	cmp	r3, r5
 800a7fa:	dc26      	bgt.n	800a84a <_printf_common+0x96>
 800a7fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a800:	6822      	ldr	r2, [r4, #0]
 800a802:	3b00      	subs	r3, #0
 800a804:	bf18      	it	ne
 800a806:	2301      	movne	r3, #1
 800a808:	0692      	lsls	r2, r2, #26
 800a80a:	d42b      	bmi.n	800a864 <_printf_common+0xb0>
 800a80c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a810:	4641      	mov	r1, r8
 800a812:	4638      	mov	r0, r7
 800a814:	47c8      	blx	r9
 800a816:	3001      	adds	r0, #1
 800a818:	d01e      	beq.n	800a858 <_printf_common+0xa4>
 800a81a:	6823      	ldr	r3, [r4, #0]
 800a81c:	6922      	ldr	r2, [r4, #16]
 800a81e:	f003 0306 	and.w	r3, r3, #6
 800a822:	2b04      	cmp	r3, #4
 800a824:	bf02      	ittt	eq
 800a826:	68e5      	ldreq	r5, [r4, #12]
 800a828:	6833      	ldreq	r3, [r6, #0]
 800a82a:	1aed      	subeq	r5, r5, r3
 800a82c:	68a3      	ldr	r3, [r4, #8]
 800a82e:	bf0c      	ite	eq
 800a830:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a834:	2500      	movne	r5, #0
 800a836:	4293      	cmp	r3, r2
 800a838:	bfc4      	itt	gt
 800a83a:	1a9b      	subgt	r3, r3, r2
 800a83c:	18ed      	addgt	r5, r5, r3
 800a83e:	2600      	movs	r6, #0
 800a840:	341a      	adds	r4, #26
 800a842:	42b5      	cmp	r5, r6
 800a844:	d11a      	bne.n	800a87c <_printf_common+0xc8>
 800a846:	2000      	movs	r0, #0
 800a848:	e008      	b.n	800a85c <_printf_common+0xa8>
 800a84a:	2301      	movs	r3, #1
 800a84c:	4652      	mov	r2, sl
 800a84e:	4641      	mov	r1, r8
 800a850:	4638      	mov	r0, r7
 800a852:	47c8      	blx	r9
 800a854:	3001      	adds	r0, #1
 800a856:	d103      	bne.n	800a860 <_printf_common+0xac>
 800a858:	f04f 30ff 	mov.w	r0, #4294967295
 800a85c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a860:	3501      	adds	r5, #1
 800a862:	e7c6      	b.n	800a7f2 <_printf_common+0x3e>
 800a864:	18e1      	adds	r1, r4, r3
 800a866:	1c5a      	adds	r2, r3, #1
 800a868:	2030      	movs	r0, #48	@ 0x30
 800a86a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a86e:	4422      	add	r2, r4
 800a870:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a874:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a878:	3302      	adds	r3, #2
 800a87a:	e7c7      	b.n	800a80c <_printf_common+0x58>
 800a87c:	2301      	movs	r3, #1
 800a87e:	4622      	mov	r2, r4
 800a880:	4641      	mov	r1, r8
 800a882:	4638      	mov	r0, r7
 800a884:	47c8      	blx	r9
 800a886:	3001      	adds	r0, #1
 800a888:	d0e6      	beq.n	800a858 <_printf_common+0xa4>
 800a88a:	3601      	adds	r6, #1
 800a88c:	e7d9      	b.n	800a842 <_printf_common+0x8e>
	...

0800a890 <_printf_i>:
 800a890:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a894:	7e0f      	ldrb	r7, [r1, #24]
 800a896:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a898:	2f78      	cmp	r7, #120	@ 0x78
 800a89a:	4691      	mov	r9, r2
 800a89c:	4680      	mov	r8, r0
 800a89e:	460c      	mov	r4, r1
 800a8a0:	469a      	mov	sl, r3
 800a8a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a8a6:	d807      	bhi.n	800a8b8 <_printf_i+0x28>
 800a8a8:	2f62      	cmp	r7, #98	@ 0x62
 800a8aa:	d80a      	bhi.n	800a8c2 <_printf_i+0x32>
 800a8ac:	2f00      	cmp	r7, #0
 800a8ae:	f000 80d1 	beq.w	800aa54 <_printf_i+0x1c4>
 800a8b2:	2f58      	cmp	r7, #88	@ 0x58
 800a8b4:	f000 80b8 	beq.w	800aa28 <_printf_i+0x198>
 800a8b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a8bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a8c0:	e03a      	b.n	800a938 <_printf_i+0xa8>
 800a8c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a8c6:	2b15      	cmp	r3, #21
 800a8c8:	d8f6      	bhi.n	800a8b8 <_printf_i+0x28>
 800a8ca:	a101      	add	r1, pc, #4	@ (adr r1, 800a8d0 <_printf_i+0x40>)
 800a8cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a8d0:	0800a929 	.word	0x0800a929
 800a8d4:	0800a93d 	.word	0x0800a93d
 800a8d8:	0800a8b9 	.word	0x0800a8b9
 800a8dc:	0800a8b9 	.word	0x0800a8b9
 800a8e0:	0800a8b9 	.word	0x0800a8b9
 800a8e4:	0800a8b9 	.word	0x0800a8b9
 800a8e8:	0800a93d 	.word	0x0800a93d
 800a8ec:	0800a8b9 	.word	0x0800a8b9
 800a8f0:	0800a8b9 	.word	0x0800a8b9
 800a8f4:	0800a8b9 	.word	0x0800a8b9
 800a8f8:	0800a8b9 	.word	0x0800a8b9
 800a8fc:	0800aa3b 	.word	0x0800aa3b
 800a900:	0800a967 	.word	0x0800a967
 800a904:	0800a9f5 	.word	0x0800a9f5
 800a908:	0800a8b9 	.word	0x0800a8b9
 800a90c:	0800a8b9 	.word	0x0800a8b9
 800a910:	0800aa5d 	.word	0x0800aa5d
 800a914:	0800a8b9 	.word	0x0800a8b9
 800a918:	0800a967 	.word	0x0800a967
 800a91c:	0800a8b9 	.word	0x0800a8b9
 800a920:	0800a8b9 	.word	0x0800a8b9
 800a924:	0800a9fd 	.word	0x0800a9fd
 800a928:	6833      	ldr	r3, [r6, #0]
 800a92a:	1d1a      	adds	r2, r3, #4
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	6032      	str	r2, [r6, #0]
 800a930:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a934:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a938:	2301      	movs	r3, #1
 800a93a:	e09c      	b.n	800aa76 <_printf_i+0x1e6>
 800a93c:	6833      	ldr	r3, [r6, #0]
 800a93e:	6820      	ldr	r0, [r4, #0]
 800a940:	1d19      	adds	r1, r3, #4
 800a942:	6031      	str	r1, [r6, #0]
 800a944:	0606      	lsls	r6, r0, #24
 800a946:	d501      	bpl.n	800a94c <_printf_i+0xbc>
 800a948:	681d      	ldr	r5, [r3, #0]
 800a94a:	e003      	b.n	800a954 <_printf_i+0xc4>
 800a94c:	0645      	lsls	r5, r0, #25
 800a94e:	d5fb      	bpl.n	800a948 <_printf_i+0xb8>
 800a950:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a954:	2d00      	cmp	r5, #0
 800a956:	da03      	bge.n	800a960 <_printf_i+0xd0>
 800a958:	232d      	movs	r3, #45	@ 0x2d
 800a95a:	426d      	negs	r5, r5
 800a95c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a960:	4858      	ldr	r0, [pc, #352]	@ (800aac4 <_printf_i+0x234>)
 800a962:	230a      	movs	r3, #10
 800a964:	e011      	b.n	800a98a <_printf_i+0xfa>
 800a966:	6821      	ldr	r1, [r4, #0]
 800a968:	6833      	ldr	r3, [r6, #0]
 800a96a:	0608      	lsls	r0, r1, #24
 800a96c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a970:	d402      	bmi.n	800a978 <_printf_i+0xe8>
 800a972:	0649      	lsls	r1, r1, #25
 800a974:	bf48      	it	mi
 800a976:	b2ad      	uxthmi	r5, r5
 800a978:	2f6f      	cmp	r7, #111	@ 0x6f
 800a97a:	4852      	ldr	r0, [pc, #328]	@ (800aac4 <_printf_i+0x234>)
 800a97c:	6033      	str	r3, [r6, #0]
 800a97e:	bf14      	ite	ne
 800a980:	230a      	movne	r3, #10
 800a982:	2308      	moveq	r3, #8
 800a984:	2100      	movs	r1, #0
 800a986:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a98a:	6866      	ldr	r6, [r4, #4]
 800a98c:	60a6      	str	r6, [r4, #8]
 800a98e:	2e00      	cmp	r6, #0
 800a990:	db05      	blt.n	800a99e <_printf_i+0x10e>
 800a992:	6821      	ldr	r1, [r4, #0]
 800a994:	432e      	orrs	r6, r5
 800a996:	f021 0104 	bic.w	r1, r1, #4
 800a99a:	6021      	str	r1, [r4, #0]
 800a99c:	d04b      	beq.n	800aa36 <_printf_i+0x1a6>
 800a99e:	4616      	mov	r6, r2
 800a9a0:	fbb5 f1f3 	udiv	r1, r5, r3
 800a9a4:	fb03 5711 	mls	r7, r3, r1, r5
 800a9a8:	5dc7      	ldrb	r7, [r0, r7]
 800a9aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a9ae:	462f      	mov	r7, r5
 800a9b0:	42bb      	cmp	r3, r7
 800a9b2:	460d      	mov	r5, r1
 800a9b4:	d9f4      	bls.n	800a9a0 <_printf_i+0x110>
 800a9b6:	2b08      	cmp	r3, #8
 800a9b8:	d10b      	bne.n	800a9d2 <_printf_i+0x142>
 800a9ba:	6823      	ldr	r3, [r4, #0]
 800a9bc:	07df      	lsls	r7, r3, #31
 800a9be:	d508      	bpl.n	800a9d2 <_printf_i+0x142>
 800a9c0:	6923      	ldr	r3, [r4, #16]
 800a9c2:	6861      	ldr	r1, [r4, #4]
 800a9c4:	4299      	cmp	r1, r3
 800a9c6:	bfde      	ittt	le
 800a9c8:	2330      	movle	r3, #48	@ 0x30
 800a9ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a9ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a9d2:	1b92      	subs	r2, r2, r6
 800a9d4:	6122      	str	r2, [r4, #16]
 800a9d6:	f8cd a000 	str.w	sl, [sp]
 800a9da:	464b      	mov	r3, r9
 800a9dc:	aa03      	add	r2, sp, #12
 800a9de:	4621      	mov	r1, r4
 800a9e0:	4640      	mov	r0, r8
 800a9e2:	f7ff fee7 	bl	800a7b4 <_printf_common>
 800a9e6:	3001      	adds	r0, #1
 800a9e8:	d14a      	bne.n	800aa80 <_printf_i+0x1f0>
 800a9ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a9ee:	b004      	add	sp, #16
 800a9f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9f4:	6823      	ldr	r3, [r4, #0]
 800a9f6:	f043 0320 	orr.w	r3, r3, #32
 800a9fa:	6023      	str	r3, [r4, #0]
 800a9fc:	4832      	ldr	r0, [pc, #200]	@ (800aac8 <_printf_i+0x238>)
 800a9fe:	2778      	movs	r7, #120	@ 0x78
 800aa00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aa04:	6823      	ldr	r3, [r4, #0]
 800aa06:	6831      	ldr	r1, [r6, #0]
 800aa08:	061f      	lsls	r7, r3, #24
 800aa0a:	f851 5b04 	ldr.w	r5, [r1], #4
 800aa0e:	d402      	bmi.n	800aa16 <_printf_i+0x186>
 800aa10:	065f      	lsls	r7, r3, #25
 800aa12:	bf48      	it	mi
 800aa14:	b2ad      	uxthmi	r5, r5
 800aa16:	6031      	str	r1, [r6, #0]
 800aa18:	07d9      	lsls	r1, r3, #31
 800aa1a:	bf44      	itt	mi
 800aa1c:	f043 0320 	orrmi.w	r3, r3, #32
 800aa20:	6023      	strmi	r3, [r4, #0]
 800aa22:	b11d      	cbz	r5, 800aa2c <_printf_i+0x19c>
 800aa24:	2310      	movs	r3, #16
 800aa26:	e7ad      	b.n	800a984 <_printf_i+0xf4>
 800aa28:	4826      	ldr	r0, [pc, #152]	@ (800aac4 <_printf_i+0x234>)
 800aa2a:	e7e9      	b.n	800aa00 <_printf_i+0x170>
 800aa2c:	6823      	ldr	r3, [r4, #0]
 800aa2e:	f023 0320 	bic.w	r3, r3, #32
 800aa32:	6023      	str	r3, [r4, #0]
 800aa34:	e7f6      	b.n	800aa24 <_printf_i+0x194>
 800aa36:	4616      	mov	r6, r2
 800aa38:	e7bd      	b.n	800a9b6 <_printf_i+0x126>
 800aa3a:	6833      	ldr	r3, [r6, #0]
 800aa3c:	6825      	ldr	r5, [r4, #0]
 800aa3e:	6961      	ldr	r1, [r4, #20]
 800aa40:	1d18      	adds	r0, r3, #4
 800aa42:	6030      	str	r0, [r6, #0]
 800aa44:	062e      	lsls	r6, r5, #24
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	d501      	bpl.n	800aa4e <_printf_i+0x1be>
 800aa4a:	6019      	str	r1, [r3, #0]
 800aa4c:	e002      	b.n	800aa54 <_printf_i+0x1c4>
 800aa4e:	0668      	lsls	r0, r5, #25
 800aa50:	d5fb      	bpl.n	800aa4a <_printf_i+0x1ba>
 800aa52:	8019      	strh	r1, [r3, #0]
 800aa54:	2300      	movs	r3, #0
 800aa56:	6123      	str	r3, [r4, #16]
 800aa58:	4616      	mov	r6, r2
 800aa5a:	e7bc      	b.n	800a9d6 <_printf_i+0x146>
 800aa5c:	6833      	ldr	r3, [r6, #0]
 800aa5e:	1d1a      	adds	r2, r3, #4
 800aa60:	6032      	str	r2, [r6, #0]
 800aa62:	681e      	ldr	r6, [r3, #0]
 800aa64:	6862      	ldr	r2, [r4, #4]
 800aa66:	2100      	movs	r1, #0
 800aa68:	4630      	mov	r0, r6
 800aa6a:	f7f5 fc11 	bl	8000290 <memchr>
 800aa6e:	b108      	cbz	r0, 800aa74 <_printf_i+0x1e4>
 800aa70:	1b80      	subs	r0, r0, r6
 800aa72:	6060      	str	r0, [r4, #4]
 800aa74:	6863      	ldr	r3, [r4, #4]
 800aa76:	6123      	str	r3, [r4, #16]
 800aa78:	2300      	movs	r3, #0
 800aa7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa7e:	e7aa      	b.n	800a9d6 <_printf_i+0x146>
 800aa80:	6923      	ldr	r3, [r4, #16]
 800aa82:	4632      	mov	r2, r6
 800aa84:	4649      	mov	r1, r9
 800aa86:	4640      	mov	r0, r8
 800aa88:	47d0      	blx	sl
 800aa8a:	3001      	adds	r0, #1
 800aa8c:	d0ad      	beq.n	800a9ea <_printf_i+0x15a>
 800aa8e:	6823      	ldr	r3, [r4, #0]
 800aa90:	079b      	lsls	r3, r3, #30
 800aa92:	d413      	bmi.n	800aabc <_printf_i+0x22c>
 800aa94:	68e0      	ldr	r0, [r4, #12]
 800aa96:	9b03      	ldr	r3, [sp, #12]
 800aa98:	4298      	cmp	r0, r3
 800aa9a:	bfb8      	it	lt
 800aa9c:	4618      	movlt	r0, r3
 800aa9e:	e7a6      	b.n	800a9ee <_printf_i+0x15e>
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	4632      	mov	r2, r6
 800aaa4:	4649      	mov	r1, r9
 800aaa6:	4640      	mov	r0, r8
 800aaa8:	47d0      	blx	sl
 800aaaa:	3001      	adds	r0, #1
 800aaac:	d09d      	beq.n	800a9ea <_printf_i+0x15a>
 800aaae:	3501      	adds	r5, #1
 800aab0:	68e3      	ldr	r3, [r4, #12]
 800aab2:	9903      	ldr	r1, [sp, #12]
 800aab4:	1a5b      	subs	r3, r3, r1
 800aab6:	42ab      	cmp	r3, r5
 800aab8:	dcf2      	bgt.n	800aaa0 <_printf_i+0x210>
 800aaba:	e7eb      	b.n	800aa94 <_printf_i+0x204>
 800aabc:	2500      	movs	r5, #0
 800aabe:	f104 0619 	add.w	r6, r4, #25
 800aac2:	e7f5      	b.n	800aab0 <_printf_i+0x220>
 800aac4:	08014afe 	.word	0x08014afe
 800aac8:	08014b0f 	.word	0x08014b0f

0800aacc <_scanf_float>:
 800aacc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aad0:	b087      	sub	sp, #28
 800aad2:	4691      	mov	r9, r2
 800aad4:	9303      	str	r3, [sp, #12]
 800aad6:	688b      	ldr	r3, [r1, #8]
 800aad8:	1e5a      	subs	r2, r3, #1
 800aada:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800aade:	bf81      	itttt	hi
 800aae0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800aae4:	eb03 0b05 	addhi.w	fp, r3, r5
 800aae8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800aaec:	608b      	strhi	r3, [r1, #8]
 800aaee:	680b      	ldr	r3, [r1, #0]
 800aaf0:	460a      	mov	r2, r1
 800aaf2:	f04f 0500 	mov.w	r5, #0
 800aaf6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800aafa:	f842 3b1c 	str.w	r3, [r2], #28
 800aafe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ab02:	4680      	mov	r8, r0
 800ab04:	460c      	mov	r4, r1
 800ab06:	bf98      	it	ls
 800ab08:	f04f 0b00 	movls.w	fp, #0
 800ab0c:	9201      	str	r2, [sp, #4]
 800ab0e:	4616      	mov	r6, r2
 800ab10:	46aa      	mov	sl, r5
 800ab12:	462f      	mov	r7, r5
 800ab14:	9502      	str	r5, [sp, #8]
 800ab16:	68a2      	ldr	r2, [r4, #8]
 800ab18:	b15a      	cbz	r2, 800ab32 <_scanf_float+0x66>
 800ab1a:	f8d9 3000 	ldr.w	r3, [r9]
 800ab1e:	781b      	ldrb	r3, [r3, #0]
 800ab20:	2b4e      	cmp	r3, #78	@ 0x4e
 800ab22:	d863      	bhi.n	800abec <_scanf_float+0x120>
 800ab24:	2b40      	cmp	r3, #64	@ 0x40
 800ab26:	d83b      	bhi.n	800aba0 <_scanf_float+0xd4>
 800ab28:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ab2c:	b2c8      	uxtb	r0, r1
 800ab2e:	280e      	cmp	r0, #14
 800ab30:	d939      	bls.n	800aba6 <_scanf_float+0xda>
 800ab32:	b11f      	cbz	r7, 800ab3c <_scanf_float+0x70>
 800ab34:	6823      	ldr	r3, [r4, #0]
 800ab36:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab3a:	6023      	str	r3, [r4, #0]
 800ab3c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab40:	f1ba 0f01 	cmp.w	sl, #1
 800ab44:	f200 8114 	bhi.w	800ad70 <_scanf_float+0x2a4>
 800ab48:	9b01      	ldr	r3, [sp, #4]
 800ab4a:	429e      	cmp	r6, r3
 800ab4c:	f200 8105 	bhi.w	800ad5a <_scanf_float+0x28e>
 800ab50:	2001      	movs	r0, #1
 800ab52:	b007      	add	sp, #28
 800ab54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab58:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ab5c:	2a0d      	cmp	r2, #13
 800ab5e:	d8e8      	bhi.n	800ab32 <_scanf_float+0x66>
 800ab60:	a101      	add	r1, pc, #4	@ (adr r1, 800ab68 <_scanf_float+0x9c>)
 800ab62:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ab66:	bf00      	nop
 800ab68:	0800acb1 	.word	0x0800acb1
 800ab6c:	0800ab33 	.word	0x0800ab33
 800ab70:	0800ab33 	.word	0x0800ab33
 800ab74:	0800ab33 	.word	0x0800ab33
 800ab78:	0800ad0d 	.word	0x0800ad0d
 800ab7c:	0800ace7 	.word	0x0800ace7
 800ab80:	0800ab33 	.word	0x0800ab33
 800ab84:	0800ab33 	.word	0x0800ab33
 800ab88:	0800acbf 	.word	0x0800acbf
 800ab8c:	0800ab33 	.word	0x0800ab33
 800ab90:	0800ab33 	.word	0x0800ab33
 800ab94:	0800ab33 	.word	0x0800ab33
 800ab98:	0800ab33 	.word	0x0800ab33
 800ab9c:	0800ac7b 	.word	0x0800ac7b
 800aba0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800aba4:	e7da      	b.n	800ab5c <_scanf_float+0x90>
 800aba6:	290e      	cmp	r1, #14
 800aba8:	d8c3      	bhi.n	800ab32 <_scanf_float+0x66>
 800abaa:	a001      	add	r0, pc, #4	@ (adr r0, 800abb0 <_scanf_float+0xe4>)
 800abac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800abb0:	0800ac6b 	.word	0x0800ac6b
 800abb4:	0800ab33 	.word	0x0800ab33
 800abb8:	0800ac6b 	.word	0x0800ac6b
 800abbc:	0800acfb 	.word	0x0800acfb
 800abc0:	0800ab33 	.word	0x0800ab33
 800abc4:	0800ac0d 	.word	0x0800ac0d
 800abc8:	0800ac51 	.word	0x0800ac51
 800abcc:	0800ac51 	.word	0x0800ac51
 800abd0:	0800ac51 	.word	0x0800ac51
 800abd4:	0800ac51 	.word	0x0800ac51
 800abd8:	0800ac51 	.word	0x0800ac51
 800abdc:	0800ac51 	.word	0x0800ac51
 800abe0:	0800ac51 	.word	0x0800ac51
 800abe4:	0800ac51 	.word	0x0800ac51
 800abe8:	0800ac51 	.word	0x0800ac51
 800abec:	2b6e      	cmp	r3, #110	@ 0x6e
 800abee:	d809      	bhi.n	800ac04 <_scanf_float+0x138>
 800abf0:	2b60      	cmp	r3, #96	@ 0x60
 800abf2:	d8b1      	bhi.n	800ab58 <_scanf_float+0x8c>
 800abf4:	2b54      	cmp	r3, #84	@ 0x54
 800abf6:	d07b      	beq.n	800acf0 <_scanf_float+0x224>
 800abf8:	2b59      	cmp	r3, #89	@ 0x59
 800abfa:	d19a      	bne.n	800ab32 <_scanf_float+0x66>
 800abfc:	2d07      	cmp	r5, #7
 800abfe:	d198      	bne.n	800ab32 <_scanf_float+0x66>
 800ac00:	2508      	movs	r5, #8
 800ac02:	e02f      	b.n	800ac64 <_scanf_float+0x198>
 800ac04:	2b74      	cmp	r3, #116	@ 0x74
 800ac06:	d073      	beq.n	800acf0 <_scanf_float+0x224>
 800ac08:	2b79      	cmp	r3, #121	@ 0x79
 800ac0a:	e7f6      	b.n	800abfa <_scanf_float+0x12e>
 800ac0c:	6821      	ldr	r1, [r4, #0]
 800ac0e:	05c8      	lsls	r0, r1, #23
 800ac10:	d51e      	bpl.n	800ac50 <_scanf_float+0x184>
 800ac12:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ac16:	6021      	str	r1, [r4, #0]
 800ac18:	3701      	adds	r7, #1
 800ac1a:	f1bb 0f00 	cmp.w	fp, #0
 800ac1e:	d003      	beq.n	800ac28 <_scanf_float+0x15c>
 800ac20:	3201      	adds	r2, #1
 800ac22:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ac26:	60a2      	str	r2, [r4, #8]
 800ac28:	68a3      	ldr	r3, [r4, #8]
 800ac2a:	3b01      	subs	r3, #1
 800ac2c:	60a3      	str	r3, [r4, #8]
 800ac2e:	6923      	ldr	r3, [r4, #16]
 800ac30:	3301      	adds	r3, #1
 800ac32:	6123      	str	r3, [r4, #16]
 800ac34:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ac38:	3b01      	subs	r3, #1
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	f8c9 3004 	str.w	r3, [r9, #4]
 800ac40:	f340 8082 	ble.w	800ad48 <_scanf_float+0x27c>
 800ac44:	f8d9 3000 	ldr.w	r3, [r9]
 800ac48:	3301      	adds	r3, #1
 800ac4a:	f8c9 3000 	str.w	r3, [r9]
 800ac4e:	e762      	b.n	800ab16 <_scanf_float+0x4a>
 800ac50:	eb1a 0105 	adds.w	r1, sl, r5
 800ac54:	f47f af6d 	bne.w	800ab32 <_scanf_float+0x66>
 800ac58:	6822      	ldr	r2, [r4, #0]
 800ac5a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ac5e:	6022      	str	r2, [r4, #0]
 800ac60:	460d      	mov	r5, r1
 800ac62:	468a      	mov	sl, r1
 800ac64:	f806 3b01 	strb.w	r3, [r6], #1
 800ac68:	e7de      	b.n	800ac28 <_scanf_float+0x15c>
 800ac6a:	6822      	ldr	r2, [r4, #0]
 800ac6c:	0610      	lsls	r0, r2, #24
 800ac6e:	f57f af60 	bpl.w	800ab32 <_scanf_float+0x66>
 800ac72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ac76:	6022      	str	r2, [r4, #0]
 800ac78:	e7f4      	b.n	800ac64 <_scanf_float+0x198>
 800ac7a:	f1ba 0f00 	cmp.w	sl, #0
 800ac7e:	d10c      	bne.n	800ac9a <_scanf_float+0x1ce>
 800ac80:	b977      	cbnz	r7, 800aca0 <_scanf_float+0x1d4>
 800ac82:	6822      	ldr	r2, [r4, #0]
 800ac84:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ac88:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ac8c:	d108      	bne.n	800aca0 <_scanf_float+0x1d4>
 800ac8e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ac92:	6022      	str	r2, [r4, #0]
 800ac94:	f04f 0a01 	mov.w	sl, #1
 800ac98:	e7e4      	b.n	800ac64 <_scanf_float+0x198>
 800ac9a:	f1ba 0f02 	cmp.w	sl, #2
 800ac9e:	d050      	beq.n	800ad42 <_scanf_float+0x276>
 800aca0:	2d01      	cmp	r5, #1
 800aca2:	d002      	beq.n	800acaa <_scanf_float+0x1de>
 800aca4:	2d04      	cmp	r5, #4
 800aca6:	f47f af44 	bne.w	800ab32 <_scanf_float+0x66>
 800acaa:	3501      	adds	r5, #1
 800acac:	b2ed      	uxtb	r5, r5
 800acae:	e7d9      	b.n	800ac64 <_scanf_float+0x198>
 800acb0:	f1ba 0f01 	cmp.w	sl, #1
 800acb4:	f47f af3d 	bne.w	800ab32 <_scanf_float+0x66>
 800acb8:	f04f 0a02 	mov.w	sl, #2
 800acbc:	e7d2      	b.n	800ac64 <_scanf_float+0x198>
 800acbe:	b975      	cbnz	r5, 800acde <_scanf_float+0x212>
 800acc0:	2f00      	cmp	r7, #0
 800acc2:	f47f af37 	bne.w	800ab34 <_scanf_float+0x68>
 800acc6:	6822      	ldr	r2, [r4, #0]
 800acc8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800accc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800acd0:	f040 8103 	bne.w	800aeda <_scanf_float+0x40e>
 800acd4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800acd8:	6022      	str	r2, [r4, #0]
 800acda:	2501      	movs	r5, #1
 800acdc:	e7c2      	b.n	800ac64 <_scanf_float+0x198>
 800acde:	2d03      	cmp	r5, #3
 800ace0:	d0e3      	beq.n	800acaa <_scanf_float+0x1de>
 800ace2:	2d05      	cmp	r5, #5
 800ace4:	e7df      	b.n	800aca6 <_scanf_float+0x1da>
 800ace6:	2d02      	cmp	r5, #2
 800ace8:	f47f af23 	bne.w	800ab32 <_scanf_float+0x66>
 800acec:	2503      	movs	r5, #3
 800acee:	e7b9      	b.n	800ac64 <_scanf_float+0x198>
 800acf0:	2d06      	cmp	r5, #6
 800acf2:	f47f af1e 	bne.w	800ab32 <_scanf_float+0x66>
 800acf6:	2507      	movs	r5, #7
 800acf8:	e7b4      	b.n	800ac64 <_scanf_float+0x198>
 800acfa:	6822      	ldr	r2, [r4, #0]
 800acfc:	0591      	lsls	r1, r2, #22
 800acfe:	f57f af18 	bpl.w	800ab32 <_scanf_float+0x66>
 800ad02:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ad06:	6022      	str	r2, [r4, #0]
 800ad08:	9702      	str	r7, [sp, #8]
 800ad0a:	e7ab      	b.n	800ac64 <_scanf_float+0x198>
 800ad0c:	6822      	ldr	r2, [r4, #0]
 800ad0e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ad12:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ad16:	d005      	beq.n	800ad24 <_scanf_float+0x258>
 800ad18:	0550      	lsls	r0, r2, #21
 800ad1a:	f57f af0a 	bpl.w	800ab32 <_scanf_float+0x66>
 800ad1e:	2f00      	cmp	r7, #0
 800ad20:	f000 80db 	beq.w	800aeda <_scanf_float+0x40e>
 800ad24:	0591      	lsls	r1, r2, #22
 800ad26:	bf58      	it	pl
 800ad28:	9902      	ldrpl	r1, [sp, #8]
 800ad2a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ad2e:	bf58      	it	pl
 800ad30:	1a79      	subpl	r1, r7, r1
 800ad32:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ad36:	bf58      	it	pl
 800ad38:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ad3c:	6022      	str	r2, [r4, #0]
 800ad3e:	2700      	movs	r7, #0
 800ad40:	e790      	b.n	800ac64 <_scanf_float+0x198>
 800ad42:	f04f 0a03 	mov.w	sl, #3
 800ad46:	e78d      	b.n	800ac64 <_scanf_float+0x198>
 800ad48:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ad4c:	4649      	mov	r1, r9
 800ad4e:	4640      	mov	r0, r8
 800ad50:	4798      	blx	r3
 800ad52:	2800      	cmp	r0, #0
 800ad54:	f43f aedf 	beq.w	800ab16 <_scanf_float+0x4a>
 800ad58:	e6eb      	b.n	800ab32 <_scanf_float+0x66>
 800ad5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ad62:	464a      	mov	r2, r9
 800ad64:	4640      	mov	r0, r8
 800ad66:	4798      	blx	r3
 800ad68:	6923      	ldr	r3, [r4, #16]
 800ad6a:	3b01      	subs	r3, #1
 800ad6c:	6123      	str	r3, [r4, #16]
 800ad6e:	e6eb      	b.n	800ab48 <_scanf_float+0x7c>
 800ad70:	1e6b      	subs	r3, r5, #1
 800ad72:	2b06      	cmp	r3, #6
 800ad74:	d824      	bhi.n	800adc0 <_scanf_float+0x2f4>
 800ad76:	2d02      	cmp	r5, #2
 800ad78:	d836      	bhi.n	800ade8 <_scanf_float+0x31c>
 800ad7a:	9b01      	ldr	r3, [sp, #4]
 800ad7c:	429e      	cmp	r6, r3
 800ad7e:	f67f aee7 	bls.w	800ab50 <_scanf_float+0x84>
 800ad82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ad8a:	464a      	mov	r2, r9
 800ad8c:	4640      	mov	r0, r8
 800ad8e:	4798      	blx	r3
 800ad90:	6923      	ldr	r3, [r4, #16]
 800ad92:	3b01      	subs	r3, #1
 800ad94:	6123      	str	r3, [r4, #16]
 800ad96:	e7f0      	b.n	800ad7a <_scanf_float+0x2ae>
 800ad98:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad9c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ada0:	464a      	mov	r2, r9
 800ada2:	4640      	mov	r0, r8
 800ada4:	4798      	blx	r3
 800ada6:	6923      	ldr	r3, [r4, #16]
 800ada8:	3b01      	subs	r3, #1
 800adaa:	6123      	str	r3, [r4, #16]
 800adac:	f10a 3aff 	add.w	sl, sl, #4294967295
 800adb0:	fa5f fa8a 	uxtb.w	sl, sl
 800adb4:	f1ba 0f02 	cmp.w	sl, #2
 800adb8:	d1ee      	bne.n	800ad98 <_scanf_float+0x2cc>
 800adba:	3d03      	subs	r5, #3
 800adbc:	b2ed      	uxtb	r5, r5
 800adbe:	1b76      	subs	r6, r6, r5
 800adc0:	6823      	ldr	r3, [r4, #0]
 800adc2:	05da      	lsls	r2, r3, #23
 800adc4:	d530      	bpl.n	800ae28 <_scanf_float+0x35c>
 800adc6:	055b      	lsls	r3, r3, #21
 800adc8:	d511      	bpl.n	800adee <_scanf_float+0x322>
 800adca:	9b01      	ldr	r3, [sp, #4]
 800adcc:	429e      	cmp	r6, r3
 800adce:	f67f aebf 	bls.w	800ab50 <_scanf_float+0x84>
 800add2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800add6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800adda:	464a      	mov	r2, r9
 800addc:	4640      	mov	r0, r8
 800adde:	4798      	blx	r3
 800ade0:	6923      	ldr	r3, [r4, #16]
 800ade2:	3b01      	subs	r3, #1
 800ade4:	6123      	str	r3, [r4, #16]
 800ade6:	e7f0      	b.n	800adca <_scanf_float+0x2fe>
 800ade8:	46aa      	mov	sl, r5
 800adea:	46b3      	mov	fp, r6
 800adec:	e7de      	b.n	800adac <_scanf_float+0x2e0>
 800adee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800adf2:	6923      	ldr	r3, [r4, #16]
 800adf4:	2965      	cmp	r1, #101	@ 0x65
 800adf6:	f103 33ff 	add.w	r3, r3, #4294967295
 800adfa:	f106 35ff 	add.w	r5, r6, #4294967295
 800adfe:	6123      	str	r3, [r4, #16]
 800ae00:	d00c      	beq.n	800ae1c <_scanf_float+0x350>
 800ae02:	2945      	cmp	r1, #69	@ 0x45
 800ae04:	d00a      	beq.n	800ae1c <_scanf_float+0x350>
 800ae06:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae0a:	464a      	mov	r2, r9
 800ae0c:	4640      	mov	r0, r8
 800ae0e:	4798      	blx	r3
 800ae10:	6923      	ldr	r3, [r4, #16]
 800ae12:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ae16:	3b01      	subs	r3, #1
 800ae18:	1eb5      	subs	r5, r6, #2
 800ae1a:	6123      	str	r3, [r4, #16]
 800ae1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae20:	464a      	mov	r2, r9
 800ae22:	4640      	mov	r0, r8
 800ae24:	4798      	blx	r3
 800ae26:	462e      	mov	r6, r5
 800ae28:	6822      	ldr	r2, [r4, #0]
 800ae2a:	f012 0210 	ands.w	r2, r2, #16
 800ae2e:	d001      	beq.n	800ae34 <_scanf_float+0x368>
 800ae30:	2000      	movs	r0, #0
 800ae32:	e68e      	b.n	800ab52 <_scanf_float+0x86>
 800ae34:	7032      	strb	r2, [r6, #0]
 800ae36:	6823      	ldr	r3, [r4, #0]
 800ae38:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ae3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ae40:	d125      	bne.n	800ae8e <_scanf_float+0x3c2>
 800ae42:	9b02      	ldr	r3, [sp, #8]
 800ae44:	429f      	cmp	r7, r3
 800ae46:	d00a      	beq.n	800ae5e <_scanf_float+0x392>
 800ae48:	1bda      	subs	r2, r3, r7
 800ae4a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ae4e:	429e      	cmp	r6, r3
 800ae50:	bf28      	it	cs
 800ae52:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ae56:	4922      	ldr	r1, [pc, #136]	@ (800aee0 <_scanf_float+0x414>)
 800ae58:	4630      	mov	r0, r6
 800ae5a:	f000 f907 	bl	800b06c <siprintf>
 800ae5e:	9901      	ldr	r1, [sp, #4]
 800ae60:	2200      	movs	r2, #0
 800ae62:	4640      	mov	r0, r8
 800ae64:	f002 fbf4 	bl	800d650 <_strtod_r>
 800ae68:	9b03      	ldr	r3, [sp, #12]
 800ae6a:	6821      	ldr	r1, [r4, #0]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	f011 0f02 	tst.w	r1, #2
 800ae72:	ec57 6b10 	vmov	r6, r7, d0
 800ae76:	f103 0204 	add.w	r2, r3, #4
 800ae7a:	d015      	beq.n	800aea8 <_scanf_float+0x3dc>
 800ae7c:	9903      	ldr	r1, [sp, #12]
 800ae7e:	600a      	str	r2, [r1, #0]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	e9c3 6700 	strd	r6, r7, [r3]
 800ae86:	68e3      	ldr	r3, [r4, #12]
 800ae88:	3301      	adds	r3, #1
 800ae8a:	60e3      	str	r3, [r4, #12]
 800ae8c:	e7d0      	b.n	800ae30 <_scanf_float+0x364>
 800ae8e:	9b04      	ldr	r3, [sp, #16]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d0e4      	beq.n	800ae5e <_scanf_float+0x392>
 800ae94:	9905      	ldr	r1, [sp, #20]
 800ae96:	230a      	movs	r3, #10
 800ae98:	3101      	adds	r1, #1
 800ae9a:	4640      	mov	r0, r8
 800ae9c:	f002 fc58 	bl	800d750 <_strtol_r>
 800aea0:	9b04      	ldr	r3, [sp, #16]
 800aea2:	9e05      	ldr	r6, [sp, #20]
 800aea4:	1ac2      	subs	r2, r0, r3
 800aea6:	e7d0      	b.n	800ae4a <_scanf_float+0x37e>
 800aea8:	f011 0f04 	tst.w	r1, #4
 800aeac:	9903      	ldr	r1, [sp, #12]
 800aeae:	600a      	str	r2, [r1, #0]
 800aeb0:	d1e6      	bne.n	800ae80 <_scanf_float+0x3b4>
 800aeb2:	681d      	ldr	r5, [r3, #0]
 800aeb4:	4632      	mov	r2, r6
 800aeb6:	463b      	mov	r3, r7
 800aeb8:	4630      	mov	r0, r6
 800aeba:	4639      	mov	r1, r7
 800aebc:	f7f5 fe96 	bl	8000bec <__aeabi_dcmpun>
 800aec0:	b128      	cbz	r0, 800aece <_scanf_float+0x402>
 800aec2:	4808      	ldr	r0, [pc, #32]	@ (800aee4 <_scanf_float+0x418>)
 800aec4:	f000 f9b8 	bl	800b238 <nanf>
 800aec8:	ed85 0a00 	vstr	s0, [r5]
 800aecc:	e7db      	b.n	800ae86 <_scanf_float+0x3ba>
 800aece:	4630      	mov	r0, r6
 800aed0:	4639      	mov	r1, r7
 800aed2:	f7f5 fee9 	bl	8000ca8 <__aeabi_d2f>
 800aed6:	6028      	str	r0, [r5, #0]
 800aed8:	e7d5      	b.n	800ae86 <_scanf_float+0x3ba>
 800aeda:	2700      	movs	r7, #0
 800aedc:	e62e      	b.n	800ab3c <_scanf_float+0x70>
 800aede:	bf00      	nop
 800aee0:	08014b20 	.word	0x08014b20
 800aee4:	08014c61 	.word	0x08014c61

0800aee8 <std>:
 800aee8:	2300      	movs	r3, #0
 800aeea:	b510      	push	{r4, lr}
 800aeec:	4604      	mov	r4, r0
 800aeee:	e9c0 3300 	strd	r3, r3, [r0]
 800aef2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aef6:	6083      	str	r3, [r0, #8]
 800aef8:	8181      	strh	r1, [r0, #12]
 800aefa:	6643      	str	r3, [r0, #100]	@ 0x64
 800aefc:	81c2      	strh	r2, [r0, #14]
 800aefe:	6183      	str	r3, [r0, #24]
 800af00:	4619      	mov	r1, r3
 800af02:	2208      	movs	r2, #8
 800af04:	305c      	adds	r0, #92	@ 0x5c
 800af06:	f000 f916 	bl	800b136 <memset>
 800af0a:	4b0d      	ldr	r3, [pc, #52]	@ (800af40 <std+0x58>)
 800af0c:	6263      	str	r3, [r4, #36]	@ 0x24
 800af0e:	4b0d      	ldr	r3, [pc, #52]	@ (800af44 <std+0x5c>)
 800af10:	62a3      	str	r3, [r4, #40]	@ 0x28
 800af12:	4b0d      	ldr	r3, [pc, #52]	@ (800af48 <std+0x60>)
 800af14:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800af16:	4b0d      	ldr	r3, [pc, #52]	@ (800af4c <std+0x64>)
 800af18:	6323      	str	r3, [r4, #48]	@ 0x30
 800af1a:	4b0d      	ldr	r3, [pc, #52]	@ (800af50 <std+0x68>)
 800af1c:	6224      	str	r4, [r4, #32]
 800af1e:	429c      	cmp	r4, r3
 800af20:	d006      	beq.n	800af30 <std+0x48>
 800af22:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800af26:	4294      	cmp	r4, r2
 800af28:	d002      	beq.n	800af30 <std+0x48>
 800af2a:	33d0      	adds	r3, #208	@ 0xd0
 800af2c:	429c      	cmp	r4, r3
 800af2e:	d105      	bne.n	800af3c <std+0x54>
 800af30:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800af34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af38:	f000 b97a 	b.w	800b230 <__retarget_lock_init_recursive>
 800af3c:	bd10      	pop	{r4, pc}
 800af3e:	bf00      	nop
 800af40:	0800b0b1 	.word	0x0800b0b1
 800af44:	0800b0d3 	.word	0x0800b0d3
 800af48:	0800b10b 	.word	0x0800b10b
 800af4c:	0800b12f 	.word	0x0800b12f
 800af50:	200053b0 	.word	0x200053b0

0800af54 <stdio_exit_handler>:
 800af54:	4a02      	ldr	r2, [pc, #8]	@ (800af60 <stdio_exit_handler+0xc>)
 800af56:	4903      	ldr	r1, [pc, #12]	@ (800af64 <stdio_exit_handler+0x10>)
 800af58:	4803      	ldr	r0, [pc, #12]	@ (800af68 <stdio_exit_handler+0x14>)
 800af5a:	f000 b869 	b.w	800b030 <_fwalk_sglue>
 800af5e:	bf00      	nop
 800af60:	20000fc0 	.word	0x20000fc0
 800af64:	0800db0d 	.word	0x0800db0d
 800af68:	20000fd0 	.word	0x20000fd0

0800af6c <cleanup_stdio>:
 800af6c:	6841      	ldr	r1, [r0, #4]
 800af6e:	4b0c      	ldr	r3, [pc, #48]	@ (800afa0 <cleanup_stdio+0x34>)
 800af70:	4299      	cmp	r1, r3
 800af72:	b510      	push	{r4, lr}
 800af74:	4604      	mov	r4, r0
 800af76:	d001      	beq.n	800af7c <cleanup_stdio+0x10>
 800af78:	f002 fdc8 	bl	800db0c <_fflush_r>
 800af7c:	68a1      	ldr	r1, [r4, #8]
 800af7e:	4b09      	ldr	r3, [pc, #36]	@ (800afa4 <cleanup_stdio+0x38>)
 800af80:	4299      	cmp	r1, r3
 800af82:	d002      	beq.n	800af8a <cleanup_stdio+0x1e>
 800af84:	4620      	mov	r0, r4
 800af86:	f002 fdc1 	bl	800db0c <_fflush_r>
 800af8a:	68e1      	ldr	r1, [r4, #12]
 800af8c:	4b06      	ldr	r3, [pc, #24]	@ (800afa8 <cleanup_stdio+0x3c>)
 800af8e:	4299      	cmp	r1, r3
 800af90:	d004      	beq.n	800af9c <cleanup_stdio+0x30>
 800af92:	4620      	mov	r0, r4
 800af94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af98:	f002 bdb8 	b.w	800db0c <_fflush_r>
 800af9c:	bd10      	pop	{r4, pc}
 800af9e:	bf00      	nop
 800afa0:	200053b0 	.word	0x200053b0
 800afa4:	20005418 	.word	0x20005418
 800afa8:	20005480 	.word	0x20005480

0800afac <global_stdio_init.part.0>:
 800afac:	b510      	push	{r4, lr}
 800afae:	4b0b      	ldr	r3, [pc, #44]	@ (800afdc <global_stdio_init.part.0+0x30>)
 800afb0:	4c0b      	ldr	r4, [pc, #44]	@ (800afe0 <global_stdio_init.part.0+0x34>)
 800afb2:	4a0c      	ldr	r2, [pc, #48]	@ (800afe4 <global_stdio_init.part.0+0x38>)
 800afb4:	601a      	str	r2, [r3, #0]
 800afb6:	4620      	mov	r0, r4
 800afb8:	2200      	movs	r2, #0
 800afba:	2104      	movs	r1, #4
 800afbc:	f7ff ff94 	bl	800aee8 <std>
 800afc0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800afc4:	2201      	movs	r2, #1
 800afc6:	2109      	movs	r1, #9
 800afc8:	f7ff ff8e 	bl	800aee8 <std>
 800afcc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800afd0:	2202      	movs	r2, #2
 800afd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afd6:	2112      	movs	r1, #18
 800afd8:	f7ff bf86 	b.w	800aee8 <std>
 800afdc:	200054e8 	.word	0x200054e8
 800afe0:	200053b0 	.word	0x200053b0
 800afe4:	0800af55 	.word	0x0800af55

0800afe8 <__sfp_lock_acquire>:
 800afe8:	4801      	ldr	r0, [pc, #4]	@ (800aff0 <__sfp_lock_acquire+0x8>)
 800afea:	f000 b922 	b.w	800b232 <__retarget_lock_acquire_recursive>
 800afee:	bf00      	nop
 800aff0:	200054f1 	.word	0x200054f1

0800aff4 <__sfp_lock_release>:
 800aff4:	4801      	ldr	r0, [pc, #4]	@ (800affc <__sfp_lock_release+0x8>)
 800aff6:	f000 b91d 	b.w	800b234 <__retarget_lock_release_recursive>
 800affa:	bf00      	nop
 800affc:	200054f1 	.word	0x200054f1

0800b000 <__sinit>:
 800b000:	b510      	push	{r4, lr}
 800b002:	4604      	mov	r4, r0
 800b004:	f7ff fff0 	bl	800afe8 <__sfp_lock_acquire>
 800b008:	6a23      	ldr	r3, [r4, #32]
 800b00a:	b11b      	cbz	r3, 800b014 <__sinit+0x14>
 800b00c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b010:	f7ff bff0 	b.w	800aff4 <__sfp_lock_release>
 800b014:	4b04      	ldr	r3, [pc, #16]	@ (800b028 <__sinit+0x28>)
 800b016:	6223      	str	r3, [r4, #32]
 800b018:	4b04      	ldr	r3, [pc, #16]	@ (800b02c <__sinit+0x2c>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d1f5      	bne.n	800b00c <__sinit+0xc>
 800b020:	f7ff ffc4 	bl	800afac <global_stdio_init.part.0>
 800b024:	e7f2      	b.n	800b00c <__sinit+0xc>
 800b026:	bf00      	nop
 800b028:	0800af6d 	.word	0x0800af6d
 800b02c:	200054e8 	.word	0x200054e8

0800b030 <_fwalk_sglue>:
 800b030:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b034:	4607      	mov	r7, r0
 800b036:	4688      	mov	r8, r1
 800b038:	4614      	mov	r4, r2
 800b03a:	2600      	movs	r6, #0
 800b03c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b040:	f1b9 0901 	subs.w	r9, r9, #1
 800b044:	d505      	bpl.n	800b052 <_fwalk_sglue+0x22>
 800b046:	6824      	ldr	r4, [r4, #0]
 800b048:	2c00      	cmp	r4, #0
 800b04a:	d1f7      	bne.n	800b03c <_fwalk_sglue+0xc>
 800b04c:	4630      	mov	r0, r6
 800b04e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b052:	89ab      	ldrh	r3, [r5, #12]
 800b054:	2b01      	cmp	r3, #1
 800b056:	d907      	bls.n	800b068 <_fwalk_sglue+0x38>
 800b058:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b05c:	3301      	adds	r3, #1
 800b05e:	d003      	beq.n	800b068 <_fwalk_sglue+0x38>
 800b060:	4629      	mov	r1, r5
 800b062:	4638      	mov	r0, r7
 800b064:	47c0      	blx	r8
 800b066:	4306      	orrs	r6, r0
 800b068:	3568      	adds	r5, #104	@ 0x68
 800b06a:	e7e9      	b.n	800b040 <_fwalk_sglue+0x10>

0800b06c <siprintf>:
 800b06c:	b40e      	push	{r1, r2, r3}
 800b06e:	b510      	push	{r4, lr}
 800b070:	b09d      	sub	sp, #116	@ 0x74
 800b072:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b074:	9002      	str	r0, [sp, #8]
 800b076:	9006      	str	r0, [sp, #24]
 800b078:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b07c:	480a      	ldr	r0, [pc, #40]	@ (800b0a8 <siprintf+0x3c>)
 800b07e:	9107      	str	r1, [sp, #28]
 800b080:	9104      	str	r1, [sp, #16]
 800b082:	490a      	ldr	r1, [pc, #40]	@ (800b0ac <siprintf+0x40>)
 800b084:	f853 2b04 	ldr.w	r2, [r3], #4
 800b088:	9105      	str	r1, [sp, #20]
 800b08a:	2400      	movs	r4, #0
 800b08c:	a902      	add	r1, sp, #8
 800b08e:	6800      	ldr	r0, [r0, #0]
 800b090:	9301      	str	r3, [sp, #4]
 800b092:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b094:	f002 fbba 	bl	800d80c <_svfiprintf_r>
 800b098:	9b02      	ldr	r3, [sp, #8]
 800b09a:	701c      	strb	r4, [r3, #0]
 800b09c:	b01d      	add	sp, #116	@ 0x74
 800b09e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0a2:	b003      	add	sp, #12
 800b0a4:	4770      	bx	lr
 800b0a6:	bf00      	nop
 800b0a8:	20000fcc 	.word	0x20000fcc
 800b0ac:	ffff0208 	.word	0xffff0208

0800b0b0 <__sread>:
 800b0b0:	b510      	push	{r4, lr}
 800b0b2:	460c      	mov	r4, r1
 800b0b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0b8:	f000 f86c 	bl	800b194 <_read_r>
 800b0bc:	2800      	cmp	r0, #0
 800b0be:	bfab      	itete	ge
 800b0c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b0c2:	89a3      	ldrhlt	r3, [r4, #12]
 800b0c4:	181b      	addge	r3, r3, r0
 800b0c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b0ca:	bfac      	ite	ge
 800b0cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b0ce:	81a3      	strhlt	r3, [r4, #12]
 800b0d0:	bd10      	pop	{r4, pc}

0800b0d2 <__swrite>:
 800b0d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0d6:	461f      	mov	r7, r3
 800b0d8:	898b      	ldrh	r3, [r1, #12]
 800b0da:	05db      	lsls	r3, r3, #23
 800b0dc:	4605      	mov	r5, r0
 800b0de:	460c      	mov	r4, r1
 800b0e0:	4616      	mov	r6, r2
 800b0e2:	d505      	bpl.n	800b0f0 <__swrite+0x1e>
 800b0e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0e8:	2302      	movs	r3, #2
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	f000 f840 	bl	800b170 <_lseek_r>
 800b0f0:	89a3      	ldrh	r3, [r4, #12]
 800b0f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b0fa:	81a3      	strh	r3, [r4, #12]
 800b0fc:	4632      	mov	r2, r6
 800b0fe:	463b      	mov	r3, r7
 800b100:	4628      	mov	r0, r5
 800b102:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b106:	f000 b857 	b.w	800b1b8 <_write_r>

0800b10a <__sseek>:
 800b10a:	b510      	push	{r4, lr}
 800b10c:	460c      	mov	r4, r1
 800b10e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b112:	f000 f82d 	bl	800b170 <_lseek_r>
 800b116:	1c43      	adds	r3, r0, #1
 800b118:	89a3      	ldrh	r3, [r4, #12]
 800b11a:	bf15      	itete	ne
 800b11c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b11e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b122:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b126:	81a3      	strheq	r3, [r4, #12]
 800b128:	bf18      	it	ne
 800b12a:	81a3      	strhne	r3, [r4, #12]
 800b12c:	bd10      	pop	{r4, pc}

0800b12e <__sclose>:
 800b12e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b132:	f000 b80d 	b.w	800b150 <_close_r>

0800b136 <memset>:
 800b136:	4402      	add	r2, r0
 800b138:	4603      	mov	r3, r0
 800b13a:	4293      	cmp	r3, r2
 800b13c:	d100      	bne.n	800b140 <memset+0xa>
 800b13e:	4770      	bx	lr
 800b140:	f803 1b01 	strb.w	r1, [r3], #1
 800b144:	e7f9      	b.n	800b13a <memset+0x4>
	...

0800b148 <_localeconv_r>:
 800b148:	4800      	ldr	r0, [pc, #0]	@ (800b14c <_localeconv_r+0x4>)
 800b14a:	4770      	bx	lr
 800b14c:	2000110c 	.word	0x2000110c

0800b150 <_close_r>:
 800b150:	b538      	push	{r3, r4, r5, lr}
 800b152:	4d06      	ldr	r5, [pc, #24]	@ (800b16c <_close_r+0x1c>)
 800b154:	2300      	movs	r3, #0
 800b156:	4604      	mov	r4, r0
 800b158:	4608      	mov	r0, r1
 800b15a:	602b      	str	r3, [r5, #0]
 800b15c:	f7f7 fb0e 	bl	800277c <_close>
 800b160:	1c43      	adds	r3, r0, #1
 800b162:	d102      	bne.n	800b16a <_close_r+0x1a>
 800b164:	682b      	ldr	r3, [r5, #0]
 800b166:	b103      	cbz	r3, 800b16a <_close_r+0x1a>
 800b168:	6023      	str	r3, [r4, #0]
 800b16a:	bd38      	pop	{r3, r4, r5, pc}
 800b16c:	200054ec 	.word	0x200054ec

0800b170 <_lseek_r>:
 800b170:	b538      	push	{r3, r4, r5, lr}
 800b172:	4d07      	ldr	r5, [pc, #28]	@ (800b190 <_lseek_r+0x20>)
 800b174:	4604      	mov	r4, r0
 800b176:	4608      	mov	r0, r1
 800b178:	4611      	mov	r1, r2
 800b17a:	2200      	movs	r2, #0
 800b17c:	602a      	str	r2, [r5, #0]
 800b17e:	461a      	mov	r2, r3
 800b180:	f7f7 fb23 	bl	80027ca <_lseek>
 800b184:	1c43      	adds	r3, r0, #1
 800b186:	d102      	bne.n	800b18e <_lseek_r+0x1e>
 800b188:	682b      	ldr	r3, [r5, #0]
 800b18a:	b103      	cbz	r3, 800b18e <_lseek_r+0x1e>
 800b18c:	6023      	str	r3, [r4, #0]
 800b18e:	bd38      	pop	{r3, r4, r5, pc}
 800b190:	200054ec 	.word	0x200054ec

0800b194 <_read_r>:
 800b194:	b538      	push	{r3, r4, r5, lr}
 800b196:	4d07      	ldr	r5, [pc, #28]	@ (800b1b4 <_read_r+0x20>)
 800b198:	4604      	mov	r4, r0
 800b19a:	4608      	mov	r0, r1
 800b19c:	4611      	mov	r1, r2
 800b19e:	2200      	movs	r2, #0
 800b1a0:	602a      	str	r2, [r5, #0]
 800b1a2:	461a      	mov	r2, r3
 800b1a4:	f7f7 fab1 	bl	800270a <_read>
 800b1a8:	1c43      	adds	r3, r0, #1
 800b1aa:	d102      	bne.n	800b1b2 <_read_r+0x1e>
 800b1ac:	682b      	ldr	r3, [r5, #0]
 800b1ae:	b103      	cbz	r3, 800b1b2 <_read_r+0x1e>
 800b1b0:	6023      	str	r3, [r4, #0]
 800b1b2:	bd38      	pop	{r3, r4, r5, pc}
 800b1b4:	200054ec 	.word	0x200054ec

0800b1b8 <_write_r>:
 800b1b8:	b538      	push	{r3, r4, r5, lr}
 800b1ba:	4d07      	ldr	r5, [pc, #28]	@ (800b1d8 <_write_r+0x20>)
 800b1bc:	4604      	mov	r4, r0
 800b1be:	4608      	mov	r0, r1
 800b1c0:	4611      	mov	r1, r2
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	602a      	str	r2, [r5, #0]
 800b1c6:	461a      	mov	r2, r3
 800b1c8:	f7f7 fabc 	bl	8002744 <_write>
 800b1cc:	1c43      	adds	r3, r0, #1
 800b1ce:	d102      	bne.n	800b1d6 <_write_r+0x1e>
 800b1d0:	682b      	ldr	r3, [r5, #0]
 800b1d2:	b103      	cbz	r3, 800b1d6 <_write_r+0x1e>
 800b1d4:	6023      	str	r3, [r4, #0]
 800b1d6:	bd38      	pop	{r3, r4, r5, pc}
 800b1d8:	200054ec 	.word	0x200054ec

0800b1dc <__errno>:
 800b1dc:	4b01      	ldr	r3, [pc, #4]	@ (800b1e4 <__errno+0x8>)
 800b1de:	6818      	ldr	r0, [r3, #0]
 800b1e0:	4770      	bx	lr
 800b1e2:	bf00      	nop
 800b1e4:	20000fcc 	.word	0x20000fcc

0800b1e8 <__libc_init_array>:
 800b1e8:	b570      	push	{r4, r5, r6, lr}
 800b1ea:	4d0d      	ldr	r5, [pc, #52]	@ (800b220 <__libc_init_array+0x38>)
 800b1ec:	4c0d      	ldr	r4, [pc, #52]	@ (800b224 <__libc_init_array+0x3c>)
 800b1ee:	1b64      	subs	r4, r4, r5
 800b1f0:	10a4      	asrs	r4, r4, #2
 800b1f2:	2600      	movs	r6, #0
 800b1f4:	42a6      	cmp	r6, r4
 800b1f6:	d109      	bne.n	800b20c <__libc_init_array+0x24>
 800b1f8:	4d0b      	ldr	r5, [pc, #44]	@ (800b228 <__libc_init_array+0x40>)
 800b1fa:	4c0c      	ldr	r4, [pc, #48]	@ (800b22c <__libc_init_array+0x44>)
 800b1fc:	f003 fb98 	bl	800e930 <_init>
 800b200:	1b64      	subs	r4, r4, r5
 800b202:	10a4      	asrs	r4, r4, #2
 800b204:	2600      	movs	r6, #0
 800b206:	42a6      	cmp	r6, r4
 800b208:	d105      	bne.n	800b216 <__libc_init_array+0x2e>
 800b20a:	bd70      	pop	{r4, r5, r6, pc}
 800b20c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b210:	4798      	blx	r3
 800b212:	3601      	adds	r6, #1
 800b214:	e7ee      	b.n	800b1f4 <__libc_init_array+0xc>
 800b216:	f855 3b04 	ldr.w	r3, [r5], #4
 800b21a:	4798      	blx	r3
 800b21c:	3601      	adds	r6, #1
 800b21e:	e7f2      	b.n	800b206 <__libc_init_array+0x1e>
 800b220:	08014f1c 	.word	0x08014f1c
 800b224:	08014f1c 	.word	0x08014f1c
 800b228:	08014f1c 	.word	0x08014f1c
 800b22c:	08014f20 	.word	0x08014f20

0800b230 <__retarget_lock_init_recursive>:
 800b230:	4770      	bx	lr

0800b232 <__retarget_lock_acquire_recursive>:
 800b232:	4770      	bx	lr

0800b234 <__retarget_lock_release_recursive>:
 800b234:	4770      	bx	lr
	...

0800b238 <nanf>:
 800b238:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b240 <nanf+0x8>
 800b23c:	4770      	bx	lr
 800b23e:	bf00      	nop
 800b240:	7fc00000 	.word	0x7fc00000

0800b244 <quorem>:
 800b244:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b248:	6903      	ldr	r3, [r0, #16]
 800b24a:	690c      	ldr	r4, [r1, #16]
 800b24c:	42a3      	cmp	r3, r4
 800b24e:	4607      	mov	r7, r0
 800b250:	db7e      	blt.n	800b350 <quorem+0x10c>
 800b252:	3c01      	subs	r4, #1
 800b254:	f101 0814 	add.w	r8, r1, #20
 800b258:	00a3      	lsls	r3, r4, #2
 800b25a:	f100 0514 	add.w	r5, r0, #20
 800b25e:	9300      	str	r3, [sp, #0]
 800b260:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b264:	9301      	str	r3, [sp, #4]
 800b266:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b26a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b26e:	3301      	adds	r3, #1
 800b270:	429a      	cmp	r2, r3
 800b272:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b276:	fbb2 f6f3 	udiv	r6, r2, r3
 800b27a:	d32e      	bcc.n	800b2da <quorem+0x96>
 800b27c:	f04f 0a00 	mov.w	sl, #0
 800b280:	46c4      	mov	ip, r8
 800b282:	46ae      	mov	lr, r5
 800b284:	46d3      	mov	fp, sl
 800b286:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b28a:	b298      	uxth	r0, r3
 800b28c:	fb06 a000 	mla	r0, r6, r0, sl
 800b290:	0c02      	lsrs	r2, r0, #16
 800b292:	0c1b      	lsrs	r3, r3, #16
 800b294:	fb06 2303 	mla	r3, r6, r3, r2
 800b298:	f8de 2000 	ldr.w	r2, [lr]
 800b29c:	b280      	uxth	r0, r0
 800b29e:	b292      	uxth	r2, r2
 800b2a0:	1a12      	subs	r2, r2, r0
 800b2a2:	445a      	add	r2, fp
 800b2a4:	f8de 0000 	ldr.w	r0, [lr]
 800b2a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b2ac:	b29b      	uxth	r3, r3
 800b2ae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b2b2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b2b6:	b292      	uxth	r2, r2
 800b2b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b2bc:	45e1      	cmp	r9, ip
 800b2be:	f84e 2b04 	str.w	r2, [lr], #4
 800b2c2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b2c6:	d2de      	bcs.n	800b286 <quorem+0x42>
 800b2c8:	9b00      	ldr	r3, [sp, #0]
 800b2ca:	58eb      	ldr	r3, [r5, r3]
 800b2cc:	b92b      	cbnz	r3, 800b2da <quorem+0x96>
 800b2ce:	9b01      	ldr	r3, [sp, #4]
 800b2d0:	3b04      	subs	r3, #4
 800b2d2:	429d      	cmp	r5, r3
 800b2d4:	461a      	mov	r2, r3
 800b2d6:	d32f      	bcc.n	800b338 <quorem+0xf4>
 800b2d8:	613c      	str	r4, [r7, #16]
 800b2da:	4638      	mov	r0, r7
 800b2dc:	f001 f9c8 	bl	800c670 <__mcmp>
 800b2e0:	2800      	cmp	r0, #0
 800b2e2:	db25      	blt.n	800b330 <quorem+0xec>
 800b2e4:	4629      	mov	r1, r5
 800b2e6:	2000      	movs	r0, #0
 800b2e8:	f858 2b04 	ldr.w	r2, [r8], #4
 800b2ec:	f8d1 c000 	ldr.w	ip, [r1]
 800b2f0:	fa1f fe82 	uxth.w	lr, r2
 800b2f4:	fa1f f38c 	uxth.w	r3, ip
 800b2f8:	eba3 030e 	sub.w	r3, r3, lr
 800b2fc:	4403      	add	r3, r0
 800b2fe:	0c12      	lsrs	r2, r2, #16
 800b300:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b304:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b308:	b29b      	uxth	r3, r3
 800b30a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b30e:	45c1      	cmp	r9, r8
 800b310:	f841 3b04 	str.w	r3, [r1], #4
 800b314:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b318:	d2e6      	bcs.n	800b2e8 <quorem+0xa4>
 800b31a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b31e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b322:	b922      	cbnz	r2, 800b32e <quorem+0xea>
 800b324:	3b04      	subs	r3, #4
 800b326:	429d      	cmp	r5, r3
 800b328:	461a      	mov	r2, r3
 800b32a:	d30b      	bcc.n	800b344 <quorem+0x100>
 800b32c:	613c      	str	r4, [r7, #16]
 800b32e:	3601      	adds	r6, #1
 800b330:	4630      	mov	r0, r6
 800b332:	b003      	add	sp, #12
 800b334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b338:	6812      	ldr	r2, [r2, #0]
 800b33a:	3b04      	subs	r3, #4
 800b33c:	2a00      	cmp	r2, #0
 800b33e:	d1cb      	bne.n	800b2d8 <quorem+0x94>
 800b340:	3c01      	subs	r4, #1
 800b342:	e7c6      	b.n	800b2d2 <quorem+0x8e>
 800b344:	6812      	ldr	r2, [r2, #0]
 800b346:	3b04      	subs	r3, #4
 800b348:	2a00      	cmp	r2, #0
 800b34a:	d1ef      	bne.n	800b32c <quorem+0xe8>
 800b34c:	3c01      	subs	r4, #1
 800b34e:	e7ea      	b.n	800b326 <quorem+0xe2>
 800b350:	2000      	movs	r0, #0
 800b352:	e7ee      	b.n	800b332 <quorem+0xee>
 800b354:	0000      	movs	r0, r0
	...

0800b358 <_dtoa_r>:
 800b358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b35c:	69c7      	ldr	r7, [r0, #28]
 800b35e:	b097      	sub	sp, #92	@ 0x5c
 800b360:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b364:	ec55 4b10 	vmov	r4, r5, d0
 800b368:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b36a:	9107      	str	r1, [sp, #28]
 800b36c:	4681      	mov	r9, r0
 800b36e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b370:	9311      	str	r3, [sp, #68]	@ 0x44
 800b372:	b97f      	cbnz	r7, 800b394 <_dtoa_r+0x3c>
 800b374:	2010      	movs	r0, #16
 800b376:	f000 fe09 	bl	800bf8c <malloc>
 800b37a:	4602      	mov	r2, r0
 800b37c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b380:	b920      	cbnz	r0, 800b38c <_dtoa_r+0x34>
 800b382:	4ba9      	ldr	r3, [pc, #676]	@ (800b628 <_dtoa_r+0x2d0>)
 800b384:	21ef      	movs	r1, #239	@ 0xef
 800b386:	48a9      	ldr	r0, [pc, #676]	@ (800b62c <_dtoa_r+0x2d4>)
 800b388:	f002 fc3a 	bl	800dc00 <__assert_func>
 800b38c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b390:	6007      	str	r7, [r0, #0]
 800b392:	60c7      	str	r7, [r0, #12]
 800b394:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b398:	6819      	ldr	r1, [r3, #0]
 800b39a:	b159      	cbz	r1, 800b3b4 <_dtoa_r+0x5c>
 800b39c:	685a      	ldr	r2, [r3, #4]
 800b39e:	604a      	str	r2, [r1, #4]
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	4093      	lsls	r3, r2
 800b3a4:	608b      	str	r3, [r1, #8]
 800b3a6:	4648      	mov	r0, r9
 800b3a8:	f000 fee6 	bl	800c178 <_Bfree>
 800b3ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	601a      	str	r2, [r3, #0]
 800b3b4:	1e2b      	subs	r3, r5, #0
 800b3b6:	bfb9      	ittee	lt
 800b3b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b3bc:	9305      	strlt	r3, [sp, #20]
 800b3be:	2300      	movge	r3, #0
 800b3c0:	6033      	strge	r3, [r6, #0]
 800b3c2:	9f05      	ldr	r7, [sp, #20]
 800b3c4:	4b9a      	ldr	r3, [pc, #616]	@ (800b630 <_dtoa_r+0x2d8>)
 800b3c6:	bfbc      	itt	lt
 800b3c8:	2201      	movlt	r2, #1
 800b3ca:	6032      	strlt	r2, [r6, #0]
 800b3cc:	43bb      	bics	r3, r7
 800b3ce:	d112      	bne.n	800b3f6 <_dtoa_r+0x9e>
 800b3d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b3d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b3d6:	6013      	str	r3, [r2, #0]
 800b3d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b3dc:	4323      	orrs	r3, r4
 800b3de:	f000 855a 	beq.w	800be96 <_dtoa_r+0xb3e>
 800b3e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b3e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b644 <_dtoa_r+0x2ec>
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	f000 855c 	beq.w	800bea6 <_dtoa_r+0xb4e>
 800b3ee:	f10a 0303 	add.w	r3, sl, #3
 800b3f2:	f000 bd56 	b.w	800bea2 <_dtoa_r+0xb4a>
 800b3f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	ec51 0b17 	vmov	r0, r1, d7
 800b400:	2300      	movs	r3, #0
 800b402:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b406:	f7f5 fbbf 	bl	8000b88 <__aeabi_dcmpeq>
 800b40a:	4680      	mov	r8, r0
 800b40c:	b158      	cbz	r0, 800b426 <_dtoa_r+0xce>
 800b40e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b410:	2301      	movs	r3, #1
 800b412:	6013      	str	r3, [r2, #0]
 800b414:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b416:	b113      	cbz	r3, 800b41e <_dtoa_r+0xc6>
 800b418:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b41a:	4b86      	ldr	r3, [pc, #536]	@ (800b634 <_dtoa_r+0x2dc>)
 800b41c:	6013      	str	r3, [r2, #0]
 800b41e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b648 <_dtoa_r+0x2f0>
 800b422:	f000 bd40 	b.w	800bea6 <_dtoa_r+0xb4e>
 800b426:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b42a:	aa14      	add	r2, sp, #80	@ 0x50
 800b42c:	a915      	add	r1, sp, #84	@ 0x54
 800b42e:	4648      	mov	r0, r9
 800b430:	f001 fa3e 	bl	800c8b0 <__d2b>
 800b434:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b438:	9002      	str	r0, [sp, #8]
 800b43a:	2e00      	cmp	r6, #0
 800b43c:	d078      	beq.n	800b530 <_dtoa_r+0x1d8>
 800b43e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b440:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b444:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b448:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b44c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b450:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b454:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b458:	4619      	mov	r1, r3
 800b45a:	2200      	movs	r2, #0
 800b45c:	4b76      	ldr	r3, [pc, #472]	@ (800b638 <_dtoa_r+0x2e0>)
 800b45e:	f7f4 ff73 	bl	8000348 <__aeabi_dsub>
 800b462:	a36b      	add	r3, pc, #428	@ (adr r3, 800b610 <_dtoa_r+0x2b8>)
 800b464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b468:	f7f5 f926 	bl	80006b8 <__aeabi_dmul>
 800b46c:	a36a      	add	r3, pc, #424	@ (adr r3, 800b618 <_dtoa_r+0x2c0>)
 800b46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b472:	f7f4 ff6b 	bl	800034c <__adddf3>
 800b476:	4604      	mov	r4, r0
 800b478:	4630      	mov	r0, r6
 800b47a:	460d      	mov	r5, r1
 800b47c:	f7f5 f8b2 	bl	80005e4 <__aeabi_i2d>
 800b480:	a367      	add	r3, pc, #412	@ (adr r3, 800b620 <_dtoa_r+0x2c8>)
 800b482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b486:	f7f5 f917 	bl	80006b8 <__aeabi_dmul>
 800b48a:	4602      	mov	r2, r0
 800b48c:	460b      	mov	r3, r1
 800b48e:	4620      	mov	r0, r4
 800b490:	4629      	mov	r1, r5
 800b492:	f7f4 ff5b 	bl	800034c <__adddf3>
 800b496:	4604      	mov	r4, r0
 800b498:	460d      	mov	r5, r1
 800b49a:	f7f5 fbbd 	bl	8000c18 <__aeabi_d2iz>
 800b49e:	2200      	movs	r2, #0
 800b4a0:	4607      	mov	r7, r0
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	4620      	mov	r0, r4
 800b4a6:	4629      	mov	r1, r5
 800b4a8:	f7f5 fb78 	bl	8000b9c <__aeabi_dcmplt>
 800b4ac:	b140      	cbz	r0, 800b4c0 <_dtoa_r+0x168>
 800b4ae:	4638      	mov	r0, r7
 800b4b0:	f7f5 f898 	bl	80005e4 <__aeabi_i2d>
 800b4b4:	4622      	mov	r2, r4
 800b4b6:	462b      	mov	r3, r5
 800b4b8:	f7f5 fb66 	bl	8000b88 <__aeabi_dcmpeq>
 800b4bc:	b900      	cbnz	r0, 800b4c0 <_dtoa_r+0x168>
 800b4be:	3f01      	subs	r7, #1
 800b4c0:	2f16      	cmp	r7, #22
 800b4c2:	d852      	bhi.n	800b56a <_dtoa_r+0x212>
 800b4c4:	4b5d      	ldr	r3, [pc, #372]	@ (800b63c <_dtoa_r+0x2e4>)
 800b4c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b4d2:	f7f5 fb63 	bl	8000b9c <__aeabi_dcmplt>
 800b4d6:	2800      	cmp	r0, #0
 800b4d8:	d049      	beq.n	800b56e <_dtoa_r+0x216>
 800b4da:	3f01      	subs	r7, #1
 800b4dc:	2300      	movs	r3, #0
 800b4de:	9310      	str	r3, [sp, #64]	@ 0x40
 800b4e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b4e2:	1b9b      	subs	r3, r3, r6
 800b4e4:	1e5a      	subs	r2, r3, #1
 800b4e6:	bf45      	ittet	mi
 800b4e8:	f1c3 0301 	rsbmi	r3, r3, #1
 800b4ec:	9300      	strmi	r3, [sp, #0]
 800b4ee:	2300      	movpl	r3, #0
 800b4f0:	2300      	movmi	r3, #0
 800b4f2:	9206      	str	r2, [sp, #24]
 800b4f4:	bf54      	ite	pl
 800b4f6:	9300      	strpl	r3, [sp, #0]
 800b4f8:	9306      	strmi	r3, [sp, #24]
 800b4fa:	2f00      	cmp	r7, #0
 800b4fc:	db39      	blt.n	800b572 <_dtoa_r+0x21a>
 800b4fe:	9b06      	ldr	r3, [sp, #24]
 800b500:	970d      	str	r7, [sp, #52]	@ 0x34
 800b502:	443b      	add	r3, r7
 800b504:	9306      	str	r3, [sp, #24]
 800b506:	2300      	movs	r3, #0
 800b508:	9308      	str	r3, [sp, #32]
 800b50a:	9b07      	ldr	r3, [sp, #28]
 800b50c:	2b09      	cmp	r3, #9
 800b50e:	d863      	bhi.n	800b5d8 <_dtoa_r+0x280>
 800b510:	2b05      	cmp	r3, #5
 800b512:	bfc4      	itt	gt
 800b514:	3b04      	subgt	r3, #4
 800b516:	9307      	strgt	r3, [sp, #28]
 800b518:	9b07      	ldr	r3, [sp, #28]
 800b51a:	f1a3 0302 	sub.w	r3, r3, #2
 800b51e:	bfcc      	ite	gt
 800b520:	2400      	movgt	r4, #0
 800b522:	2401      	movle	r4, #1
 800b524:	2b03      	cmp	r3, #3
 800b526:	d863      	bhi.n	800b5f0 <_dtoa_r+0x298>
 800b528:	e8df f003 	tbb	[pc, r3]
 800b52c:	2b375452 	.word	0x2b375452
 800b530:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b534:	441e      	add	r6, r3
 800b536:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b53a:	2b20      	cmp	r3, #32
 800b53c:	bfc1      	itttt	gt
 800b53e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b542:	409f      	lslgt	r7, r3
 800b544:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b548:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b54c:	bfd6      	itet	le
 800b54e:	f1c3 0320 	rsble	r3, r3, #32
 800b552:	ea47 0003 	orrgt.w	r0, r7, r3
 800b556:	fa04 f003 	lslle.w	r0, r4, r3
 800b55a:	f7f5 f833 	bl	80005c4 <__aeabi_ui2d>
 800b55e:	2201      	movs	r2, #1
 800b560:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b564:	3e01      	subs	r6, #1
 800b566:	9212      	str	r2, [sp, #72]	@ 0x48
 800b568:	e776      	b.n	800b458 <_dtoa_r+0x100>
 800b56a:	2301      	movs	r3, #1
 800b56c:	e7b7      	b.n	800b4de <_dtoa_r+0x186>
 800b56e:	9010      	str	r0, [sp, #64]	@ 0x40
 800b570:	e7b6      	b.n	800b4e0 <_dtoa_r+0x188>
 800b572:	9b00      	ldr	r3, [sp, #0]
 800b574:	1bdb      	subs	r3, r3, r7
 800b576:	9300      	str	r3, [sp, #0]
 800b578:	427b      	negs	r3, r7
 800b57a:	9308      	str	r3, [sp, #32]
 800b57c:	2300      	movs	r3, #0
 800b57e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b580:	e7c3      	b.n	800b50a <_dtoa_r+0x1b2>
 800b582:	2301      	movs	r3, #1
 800b584:	9309      	str	r3, [sp, #36]	@ 0x24
 800b586:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b588:	eb07 0b03 	add.w	fp, r7, r3
 800b58c:	f10b 0301 	add.w	r3, fp, #1
 800b590:	2b01      	cmp	r3, #1
 800b592:	9303      	str	r3, [sp, #12]
 800b594:	bfb8      	it	lt
 800b596:	2301      	movlt	r3, #1
 800b598:	e006      	b.n	800b5a8 <_dtoa_r+0x250>
 800b59a:	2301      	movs	r3, #1
 800b59c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b59e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	dd28      	ble.n	800b5f6 <_dtoa_r+0x29e>
 800b5a4:	469b      	mov	fp, r3
 800b5a6:	9303      	str	r3, [sp, #12]
 800b5a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b5ac:	2100      	movs	r1, #0
 800b5ae:	2204      	movs	r2, #4
 800b5b0:	f102 0514 	add.w	r5, r2, #20
 800b5b4:	429d      	cmp	r5, r3
 800b5b6:	d926      	bls.n	800b606 <_dtoa_r+0x2ae>
 800b5b8:	6041      	str	r1, [r0, #4]
 800b5ba:	4648      	mov	r0, r9
 800b5bc:	f000 fd9c 	bl	800c0f8 <_Balloc>
 800b5c0:	4682      	mov	sl, r0
 800b5c2:	2800      	cmp	r0, #0
 800b5c4:	d142      	bne.n	800b64c <_dtoa_r+0x2f4>
 800b5c6:	4b1e      	ldr	r3, [pc, #120]	@ (800b640 <_dtoa_r+0x2e8>)
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	f240 11af 	movw	r1, #431	@ 0x1af
 800b5ce:	e6da      	b.n	800b386 <_dtoa_r+0x2e>
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	e7e3      	b.n	800b59c <_dtoa_r+0x244>
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	e7d5      	b.n	800b584 <_dtoa_r+0x22c>
 800b5d8:	2401      	movs	r4, #1
 800b5da:	2300      	movs	r3, #0
 800b5dc:	9307      	str	r3, [sp, #28]
 800b5de:	9409      	str	r4, [sp, #36]	@ 0x24
 800b5e0:	f04f 3bff 	mov.w	fp, #4294967295
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	f8cd b00c 	str.w	fp, [sp, #12]
 800b5ea:	2312      	movs	r3, #18
 800b5ec:	920c      	str	r2, [sp, #48]	@ 0x30
 800b5ee:	e7db      	b.n	800b5a8 <_dtoa_r+0x250>
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b5f4:	e7f4      	b.n	800b5e0 <_dtoa_r+0x288>
 800b5f6:	f04f 0b01 	mov.w	fp, #1
 800b5fa:	f8cd b00c 	str.w	fp, [sp, #12]
 800b5fe:	465b      	mov	r3, fp
 800b600:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b604:	e7d0      	b.n	800b5a8 <_dtoa_r+0x250>
 800b606:	3101      	adds	r1, #1
 800b608:	0052      	lsls	r2, r2, #1
 800b60a:	e7d1      	b.n	800b5b0 <_dtoa_r+0x258>
 800b60c:	f3af 8000 	nop.w
 800b610:	636f4361 	.word	0x636f4361
 800b614:	3fd287a7 	.word	0x3fd287a7
 800b618:	8b60c8b3 	.word	0x8b60c8b3
 800b61c:	3fc68a28 	.word	0x3fc68a28
 800b620:	509f79fb 	.word	0x509f79fb
 800b624:	3fd34413 	.word	0x3fd34413
 800b628:	08014b32 	.word	0x08014b32
 800b62c:	08014b49 	.word	0x08014b49
 800b630:	7ff00000 	.word	0x7ff00000
 800b634:	08014afd 	.word	0x08014afd
 800b638:	3ff80000 	.word	0x3ff80000
 800b63c:	08014cf8 	.word	0x08014cf8
 800b640:	08014ba1 	.word	0x08014ba1
 800b644:	08014b2e 	.word	0x08014b2e
 800b648:	08014afc 	.word	0x08014afc
 800b64c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b650:	6018      	str	r0, [r3, #0]
 800b652:	9b03      	ldr	r3, [sp, #12]
 800b654:	2b0e      	cmp	r3, #14
 800b656:	f200 80a1 	bhi.w	800b79c <_dtoa_r+0x444>
 800b65a:	2c00      	cmp	r4, #0
 800b65c:	f000 809e 	beq.w	800b79c <_dtoa_r+0x444>
 800b660:	2f00      	cmp	r7, #0
 800b662:	dd33      	ble.n	800b6cc <_dtoa_r+0x374>
 800b664:	4b9c      	ldr	r3, [pc, #624]	@ (800b8d8 <_dtoa_r+0x580>)
 800b666:	f007 020f 	and.w	r2, r7, #15
 800b66a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b66e:	ed93 7b00 	vldr	d7, [r3]
 800b672:	05f8      	lsls	r0, r7, #23
 800b674:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b678:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b67c:	d516      	bpl.n	800b6ac <_dtoa_r+0x354>
 800b67e:	4b97      	ldr	r3, [pc, #604]	@ (800b8dc <_dtoa_r+0x584>)
 800b680:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b684:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b688:	f7f5 f940 	bl	800090c <__aeabi_ddiv>
 800b68c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b690:	f004 040f 	and.w	r4, r4, #15
 800b694:	2603      	movs	r6, #3
 800b696:	4d91      	ldr	r5, [pc, #580]	@ (800b8dc <_dtoa_r+0x584>)
 800b698:	b954      	cbnz	r4, 800b6b0 <_dtoa_r+0x358>
 800b69a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b69e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6a2:	f7f5 f933 	bl	800090c <__aeabi_ddiv>
 800b6a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6aa:	e028      	b.n	800b6fe <_dtoa_r+0x3a6>
 800b6ac:	2602      	movs	r6, #2
 800b6ae:	e7f2      	b.n	800b696 <_dtoa_r+0x33e>
 800b6b0:	07e1      	lsls	r1, r4, #31
 800b6b2:	d508      	bpl.n	800b6c6 <_dtoa_r+0x36e>
 800b6b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b6b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b6bc:	f7f4 fffc 	bl	80006b8 <__aeabi_dmul>
 800b6c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6c4:	3601      	adds	r6, #1
 800b6c6:	1064      	asrs	r4, r4, #1
 800b6c8:	3508      	adds	r5, #8
 800b6ca:	e7e5      	b.n	800b698 <_dtoa_r+0x340>
 800b6cc:	f000 80af 	beq.w	800b82e <_dtoa_r+0x4d6>
 800b6d0:	427c      	negs	r4, r7
 800b6d2:	4b81      	ldr	r3, [pc, #516]	@ (800b8d8 <_dtoa_r+0x580>)
 800b6d4:	4d81      	ldr	r5, [pc, #516]	@ (800b8dc <_dtoa_r+0x584>)
 800b6d6:	f004 020f 	and.w	r2, r4, #15
 800b6da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b6e6:	f7f4 ffe7 	bl	80006b8 <__aeabi_dmul>
 800b6ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6ee:	1124      	asrs	r4, r4, #4
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	2602      	movs	r6, #2
 800b6f4:	2c00      	cmp	r4, #0
 800b6f6:	f040 808f 	bne.w	800b818 <_dtoa_r+0x4c0>
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d1d3      	bne.n	800b6a6 <_dtoa_r+0x34e>
 800b6fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b700:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b704:	2b00      	cmp	r3, #0
 800b706:	f000 8094 	beq.w	800b832 <_dtoa_r+0x4da>
 800b70a:	4b75      	ldr	r3, [pc, #468]	@ (800b8e0 <_dtoa_r+0x588>)
 800b70c:	2200      	movs	r2, #0
 800b70e:	4620      	mov	r0, r4
 800b710:	4629      	mov	r1, r5
 800b712:	f7f5 fa43 	bl	8000b9c <__aeabi_dcmplt>
 800b716:	2800      	cmp	r0, #0
 800b718:	f000 808b 	beq.w	800b832 <_dtoa_r+0x4da>
 800b71c:	9b03      	ldr	r3, [sp, #12]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	f000 8087 	beq.w	800b832 <_dtoa_r+0x4da>
 800b724:	f1bb 0f00 	cmp.w	fp, #0
 800b728:	dd34      	ble.n	800b794 <_dtoa_r+0x43c>
 800b72a:	4620      	mov	r0, r4
 800b72c:	4b6d      	ldr	r3, [pc, #436]	@ (800b8e4 <_dtoa_r+0x58c>)
 800b72e:	2200      	movs	r2, #0
 800b730:	4629      	mov	r1, r5
 800b732:	f7f4 ffc1 	bl	80006b8 <__aeabi_dmul>
 800b736:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b73a:	f107 38ff 	add.w	r8, r7, #4294967295
 800b73e:	3601      	adds	r6, #1
 800b740:	465c      	mov	r4, fp
 800b742:	4630      	mov	r0, r6
 800b744:	f7f4 ff4e 	bl	80005e4 <__aeabi_i2d>
 800b748:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b74c:	f7f4 ffb4 	bl	80006b8 <__aeabi_dmul>
 800b750:	4b65      	ldr	r3, [pc, #404]	@ (800b8e8 <_dtoa_r+0x590>)
 800b752:	2200      	movs	r2, #0
 800b754:	f7f4 fdfa 	bl	800034c <__adddf3>
 800b758:	4605      	mov	r5, r0
 800b75a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b75e:	2c00      	cmp	r4, #0
 800b760:	d16a      	bne.n	800b838 <_dtoa_r+0x4e0>
 800b762:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b766:	4b61      	ldr	r3, [pc, #388]	@ (800b8ec <_dtoa_r+0x594>)
 800b768:	2200      	movs	r2, #0
 800b76a:	f7f4 fded 	bl	8000348 <__aeabi_dsub>
 800b76e:	4602      	mov	r2, r0
 800b770:	460b      	mov	r3, r1
 800b772:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b776:	462a      	mov	r2, r5
 800b778:	4633      	mov	r3, r6
 800b77a:	f7f5 fa2d 	bl	8000bd8 <__aeabi_dcmpgt>
 800b77e:	2800      	cmp	r0, #0
 800b780:	f040 8298 	bne.w	800bcb4 <_dtoa_r+0x95c>
 800b784:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b788:	462a      	mov	r2, r5
 800b78a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b78e:	f7f5 fa05 	bl	8000b9c <__aeabi_dcmplt>
 800b792:	bb38      	cbnz	r0, 800b7e4 <_dtoa_r+0x48c>
 800b794:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b798:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b79c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	f2c0 8157 	blt.w	800ba52 <_dtoa_r+0x6fa>
 800b7a4:	2f0e      	cmp	r7, #14
 800b7a6:	f300 8154 	bgt.w	800ba52 <_dtoa_r+0x6fa>
 800b7aa:	4b4b      	ldr	r3, [pc, #300]	@ (800b8d8 <_dtoa_r+0x580>)
 800b7ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b7b0:	ed93 7b00 	vldr	d7, [r3]
 800b7b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	ed8d 7b00 	vstr	d7, [sp]
 800b7bc:	f280 80e5 	bge.w	800b98a <_dtoa_r+0x632>
 800b7c0:	9b03      	ldr	r3, [sp, #12]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	f300 80e1 	bgt.w	800b98a <_dtoa_r+0x632>
 800b7c8:	d10c      	bne.n	800b7e4 <_dtoa_r+0x48c>
 800b7ca:	4b48      	ldr	r3, [pc, #288]	@ (800b8ec <_dtoa_r+0x594>)
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	ec51 0b17 	vmov	r0, r1, d7
 800b7d2:	f7f4 ff71 	bl	80006b8 <__aeabi_dmul>
 800b7d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7da:	f7f5 f9f3 	bl	8000bc4 <__aeabi_dcmpge>
 800b7de:	2800      	cmp	r0, #0
 800b7e0:	f000 8266 	beq.w	800bcb0 <_dtoa_r+0x958>
 800b7e4:	2400      	movs	r4, #0
 800b7e6:	4625      	mov	r5, r4
 800b7e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7ea:	4656      	mov	r6, sl
 800b7ec:	ea6f 0803 	mvn.w	r8, r3
 800b7f0:	2700      	movs	r7, #0
 800b7f2:	4621      	mov	r1, r4
 800b7f4:	4648      	mov	r0, r9
 800b7f6:	f000 fcbf 	bl	800c178 <_Bfree>
 800b7fa:	2d00      	cmp	r5, #0
 800b7fc:	f000 80bd 	beq.w	800b97a <_dtoa_r+0x622>
 800b800:	b12f      	cbz	r7, 800b80e <_dtoa_r+0x4b6>
 800b802:	42af      	cmp	r7, r5
 800b804:	d003      	beq.n	800b80e <_dtoa_r+0x4b6>
 800b806:	4639      	mov	r1, r7
 800b808:	4648      	mov	r0, r9
 800b80a:	f000 fcb5 	bl	800c178 <_Bfree>
 800b80e:	4629      	mov	r1, r5
 800b810:	4648      	mov	r0, r9
 800b812:	f000 fcb1 	bl	800c178 <_Bfree>
 800b816:	e0b0      	b.n	800b97a <_dtoa_r+0x622>
 800b818:	07e2      	lsls	r2, r4, #31
 800b81a:	d505      	bpl.n	800b828 <_dtoa_r+0x4d0>
 800b81c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b820:	f7f4 ff4a 	bl	80006b8 <__aeabi_dmul>
 800b824:	3601      	adds	r6, #1
 800b826:	2301      	movs	r3, #1
 800b828:	1064      	asrs	r4, r4, #1
 800b82a:	3508      	adds	r5, #8
 800b82c:	e762      	b.n	800b6f4 <_dtoa_r+0x39c>
 800b82e:	2602      	movs	r6, #2
 800b830:	e765      	b.n	800b6fe <_dtoa_r+0x3a6>
 800b832:	9c03      	ldr	r4, [sp, #12]
 800b834:	46b8      	mov	r8, r7
 800b836:	e784      	b.n	800b742 <_dtoa_r+0x3ea>
 800b838:	4b27      	ldr	r3, [pc, #156]	@ (800b8d8 <_dtoa_r+0x580>)
 800b83a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b83c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b840:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b844:	4454      	add	r4, sl
 800b846:	2900      	cmp	r1, #0
 800b848:	d054      	beq.n	800b8f4 <_dtoa_r+0x59c>
 800b84a:	4929      	ldr	r1, [pc, #164]	@ (800b8f0 <_dtoa_r+0x598>)
 800b84c:	2000      	movs	r0, #0
 800b84e:	f7f5 f85d 	bl	800090c <__aeabi_ddiv>
 800b852:	4633      	mov	r3, r6
 800b854:	462a      	mov	r2, r5
 800b856:	f7f4 fd77 	bl	8000348 <__aeabi_dsub>
 800b85a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b85e:	4656      	mov	r6, sl
 800b860:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b864:	f7f5 f9d8 	bl	8000c18 <__aeabi_d2iz>
 800b868:	4605      	mov	r5, r0
 800b86a:	f7f4 febb 	bl	80005e4 <__aeabi_i2d>
 800b86e:	4602      	mov	r2, r0
 800b870:	460b      	mov	r3, r1
 800b872:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b876:	f7f4 fd67 	bl	8000348 <__aeabi_dsub>
 800b87a:	3530      	adds	r5, #48	@ 0x30
 800b87c:	4602      	mov	r2, r0
 800b87e:	460b      	mov	r3, r1
 800b880:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b884:	f806 5b01 	strb.w	r5, [r6], #1
 800b888:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b88c:	f7f5 f986 	bl	8000b9c <__aeabi_dcmplt>
 800b890:	2800      	cmp	r0, #0
 800b892:	d172      	bne.n	800b97a <_dtoa_r+0x622>
 800b894:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b898:	4911      	ldr	r1, [pc, #68]	@ (800b8e0 <_dtoa_r+0x588>)
 800b89a:	2000      	movs	r0, #0
 800b89c:	f7f4 fd54 	bl	8000348 <__aeabi_dsub>
 800b8a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b8a4:	f7f5 f97a 	bl	8000b9c <__aeabi_dcmplt>
 800b8a8:	2800      	cmp	r0, #0
 800b8aa:	f040 80b4 	bne.w	800ba16 <_dtoa_r+0x6be>
 800b8ae:	42a6      	cmp	r6, r4
 800b8b0:	f43f af70 	beq.w	800b794 <_dtoa_r+0x43c>
 800b8b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b8b8:	4b0a      	ldr	r3, [pc, #40]	@ (800b8e4 <_dtoa_r+0x58c>)
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	f7f4 fefc 	bl	80006b8 <__aeabi_dmul>
 800b8c0:	4b08      	ldr	r3, [pc, #32]	@ (800b8e4 <_dtoa_r+0x58c>)
 800b8c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8cc:	f7f4 fef4 	bl	80006b8 <__aeabi_dmul>
 800b8d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8d4:	e7c4      	b.n	800b860 <_dtoa_r+0x508>
 800b8d6:	bf00      	nop
 800b8d8:	08014cf8 	.word	0x08014cf8
 800b8dc:	08014cd0 	.word	0x08014cd0
 800b8e0:	3ff00000 	.word	0x3ff00000
 800b8e4:	40240000 	.word	0x40240000
 800b8e8:	401c0000 	.word	0x401c0000
 800b8ec:	40140000 	.word	0x40140000
 800b8f0:	3fe00000 	.word	0x3fe00000
 800b8f4:	4631      	mov	r1, r6
 800b8f6:	4628      	mov	r0, r5
 800b8f8:	f7f4 fede 	bl	80006b8 <__aeabi_dmul>
 800b8fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b900:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b902:	4656      	mov	r6, sl
 800b904:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b908:	f7f5 f986 	bl	8000c18 <__aeabi_d2iz>
 800b90c:	4605      	mov	r5, r0
 800b90e:	f7f4 fe69 	bl	80005e4 <__aeabi_i2d>
 800b912:	4602      	mov	r2, r0
 800b914:	460b      	mov	r3, r1
 800b916:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b91a:	f7f4 fd15 	bl	8000348 <__aeabi_dsub>
 800b91e:	3530      	adds	r5, #48	@ 0x30
 800b920:	f806 5b01 	strb.w	r5, [r6], #1
 800b924:	4602      	mov	r2, r0
 800b926:	460b      	mov	r3, r1
 800b928:	42a6      	cmp	r6, r4
 800b92a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b92e:	f04f 0200 	mov.w	r2, #0
 800b932:	d124      	bne.n	800b97e <_dtoa_r+0x626>
 800b934:	4baf      	ldr	r3, [pc, #700]	@ (800bbf4 <_dtoa_r+0x89c>)
 800b936:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b93a:	f7f4 fd07 	bl	800034c <__adddf3>
 800b93e:	4602      	mov	r2, r0
 800b940:	460b      	mov	r3, r1
 800b942:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b946:	f7f5 f947 	bl	8000bd8 <__aeabi_dcmpgt>
 800b94a:	2800      	cmp	r0, #0
 800b94c:	d163      	bne.n	800ba16 <_dtoa_r+0x6be>
 800b94e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b952:	49a8      	ldr	r1, [pc, #672]	@ (800bbf4 <_dtoa_r+0x89c>)
 800b954:	2000      	movs	r0, #0
 800b956:	f7f4 fcf7 	bl	8000348 <__aeabi_dsub>
 800b95a:	4602      	mov	r2, r0
 800b95c:	460b      	mov	r3, r1
 800b95e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b962:	f7f5 f91b 	bl	8000b9c <__aeabi_dcmplt>
 800b966:	2800      	cmp	r0, #0
 800b968:	f43f af14 	beq.w	800b794 <_dtoa_r+0x43c>
 800b96c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b96e:	1e73      	subs	r3, r6, #1
 800b970:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b972:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b976:	2b30      	cmp	r3, #48	@ 0x30
 800b978:	d0f8      	beq.n	800b96c <_dtoa_r+0x614>
 800b97a:	4647      	mov	r7, r8
 800b97c:	e03b      	b.n	800b9f6 <_dtoa_r+0x69e>
 800b97e:	4b9e      	ldr	r3, [pc, #632]	@ (800bbf8 <_dtoa_r+0x8a0>)
 800b980:	f7f4 fe9a 	bl	80006b8 <__aeabi_dmul>
 800b984:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b988:	e7bc      	b.n	800b904 <_dtoa_r+0x5ac>
 800b98a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b98e:	4656      	mov	r6, sl
 800b990:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b994:	4620      	mov	r0, r4
 800b996:	4629      	mov	r1, r5
 800b998:	f7f4 ffb8 	bl	800090c <__aeabi_ddiv>
 800b99c:	f7f5 f93c 	bl	8000c18 <__aeabi_d2iz>
 800b9a0:	4680      	mov	r8, r0
 800b9a2:	f7f4 fe1f 	bl	80005e4 <__aeabi_i2d>
 800b9a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9aa:	f7f4 fe85 	bl	80006b8 <__aeabi_dmul>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	460b      	mov	r3, r1
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	4629      	mov	r1, r5
 800b9b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b9ba:	f7f4 fcc5 	bl	8000348 <__aeabi_dsub>
 800b9be:	f806 4b01 	strb.w	r4, [r6], #1
 800b9c2:	9d03      	ldr	r5, [sp, #12]
 800b9c4:	eba6 040a 	sub.w	r4, r6, sl
 800b9c8:	42a5      	cmp	r5, r4
 800b9ca:	4602      	mov	r2, r0
 800b9cc:	460b      	mov	r3, r1
 800b9ce:	d133      	bne.n	800ba38 <_dtoa_r+0x6e0>
 800b9d0:	f7f4 fcbc 	bl	800034c <__adddf3>
 800b9d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9d8:	4604      	mov	r4, r0
 800b9da:	460d      	mov	r5, r1
 800b9dc:	f7f5 f8fc 	bl	8000bd8 <__aeabi_dcmpgt>
 800b9e0:	b9c0      	cbnz	r0, 800ba14 <_dtoa_r+0x6bc>
 800b9e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9e6:	4620      	mov	r0, r4
 800b9e8:	4629      	mov	r1, r5
 800b9ea:	f7f5 f8cd 	bl	8000b88 <__aeabi_dcmpeq>
 800b9ee:	b110      	cbz	r0, 800b9f6 <_dtoa_r+0x69e>
 800b9f0:	f018 0f01 	tst.w	r8, #1
 800b9f4:	d10e      	bne.n	800ba14 <_dtoa_r+0x6bc>
 800b9f6:	9902      	ldr	r1, [sp, #8]
 800b9f8:	4648      	mov	r0, r9
 800b9fa:	f000 fbbd 	bl	800c178 <_Bfree>
 800b9fe:	2300      	movs	r3, #0
 800ba00:	7033      	strb	r3, [r6, #0]
 800ba02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ba04:	3701      	adds	r7, #1
 800ba06:	601f      	str	r7, [r3, #0]
 800ba08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	f000 824b 	beq.w	800bea6 <_dtoa_r+0xb4e>
 800ba10:	601e      	str	r6, [r3, #0]
 800ba12:	e248      	b.n	800bea6 <_dtoa_r+0xb4e>
 800ba14:	46b8      	mov	r8, r7
 800ba16:	4633      	mov	r3, r6
 800ba18:	461e      	mov	r6, r3
 800ba1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba1e:	2a39      	cmp	r2, #57	@ 0x39
 800ba20:	d106      	bne.n	800ba30 <_dtoa_r+0x6d8>
 800ba22:	459a      	cmp	sl, r3
 800ba24:	d1f8      	bne.n	800ba18 <_dtoa_r+0x6c0>
 800ba26:	2230      	movs	r2, #48	@ 0x30
 800ba28:	f108 0801 	add.w	r8, r8, #1
 800ba2c:	f88a 2000 	strb.w	r2, [sl]
 800ba30:	781a      	ldrb	r2, [r3, #0]
 800ba32:	3201      	adds	r2, #1
 800ba34:	701a      	strb	r2, [r3, #0]
 800ba36:	e7a0      	b.n	800b97a <_dtoa_r+0x622>
 800ba38:	4b6f      	ldr	r3, [pc, #444]	@ (800bbf8 <_dtoa_r+0x8a0>)
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	f7f4 fe3c 	bl	80006b8 <__aeabi_dmul>
 800ba40:	2200      	movs	r2, #0
 800ba42:	2300      	movs	r3, #0
 800ba44:	4604      	mov	r4, r0
 800ba46:	460d      	mov	r5, r1
 800ba48:	f7f5 f89e 	bl	8000b88 <__aeabi_dcmpeq>
 800ba4c:	2800      	cmp	r0, #0
 800ba4e:	d09f      	beq.n	800b990 <_dtoa_r+0x638>
 800ba50:	e7d1      	b.n	800b9f6 <_dtoa_r+0x69e>
 800ba52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba54:	2a00      	cmp	r2, #0
 800ba56:	f000 80ea 	beq.w	800bc2e <_dtoa_r+0x8d6>
 800ba5a:	9a07      	ldr	r2, [sp, #28]
 800ba5c:	2a01      	cmp	r2, #1
 800ba5e:	f300 80cd 	bgt.w	800bbfc <_dtoa_r+0x8a4>
 800ba62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ba64:	2a00      	cmp	r2, #0
 800ba66:	f000 80c1 	beq.w	800bbec <_dtoa_r+0x894>
 800ba6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ba6e:	9c08      	ldr	r4, [sp, #32]
 800ba70:	9e00      	ldr	r6, [sp, #0]
 800ba72:	9a00      	ldr	r2, [sp, #0]
 800ba74:	441a      	add	r2, r3
 800ba76:	9200      	str	r2, [sp, #0]
 800ba78:	9a06      	ldr	r2, [sp, #24]
 800ba7a:	2101      	movs	r1, #1
 800ba7c:	441a      	add	r2, r3
 800ba7e:	4648      	mov	r0, r9
 800ba80:	9206      	str	r2, [sp, #24]
 800ba82:	f000 fc77 	bl	800c374 <__i2b>
 800ba86:	4605      	mov	r5, r0
 800ba88:	b166      	cbz	r6, 800baa4 <_dtoa_r+0x74c>
 800ba8a:	9b06      	ldr	r3, [sp, #24]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	dd09      	ble.n	800baa4 <_dtoa_r+0x74c>
 800ba90:	42b3      	cmp	r3, r6
 800ba92:	9a00      	ldr	r2, [sp, #0]
 800ba94:	bfa8      	it	ge
 800ba96:	4633      	movge	r3, r6
 800ba98:	1ad2      	subs	r2, r2, r3
 800ba9a:	9200      	str	r2, [sp, #0]
 800ba9c:	9a06      	ldr	r2, [sp, #24]
 800ba9e:	1af6      	subs	r6, r6, r3
 800baa0:	1ad3      	subs	r3, r2, r3
 800baa2:	9306      	str	r3, [sp, #24]
 800baa4:	9b08      	ldr	r3, [sp, #32]
 800baa6:	b30b      	cbz	r3, 800baec <_dtoa_r+0x794>
 800baa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baaa:	2b00      	cmp	r3, #0
 800baac:	f000 80c6 	beq.w	800bc3c <_dtoa_r+0x8e4>
 800bab0:	2c00      	cmp	r4, #0
 800bab2:	f000 80c0 	beq.w	800bc36 <_dtoa_r+0x8de>
 800bab6:	4629      	mov	r1, r5
 800bab8:	4622      	mov	r2, r4
 800baba:	4648      	mov	r0, r9
 800babc:	f000 fd12 	bl	800c4e4 <__pow5mult>
 800bac0:	9a02      	ldr	r2, [sp, #8]
 800bac2:	4601      	mov	r1, r0
 800bac4:	4605      	mov	r5, r0
 800bac6:	4648      	mov	r0, r9
 800bac8:	f000 fc6a 	bl	800c3a0 <__multiply>
 800bacc:	9902      	ldr	r1, [sp, #8]
 800bace:	4680      	mov	r8, r0
 800bad0:	4648      	mov	r0, r9
 800bad2:	f000 fb51 	bl	800c178 <_Bfree>
 800bad6:	9b08      	ldr	r3, [sp, #32]
 800bad8:	1b1b      	subs	r3, r3, r4
 800bada:	9308      	str	r3, [sp, #32]
 800badc:	f000 80b1 	beq.w	800bc42 <_dtoa_r+0x8ea>
 800bae0:	9a08      	ldr	r2, [sp, #32]
 800bae2:	4641      	mov	r1, r8
 800bae4:	4648      	mov	r0, r9
 800bae6:	f000 fcfd 	bl	800c4e4 <__pow5mult>
 800baea:	9002      	str	r0, [sp, #8]
 800baec:	2101      	movs	r1, #1
 800baee:	4648      	mov	r0, r9
 800baf0:	f000 fc40 	bl	800c374 <__i2b>
 800baf4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800baf6:	4604      	mov	r4, r0
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	f000 81d8 	beq.w	800beae <_dtoa_r+0xb56>
 800bafe:	461a      	mov	r2, r3
 800bb00:	4601      	mov	r1, r0
 800bb02:	4648      	mov	r0, r9
 800bb04:	f000 fcee 	bl	800c4e4 <__pow5mult>
 800bb08:	9b07      	ldr	r3, [sp, #28]
 800bb0a:	2b01      	cmp	r3, #1
 800bb0c:	4604      	mov	r4, r0
 800bb0e:	f300 809f 	bgt.w	800bc50 <_dtoa_r+0x8f8>
 800bb12:	9b04      	ldr	r3, [sp, #16]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	f040 8097 	bne.w	800bc48 <_dtoa_r+0x8f0>
 800bb1a:	9b05      	ldr	r3, [sp, #20]
 800bb1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	f040 8093 	bne.w	800bc4c <_dtoa_r+0x8f4>
 800bb26:	9b05      	ldr	r3, [sp, #20]
 800bb28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bb2c:	0d1b      	lsrs	r3, r3, #20
 800bb2e:	051b      	lsls	r3, r3, #20
 800bb30:	b133      	cbz	r3, 800bb40 <_dtoa_r+0x7e8>
 800bb32:	9b00      	ldr	r3, [sp, #0]
 800bb34:	3301      	adds	r3, #1
 800bb36:	9300      	str	r3, [sp, #0]
 800bb38:	9b06      	ldr	r3, [sp, #24]
 800bb3a:	3301      	adds	r3, #1
 800bb3c:	9306      	str	r3, [sp, #24]
 800bb3e:	2301      	movs	r3, #1
 800bb40:	9308      	str	r3, [sp, #32]
 800bb42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	f000 81b8 	beq.w	800beba <_dtoa_r+0xb62>
 800bb4a:	6923      	ldr	r3, [r4, #16]
 800bb4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bb50:	6918      	ldr	r0, [r3, #16]
 800bb52:	f000 fbc3 	bl	800c2dc <__hi0bits>
 800bb56:	f1c0 0020 	rsb	r0, r0, #32
 800bb5a:	9b06      	ldr	r3, [sp, #24]
 800bb5c:	4418      	add	r0, r3
 800bb5e:	f010 001f 	ands.w	r0, r0, #31
 800bb62:	f000 8082 	beq.w	800bc6a <_dtoa_r+0x912>
 800bb66:	f1c0 0320 	rsb	r3, r0, #32
 800bb6a:	2b04      	cmp	r3, #4
 800bb6c:	dd73      	ble.n	800bc56 <_dtoa_r+0x8fe>
 800bb6e:	9b00      	ldr	r3, [sp, #0]
 800bb70:	f1c0 001c 	rsb	r0, r0, #28
 800bb74:	4403      	add	r3, r0
 800bb76:	9300      	str	r3, [sp, #0]
 800bb78:	9b06      	ldr	r3, [sp, #24]
 800bb7a:	4403      	add	r3, r0
 800bb7c:	4406      	add	r6, r0
 800bb7e:	9306      	str	r3, [sp, #24]
 800bb80:	9b00      	ldr	r3, [sp, #0]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	dd05      	ble.n	800bb92 <_dtoa_r+0x83a>
 800bb86:	9902      	ldr	r1, [sp, #8]
 800bb88:	461a      	mov	r2, r3
 800bb8a:	4648      	mov	r0, r9
 800bb8c:	f000 fd04 	bl	800c598 <__lshift>
 800bb90:	9002      	str	r0, [sp, #8]
 800bb92:	9b06      	ldr	r3, [sp, #24]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	dd05      	ble.n	800bba4 <_dtoa_r+0x84c>
 800bb98:	4621      	mov	r1, r4
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	4648      	mov	r0, r9
 800bb9e:	f000 fcfb 	bl	800c598 <__lshift>
 800bba2:	4604      	mov	r4, r0
 800bba4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d061      	beq.n	800bc6e <_dtoa_r+0x916>
 800bbaa:	9802      	ldr	r0, [sp, #8]
 800bbac:	4621      	mov	r1, r4
 800bbae:	f000 fd5f 	bl	800c670 <__mcmp>
 800bbb2:	2800      	cmp	r0, #0
 800bbb4:	da5b      	bge.n	800bc6e <_dtoa_r+0x916>
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	9902      	ldr	r1, [sp, #8]
 800bbba:	220a      	movs	r2, #10
 800bbbc:	4648      	mov	r0, r9
 800bbbe:	f000 fafd 	bl	800c1bc <__multadd>
 800bbc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc4:	9002      	str	r0, [sp, #8]
 800bbc6:	f107 38ff 	add.w	r8, r7, #4294967295
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	f000 8177 	beq.w	800bebe <_dtoa_r+0xb66>
 800bbd0:	4629      	mov	r1, r5
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	220a      	movs	r2, #10
 800bbd6:	4648      	mov	r0, r9
 800bbd8:	f000 faf0 	bl	800c1bc <__multadd>
 800bbdc:	f1bb 0f00 	cmp.w	fp, #0
 800bbe0:	4605      	mov	r5, r0
 800bbe2:	dc6f      	bgt.n	800bcc4 <_dtoa_r+0x96c>
 800bbe4:	9b07      	ldr	r3, [sp, #28]
 800bbe6:	2b02      	cmp	r3, #2
 800bbe8:	dc49      	bgt.n	800bc7e <_dtoa_r+0x926>
 800bbea:	e06b      	b.n	800bcc4 <_dtoa_r+0x96c>
 800bbec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bbee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bbf2:	e73c      	b.n	800ba6e <_dtoa_r+0x716>
 800bbf4:	3fe00000 	.word	0x3fe00000
 800bbf8:	40240000 	.word	0x40240000
 800bbfc:	9b03      	ldr	r3, [sp, #12]
 800bbfe:	1e5c      	subs	r4, r3, #1
 800bc00:	9b08      	ldr	r3, [sp, #32]
 800bc02:	42a3      	cmp	r3, r4
 800bc04:	db09      	blt.n	800bc1a <_dtoa_r+0x8c2>
 800bc06:	1b1c      	subs	r4, r3, r4
 800bc08:	9b03      	ldr	r3, [sp, #12]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	f6bf af30 	bge.w	800ba70 <_dtoa_r+0x718>
 800bc10:	9b00      	ldr	r3, [sp, #0]
 800bc12:	9a03      	ldr	r2, [sp, #12]
 800bc14:	1a9e      	subs	r6, r3, r2
 800bc16:	2300      	movs	r3, #0
 800bc18:	e72b      	b.n	800ba72 <_dtoa_r+0x71a>
 800bc1a:	9b08      	ldr	r3, [sp, #32]
 800bc1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bc1e:	9408      	str	r4, [sp, #32]
 800bc20:	1ae3      	subs	r3, r4, r3
 800bc22:	441a      	add	r2, r3
 800bc24:	9e00      	ldr	r6, [sp, #0]
 800bc26:	9b03      	ldr	r3, [sp, #12]
 800bc28:	920d      	str	r2, [sp, #52]	@ 0x34
 800bc2a:	2400      	movs	r4, #0
 800bc2c:	e721      	b.n	800ba72 <_dtoa_r+0x71a>
 800bc2e:	9c08      	ldr	r4, [sp, #32]
 800bc30:	9e00      	ldr	r6, [sp, #0]
 800bc32:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bc34:	e728      	b.n	800ba88 <_dtoa_r+0x730>
 800bc36:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bc3a:	e751      	b.n	800bae0 <_dtoa_r+0x788>
 800bc3c:	9a08      	ldr	r2, [sp, #32]
 800bc3e:	9902      	ldr	r1, [sp, #8]
 800bc40:	e750      	b.n	800bae4 <_dtoa_r+0x78c>
 800bc42:	f8cd 8008 	str.w	r8, [sp, #8]
 800bc46:	e751      	b.n	800baec <_dtoa_r+0x794>
 800bc48:	2300      	movs	r3, #0
 800bc4a:	e779      	b.n	800bb40 <_dtoa_r+0x7e8>
 800bc4c:	9b04      	ldr	r3, [sp, #16]
 800bc4e:	e777      	b.n	800bb40 <_dtoa_r+0x7e8>
 800bc50:	2300      	movs	r3, #0
 800bc52:	9308      	str	r3, [sp, #32]
 800bc54:	e779      	b.n	800bb4a <_dtoa_r+0x7f2>
 800bc56:	d093      	beq.n	800bb80 <_dtoa_r+0x828>
 800bc58:	9a00      	ldr	r2, [sp, #0]
 800bc5a:	331c      	adds	r3, #28
 800bc5c:	441a      	add	r2, r3
 800bc5e:	9200      	str	r2, [sp, #0]
 800bc60:	9a06      	ldr	r2, [sp, #24]
 800bc62:	441a      	add	r2, r3
 800bc64:	441e      	add	r6, r3
 800bc66:	9206      	str	r2, [sp, #24]
 800bc68:	e78a      	b.n	800bb80 <_dtoa_r+0x828>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	e7f4      	b.n	800bc58 <_dtoa_r+0x900>
 800bc6e:	9b03      	ldr	r3, [sp, #12]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	46b8      	mov	r8, r7
 800bc74:	dc20      	bgt.n	800bcb8 <_dtoa_r+0x960>
 800bc76:	469b      	mov	fp, r3
 800bc78:	9b07      	ldr	r3, [sp, #28]
 800bc7a:	2b02      	cmp	r3, #2
 800bc7c:	dd1e      	ble.n	800bcbc <_dtoa_r+0x964>
 800bc7e:	f1bb 0f00 	cmp.w	fp, #0
 800bc82:	f47f adb1 	bne.w	800b7e8 <_dtoa_r+0x490>
 800bc86:	4621      	mov	r1, r4
 800bc88:	465b      	mov	r3, fp
 800bc8a:	2205      	movs	r2, #5
 800bc8c:	4648      	mov	r0, r9
 800bc8e:	f000 fa95 	bl	800c1bc <__multadd>
 800bc92:	4601      	mov	r1, r0
 800bc94:	4604      	mov	r4, r0
 800bc96:	9802      	ldr	r0, [sp, #8]
 800bc98:	f000 fcea 	bl	800c670 <__mcmp>
 800bc9c:	2800      	cmp	r0, #0
 800bc9e:	f77f ada3 	ble.w	800b7e8 <_dtoa_r+0x490>
 800bca2:	4656      	mov	r6, sl
 800bca4:	2331      	movs	r3, #49	@ 0x31
 800bca6:	f806 3b01 	strb.w	r3, [r6], #1
 800bcaa:	f108 0801 	add.w	r8, r8, #1
 800bcae:	e59f      	b.n	800b7f0 <_dtoa_r+0x498>
 800bcb0:	9c03      	ldr	r4, [sp, #12]
 800bcb2:	46b8      	mov	r8, r7
 800bcb4:	4625      	mov	r5, r4
 800bcb6:	e7f4      	b.n	800bca2 <_dtoa_r+0x94a>
 800bcb8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bcbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	f000 8101 	beq.w	800bec6 <_dtoa_r+0xb6e>
 800bcc4:	2e00      	cmp	r6, #0
 800bcc6:	dd05      	ble.n	800bcd4 <_dtoa_r+0x97c>
 800bcc8:	4629      	mov	r1, r5
 800bcca:	4632      	mov	r2, r6
 800bccc:	4648      	mov	r0, r9
 800bcce:	f000 fc63 	bl	800c598 <__lshift>
 800bcd2:	4605      	mov	r5, r0
 800bcd4:	9b08      	ldr	r3, [sp, #32]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d05c      	beq.n	800bd94 <_dtoa_r+0xa3c>
 800bcda:	6869      	ldr	r1, [r5, #4]
 800bcdc:	4648      	mov	r0, r9
 800bcde:	f000 fa0b 	bl	800c0f8 <_Balloc>
 800bce2:	4606      	mov	r6, r0
 800bce4:	b928      	cbnz	r0, 800bcf2 <_dtoa_r+0x99a>
 800bce6:	4b82      	ldr	r3, [pc, #520]	@ (800bef0 <_dtoa_r+0xb98>)
 800bce8:	4602      	mov	r2, r0
 800bcea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bcee:	f7ff bb4a 	b.w	800b386 <_dtoa_r+0x2e>
 800bcf2:	692a      	ldr	r2, [r5, #16]
 800bcf4:	3202      	adds	r2, #2
 800bcf6:	0092      	lsls	r2, r2, #2
 800bcf8:	f105 010c 	add.w	r1, r5, #12
 800bcfc:	300c      	adds	r0, #12
 800bcfe:	f001 ff69 	bl	800dbd4 <memcpy>
 800bd02:	2201      	movs	r2, #1
 800bd04:	4631      	mov	r1, r6
 800bd06:	4648      	mov	r0, r9
 800bd08:	f000 fc46 	bl	800c598 <__lshift>
 800bd0c:	f10a 0301 	add.w	r3, sl, #1
 800bd10:	9300      	str	r3, [sp, #0]
 800bd12:	eb0a 030b 	add.w	r3, sl, fp
 800bd16:	9308      	str	r3, [sp, #32]
 800bd18:	9b04      	ldr	r3, [sp, #16]
 800bd1a:	f003 0301 	and.w	r3, r3, #1
 800bd1e:	462f      	mov	r7, r5
 800bd20:	9306      	str	r3, [sp, #24]
 800bd22:	4605      	mov	r5, r0
 800bd24:	9b00      	ldr	r3, [sp, #0]
 800bd26:	9802      	ldr	r0, [sp, #8]
 800bd28:	4621      	mov	r1, r4
 800bd2a:	f103 3bff 	add.w	fp, r3, #4294967295
 800bd2e:	f7ff fa89 	bl	800b244 <quorem>
 800bd32:	4603      	mov	r3, r0
 800bd34:	3330      	adds	r3, #48	@ 0x30
 800bd36:	9003      	str	r0, [sp, #12]
 800bd38:	4639      	mov	r1, r7
 800bd3a:	9802      	ldr	r0, [sp, #8]
 800bd3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd3e:	f000 fc97 	bl	800c670 <__mcmp>
 800bd42:	462a      	mov	r2, r5
 800bd44:	9004      	str	r0, [sp, #16]
 800bd46:	4621      	mov	r1, r4
 800bd48:	4648      	mov	r0, r9
 800bd4a:	f000 fcad 	bl	800c6a8 <__mdiff>
 800bd4e:	68c2      	ldr	r2, [r0, #12]
 800bd50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd52:	4606      	mov	r6, r0
 800bd54:	bb02      	cbnz	r2, 800bd98 <_dtoa_r+0xa40>
 800bd56:	4601      	mov	r1, r0
 800bd58:	9802      	ldr	r0, [sp, #8]
 800bd5a:	f000 fc89 	bl	800c670 <__mcmp>
 800bd5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd60:	4602      	mov	r2, r0
 800bd62:	4631      	mov	r1, r6
 800bd64:	4648      	mov	r0, r9
 800bd66:	920c      	str	r2, [sp, #48]	@ 0x30
 800bd68:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd6a:	f000 fa05 	bl	800c178 <_Bfree>
 800bd6e:	9b07      	ldr	r3, [sp, #28]
 800bd70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bd72:	9e00      	ldr	r6, [sp, #0]
 800bd74:	ea42 0103 	orr.w	r1, r2, r3
 800bd78:	9b06      	ldr	r3, [sp, #24]
 800bd7a:	4319      	orrs	r1, r3
 800bd7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd7e:	d10d      	bne.n	800bd9c <_dtoa_r+0xa44>
 800bd80:	2b39      	cmp	r3, #57	@ 0x39
 800bd82:	d027      	beq.n	800bdd4 <_dtoa_r+0xa7c>
 800bd84:	9a04      	ldr	r2, [sp, #16]
 800bd86:	2a00      	cmp	r2, #0
 800bd88:	dd01      	ble.n	800bd8e <_dtoa_r+0xa36>
 800bd8a:	9b03      	ldr	r3, [sp, #12]
 800bd8c:	3331      	adds	r3, #49	@ 0x31
 800bd8e:	f88b 3000 	strb.w	r3, [fp]
 800bd92:	e52e      	b.n	800b7f2 <_dtoa_r+0x49a>
 800bd94:	4628      	mov	r0, r5
 800bd96:	e7b9      	b.n	800bd0c <_dtoa_r+0x9b4>
 800bd98:	2201      	movs	r2, #1
 800bd9a:	e7e2      	b.n	800bd62 <_dtoa_r+0xa0a>
 800bd9c:	9904      	ldr	r1, [sp, #16]
 800bd9e:	2900      	cmp	r1, #0
 800bda0:	db04      	blt.n	800bdac <_dtoa_r+0xa54>
 800bda2:	9807      	ldr	r0, [sp, #28]
 800bda4:	4301      	orrs	r1, r0
 800bda6:	9806      	ldr	r0, [sp, #24]
 800bda8:	4301      	orrs	r1, r0
 800bdaa:	d120      	bne.n	800bdee <_dtoa_r+0xa96>
 800bdac:	2a00      	cmp	r2, #0
 800bdae:	ddee      	ble.n	800bd8e <_dtoa_r+0xa36>
 800bdb0:	9902      	ldr	r1, [sp, #8]
 800bdb2:	9300      	str	r3, [sp, #0]
 800bdb4:	2201      	movs	r2, #1
 800bdb6:	4648      	mov	r0, r9
 800bdb8:	f000 fbee 	bl	800c598 <__lshift>
 800bdbc:	4621      	mov	r1, r4
 800bdbe:	9002      	str	r0, [sp, #8]
 800bdc0:	f000 fc56 	bl	800c670 <__mcmp>
 800bdc4:	2800      	cmp	r0, #0
 800bdc6:	9b00      	ldr	r3, [sp, #0]
 800bdc8:	dc02      	bgt.n	800bdd0 <_dtoa_r+0xa78>
 800bdca:	d1e0      	bne.n	800bd8e <_dtoa_r+0xa36>
 800bdcc:	07da      	lsls	r2, r3, #31
 800bdce:	d5de      	bpl.n	800bd8e <_dtoa_r+0xa36>
 800bdd0:	2b39      	cmp	r3, #57	@ 0x39
 800bdd2:	d1da      	bne.n	800bd8a <_dtoa_r+0xa32>
 800bdd4:	2339      	movs	r3, #57	@ 0x39
 800bdd6:	f88b 3000 	strb.w	r3, [fp]
 800bdda:	4633      	mov	r3, r6
 800bddc:	461e      	mov	r6, r3
 800bdde:	3b01      	subs	r3, #1
 800bde0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bde4:	2a39      	cmp	r2, #57	@ 0x39
 800bde6:	d04e      	beq.n	800be86 <_dtoa_r+0xb2e>
 800bde8:	3201      	adds	r2, #1
 800bdea:	701a      	strb	r2, [r3, #0]
 800bdec:	e501      	b.n	800b7f2 <_dtoa_r+0x49a>
 800bdee:	2a00      	cmp	r2, #0
 800bdf0:	dd03      	ble.n	800bdfa <_dtoa_r+0xaa2>
 800bdf2:	2b39      	cmp	r3, #57	@ 0x39
 800bdf4:	d0ee      	beq.n	800bdd4 <_dtoa_r+0xa7c>
 800bdf6:	3301      	adds	r3, #1
 800bdf8:	e7c9      	b.n	800bd8e <_dtoa_r+0xa36>
 800bdfa:	9a00      	ldr	r2, [sp, #0]
 800bdfc:	9908      	ldr	r1, [sp, #32]
 800bdfe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800be02:	428a      	cmp	r2, r1
 800be04:	d028      	beq.n	800be58 <_dtoa_r+0xb00>
 800be06:	9902      	ldr	r1, [sp, #8]
 800be08:	2300      	movs	r3, #0
 800be0a:	220a      	movs	r2, #10
 800be0c:	4648      	mov	r0, r9
 800be0e:	f000 f9d5 	bl	800c1bc <__multadd>
 800be12:	42af      	cmp	r7, r5
 800be14:	9002      	str	r0, [sp, #8]
 800be16:	f04f 0300 	mov.w	r3, #0
 800be1a:	f04f 020a 	mov.w	r2, #10
 800be1e:	4639      	mov	r1, r7
 800be20:	4648      	mov	r0, r9
 800be22:	d107      	bne.n	800be34 <_dtoa_r+0xadc>
 800be24:	f000 f9ca 	bl	800c1bc <__multadd>
 800be28:	4607      	mov	r7, r0
 800be2a:	4605      	mov	r5, r0
 800be2c:	9b00      	ldr	r3, [sp, #0]
 800be2e:	3301      	adds	r3, #1
 800be30:	9300      	str	r3, [sp, #0]
 800be32:	e777      	b.n	800bd24 <_dtoa_r+0x9cc>
 800be34:	f000 f9c2 	bl	800c1bc <__multadd>
 800be38:	4629      	mov	r1, r5
 800be3a:	4607      	mov	r7, r0
 800be3c:	2300      	movs	r3, #0
 800be3e:	220a      	movs	r2, #10
 800be40:	4648      	mov	r0, r9
 800be42:	f000 f9bb 	bl	800c1bc <__multadd>
 800be46:	4605      	mov	r5, r0
 800be48:	e7f0      	b.n	800be2c <_dtoa_r+0xad4>
 800be4a:	f1bb 0f00 	cmp.w	fp, #0
 800be4e:	bfcc      	ite	gt
 800be50:	465e      	movgt	r6, fp
 800be52:	2601      	movle	r6, #1
 800be54:	4456      	add	r6, sl
 800be56:	2700      	movs	r7, #0
 800be58:	9902      	ldr	r1, [sp, #8]
 800be5a:	9300      	str	r3, [sp, #0]
 800be5c:	2201      	movs	r2, #1
 800be5e:	4648      	mov	r0, r9
 800be60:	f000 fb9a 	bl	800c598 <__lshift>
 800be64:	4621      	mov	r1, r4
 800be66:	9002      	str	r0, [sp, #8]
 800be68:	f000 fc02 	bl	800c670 <__mcmp>
 800be6c:	2800      	cmp	r0, #0
 800be6e:	dcb4      	bgt.n	800bdda <_dtoa_r+0xa82>
 800be70:	d102      	bne.n	800be78 <_dtoa_r+0xb20>
 800be72:	9b00      	ldr	r3, [sp, #0]
 800be74:	07db      	lsls	r3, r3, #31
 800be76:	d4b0      	bmi.n	800bdda <_dtoa_r+0xa82>
 800be78:	4633      	mov	r3, r6
 800be7a:	461e      	mov	r6, r3
 800be7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800be80:	2a30      	cmp	r2, #48	@ 0x30
 800be82:	d0fa      	beq.n	800be7a <_dtoa_r+0xb22>
 800be84:	e4b5      	b.n	800b7f2 <_dtoa_r+0x49a>
 800be86:	459a      	cmp	sl, r3
 800be88:	d1a8      	bne.n	800bddc <_dtoa_r+0xa84>
 800be8a:	2331      	movs	r3, #49	@ 0x31
 800be8c:	f108 0801 	add.w	r8, r8, #1
 800be90:	f88a 3000 	strb.w	r3, [sl]
 800be94:	e4ad      	b.n	800b7f2 <_dtoa_r+0x49a>
 800be96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800be98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bef4 <_dtoa_r+0xb9c>
 800be9c:	b11b      	cbz	r3, 800bea6 <_dtoa_r+0xb4e>
 800be9e:	f10a 0308 	add.w	r3, sl, #8
 800bea2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bea4:	6013      	str	r3, [r2, #0]
 800bea6:	4650      	mov	r0, sl
 800bea8:	b017      	add	sp, #92	@ 0x5c
 800beaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beae:	9b07      	ldr	r3, [sp, #28]
 800beb0:	2b01      	cmp	r3, #1
 800beb2:	f77f ae2e 	ble.w	800bb12 <_dtoa_r+0x7ba>
 800beb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800beb8:	9308      	str	r3, [sp, #32]
 800beba:	2001      	movs	r0, #1
 800bebc:	e64d      	b.n	800bb5a <_dtoa_r+0x802>
 800bebe:	f1bb 0f00 	cmp.w	fp, #0
 800bec2:	f77f aed9 	ble.w	800bc78 <_dtoa_r+0x920>
 800bec6:	4656      	mov	r6, sl
 800bec8:	9802      	ldr	r0, [sp, #8]
 800beca:	4621      	mov	r1, r4
 800becc:	f7ff f9ba 	bl	800b244 <quorem>
 800bed0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bed4:	f806 3b01 	strb.w	r3, [r6], #1
 800bed8:	eba6 020a 	sub.w	r2, r6, sl
 800bedc:	4593      	cmp	fp, r2
 800bede:	ddb4      	ble.n	800be4a <_dtoa_r+0xaf2>
 800bee0:	9902      	ldr	r1, [sp, #8]
 800bee2:	2300      	movs	r3, #0
 800bee4:	220a      	movs	r2, #10
 800bee6:	4648      	mov	r0, r9
 800bee8:	f000 f968 	bl	800c1bc <__multadd>
 800beec:	9002      	str	r0, [sp, #8]
 800beee:	e7eb      	b.n	800bec8 <_dtoa_r+0xb70>
 800bef0:	08014ba1 	.word	0x08014ba1
 800bef4:	08014b25 	.word	0x08014b25

0800bef8 <_free_r>:
 800bef8:	b538      	push	{r3, r4, r5, lr}
 800befa:	4605      	mov	r5, r0
 800befc:	2900      	cmp	r1, #0
 800befe:	d041      	beq.n	800bf84 <_free_r+0x8c>
 800bf00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf04:	1f0c      	subs	r4, r1, #4
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	bfb8      	it	lt
 800bf0a:	18e4      	addlt	r4, r4, r3
 800bf0c:	f000 f8e8 	bl	800c0e0 <__malloc_lock>
 800bf10:	4a1d      	ldr	r2, [pc, #116]	@ (800bf88 <_free_r+0x90>)
 800bf12:	6813      	ldr	r3, [r2, #0]
 800bf14:	b933      	cbnz	r3, 800bf24 <_free_r+0x2c>
 800bf16:	6063      	str	r3, [r4, #4]
 800bf18:	6014      	str	r4, [r2, #0]
 800bf1a:	4628      	mov	r0, r5
 800bf1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf20:	f000 b8e4 	b.w	800c0ec <__malloc_unlock>
 800bf24:	42a3      	cmp	r3, r4
 800bf26:	d908      	bls.n	800bf3a <_free_r+0x42>
 800bf28:	6820      	ldr	r0, [r4, #0]
 800bf2a:	1821      	adds	r1, r4, r0
 800bf2c:	428b      	cmp	r3, r1
 800bf2e:	bf01      	itttt	eq
 800bf30:	6819      	ldreq	r1, [r3, #0]
 800bf32:	685b      	ldreq	r3, [r3, #4]
 800bf34:	1809      	addeq	r1, r1, r0
 800bf36:	6021      	streq	r1, [r4, #0]
 800bf38:	e7ed      	b.n	800bf16 <_free_r+0x1e>
 800bf3a:	461a      	mov	r2, r3
 800bf3c:	685b      	ldr	r3, [r3, #4]
 800bf3e:	b10b      	cbz	r3, 800bf44 <_free_r+0x4c>
 800bf40:	42a3      	cmp	r3, r4
 800bf42:	d9fa      	bls.n	800bf3a <_free_r+0x42>
 800bf44:	6811      	ldr	r1, [r2, #0]
 800bf46:	1850      	adds	r0, r2, r1
 800bf48:	42a0      	cmp	r0, r4
 800bf4a:	d10b      	bne.n	800bf64 <_free_r+0x6c>
 800bf4c:	6820      	ldr	r0, [r4, #0]
 800bf4e:	4401      	add	r1, r0
 800bf50:	1850      	adds	r0, r2, r1
 800bf52:	4283      	cmp	r3, r0
 800bf54:	6011      	str	r1, [r2, #0]
 800bf56:	d1e0      	bne.n	800bf1a <_free_r+0x22>
 800bf58:	6818      	ldr	r0, [r3, #0]
 800bf5a:	685b      	ldr	r3, [r3, #4]
 800bf5c:	6053      	str	r3, [r2, #4]
 800bf5e:	4408      	add	r0, r1
 800bf60:	6010      	str	r0, [r2, #0]
 800bf62:	e7da      	b.n	800bf1a <_free_r+0x22>
 800bf64:	d902      	bls.n	800bf6c <_free_r+0x74>
 800bf66:	230c      	movs	r3, #12
 800bf68:	602b      	str	r3, [r5, #0]
 800bf6a:	e7d6      	b.n	800bf1a <_free_r+0x22>
 800bf6c:	6820      	ldr	r0, [r4, #0]
 800bf6e:	1821      	adds	r1, r4, r0
 800bf70:	428b      	cmp	r3, r1
 800bf72:	bf04      	itt	eq
 800bf74:	6819      	ldreq	r1, [r3, #0]
 800bf76:	685b      	ldreq	r3, [r3, #4]
 800bf78:	6063      	str	r3, [r4, #4]
 800bf7a:	bf04      	itt	eq
 800bf7c:	1809      	addeq	r1, r1, r0
 800bf7e:	6021      	streq	r1, [r4, #0]
 800bf80:	6054      	str	r4, [r2, #4]
 800bf82:	e7ca      	b.n	800bf1a <_free_r+0x22>
 800bf84:	bd38      	pop	{r3, r4, r5, pc}
 800bf86:	bf00      	nop
 800bf88:	200054f8 	.word	0x200054f8

0800bf8c <malloc>:
 800bf8c:	4b02      	ldr	r3, [pc, #8]	@ (800bf98 <malloc+0xc>)
 800bf8e:	4601      	mov	r1, r0
 800bf90:	6818      	ldr	r0, [r3, #0]
 800bf92:	f000 b825 	b.w	800bfe0 <_malloc_r>
 800bf96:	bf00      	nop
 800bf98:	20000fcc 	.word	0x20000fcc

0800bf9c <sbrk_aligned>:
 800bf9c:	b570      	push	{r4, r5, r6, lr}
 800bf9e:	4e0f      	ldr	r6, [pc, #60]	@ (800bfdc <sbrk_aligned+0x40>)
 800bfa0:	460c      	mov	r4, r1
 800bfa2:	6831      	ldr	r1, [r6, #0]
 800bfa4:	4605      	mov	r5, r0
 800bfa6:	b911      	cbnz	r1, 800bfae <sbrk_aligned+0x12>
 800bfa8:	f001 fe04 	bl	800dbb4 <_sbrk_r>
 800bfac:	6030      	str	r0, [r6, #0]
 800bfae:	4621      	mov	r1, r4
 800bfb0:	4628      	mov	r0, r5
 800bfb2:	f001 fdff 	bl	800dbb4 <_sbrk_r>
 800bfb6:	1c43      	adds	r3, r0, #1
 800bfb8:	d103      	bne.n	800bfc2 <sbrk_aligned+0x26>
 800bfba:	f04f 34ff 	mov.w	r4, #4294967295
 800bfbe:	4620      	mov	r0, r4
 800bfc0:	bd70      	pop	{r4, r5, r6, pc}
 800bfc2:	1cc4      	adds	r4, r0, #3
 800bfc4:	f024 0403 	bic.w	r4, r4, #3
 800bfc8:	42a0      	cmp	r0, r4
 800bfca:	d0f8      	beq.n	800bfbe <sbrk_aligned+0x22>
 800bfcc:	1a21      	subs	r1, r4, r0
 800bfce:	4628      	mov	r0, r5
 800bfd0:	f001 fdf0 	bl	800dbb4 <_sbrk_r>
 800bfd4:	3001      	adds	r0, #1
 800bfd6:	d1f2      	bne.n	800bfbe <sbrk_aligned+0x22>
 800bfd8:	e7ef      	b.n	800bfba <sbrk_aligned+0x1e>
 800bfda:	bf00      	nop
 800bfdc:	200054f4 	.word	0x200054f4

0800bfe0 <_malloc_r>:
 800bfe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfe4:	1ccd      	adds	r5, r1, #3
 800bfe6:	f025 0503 	bic.w	r5, r5, #3
 800bfea:	3508      	adds	r5, #8
 800bfec:	2d0c      	cmp	r5, #12
 800bfee:	bf38      	it	cc
 800bff0:	250c      	movcc	r5, #12
 800bff2:	2d00      	cmp	r5, #0
 800bff4:	4606      	mov	r6, r0
 800bff6:	db01      	blt.n	800bffc <_malloc_r+0x1c>
 800bff8:	42a9      	cmp	r1, r5
 800bffa:	d904      	bls.n	800c006 <_malloc_r+0x26>
 800bffc:	230c      	movs	r3, #12
 800bffe:	6033      	str	r3, [r6, #0]
 800c000:	2000      	movs	r0, #0
 800c002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c006:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c0dc <_malloc_r+0xfc>
 800c00a:	f000 f869 	bl	800c0e0 <__malloc_lock>
 800c00e:	f8d8 3000 	ldr.w	r3, [r8]
 800c012:	461c      	mov	r4, r3
 800c014:	bb44      	cbnz	r4, 800c068 <_malloc_r+0x88>
 800c016:	4629      	mov	r1, r5
 800c018:	4630      	mov	r0, r6
 800c01a:	f7ff ffbf 	bl	800bf9c <sbrk_aligned>
 800c01e:	1c43      	adds	r3, r0, #1
 800c020:	4604      	mov	r4, r0
 800c022:	d158      	bne.n	800c0d6 <_malloc_r+0xf6>
 800c024:	f8d8 4000 	ldr.w	r4, [r8]
 800c028:	4627      	mov	r7, r4
 800c02a:	2f00      	cmp	r7, #0
 800c02c:	d143      	bne.n	800c0b6 <_malloc_r+0xd6>
 800c02e:	2c00      	cmp	r4, #0
 800c030:	d04b      	beq.n	800c0ca <_malloc_r+0xea>
 800c032:	6823      	ldr	r3, [r4, #0]
 800c034:	4639      	mov	r1, r7
 800c036:	4630      	mov	r0, r6
 800c038:	eb04 0903 	add.w	r9, r4, r3
 800c03c:	f001 fdba 	bl	800dbb4 <_sbrk_r>
 800c040:	4581      	cmp	r9, r0
 800c042:	d142      	bne.n	800c0ca <_malloc_r+0xea>
 800c044:	6821      	ldr	r1, [r4, #0]
 800c046:	1a6d      	subs	r5, r5, r1
 800c048:	4629      	mov	r1, r5
 800c04a:	4630      	mov	r0, r6
 800c04c:	f7ff ffa6 	bl	800bf9c <sbrk_aligned>
 800c050:	3001      	adds	r0, #1
 800c052:	d03a      	beq.n	800c0ca <_malloc_r+0xea>
 800c054:	6823      	ldr	r3, [r4, #0]
 800c056:	442b      	add	r3, r5
 800c058:	6023      	str	r3, [r4, #0]
 800c05a:	f8d8 3000 	ldr.w	r3, [r8]
 800c05e:	685a      	ldr	r2, [r3, #4]
 800c060:	bb62      	cbnz	r2, 800c0bc <_malloc_r+0xdc>
 800c062:	f8c8 7000 	str.w	r7, [r8]
 800c066:	e00f      	b.n	800c088 <_malloc_r+0xa8>
 800c068:	6822      	ldr	r2, [r4, #0]
 800c06a:	1b52      	subs	r2, r2, r5
 800c06c:	d420      	bmi.n	800c0b0 <_malloc_r+0xd0>
 800c06e:	2a0b      	cmp	r2, #11
 800c070:	d917      	bls.n	800c0a2 <_malloc_r+0xc2>
 800c072:	1961      	adds	r1, r4, r5
 800c074:	42a3      	cmp	r3, r4
 800c076:	6025      	str	r5, [r4, #0]
 800c078:	bf18      	it	ne
 800c07a:	6059      	strne	r1, [r3, #4]
 800c07c:	6863      	ldr	r3, [r4, #4]
 800c07e:	bf08      	it	eq
 800c080:	f8c8 1000 	streq.w	r1, [r8]
 800c084:	5162      	str	r2, [r4, r5]
 800c086:	604b      	str	r3, [r1, #4]
 800c088:	4630      	mov	r0, r6
 800c08a:	f000 f82f 	bl	800c0ec <__malloc_unlock>
 800c08e:	f104 000b 	add.w	r0, r4, #11
 800c092:	1d23      	adds	r3, r4, #4
 800c094:	f020 0007 	bic.w	r0, r0, #7
 800c098:	1ac2      	subs	r2, r0, r3
 800c09a:	bf1c      	itt	ne
 800c09c:	1a1b      	subne	r3, r3, r0
 800c09e:	50a3      	strne	r3, [r4, r2]
 800c0a0:	e7af      	b.n	800c002 <_malloc_r+0x22>
 800c0a2:	6862      	ldr	r2, [r4, #4]
 800c0a4:	42a3      	cmp	r3, r4
 800c0a6:	bf0c      	ite	eq
 800c0a8:	f8c8 2000 	streq.w	r2, [r8]
 800c0ac:	605a      	strne	r2, [r3, #4]
 800c0ae:	e7eb      	b.n	800c088 <_malloc_r+0xa8>
 800c0b0:	4623      	mov	r3, r4
 800c0b2:	6864      	ldr	r4, [r4, #4]
 800c0b4:	e7ae      	b.n	800c014 <_malloc_r+0x34>
 800c0b6:	463c      	mov	r4, r7
 800c0b8:	687f      	ldr	r7, [r7, #4]
 800c0ba:	e7b6      	b.n	800c02a <_malloc_r+0x4a>
 800c0bc:	461a      	mov	r2, r3
 800c0be:	685b      	ldr	r3, [r3, #4]
 800c0c0:	42a3      	cmp	r3, r4
 800c0c2:	d1fb      	bne.n	800c0bc <_malloc_r+0xdc>
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	6053      	str	r3, [r2, #4]
 800c0c8:	e7de      	b.n	800c088 <_malloc_r+0xa8>
 800c0ca:	230c      	movs	r3, #12
 800c0cc:	6033      	str	r3, [r6, #0]
 800c0ce:	4630      	mov	r0, r6
 800c0d0:	f000 f80c 	bl	800c0ec <__malloc_unlock>
 800c0d4:	e794      	b.n	800c000 <_malloc_r+0x20>
 800c0d6:	6005      	str	r5, [r0, #0]
 800c0d8:	e7d6      	b.n	800c088 <_malloc_r+0xa8>
 800c0da:	bf00      	nop
 800c0dc:	200054f8 	.word	0x200054f8

0800c0e0 <__malloc_lock>:
 800c0e0:	4801      	ldr	r0, [pc, #4]	@ (800c0e8 <__malloc_lock+0x8>)
 800c0e2:	f7ff b8a6 	b.w	800b232 <__retarget_lock_acquire_recursive>
 800c0e6:	bf00      	nop
 800c0e8:	200054f0 	.word	0x200054f0

0800c0ec <__malloc_unlock>:
 800c0ec:	4801      	ldr	r0, [pc, #4]	@ (800c0f4 <__malloc_unlock+0x8>)
 800c0ee:	f7ff b8a1 	b.w	800b234 <__retarget_lock_release_recursive>
 800c0f2:	bf00      	nop
 800c0f4:	200054f0 	.word	0x200054f0

0800c0f8 <_Balloc>:
 800c0f8:	b570      	push	{r4, r5, r6, lr}
 800c0fa:	69c6      	ldr	r6, [r0, #28]
 800c0fc:	4604      	mov	r4, r0
 800c0fe:	460d      	mov	r5, r1
 800c100:	b976      	cbnz	r6, 800c120 <_Balloc+0x28>
 800c102:	2010      	movs	r0, #16
 800c104:	f7ff ff42 	bl	800bf8c <malloc>
 800c108:	4602      	mov	r2, r0
 800c10a:	61e0      	str	r0, [r4, #28]
 800c10c:	b920      	cbnz	r0, 800c118 <_Balloc+0x20>
 800c10e:	4b18      	ldr	r3, [pc, #96]	@ (800c170 <_Balloc+0x78>)
 800c110:	4818      	ldr	r0, [pc, #96]	@ (800c174 <_Balloc+0x7c>)
 800c112:	216b      	movs	r1, #107	@ 0x6b
 800c114:	f001 fd74 	bl	800dc00 <__assert_func>
 800c118:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c11c:	6006      	str	r6, [r0, #0]
 800c11e:	60c6      	str	r6, [r0, #12]
 800c120:	69e6      	ldr	r6, [r4, #28]
 800c122:	68f3      	ldr	r3, [r6, #12]
 800c124:	b183      	cbz	r3, 800c148 <_Balloc+0x50>
 800c126:	69e3      	ldr	r3, [r4, #28]
 800c128:	68db      	ldr	r3, [r3, #12]
 800c12a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c12e:	b9b8      	cbnz	r0, 800c160 <_Balloc+0x68>
 800c130:	2101      	movs	r1, #1
 800c132:	fa01 f605 	lsl.w	r6, r1, r5
 800c136:	1d72      	adds	r2, r6, #5
 800c138:	0092      	lsls	r2, r2, #2
 800c13a:	4620      	mov	r0, r4
 800c13c:	f001 fd7e 	bl	800dc3c <_calloc_r>
 800c140:	b160      	cbz	r0, 800c15c <_Balloc+0x64>
 800c142:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c146:	e00e      	b.n	800c166 <_Balloc+0x6e>
 800c148:	2221      	movs	r2, #33	@ 0x21
 800c14a:	2104      	movs	r1, #4
 800c14c:	4620      	mov	r0, r4
 800c14e:	f001 fd75 	bl	800dc3c <_calloc_r>
 800c152:	69e3      	ldr	r3, [r4, #28]
 800c154:	60f0      	str	r0, [r6, #12]
 800c156:	68db      	ldr	r3, [r3, #12]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d1e4      	bne.n	800c126 <_Balloc+0x2e>
 800c15c:	2000      	movs	r0, #0
 800c15e:	bd70      	pop	{r4, r5, r6, pc}
 800c160:	6802      	ldr	r2, [r0, #0]
 800c162:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c166:	2300      	movs	r3, #0
 800c168:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c16c:	e7f7      	b.n	800c15e <_Balloc+0x66>
 800c16e:	bf00      	nop
 800c170:	08014b32 	.word	0x08014b32
 800c174:	08014bb2 	.word	0x08014bb2

0800c178 <_Bfree>:
 800c178:	b570      	push	{r4, r5, r6, lr}
 800c17a:	69c6      	ldr	r6, [r0, #28]
 800c17c:	4605      	mov	r5, r0
 800c17e:	460c      	mov	r4, r1
 800c180:	b976      	cbnz	r6, 800c1a0 <_Bfree+0x28>
 800c182:	2010      	movs	r0, #16
 800c184:	f7ff ff02 	bl	800bf8c <malloc>
 800c188:	4602      	mov	r2, r0
 800c18a:	61e8      	str	r0, [r5, #28]
 800c18c:	b920      	cbnz	r0, 800c198 <_Bfree+0x20>
 800c18e:	4b09      	ldr	r3, [pc, #36]	@ (800c1b4 <_Bfree+0x3c>)
 800c190:	4809      	ldr	r0, [pc, #36]	@ (800c1b8 <_Bfree+0x40>)
 800c192:	218f      	movs	r1, #143	@ 0x8f
 800c194:	f001 fd34 	bl	800dc00 <__assert_func>
 800c198:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c19c:	6006      	str	r6, [r0, #0]
 800c19e:	60c6      	str	r6, [r0, #12]
 800c1a0:	b13c      	cbz	r4, 800c1b2 <_Bfree+0x3a>
 800c1a2:	69eb      	ldr	r3, [r5, #28]
 800c1a4:	6862      	ldr	r2, [r4, #4]
 800c1a6:	68db      	ldr	r3, [r3, #12]
 800c1a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c1ac:	6021      	str	r1, [r4, #0]
 800c1ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c1b2:	bd70      	pop	{r4, r5, r6, pc}
 800c1b4:	08014b32 	.word	0x08014b32
 800c1b8:	08014bb2 	.word	0x08014bb2

0800c1bc <__multadd>:
 800c1bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1c0:	690d      	ldr	r5, [r1, #16]
 800c1c2:	4607      	mov	r7, r0
 800c1c4:	460c      	mov	r4, r1
 800c1c6:	461e      	mov	r6, r3
 800c1c8:	f101 0c14 	add.w	ip, r1, #20
 800c1cc:	2000      	movs	r0, #0
 800c1ce:	f8dc 3000 	ldr.w	r3, [ip]
 800c1d2:	b299      	uxth	r1, r3
 800c1d4:	fb02 6101 	mla	r1, r2, r1, r6
 800c1d8:	0c1e      	lsrs	r6, r3, #16
 800c1da:	0c0b      	lsrs	r3, r1, #16
 800c1dc:	fb02 3306 	mla	r3, r2, r6, r3
 800c1e0:	b289      	uxth	r1, r1
 800c1e2:	3001      	adds	r0, #1
 800c1e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c1e8:	4285      	cmp	r5, r0
 800c1ea:	f84c 1b04 	str.w	r1, [ip], #4
 800c1ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c1f2:	dcec      	bgt.n	800c1ce <__multadd+0x12>
 800c1f4:	b30e      	cbz	r6, 800c23a <__multadd+0x7e>
 800c1f6:	68a3      	ldr	r3, [r4, #8]
 800c1f8:	42ab      	cmp	r3, r5
 800c1fa:	dc19      	bgt.n	800c230 <__multadd+0x74>
 800c1fc:	6861      	ldr	r1, [r4, #4]
 800c1fe:	4638      	mov	r0, r7
 800c200:	3101      	adds	r1, #1
 800c202:	f7ff ff79 	bl	800c0f8 <_Balloc>
 800c206:	4680      	mov	r8, r0
 800c208:	b928      	cbnz	r0, 800c216 <__multadd+0x5a>
 800c20a:	4602      	mov	r2, r0
 800c20c:	4b0c      	ldr	r3, [pc, #48]	@ (800c240 <__multadd+0x84>)
 800c20e:	480d      	ldr	r0, [pc, #52]	@ (800c244 <__multadd+0x88>)
 800c210:	21ba      	movs	r1, #186	@ 0xba
 800c212:	f001 fcf5 	bl	800dc00 <__assert_func>
 800c216:	6922      	ldr	r2, [r4, #16]
 800c218:	3202      	adds	r2, #2
 800c21a:	f104 010c 	add.w	r1, r4, #12
 800c21e:	0092      	lsls	r2, r2, #2
 800c220:	300c      	adds	r0, #12
 800c222:	f001 fcd7 	bl	800dbd4 <memcpy>
 800c226:	4621      	mov	r1, r4
 800c228:	4638      	mov	r0, r7
 800c22a:	f7ff ffa5 	bl	800c178 <_Bfree>
 800c22e:	4644      	mov	r4, r8
 800c230:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c234:	3501      	adds	r5, #1
 800c236:	615e      	str	r6, [r3, #20]
 800c238:	6125      	str	r5, [r4, #16]
 800c23a:	4620      	mov	r0, r4
 800c23c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c240:	08014ba1 	.word	0x08014ba1
 800c244:	08014bb2 	.word	0x08014bb2

0800c248 <__s2b>:
 800c248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c24c:	460c      	mov	r4, r1
 800c24e:	4615      	mov	r5, r2
 800c250:	461f      	mov	r7, r3
 800c252:	2209      	movs	r2, #9
 800c254:	3308      	adds	r3, #8
 800c256:	4606      	mov	r6, r0
 800c258:	fb93 f3f2 	sdiv	r3, r3, r2
 800c25c:	2100      	movs	r1, #0
 800c25e:	2201      	movs	r2, #1
 800c260:	429a      	cmp	r2, r3
 800c262:	db09      	blt.n	800c278 <__s2b+0x30>
 800c264:	4630      	mov	r0, r6
 800c266:	f7ff ff47 	bl	800c0f8 <_Balloc>
 800c26a:	b940      	cbnz	r0, 800c27e <__s2b+0x36>
 800c26c:	4602      	mov	r2, r0
 800c26e:	4b19      	ldr	r3, [pc, #100]	@ (800c2d4 <__s2b+0x8c>)
 800c270:	4819      	ldr	r0, [pc, #100]	@ (800c2d8 <__s2b+0x90>)
 800c272:	21d3      	movs	r1, #211	@ 0xd3
 800c274:	f001 fcc4 	bl	800dc00 <__assert_func>
 800c278:	0052      	lsls	r2, r2, #1
 800c27a:	3101      	adds	r1, #1
 800c27c:	e7f0      	b.n	800c260 <__s2b+0x18>
 800c27e:	9b08      	ldr	r3, [sp, #32]
 800c280:	6143      	str	r3, [r0, #20]
 800c282:	2d09      	cmp	r5, #9
 800c284:	f04f 0301 	mov.w	r3, #1
 800c288:	6103      	str	r3, [r0, #16]
 800c28a:	dd16      	ble.n	800c2ba <__s2b+0x72>
 800c28c:	f104 0909 	add.w	r9, r4, #9
 800c290:	46c8      	mov	r8, r9
 800c292:	442c      	add	r4, r5
 800c294:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c298:	4601      	mov	r1, r0
 800c29a:	3b30      	subs	r3, #48	@ 0x30
 800c29c:	220a      	movs	r2, #10
 800c29e:	4630      	mov	r0, r6
 800c2a0:	f7ff ff8c 	bl	800c1bc <__multadd>
 800c2a4:	45a0      	cmp	r8, r4
 800c2a6:	d1f5      	bne.n	800c294 <__s2b+0x4c>
 800c2a8:	f1a5 0408 	sub.w	r4, r5, #8
 800c2ac:	444c      	add	r4, r9
 800c2ae:	1b2d      	subs	r5, r5, r4
 800c2b0:	1963      	adds	r3, r4, r5
 800c2b2:	42bb      	cmp	r3, r7
 800c2b4:	db04      	blt.n	800c2c0 <__s2b+0x78>
 800c2b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c2ba:	340a      	adds	r4, #10
 800c2bc:	2509      	movs	r5, #9
 800c2be:	e7f6      	b.n	800c2ae <__s2b+0x66>
 800c2c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c2c4:	4601      	mov	r1, r0
 800c2c6:	3b30      	subs	r3, #48	@ 0x30
 800c2c8:	220a      	movs	r2, #10
 800c2ca:	4630      	mov	r0, r6
 800c2cc:	f7ff ff76 	bl	800c1bc <__multadd>
 800c2d0:	e7ee      	b.n	800c2b0 <__s2b+0x68>
 800c2d2:	bf00      	nop
 800c2d4:	08014ba1 	.word	0x08014ba1
 800c2d8:	08014bb2 	.word	0x08014bb2

0800c2dc <__hi0bits>:
 800c2dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c2e0:	4603      	mov	r3, r0
 800c2e2:	bf36      	itet	cc
 800c2e4:	0403      	lslcc	r3, r0, #16
 800c2e6:	2000      	movcs	r0, #0
 800c2e8:	2010      	movcc	r0, #16
 800c2ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c2ee:	bf3c      	itt	cc
 800c2f0:	021b      	lslcc	r3, r3, #8
 800c2f2:	3008      	addcc	r0, #8
 800c2f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c2f8:	bf3c      	itt	cc
 800c2fa:	011b      	lslcc	r3, r3, #4
 800c2fc:	3004      	addcc	r0, #4
 800c2fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c302:	bf3c      	itt	cc
 800c304:	009b      	lslcc	r3, r3, #2
 800c306:	3002      	addcc	r0, #2
 800c308:	2b00      	cmp	r3, #0
 800c30a:	db05      	blt.n	800c318 <__hi0bits+0x3c>
 800c30c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c310:	f100 0001 	add.w	r0, r0, #1
 800c314:	bf08      	it	eq
 800c316:	2020      	moveq	r0, #32
 800c318:	4770      	bx	lr

0800c31a <__lo0bits>:
 800c31a:	6803      	ldr	r3, [r0, #0]
 800c31c:	4602      	mov	r2, r0
 800c31e:	f013 0007 	ands.w	r0, r3, #7
 800c322:	d00b      	beq.n	800c33c <__lo0bits+0x22>
 800c324:	07d9      	lsls	r1, r3, #31
 800c326:	d421      	bmi.n	800c36c <__lo0bits+0x52>
 800c328:	0798      	lsls	r0, r3, #30
 800c32a:	bf49      	itett	mi
 800c32c:	085b      	lsrmi	r3, r3, #1
 800c32e:	089b      	lsrpl	r3, r3, #2
 800c330:	2001      	movmi	r0, #1
 800c332:	6013      	strmi	r3, [r2, #0]
 800c334:	bf5c      	itt	pl
 800c336:	6013      	strpl	r3, [r2, #0]
 800c338:	2002      	movpl	r0, #2
 800c33a:	4770      	bx	lr
 800c33c:	b299      	uxth	r1, r3
 800c33e:	b909      	cbnz	r1, 800c344 <__lo0bits+0x2a>
 800c340:	0c1b      	lsrs	r3, r3, #16
 800c342:	2010      	movs	r0, #16
 800c344:	b2d9      	uxtb	r1, r3
 800c346:	b909      	cbnz	r1, 800c34c <__lo0bits+0x32>
 800c348:	3008      	adds	r0, #8
 800c34a:	0a1b      	lsrs	r3, r3, #8
 800c34c:	0719      	lsls	r1, r3, #28
 800c34e:	bf04      	itt	eq
 800c350:	091b      	lsreq	r3, r3, #4
 800c352:	3004      	addeq	r0, #4
 800c354:	0799      	lsls	r1, r3, #30
 800c356:	bf04      	itt	eq
 800c358:	089b      	lsreq	r3, r3, #2
 800c35a:	3002      	addeq	r0, #2
 800c35c:	07d9      	lsls	r1, r3, #31
 800c35e:	d403      	bmi.n	800c368 <__lo0bits+0x4e>
 800c360:	085b      	lsrs	r3, r3, #1
 800c362:	f100 0001 	add.w	r0, r0, #1
 800c366:	d003      	beq.n	800c370 <__lo0bits+0x56>
 800c368:	6013      	str	r3, [r2, #0]
 800c36a:	4770      	bx	lr
 800c36c:	2000      	movs	r0, #0
 800c36e:	4770      	bx	lr
 800c370:	2020      	movs	r0, #32
 800c372:	4770      	bx	lr

0800c374 <__i2b>:
 800c374:	b510      	push	{r4, lr}
 800c376:	460c      	mov	r4, r1
 800c378:	2101      	movs	r1, #1
 800c37a:	f7ff febd 	bl	800c0f8 <_Balloc>
 800c37e:	4602      	mov	r2, r0
 800c380:	b928      	cbnz	r0, 800c38e <__i2b+0x1a>
 800c382:	4b05      	ldr	r3, [pc, #20]	@ (800c398 <__i2b+0x24>)
 800c384:	4805      	ldr	r0, [pc, #20]	@ (800c39c <__i2b+0x28>)
 800c386:	f240 1145 	movw	r1, #325	@ 0x145
 800c38a:	f001 fc39 	bl	800dc00 <__assert_func>
 800c38e:	2301      	movs	r3, #1
 800c390:	6144      	str	r4, [r0, #20]
 800c392:	6103      	str	r3, [r0, #16]
 800c394:	bd10      	pop	{r4, pc}
 800c396:	bf00      	nop
 800c398:	08014ba1 	.word	0x08014ba1
 800c39c:	08014bb2 	.word	0x08014bb2

0800c3a0 <__multiply>:
 800c3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3a4:	4617      	mov	r7, r2
 800c3a6:	690a      	ldr	r2, [r1, #16]
 800c3a8:	693b      	ldr	r3, [r7, #16]
 800c3aa:	429a      	cmp	r2, r3
 800c3ac:	bfa8      	it	ge
 800c3ae:	463b      	movge	r3, r7
 800c3b0:	4689      	mov	r9, r1
 800c3b2:	bfa4      	itt	ge
 800c3b4:	460f      	movge	r7, r1
 800c3b6:	4699      	movge	r9, r3
 800c3b8:	693d      	ldr	r5, [r7, #16]
 800c3ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	6879      	ldr	r1, [r7, #4]
 800c3c2:	eb05 060a 	add.w	r6, r5, sl
 800c3c6:	42b3      	cmp	r3, r6
 800c3c8:	b085      	sub	sp, #20
 800c3ca:	bfb8      	it	lt
 800c3cc:	3101      	addlt	r1, #1
 800c3ce:	f7ff fe93 	bl	800c0f8 <_Balloc>
 800c3d2:	b930      	cbnz	r0, 800c3e2 <__multiply+0x42>
 800c3d4:	4602      	mov	r2, r0
 800c3d6:	4b41      	ldr	r3, [pc, #260]	@ (800c4dc <__multiply+0x13c>)
 800c3d8:	4841      	ldr	r0, [pc, #260]	@ (800c4e0 <__multiply+0x140>)
 800c3da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c3de:	f001 fc0f 	bl	800dc00 <__assert_func>
 800c3e2:	f100 0414 	add.w	r4, r0, #20
 800c3e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c3ea:	4623      	mov	r3, r4
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	4573      	cmp	r3, lr
 800c3f0:	d320      	bcc.n	800c434 <__multiply+0x94>
 800c3f2:	f107 0814 	add.w	r8, r7, #20
 800c3f6:	f109 0114 	add.w	r1, r9, #20
 800c3fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c3fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c402:	9302      	str	r3, [sp, #8]
 800c404:	1beb      	subs	r3, r5, r7
 800c406:	3b15      	subs	r3, #21
 800c408:	f023 0303 	bic.w	r3, r3, #3
 800c40c:	3304      	adds	r3, #4
 800c40e:	3715      	adds	r7, #21
 800c410:	42bd      	cmp	r5, r7
 800c412:	bf38      	it	cc
 800c414:	2304      	movcc	r3, #4
 800c416:	9301      	str	r3, [sp, #4]
 800c418:	9b02      	ldr	r3, [sp, #8]
 800c41a:	9103      	str	r1, [sp, #12]
 800c41c:	428b      	cmp	r3, r1
 800c41e:	d80c      	bhi.n	800c43a <__multiply+0x9a>
 800c420:	2e00      	cmp	r6, #0
 800c422:	dd03      	ble.n	800c42c <__multiply+0x8c>
 800c424:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d055      	beq.n	800c4d8 <__multiply+0x138>
 800c42c:	6106      	str	r6, [r0, #16]
 800c42e:	b005      	add	sp, #20
 800c430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c434:	f843 2b04 	str.w	r2, [r3], #4
 800c438:	e7d9      	b.n	800c3ee <__multiply+0x4e>
 800c43a:	f8b1 a000 	ldrh.w	sl, [r1]
 800c43e:	f1ba 0f00 	cmp.w	sl, #0
 800c442:	d01f      	beq.n	800c484 <__multiply+0xe4>
 800c444:	46c4      	mov	ip, r8
 800c446:	46a1      	mov	r9, r4
 800c448:	2700      	movs	r7, #0
 800c44a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c44e:	f8d9 3000 	ldr.w	r3, [r9]
 800c452:	fa1f fb82 	uxth.w	fp, r2
 800c456:	b29b      	uxth	r3, r3
 800c458:	fb0a 330b 	mla	r3, sl, fp, r3
 800c45c:	443b      	add	r3, r7
 800c45e:	f8d9 7000 	ldr.w	r7, [r9]
 800c462:	0c12      	lsrs	r2, r2, #16
 800c464:	0c3f      	lsrs	r7, r7, #16
 800c466:	fb0a 7202 	mla	r2, sl, r2, r7
 800c46a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c46e:	b29b      	uxth	r3, r3
 800c470:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c474:	4565      	cmp	r5, ip
 800c476:	f849 3b04 	str.w	r3, [r9], #4
 800c47a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c47e:	d8e4      	bhi.n	800c44a <__multiply+0xaa>
 800c480:	9b01      	ldr	r3, [sp, #4]
 800c482:	50e7      	str	r7, [r4, r3]
 800c484:	9b03      	ldr	r3, [sp, #12]
 800c486:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c48a:	3104      	adds	r1, #4
 800c48c:	f1b9 0f00 	cmp.w	r9, #0
 800c490:	d020      	beq.n	800c4d4 <__multiply+0x134>
 800c492:	6823      	ldr	r3, [r4, #0]
 800c494:	4647      	mov	r7, r8
 800c496:	46a4      	mov	ip, r4
 800c498:	f04f 0a00 	mov.w	sl, #0
 800c49c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c4a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c4a4:	fb09 220b 	mla	r2, r9, fp, r2
 800c4a8:	4452      	add	r2, sl
 800c4aa:	b29b      	uxth	r3, r3
 800c4ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4b0:	f84c 3b04 	str.w	r3, [ip], #4
 800c4b4:	f857 3b04 	ldr.w	r3, [r7], #4
 800c4b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c4bc:	f8bc 3000 	ldrh.w	r3, [ip]
 800c4c0:	fb09 330a 	mla	r3, r9, sl, r3
 800c4c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c4c8:	42bd      	cmp	r5, r7
 800c4ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c4ce:	d8e5      	bhi.n	800c49c <__multiply+0xfc>
 800c4d0:	9a01      	ldr	r2, [sp, #4]
 800c4d2:	50a3      	str	r3, [r4, r2]
 800c4d4:	3404      	adds	r4, #4
 800c4d6:	e79f      	b.n	800c418 <__multiply+0x78>
 800c4d8:	3e01      	subs	r6, #1
 800c4da:	e7a1      	b.n	800c420 <__multiply+0x80>
 800c4dc:	08014ba1 	.word	0x08014ba1
 800c4e0:	08014bb2 	.word	0x08014bb2

0800c4e4 <__pow5mult>:
 800c4e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4e8:	4615      	mov	r5, r2
 800c4ea:	f012 0203 	ands.w	r2, r2, #3
 800c4ee:	4607      	mov	r7, r0
 800c4f0:	460e      	mov	r6, r1
 800c4f2:	d007      	beq.n	800c504 <__pow5mult+0x20>
 800c4f4:	4c25      	ldr	r4, [pc, #148]	@ (800c58c <__pow5mult+0xa8>)
 800c4f6:	3a01      	subs	r2, #1
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c4fe:	f7ff fe5d 	bl	800c1bc <__multadd>
 800c502:	4606      	mov	r6, r0
 800c504:	10ad      	asrs	r5, r5, #2
 800c506:	d03d      	beq.n	800c584 <__pow5mult+0xa0>
 800c508:	69fc      	ldr	r4, [r7, #28]
 800c50a:	b97c      	cbnz	r4, 800c52c <__pow5mult+0x48>
 800c50c:	2010      	movs	r0, #16
 800c50e:	f7ff fd3d 	bl	800bf8c <malloc>
 800c512:	4602      	mov	r2, r0
 800c514:	61f8      	str	r0, [r7, #28]
 800c516:	b928      	cbnz	r0, 800c524 <__pow5mult+0x40>
 800c518:	4b1d      	ldr	r3, [pc, #116]	@ (800c590 <__pow5mult+0xac>)
 800c51a:	481e      	ldr	r0, [pc, #120]	@ (800c594 <__pow5mult+0xb0>)
 800c51c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c520:	f001 fb6e 	bl	800dc00 <__assert_func>
 800c524:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c528:	6004      	str	r4, [r0, #0]
 800c52a:	60c4      	str	r4, [r0, #12]
 800c52c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c530:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c534:	b94c      	cbnz	r4, 800c54a <__pow5mult+0x66>
 800c536:	f240 2171 	movw	r1, #625	@ 0x271
 800c53a:	4638      	mov	r0, r7
 800c53c:	f7ff ff1a 	bl	800c374 <__i2b>
 800c540:	2300      	movs	r3, #0
 800c542:	f8c8 0008 	str.w	r0, [r8, #8]
 800c546:	4604      	mov	r4, r0
 800c548:	6003      	str	r3, [r0, #0]
 800c54a:	f04f 0900 	mov.w	r9, #0
 800c54e:	07eb      	lsls	r3, r5, #31
 800c550:	d50a      	bpl.n	800c568 <__pow5mult+0x84>
 800c552:	4631      	mov	r1, r6
 800c554:	4622      	mov	r2, r4
 800c556:	4638      	mov	r0, r7
 800c558:	f7ff ff22 	bl	800c3a0 <__multiply>
 800c55c:	4631      	mov	r1, r6
 800c55e:	4680      	mov	r8, r0
 800c560:	4638      	mov	r0, r7
 800c562:	f7ff fe09 	bl	800c178 <_Bfree>
 800c566:	4646      	mov	r6, r8
 800c568:	106d      	asrs	r5, r5, #1
 800c56a:	d00b      	beq.n	800c584 <__pow5mult+0xa0>
 800c56c:	6820      	ldr	r0, [r4, #0]
 800c56e:	b938      	cbnz	r0, 800c580 <__pow5mult+0x9c>
 800c570:	4622      	mov	r2, r4
 800c572:	4621      	mov	r1, r4
 800c574:	4638      	mov	r0, r7
 800c576:	f7ff ff13 	bl	800c3a0 <__multiply>
 800c57a:	6020      	str	r0, [r4, #0]
 800c57c:	f8c0 9000 	str.w	r9, [r0]
 800c580:	4604      	mov	r4, r0
 800c582:	e7e4      	b.n	800c54e <__pow5mult+0x6a>
 800c584:	4630      	mov	r0, r6
 800c586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c58a:	bf00      	nop
 800c58c:	08014cc4 	.word	0x08014cc4
 800c590:	08014b32 	.word	0x08014b32
 800c594:	08014bb2 	.word	0x08014bb2

0800c598 <__lshift>:
 800c598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c59c:	460c      	mov	r4, r1
 800c59e:	6849      	ldr	r1, [r1, #4]
 800c5a0:	6923      	ldr	r3, [r4, #16]
 800c5a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c5a6:	68a3      	ldr	r3, [r4, #8]
 800c5a8:	4607      	mov	r7, r0
 800c5aa:	4691      	mov	r9, r2
 800c5ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c5b0:	f108 0601 	add.w	r6, r8, #1
 800c5b4:	42b3      	cmp	r3, r6
 800c5b6:	db0b      	blt.n	800c5d0 <__lshift+0x38>
 800c5b8:	4638      	mov	r0, r7
 800c5ba:	f7ff fd9d 	bl	800c0f8 <_Balloc>
 800c5be:	4605      	mov	r5, r0
 800c5c0:	b948      	cbnz	r0, 800c5d6 <__lshift+0x3e>
 800c5c2:	4602      	mov	r2, r0
 800c5c4:	4b28      	ldr	r3, [pc, #160]	@ (800c668 <__lshift+0xd0>)
 800c5c6:	4829      	ldr	r0, [pc, #164]	@ (800c66c <__lshift+0xd4>)
 800c5c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c5cc:	f001 fb18 	bl	800dc00 <__assert_func>
 800c5d0:	3101      	adds	r1, #1
 800c5d2:	005b      	lsls	r3, r3, #1
 800c5d4:	e7ee      	b.n	800c5b4 <__lshift+0x1c>
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	f100 0114 	add.w	r1, r0, #20
 800c5dc:	f100 0210 	add.w	r2, r0, #16
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	4553      	cmp	r3, sl
 800c5e4:	db33      	blt.n	800c64e <__lshift+0xb6>
 800c5e6:	6920      	ldr	r0, [r4, #16]
 800c5e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c5ec:	f104 0314 	add.w	r3, r4, #20
 800c5f0:	f019 091f 	ands.w	r9, r9, #31
 800c5f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c5f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c5fc:	d02b      	beq.n	800c656 <__lshift+0xbe>
 800c5fe:	f1c9 0e20 	rsb	lr, r9, #32
 800c602:	468a      	mov	sl, r1
 800c604:	2200      	movs	r2, #0
 800c606:	6818      	ldr	r0, [r3, #0]
 800c608:	fa00 f009 	lsl.w	r0, r0, r9
 800c60c:	4310      	orrs	r0, r2
 800c60e:	f84a 0b04 	str.w	r0, [sl], #4
 800c612:	f853 2b04 	ldr.w	r2, [r3], #4
 800c616:	459c      	cmp	ip, r3
 800c618:	fa22 f20e 	lsr.w	r2, r2, lr
 800c61c:	d8f3      	bhi.n	800c606 <__lshift+0x6e>
 800c61e:	ebac 0304 	sub.w	r3, ip, r4
 800c622:	3b15      	subs	r3, #21
 800c624:	f023 0303 	bic.w	r3, r3, #3
 800c628:	3304      	adds	r3, #4
 800c62a:	f104 0015 	add.w	r0, r4, #21
 800c62e:	4560      	cmp	r0, ip
 800c630:	bf88      	it	hi
 800c632:	2304      	movhi	r3, #4
 800c634:	50ca      	str	r2, [r1, r3]
 800c636:	b10a      	cbz	r2, 800c63c <__lshift+0xa4>
 800c638:	f108 0602 	add.w	r6, r8, #2
 800c63c:	3e01      	subs	r6, #1
 800c63e:	4638      	mov	r0, r7
 800c640:	612e      	str	r6, [r5, #16]
 800c642:	4621      	mov	r1, r4
 800c644:	f7ff fd98 	bl	800c178 <_Bfree>
 800c648:	4628      	mov	r0, r5
 800c64a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c64e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c652:	3301      	adds	r3, #1
 800c654:	e7c5      	b.n	800c5e2 <__lshift+0x4a>
 800c656:	3904      	subs	r1, #4
 800c658:	f853 2b04 	ldr.w	r2, [r3], #4
 800c65c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c660:	459c      	cmp	ip, r3
 800c662:	d8f9      	bhi.n	800c658 <__lshift+0xc0>
 800c664:	e7ea      	b.n	800c63c <__lshift+0xa4>
 800c666:	bf00      	nop
 800c668:	08014ba1 	.word	0x08014ba1
 800c66c:	08014bb2 	.word	0x08014bb2

0800c670 <__mcmp>:
 800c670:	690a      	ldr	r2, [r1, #16]
 800c672:	4603      	mov	r3, r0
 800c674:	6900      	ldr	r0, [r0, #16]
 800c676:	1a80      	subs	r0, r0, r2
 800c678:	b530      	push	{r4, r5, lr}
 800c67a:	d10e      	bne.n	800c69a <__mcmp+0x2a>
 800c67c:	3314      	adds	r3, #20
 800c67e:	3114      	adds	r1, #20
 800c680:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c684:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c688:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c68c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c690:	4295      	cmp	r5, r2
 800c692:	d003      	beq.n	800c69c <__mcmp+0x2c>
 800c694:	d205      	bcs.n	800c6a2 <__mcmp+0x32>
 800c696:	f04f 30ff 	mov.w	r0, #4294967295
 800c69a:	bd30      	pop	{r4, r5, pc}
 800c69c:	42a3      	cmp	r3, r4
 800c69e:	d3f3      	bcc.n	800c688 <__mcmp+0x18>
 800c6a0:	e7fb      	b.n	800c69a <__mcmp+0x2a>
 800c6a2:	2001      	movs	r0, #1
 800c6a4:	e7f9      	b.n	800c69a <__mcmp+0x2a>
	...

0800c6a8 <__mdiff>:
 800c6a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6ac:	4689      	mov	r9, r1
 800c6ae:	4606      	mov	r6, r0
 800c6b0:	4611      	mov	r1, r2
 800c6b2:	4648      	mov	r0, r9
 800c6b4:	4614      	mov	r4, r2
 800c6b6:	f7ff ffdb 	bl	800c670 <__mcmp>
 800c6ba:	1e05      	subs	r5, r0, #0
 800c6bc:	d112      	bne.n	800c6e4 <__mdiff+0x3c>
 800c6be:	4629      	mov	r1, r5
 800c6c0:	4630      	mov	r0, r6
 800c6c2:	f7ff fd19 	bl	800c0f8 <_Balloc>
 800c6c6:	4602      	mov	r2, r0
 800c6c8:	b928      	cbnz	r0, 800c6d6 <__mdiff+0x2e>
 800c6ca:	4b3f      	ldr	r3, [pc, #252]	@ (800c7c8 <__mdiff+0x120>)
 800c6cc:	f240 2137 	movw	r1, #567	@ 0x237
 800c6d0:	483e      	ldr	r0, [pc, #248]	@ (800c7cc <__mdiff+0x124>)
 800c6d2:	f001 fa95 	bl	800dc00 <__assert_func>
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c6dc:	4610      	mov	r0, r2
 800c6de:	b003      	add	sp, #12
 800c6e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6e4:	bfbc      	itt	lt
 800c6e6:	464b      	movlt	r3, r9
 800c6e8:	46a1      	movlt	r9, r4
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c6f0:	bfba      	itte	lt
 800c6f2:	461c      	movlt	r4, r3
 800c6f4:	2501      	movlt	r5, #1
 800c6f6:	2500      	movge	r5, #0
 800c6f8:	f7ff fcfe 	bl	800c0f8 <_Balloc>
 800c6fc:	4602      	mov	r2, r0
 800c6fe:	b918      	cbnz	r0, 800c708 <__mdiff+0x60>
 800c700:	4b31      	ldr	r3, [pc, #196]	@ (800c7c8 <__mdiff+0x120>)
 800c702:	f240 2145 	movw	r1, #581	@ 0x245
 800c706:	e7e3      	b.n	800c6d0 <__mdiff+0x28>
 800c708:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c70c:	6926      	ldr	r6, [r4, #16]
 800c70e:	60c5      	str	r5, [r0, #12]
 800c710:	f109 0310 	add.w	r3, r9, #16
 800c714:	f109 0514 	add.w	r5, r9, #20
 800c718:	f104 0e14 	add.w	lr, r4, #20
 800c71c:	f100 0b14 	add.w	fp, r0, #20
 800c720:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c724:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c728:	9301      	str	r3, [sp, #4]
 800c72a:	46d9      	mov	r9, fp
 800c72c:	f04f 0c00 	mov.w	ip, #0
 800c730:	9b01      	ldr	r3, [sp, #4]
 800c732:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c736:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c73a:	9301      	str	r3, [sp, #4]
 800c73c:	fa1f f38a 	uxth.w	r3, sl
 800c740:	4619      	mov	r1, r3
 800c742:	b283      	uxth	r3, r0
 800c744:	1acb      	subs	r3, r1, r3
 800c746:	0c00      	lsrs	r0, r0, #16
 800c748:	4463      	add	r3, ip
 800c74a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c74e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c752:	b29b      	uxth	r3, r3
 800c754:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c758:	4576      	cmp	r6, lr
 800c75a:	f849 3b04 	str.w	r3, [r9], #4
 800c75e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c762:	d8e5      	bhi.n	800c730 <__mdiff+0x88>
 800c764:	1b33      	subs	r3, r6, r4
 800c766:	3b15      	subs	r3, #21
 800c768:	f023 0303 	bic.w	r3, r3, #3
 800c76c:	3415      	adds	r4, #21
 800c76e:	3304      	adds	r3, #4
 800c770:	42a6      	cmp	r6, r4
 800c772:	bf38      	it	cc
 800c774:	2304      	movcc	r3, #4
 800c776:	441d      	add	r5, r3
 800c778:	445b      	add	r3, fp
 800c77a:	461e      	mov	r6, r3
 800c77c:	462c      	mov	r4, r5
 800c77e:	4544      	cmp	r4, r8
 800c780:	d30e      	bcc.n	800c7a0 <__mdiff+0xf8>
 800c782:	f108 0103 	add.w	r1, r8, #3
 800c786:	1b49      	subs	r1, r1, r5
 800c788:	f021 0103 	bic.w	r1, r1, #3
 800c78c:	3d03      	subs	r5, #3
 800c78e:	45a8      	cmp	r8, r5
 800c790:	bf38      	it	cc
 800c792:	2100      	movcc	r1, #0
 800c794:	440b      	add	r3, r1
 800c796:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c79a:	b191      	cbz	r1, 800c7c2 <__mdiff+0x11a>
 800c79c:	6117      	str	r7, [r2, #16]
 800c79e:	e79d      	b.n	800c6dc <__mdiff+0x34>
 800c7a0:	f854 1b04 	ldr.w	r1, [r4], #4
 800c7a4:	46e6      	mov	lr, ip
 800c7a6:	0c08      	lsrs	r0, r1, #16
 800c7a8:	fa1c fc81 	uxtah	ip, ip, r1
 800c7ac:	4471      	add	r1, lr
 800c7ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c7b2:	b289      	uxth	r1, r1
 800c7b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c7b8:	f846 1b04 	str.w	r1, [r6], #4
 800c7bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c7c0:	e7dd      	b.n	800c77e <__mdiff+0xd6>
 800c7c2:	3f01      	subs	r7, #1
 800c7c4:	e7e7      	b.n	800c796 <__mdiff+0xee>
 800c7c6:	bf00      	nop
 800c7c8:	08014ba1 	.word	0x08014ba1
 800c7cc:	08014bb2 	.word	0x08014bb2

0800c7d0 <__ulp>:
 800c7d0:	b082      	sub	sp, #8
 800c7d2:	ed8d 0b00 	vstr	d0, [sp]
 800c7d6:	9a01      	ldr	r2, [sp, #4]
 800c7d8:	4b0f      	ldr	r3, [pc, #60]	@ (800c818 <__ulp+0x48>)
 800c7da:	4013      	ands	r3, r2
 800c7dc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	dc08      	bgt.n	800c7f6 <__ulp+0x26>
 800c7e4:	425b      	negs	r3, r3
 800c7e6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c7ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c7ee:	da04      	bge.n	800c7fa <__ulp+0x2a>
 800c7f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c7f4:	4113      	asrs	r3, r2
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	e008      	b.n	800c80c <__ulp+0x3c>
 800c7fa:	f1a2 0314 	sub.w	r3, r2, #20
 800c7fe:	2b1e      	cmp	r3, #30
 800c800:	bfda      	itte	le
 800c802:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c806:	40da      	lsrle	r2, r3
 800c808:	2201      	movgt	r2, #1
 800c80a:	2300      	movs	r3, #0
 800c80c:	4619      	mov	r1, r3
 800c80e:	4610      	mov	r0, r2
 800c810:	ec41 0b10 	vmov	d0, r0, r1
 800c814:	b002      	add	sp, #8
 800c816:	4770      	bx	lr
 800c818:	7ff00000 	.word	0x7ff00000

0800c81c <__b2d>:
 800c81c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c820:	6906      	ldr	r6, [r0, #16]
 800c822:	f100 0814 	add.w	r8, r0, #20
 800c826:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c82a:	1f37      	subs	r7, r6, #4
 800c82c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c830:	4610      	mov	r0, r2
 800c832:	f7ff fd53 	bl	800c2dc <__hi0bits>
 800c836:	f1c0 0320 	rsb	r3, r0, #32
 800c83a:	280a      	cmp	r0, #10
 800c83c:	600b      	str	r3, [r1, #0]
 800c83e:	491b      	ldr	r1, [pc, #108]	@ (800c8ac <__b2d+0x90>)
 800c840:	dc15      	bgt.n	800c86e <__b2d+0x52>
 800c842:	f1c0 0c0b 	rsb	ip, r0, #11
 800c846:	fa22 f30c 	lsr.w	r3, r2, ip
 800c84a:	45b8      	cmp	r8, r7
 800c84c:	ea43 0501 	orr.w	r5, r3, r1
 800c850:	bf34      	ite	cc
 800c852:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c856:	2300      	movcs	r3, #0
 800c858:	3015      	adds	r0, #21
 800c85a:	fa02 f000 	lsl.w	r0, r2, r0
 800c85e:	fa23 f30c 	lsr.w	r3, r3, ip
 800c862:	4303      	orrs	r3, r0
 800c864:	461c      	mov	r4, r3
 800c866:	ec45 4b10 	vmov	d0, r4, r5
 800c86a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c86e:	45b8      	cmp	r8, r7
 800c870:	bf3a      	itte	cc
 800c872:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c876:	f1a6 0708 	subcc.w	r7, r6, #8
 800c87a:	2300      	movcs	r3, #0
 800c87c:	380b      	subs	r0, #11
 800c87e:	d012      	beq.n	800c8a6 <__b2d+0x8a>
 800c880:	f1c0 0120 	rsb	r1, r0, #32
 800c884:	fa23 f401 	lsr.w	r4, r3, r1
 800c888:	4082      	lsls	r2, r0
 800c88a:	4322      	orrs	r2, r4
 800c88c:	4547      	cmp	r7, r8
 800c88e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c892:	bf8c      	ite	hi
 800c894:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c898:	2200      	movls	r2, #0
 800c89a:	4083      	lsls	r3, r0
 800c89c:	40ca      	lsrs	r2, r1
 800c89e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c8a2:	4313      	orrs	r3, r2
 800c8a4:	e7de      	b.n	800c864 <__b2d+0x48>
 800c8a6:	ea42 0501 	orr.w	r5, r2, r1
 800c8aa:	e7db      	b.n	800c864 <__b2d+0x48>
 800c8ac:	3ff00000 	.word	0x3ff00000

0800c8b0 <__d2b>:
 800c8b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c8b4:	460f      	mov	r7, r1
 800c8b6:	2101      	movs	r1, #1
 800c8b8:	ec59 8b10 	vmov	r8, r9, d0
 800c8bc:	4616      	mov	r6, r2
 800c8be:	f7ff fc1b 	bl	800c0f8 <_Balloc>
 800c8c2:	4604      	mov	r4, r0
 800c8c4:	b930      	cbnz	r0, 800c8d4 <__d2b+0x24>
 800c8c6:	4602      	mov	r2, r0
 800c8c8:	4b23      	ldr	r3, [pc, #140]	@ (800c958 <__d2b+0xa8>)
 800c8ca:	4824      	ldr	r0, [pc, #144]	@ (800c95c <__d2b+0xac>)
 800c8cc:	f240 310f 	movw	r1, #783	@ 0x30f
 800c8d0:	f001 f996 	bl	800dc00 <__assert_func>
 800c8d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c8d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c8dc:	b10d      	cbz	r5, 800c8e2 <__d2b+0x32>
 800c8de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c8e2:	9301      	str	r3, [sp, #4]
 800c8e4:	f1b8 0300 	subs.w	r3, r8, #0
 800c8e8:	d023      	beq.n	800c932 <__d2b+0x82>
 800c8ea:	4668      	mov	r0, sp
 800c8ec:	9300      	str	r3, [sp, #0]
 800c8ee:	f7ff fd14 	bl	800c31a <__lo0bits>
 800c8f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c8f6:	b1d0      	cbz	r0, 800c92e <__d2b+0x7e>
 800c8f8:	f1c0 0320 	rsb	r3, r0, #32
 800c8fc:	fa02 f303 	lsl.w	r3, r2, r3
 800c900:	430b      	orrs	r3, r1
 800c902:	40c2      	lsrs	r2, r0
 800c904:	6163      	str	r3, [r4, #20]
 800c906:	9201      	str	r2, [sp, #4]
 800c908:	9b01      	ldr	r3, [sp, #4]
 800c90a:	61a3      	str	r3, [r4, #24]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	bf0c      	ite	eq
 800c910:	2201      	moveq	r2, #1
 800c912:	2202      	movne	r2, #2
 800c914:	6122      	str	r2, [r4, #16]
 800c916:	b1a5      	cbz	r5, 800c942 <__d2b+0x92>
 800c918:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c91c:	4405      	add	r5, r0
 800c91e:	603d      	str	r5, [r7, #0]
 800c920:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c924:	6030      	str	r0, [r6, #0]
 800c926:	4620      	mov	r0, r4
 800c928:	b003      	add	sp, #12
 800c92a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c92e:	6161      	str	r1, [r4, #20]
 800c930:	e7ea      	b.n	800c908 <__d2b+0x58>
 800c932:	a801      	add	r0, sp, #4
 800c934:	f7ff fcf1 	bl	800c31a <__lo0bits>
 800c938:	9b01      	ldr	r3, [sp, #4]
 800c93a:	6163      	str	r3, [r4, #20]
 800c93c:	3020      	adds	r0, #32
 800c93e:	2201      	movs	r2, #1
 800c940:	e7e8      	b.n	800c914 <__d2b+0x64>
 800c942:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c946:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c94a:	6038      	str	r0, [r7, #0]
 800c94c:	6918      	ldr	r0, [r3, #16]
 800c94e:	f7ff fcc5 	bl	800c2dc <__hi0bits>
 800c952:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c956:	e7e5      	b.n	800c924 <__d2b+0x74>
 800c958:	08014ba1 	.word	0x08014ba1
 800c95c:	08014bb2 	.word	0x08014bb2

0800c960 <__ratio>:
 800c960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c964:	b085      	sub	sp, #20
 800c966:	e9cd 1000 	strd	r1, r0, [sp]
 800c96a:	a902      	add	r1, sp, #8
 800c96c:	f7ff ff56 	bl	800c81c <__b2d>
 800c970:	9800      	ldr	r0, [sp, #0]
 800c972:	a903      	add	r1, sp, #12
 800c974:	ec55 4b10 	vmov	r4, r5, d0
 800c978:	f7ff ff50 	bl	800c81c <__b2d>
 800c97c:	9b01      	ldr	r3, [sp, #4]
 800c97e:	6919      	ldr	r1, [r3, #16]
 800c980:	9b00      	ldr	r3, [sp, #0]
 800c982:	691b      	ldr	r3, [r3, #16]
 800c984:	1ac9      	subs	r1, r1, r3
 800c986:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c98a:	1a9b      	subs	r3, r3, r2
 800c98c:	ec5b ab10 	vmov	sl, fp, d0
 800c990:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c994:	2b00      	cmp	r3, #0
 800c996:	bfce      	itee	gt
 800c998:	462a      	movgt	r2, r5
 800c99a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c99e:	465a      	movle	r2, fp
 800c9a0:	462f      	mov	r7, r5
 800c9a2:	46d9      	mov	r9, fp
 800c9a4:	bfcc      	ite	gt
 800c9a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c9aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c9ae:	464b      	mov	r3, r9
 800c9b0:	4652      	mov	r2, sl
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	4639      	mov	r1, r7
 800c9b6:	f7f3 ffa9 	bl	800090c <__aeabi_ddiv>
 800c9ba:	ec41 0b10 	vmov	d0, r0, r1
 800c9be:	b005      	add	sp, #20
 800c9c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c9c4 <__copybits>:
 800c9c4:	3901      	subs	r1, #1
 800c9c6:	b570      	push	{r4, r5, r6, lr}
 800c9c8:	1149      	asrs	r1, r1, #5
 800c9ca:	6914      	ldr	r4, [r2, #16]
 800c9cc:	3101      	adds	r1, #1
 800c9ce:	f102 0314 	add.w	r3, r2, #20
 800c9d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c9d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c9da:	1f05      	subs	r5, r0, #4
 800c9dc:	42a3      	cmp	r3, r4
 800c9de:	d30c      	bcc.n	800c9fa <__copybits+0x36>
 800c9e0:	1aa3      	subs	r3, r4, r2
 800c9e2:	3b11      	subs	r3, #17
 800c9e4:	f023 0303 	bic.w	r3, r3, #3
 800c9e8:	3211      	adds	r2, #17
 800c9ea:	42a2      	cmp	r2, r4
 800c9ec:	bf88      	it	hi
 800c9ee:	2300      	movhi	r3, #0
 800c9f0:	4418      	add	r0, r3
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	4288      	cmp	r0, r1
 800c9f6:	d305      	bcc.n	800ca04 <__copybits+0x40>
 800c9f8:	bd70      	pop	{r4, r5, r6, pc}
 800c9fa:	f853 6b04 	ldr.w	r6, [r3], #4
 800c9fe:	f845 6f04 	str.w	r6, [r5, #4]!
 800ca02:	e7eb      	b.n	800c9dc <__copybits+0x18>
 800ca04:	f840 3b04 	str.w	r3, [r0], #4
 800ca08:	e7f4      	b.n	800c9f4 <__copybits+0x30>

0800ca0a <__any_on>:
 800ca0a:	f100 0214 	add.w	r2, r0, #20
 800ca0e:	6900      	ldr	r0, [r0, #16]
 800ca10:	114b      	asrs	r3, r1, #5
 800ca12:	4298      	cmp	r0, r3
 800ca14:	b510      	push	{r4, lr}
 800ca16:	db11      	blt.n	800ca3c <__any_on+0x32>
 800ca18:	dd0a      	ble.n	800ca30 <__any_on+0x26>
 800ca1a:	f011 011f 	ands.w	r1, r1, #31
 800ca1e:	d007      	beq.n	800ca30 <__any_on+0x26>
 800ca20:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ca24:	fa24 f001 	lsr.w	r0, r4, r1
 800ca28:	fa00 f101 	lsl.w	r1, r0, r1
 800ca2c:	428c      	cmp	r4, r1
 800ca2e:	d10b      	bne.n	800ca48 <__any_on+0x3e>
 800ca30:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ca34:	4293      	cmp	r3, r2
 800ca36:	d803      	bhi.n	800ca40 <__any_on+0x36>
 800ca38:	2000      	movs	r0, #0
 800ca3a:	bd10      	pop	{r4, pc}
 800ca3c:	4603      	mov	r3, r0
 800ca3e:	e7f7      	b.n	800ca30 <__any_on+0x26>
 800ca40:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ca44:	2900      	cmp	r1, #0
 800ca46:	d0f5      	beq.n	800ca34 <__any_on+0x2a>
 800ca48:	2001      	movs	r0, #1
 800ca4a:	e7f6      	b.n	800ca3a <__any_on+0x30>

0800ca4c <sulp>:
 800ca4c:	b570      	push	{r4, r5, r6, lr}
 800ca4e:	4604      	mov	r4, r0
 800ca50:	460d      	mov	r5, r1
 800ca52:	ec45 4b10 	vmov	d0, r4, r5
 800ca56:	4616      	mov	r6, r2
 800ca58:	f7ff feba 	bl	800c7d0 <__ulp>
 800ca5c:	ec51 0b10 	vmov	r0, r1, d0
 800ca60:	b17e      	cbz	r6, 800ca82 <sulp+0x36>
 800ca62:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ca66:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	dd09      	ble.n	800ca82 <sulp+0x36>
 800ca6e:	051b      	lsls	r3, r3, #20
 800ca70:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ca74:	2400      	movs	r4, #0
 800ca76:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ca7a:	4622      	mov	r2, r4
 800ca7c:	462b      	mov	r3, r5
 800ca7e:	f7f3 fe1b 	bl	80006b8 <__aeabi_dmul>
 800ca82:	ec41 0b10 	vmov	d0, r0, r1
 800ca86:	bd70      	pop	{r4, r5, r6, pc}

0800ca88 <_strtod_l>:
 800ca88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca8c:	b09f      	sub	sp, #124	@ 0x7c
 800ca8e:	460c      	mov	r4, r1
 800ca90:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ca92:	2200      	movs	r2, #0
 800ca94:	921a      	str	r2, [sp, #104]	@ 0x68
 800ca96:	9005      	str	r0, [sp, #20]
 800ca98:	f04f 0a00 	mov.w	sl, #0
 800ca9c:	f04f 0b00 	mov.w	fp, #0
 800caa0:	460a      	mov	r2, r1
 800caa2:	9219      	str	r2, [sp, #100]	@ 0x64
 800caa4:	7811      	ldrb	r1, [r2, #0]
 800caa6:	292b      	cmp	r1, #43	@ 0x2b
 800caa8:	d04a      	beq.n	800cb40 <_strtod_l+0xb8>
 800caaa:	d838      	bhi.n	800cb1e <_strtod_l+0x96>
 800caac:	290d      	cmp	r1, #13
 800caae:	d832      	bhi.n	800cb16 <_strtod_l+0x8e>
 800cab0:	2908      	cmp	r1, #8
 800cab2:	d832      	bhi.n	800cb1a <_strtod_l+0x92>
 800cab4:	2900      	cmp	r1, #0
 800cab6:	d03b      	beq.n	800cb30 <_strtod_l+0xa8>
 800cab8:	2200      	movs	r2, #0
 800caba:	920e      	str	r2, [sp, #56]	@ 0x38
 800cabc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800cabe:	782a      	ldrb	r2, [r5, #0]
 800cac0:	2a30      	cmp	r2, #48	@ 0x30
 800cac2:	f040 80b2 	bne.w	800cc2a <_strtod_l+0x1a2>
 800cac6:	786a      	ldrb	r2, [r5, #1]
 800cac8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cacc:	2a58      	cmp	r2, #88	@ 0x58
 800cace:	d16e      	bne.n	800cbae <_strtod_l+0x126>
 800cad0:	9302      	str	r3, [sp, #8]
 800cad2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cad4:	9301      	str	r3, [sp, #4]
 800cad6:	ab1a      	add	r3, sp, #104	@ 0x68
 800cad8:	9300      	str	r3, [sp, #0]
 800cada:	4a8f      	ldr	r2, [pc, #572]	@ (800cd18 <_strtod_l+0x290>)
 800cadc:	9805      	ldr	r0, [sp, #20]
 800cade:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cae0:	a919      	add	r1, sp, #100	@ 0x64
 800cae2:	f001 f927 	bl	800dd34 <__gethex>
 800cae6:	f010 060f 	ands.w	r6, r0, #15
 800caea:	4604      	mov	r4, r0
 800caec:	d005      	beq.n	800cafa <_strtod_l+0x72>
 800caee:	2e06      	cmp	r6, #6
 800caf0:	d128      	bne.n	800cb44 <_strtod_l+0xbc>
 800caf2:	3501      	adds	r5, #1
 800caf4:	2300      	movs	r3, #0
 800caf6:	9519      	str	r5, [sp, #100]	@ 0x64
 800caf8:	930e      	str	r3, [sp, #56]	@ 0x38
 800cafa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	f040 858e 	bne.w	800d61e <_strtod_l+0xb96>
 800cb02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb04:	b1cb      	cbz	r3, 800cb3a <_strtod_l+0xb2>
 800cb06:	4652      	mov	r2, sl
 800cb08:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800cb0c:	ec43 2b10 	vmov	d0, r2, r3
 800cb10:	b01f      	add	sp, #124	@ 0x7c
 800cb12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb16:	2920      	cmp	r1, #32
 800cb18:	d1ce      	bne.n	800cab8 <_strtod_l+0x30>
 800cb1a:	3201      	adds	r2, #1
 800cb1c:	e7c1      	b.n	800caa2 <_strtod_l+0x1a>
 800cb1e:	292d      	cmp	r1, #45	@ 0x2d
 800cb20:	d1ca      	bne.n	800cab8 <_strtod_l+0x30>
 800cb22:	2101      	movs	r1, #1
 800cb24:	910e      	str	r1, [sp, #56]	@ 0x38
 800cb26:	1c51      	adds	r1, r2, #1
 800cb28:	9119      	str	r1, [sp, #100]	@ 0x64
 800cb2a:	7852      	ldrb	r2, [r2, #1]
 800cb2c:	2a00      	cmp	r2, #0
 800cb2e:	d1c5      	bne.n	800cabc <_strtod_l+0x34>
 800cb30:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cb32:	9419      	str	r4, [sp, #100]	@ 0x64
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	f040 8570 	bne.w	800d61a <_strtod_l+0xb92>
 800cb3a:	4652      	mov	r2, sl
 800cb3c:	465b      	mov	r3, fp
 800cb3e:	e7e5      	b.n	800cb0c <_strtod_l+0x84>
 800cb40:	2100      	movs	r1, #0
 800cb42:	e7ef      	b.n	800cb24 <_strtod_l+0x9c>
 800cb44:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cb46:	b13a      	cbz	r2, 800cb58 <_strtod_l+0xd0>
 800cb48:	2135      	movs	r1, #53	@ 0x35
 800cb4a:	a81c      	add	r0, sp, #112	@ 0x70
 800cb4c:	f7ff ff3a 	bl	800c9c4 <__copybits>
 800cb50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb52:	9805      	ldr	r0, [sp, #20]
 800cb54:	f7ff fb10 	bl	800c178 <_Bfree>
 800cb58:	3e01      	subs	r6, #1
 800cb5a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800cb5c:	2e04      	cmp	r6, #4
 800cb5e:	d806      	bhi.n	800cb6e <_strtod_l+0xe6>
 800cb60:	e8df f006 	tbb	[pc, r6]
 800cb64:	201d0314 	.word	0x201d0314
 800cb68:	14          	.byte	0x14
 800cb69:	00          	.byte	0x00
 800cb6a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800cb6e:	05e1      	lsls	r1, r4, #23
 800cb70:	bf48      	it	mi
 800cb72:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800cb76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb7a:	0d1b      	lsrs	r3, r3, #20
 800cb7c:	051b      	lsls	r3, r3, #20
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d1bb      	bne.n	800cafa <_strtod_l+0x72>
 800cb82:	f7fe fb2b 	bl	800b1dc <__errno>
 800cb86:	2322      	movs	r3, #34	@ 0x22
 800cb88:	6003      	str	r3, [r0, #0]
 800cb8a:	e7b6      	b.n	800cafa <_strtod_l+0x72>
 800cb8c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800cb90:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800cb94:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800cb98:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cb9c:	e7e7      	b.n	800cb6e <_strtod_l+0xe6>
 800cb9e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800cd20 <_strtod_l+0x298>
 800cba2:	e7e4      	b.n	800cb6e <_strtod_l+0xe6>
 800cba4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800cba8:	f04f 3aff 	mov.w	sl, #4294967295
 800cbac:	e7df      	b.n	800cb6e <_strtod_l+0xe6>
 800cbae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbb0:	1c5a      	adds	r2, r3, #1
 800cbb2:	9219      	str	r2, [sp, #100]	@ 0x64
 800cbb4:	785b      	ldrb	r3, [r3, #1]
 800cbb6:	2b30      	cmp	r3, #48	@ 0x30
 800cbb8:	d0f9      	beq.n	800cbae <_strtod_l+0x126>
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d09d      	beq.n	800cafa <_strtod_l+0x72>
 800cbbe:	2301      	movs	r3, #1
 800cbc0:	2700      	movs	r7, #0
 800cbc2:	9308      	str	r3, [sp, #32]
 800cbc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbc6:	930c      	str	r3, [sp, #48]	@ 0x30
 800cbc8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800cbca:	46b9      	mov	r9, r7
 800cbcc:	220a      	movs	r2, #10
 800cbce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800cbd0:	7805      	ldrb	r5, [r0, #0]
 800cbd2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800cbd6:	b2d9      	uxtb	r1, r3
 800cbd8:	2909      	cmp	r1, #9
 800cbda:	d928      	bls.n	800cc2e <_strtod_l+0x1a6>
 800cbdc:	494f      	ldr	r1, [pc, #316]	@ (800cd1c <_strtod_l+0x294>)
 800cbde:	2201      	movs	r2, #1
 800cbe0:	f000 ffd6 	bl	800db90 <strncmp>
 800cbe4:	2800      	cmp	r0, #0
 800cbe6:	d032      	beq.n	800cc4e <_strtod_l+0x1c6>
 800cbe8:	2000      	movs	r0, #0
 800cbea:	462a      	mov	r2, r5
 800cbec:	900a      	str	r0, [sp, #40]	@ 0x28
 800cbee:	464d      	mov	r5, r9
 800cbf0:	4603      	mov	r3, r0
 800cbf2:	2a65      	cmp	r2, #101	@ 0x65
 800cbf4:	d001      	beq.n	800cbfa <_strtod_l+0x172>
 800cbf6:	2a45      	cmp	r2, #69	@ 0x45
 800cbf8:	d114      	bne.n	800cc24 <_strtod_l+0x19c>
 800cbfa:	b91d      	cbnz	r5, 800cc04 <_strtod_l+0x17c>
 800cbfc:	9a08      	ldr	r2, [sp, #32]
 800cbfe:	4302      	orrs	r2, r0
 800cc00:	d096      	beq.n	800cb30 <_strtod_l+0xa8>
 800cc02:	2500      	movs	r5, #0
 800cc04:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800cc06:	1c62      	adds	r2, r4, #1
 800cc08:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc0a:	7862      	ldrb	r2, [r4, #1]
 800cc0c:	2a2b      	cmp	r2, #43	@ 0x2b
 800cc0e:	d07a      	beq.n	800cd06 <_strtod_l+0x27e>
 800cc10:	2a2d      	cmp	r2, #45	@ 0x2d
 800cc12:	d07e      	beq.n	800cd12 <_strtod_l+0x28a>
 800cc14:	f04f 0c00 	mov.w	ip, #0
 800cc18:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cc1c:	2909      	cmp	r1, #9
 800cc1e:	f240 8085 	bls.w	800cd2c <_strtod_l+0x2a4>
 800cc22:	9419      	str	r4, [sp, #100]	@ 0x64
 800cc24:	f04f 0800 	mov.w	r8, #0
 800cc28:	e0a5      	b.n	800cd76 <_strtod_l+0x2ee>
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	e7c8      	b.n	800cbc0 <_strtod_l+0x138>
 800cc2e:	f1b9 0f08 	cmp.w	r9, #8
 800cc32:	bfd8      	it	le
 800cc34:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800cc36:	f100 0001 	add.w	r0, r0, #1
 800cc3a:	bfda      	itte	le
 800cc3c:	fb02 3301 	mlale	r3, r2, r1, r3
 800cc40:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800cc42:	fb02 3707 	mlagt	r7, r2, r7, r3
 800cc46:	f109 0901 	add.w	r9, r9, #1
 800cc4a:	9019      	str	r0, [sp, #100]	@ 0x64
 800cc4c:	e7bf      	b.n	800cbce <_strtod_l+0x146>
 800cc4e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc50:	1c5a      	adds	r2, r3, #1
 800cc52:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc54:	785a      	ldrb	r2, [r3, #1]
 800cc56:	f1b9 0f00 	cmp.w	r9, #0
 800cc5a:	d03b      	beq.n	800ccd4 <_strtod_l+0x24c>
 800cc5c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc5e:	464d      	mov	r5, r9
 800cc60:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800cc64:	2b09      	cmp	r3, #9
 800cc66:	d912      	bls.n	800cc8e <_strtod_l+0x206>
 800cc68:	2301      	movs	r3, #1
 800cc6a:	e7c2      	b.n	800cbf2 <_strtod_l+0x16a>
 800cc6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc6e:	1c5a      	adds	r2, r3, #1
 800cc70:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc72:	785a      	ldrb	r2, [r3, #1]
 800cc74:	3001      	adds	r0, #1
 800cc76:	2a30      	cmp	r2, #48	@ 0x30
 800cc78:	d0f8      	beq.n	800cc6c <_strtod_l+0x1e4>
 800cc7a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800cc7e:	2b08      	cmp	r3, #8
 800cc80:	f200 84d2 	bhi.w	800d628 <_strtod_l+0xba0>
 800cc84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc86:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc88:	2000      	movs	r0, #0
 800cc8a:	930c      	str	r3, [sp, #48]	@ 0x30
 800cc8c:	4605      	mov	r5, r0
 800cc8e:	3a30      	subs	r2, #48	@ 0x30
 800cc90:	f100 0301 	add.w	r3, r0, #1
 800cc94:	d018      	beq.n	800ccc8 <_strtod_l+0x240>
 800cc96:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cc98:	4419      	add	r1, r3
 800cc9a:	910a      	str	r1, [sp, #40]	@ 0x28
 800cc9c:	462e      	mov	r6, r5
 800cc9e:	f04f 0e0a 	mov.w	lr, #10
 800cca2:	1c71      	adds	r1, r6, #1
 800cca4:	eba1 0c05 	sub.w	ip, r1, r5
 800cca8:	4563      	cmp	r3, ip
 800ccaa:	dc15      	bgt.n	800ccd8 <_strtod_l+0x250>
 800ccac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ccb0:	182b      	adds	r3, r5, r0
 800ccb2:	2b08      	cmp	r3, #8
 800ccb4:	f105 0501 	add.w	r5, r5, #1
 800ccb8:	4405      	add	r5, r0
 800ccba:	dc1a      	bgt.n	800ccf2 <_strtod_l+0x26a>
 800ccbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ccbe:	230a      	movs	r3, #10
 800ccc0:	fb03 2301 	mla	r3, r3, r1, r2
 800ccc4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ccca:	1c51      	adds	r1, r2, #1
 800cccc:	9119      	str	r1, [sp, #100]	@ 0x64
 800ccce:	7852      	ldrb	r2, [r2, #1]
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	e7c5      	b.n	800cc60 <_strtod_l+0x1d8>
 800ccd4:	4648      	mov	r0, r9
 800ccd6:	e7ce      	b.n	800cc76 <_strtod_l+0x1ee>
 800ccd8:	2e08      	cmp	r6, #8
 800ccda:	dc05      	bgt.n	800cce8 <_strtod_l+0x260>
 800ccdc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ccde:	fb0e f606 	mul.w	r6, lr, r6
 800cce2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800cce4:	460e      	mov	r6, r1
 800cce6:	e7dc      	b.n	800cca2 <_strtod_l+0x21a>
 800cce8:	2910      	cmp	r1, #16
 800ccea:	bfd8      	it	le
 800ccec:	fb0e f707 	mulle.w	r7, lr, r7
 800ccf0:	e7f8      	b.n	800cce4 <_strtod_l+0x25c>
 800ccf2:	2b0f      	cmp	r3, #15
 800ccf4:	bfdc      	itt	le
 800ccf6:	230a      	movle	r3, #10
 800ccf8:	fb03 2707 	mlale	r7, r3, r7, r2
 800ccfc:	e7e3      	b.n	800ccc6 <_strtod_l+0x23e>
 800ccfe:	2300      	movs	r3, #0
 800cd00:	930a      	str	r3, [sp, #40]	@ 0x28
 800cd02:	2301      	movs	r3, #1
 800cd04:	e77a      	b.n	800cbfc <_strtod_l+0x174>
 800cd06:	f04f 0c00 	mov.w	ip, #0
 800cd0a:	1ca2      	adds	r2, r4, #2
 800cd0c:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd0e:	78a2      	ldrb	r2, [r4, #2]
 800cd10:	e782      	b.n	800cc18 <_strtod_l+0x190>
 800cd12:	f04f 0c01 	mov.w	ip, #1
 800cd16:	e7f8      	b.n	800cd0a <_strtod_l+0x282>
 800cd18:	08014dd4 	.word	0x08014dd4
 800cd1c:	08014c0b 	.word	0x08014c0b
 800cd20:	7ff00000 	.word	0x7ff00000
 800cd24:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd26:	1c51      	adds	r1, r2, #1
 800cd28:	9119      	str	r1, [sp, #100]	@ 0x64
 800cd2a:	7852      	ldrb	r2, [r2, #1]
 800cd2c:	2a30      	cmp	r2, #48	@ 0x30
 800cd2e:	d0f9      	beq.n	800cd24 <_strtod_l+0x29c>
 800cd30:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800cd34:	2908      	cmp	r1, #8
 800cd36:	f63f af75 	bhi.w	800cc24 <_strtod_l+0x19c>
 800cd3a:	3a30      	subs	r2, #48	@ 0x30
 800cd3c:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd3e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd40:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cd42:	f04f 080a 	mov.w	r8, #10
 800cd46:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cd48:	1c56      	adds	r6, r2, #1
 800cd4a:	9619      	str	r6, [sp, #100]	@ 0x64
 800cd4c:	7852      	ldrb	r2, [r2, #1]
 800cd4e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800cd52:	f1be 0f09 	cmp.w	lr, #9
 800cd56:	d939      	bls.n	800cdcc <_strtod_l+0x344>
 800cd58:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cd5a:	1a76      	subs	r6, r6, r1
 800cd5c:	2e08      	cmp	r6, #8
 800cd5e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800cd62:	dc03      	bgt.n	800cd6c <_strtod_l+0x2e4>
 800cd64:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cd66:	4588      	cmp	r8, r1
 800cd68:	bfa8      	it	ge
 800cd6a:	4688      	movge	r8, r1
 800cd6c:	f1bc 0f00 	cmp.w	ip, #0
 800cd70:	d001      	beq.n	800cd76 <_strtod_l+0x2ee>
 800cd72:	f1c8 0800 	rsb	r8, r8, #0
 800cd76:	2d00      	cmp	r5, #0
 800cd78:	d14e      	bne.n	800ce18 <_strtod_l+0x390>
 800cd7a:	9908      	ldr	r1, [sp, #32]
 800cd7c:	4308      	orrs	r0, r1
 800cd7e:	f47f aebc 	bne.w	800cafa <_strtod_l+0x72>
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	f47f aed4 	bne.w	800cb30 <_strtod_l+0xa8>
 800cd88:	2a69      	cmp	r2, #105	@ 0x69
 800cd8a:	d028      	beq.n	800cdde <_strtod_l+0x356>
 800cd8c:	dc25      	bgt.n	800cdda <_strtod_l+0x352>
 800cd8e:	2a49      	cmp	r2, #73	@ 0x49
 800cd90:	d025      	beq.n	800cdde <_strtod_l+0x356>
 800cd92:	2a4e      	cmp	r2, #78	@ 0x4e
 800cd94:	f47f aecc 	bne.w	800cb30 <_strtod_l+0xa8>
 800cd98:	499a      	ldr	r1, [pc, #616]	@ (800d004 <_strtod_l+0x57c>)
 800cd9a:	a819      	add	r0, sp, #100	@ 0x64
 800cd9c:	f001 f9ec 	bl	800e178 <__match>
 800cda0:	2800      	cmp	r0, #0
 800cda2:	f43f aec5 	beq.w	800cb30 <_strtod_l+0xa8>
 800cda6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cda8:	781b      	ldrb	r3, [r3, #0]
 800cdaa:	2b28      	cmp	r3, #40	@ 0x28
 800cdac:	d12e      	bne.n	800ce0c <_strtod_l+0x384>
 800cdae:	4996      	ldr	r1, [pc, #600]	@ (800d008 <_strtod_l+0x580>)
 800cdb0:	aa1c      	add	r2, sp, #112	@ 0x70
 800cdb2:	a819      	add	r0, sp, #100	@ 0x64
 800cdb4:	f001 f9f4 	bl	800e1a0 <__hexnan>
 800cdb8:	2805      	cmp	r0, #5
 800cdba:	d127      	bne.n	800ce0c <_strtod_l+0x384>
 800cdbc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cdbe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cdc2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cdc6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cdca:	e696      	b.n	800cafa <_strtod_l+0x72>
 800cdcc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cdce:	fb08 2101 	mla	r1, r8, r1, r2
 800cdd2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800cdd6:	9209      	str	r2, [sp, #36]	@ 0x24
 800cdd8:	e7b5      	b.n	800cd46 <_strtod_l+0x2be>
 800cdda:	2a6e      	cmp	r2, #110	@ 0x6e
 800cddc:	e7da      	b.n	800cd94 <_strtod_l+0x30c>
 800cdde:	498b      	ldr	r1, [pc, #556]	@ (800d00c <_strtod_l+0x584>)
 800cde0:	a819      	add	r0, sp, #100	@ 0x64
 800cde2:	f001 f9c9 	bl	800e178 <__match>
 800cde6:	2800      	cmp	r0, #0
 800cde8:	f43f aea2 	beq.w	800cb30 <_strtod_l+0xa8>
 800cdec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdee:	4988      	ldr	r1, [pc, #544]	@ (800d010 <_strtod_l+0x588>)
 800cdf0:	3b01      	subs	r3, #1
 800cdf2:	a819      	add	r0, sp, #100	@ 0x64
 800cdf4:	9319      	str	r3, [sp, #100]	@ 0x64
 800cdf6:	f001 f9bf 	bl	800e178 <__match>
 800cdfa:	b910      	cbnz	r0, 800ce02 <_strtod_l+0x37a>
 800cdfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdfe:	3301      	adds	r3, #1
 800ce00:	9319      	str	r3, [sp, #100]	@ 0x64
 800ce02:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800d020 <_strtod_l+0x598>
 800ce06:	f04f 0a00 	mov.w	sl, #0
 800ce0a:	e676      	b.n	800cafa <_strtod_l+0x72>
 800ce0c:	4881      	ldr	r0, [pc, #516]	@ (800d014 <_strtod_l+0x58c>)
 800ce0e:	f000 feef 	bl	800dbf0 <nan>
 800ce12:	ec5b ab10 	vmov	sl, fp, d0
 800ce16:	e670      	b.n	800cafa <_strtod_l+0x72>
 800ce18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce1a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ce1c:	eba8 0303 	sub.w	r3, r8, r3
 800ce20:	f1b9 0f00 	cmp.w	r9, #0
 800ce24:	bf08      	it	eq
 800ce26:	46a9      	moveq	r9, r5
 800ce28:	2d10      	cmp	r5, #16
 800ce2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce2c:	462c      	mov	r4, r5
 800ce2e:	bfa8      	it	ge
 800ce30:	2410      	movge	r4, #16
 800ce32:	f7f3 fbc7 	bl	80005c4 <__aeabi_ui2d>
 800ce36:	2d09      	cmp	r5, #9
 800ce38:	4682      	mov	sl, r0
 800ce3a:	468b      	mov	fp, r1
 800ce3c:	dc13      	bgt.n	800ce66 <_strtod_l+0x3de>
 800ce3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	f43f ae5a 	beq.w	800cafa <_strtod_l+0x72>
 800ce46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce48:	dd78      	ble.n	800cf3c <_strtod_l+0x4b4>
 800ce4a:	2b16      	cmp	r3, #22
 800ce4c:	dc5f      	bgt.n	800cf0e <_strtod_l+0x486>
 800ce4e:	4972      	ldr	r1, [pc, #456]	@ (800d018 <_strtod_l+0x590>)
 800ce50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ce54:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce58:	4652      	mov	r2, sl
 800ce5a:	465b      	mov	r3, fp
 800ce5c:	f7f3 fc2c 	bl	80006b8 <__aeabi_dmul>
 800ce60:	4682      	mov	sl, r0
 800ce62:	468b      	mov	fp, r1
 800ce64:	e649      	b.n	800cafa <_strtod_l+0x72>
 800ce66:	4b6c      	ldr	r3, [pc, #432]	@ (800d018 <_strtod_l+0x590>)
 800ce68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ce6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ce70:	f7f3 fc22 	bl	80006b8 <__aeabi_dmul>
 800ce74:	4682      	mov	sl, r0
 800ce76:	4638      	mov	r0, r7
 800ce78:	468b      	mov	fp, r1
 800ce7a:	f7f3 fba3 	bl	80005c4 <__aeabi_ui2d>
 800ce7e:	4602      	mov	r2, r0
 800ce80:	460b      	mov	r3, r1
 800ce82:	4650      	mov	r0, sl
 800ce84:	4659      	mov	r1, fp
 800ce86:	f7f3 fa61 	bl	800034c <__adddf3>
 800ce8a:	2d0f      	cmp	r5, #15
 800ce8c:	4682      	mov	sl, r0
 800ce8e:	468b      	mov	fp, r1
 800ce90:	ddd5      	ble.n	800ce3e <_strtod_l+0x3b6>
 800ce92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce94:	1b2c      	subs	r4, r5, r4
 800ce96:	441c      	add	r4, r3
 800ce98:	2c00      	cmp	r4, #0
 800ce9a:	f340 8093 	ble.w	800cfc4 <_strtod_l+0x53c>
 800ce9e:	f014 030f 	ands.w	r3, r4, #15
 800cea2:	d00a      	beq.n	800ceba <_strtod_l+0x432>
 800cea4:	495c      	ldr	r1, [pc, #368]	@ (800d018 <_strtod_l+0x590>)
 800cea6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ceaa:	4652      	mov	r2, sl
 800ceac:	465b      	mov	r3, fp
 800ceae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ceb2:	f7f3 fc01 	bl	80006b8 <__aeabi_dmul>
 800ceb6:	4682      	mov	sl, r0
 800ceb8:	468b      	mov	fp, r1
 800ceba:	f034 040f 	bics.w	r4, r4, #15
 800cebe:	d073      	beq.n	800cfa8 <_strtod_l+0x520>
 800cec0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800cec4:	dd49      	ble.n	800cf5a <_strtod_l+0x4d2>
 800cec6:	2400      	movs	r4, #0
 800cec8:	46a0      	mov	r8, r4
 800ceca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cecc:	46a1      	mov	r9, r4
 800cece:	9a05      	ldr	r2, [sp, #20]
 800ced0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800d020 <_strtod_l+0x598>
 800ced4:	2322      	movs	r3, #34	@ 0x22
 800ced6:	6013      	str	r3, [r2, #0]
 800ced8:	f04f 0a00 	mov.w	sl, #0
 800cedc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cede:	2b00      	cmp	r3, #0
 800cee0:	f43f ae0b 	beq.w	800cafa <_strtod_l+0x72>
 800cee4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cee6:	9805      	ldr	r0, [sp, #20]
 800cee8:	f7ff f946 	bl	800c178 <_Bfree>
 800ceec:	9805      	ldr	r0, [sp, #20]
 800ceee:	4649      	mov	r1, r9
 800cef0:	f7ff f942 	bl	800c178 <_Bfree>
 800cef4:	9805      	ldr	r0, [sp, #20]
 800cef6:	4641      	mov	r1, r8
 800cef8:	f7ff f93e 	bl	800c178 <_Bfree>
 800cefc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cefe:	9805      	ldr	r0, [sp, #20]
 800cf00:	f7ff f93a 	bl	800c178 <_Bfree>
 800cf04:	9805      	ldr	r0, [sp, #20]
 800cf06:	4621      	mov	r1, r4
 800cf08:	f7ff f936 	bl	800c178 <_Bfree>
 800cf0c:	e5f5      	b.n	800cafa <_strtod_l+0x72>
 800cf0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cf14:	4293      	cmp	r3, r2
 800cf16:	dbbc      	blt.n	800ce92 <_strtod_l+0x40a>
 800cf18:	4c3f      	ldr	r4, [pc, #252]	@ (800d018 <_strtod_l+0x590>)
 800cf1a:	f1c5 050f 	rsb	r5, r5, #15
 800cf1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cf22:	4652      	mov	r2, sl
 800cf24:	465b      	mov	r3, fp
 800cf26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf2a:	f7f3 fbc5 	bl	80006b8 <__aeabi_dmul>
 800cf2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf30:	1b5d      	subs	r5, r3, r5
 800cf32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cf36:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cf3a:	e78f      	b.n	800ce5c <_strtod_l+0x3d4>
 800cf3c:	3316      	adds	r3, #22
 800cf3e:	dba8      	blt.n	800ce92 <_strtod_l+0x40a>
 800cf40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf42:	eba3 0808 	sub.w	r8, r3, r8
 800cf46:	4b34      	ldr	r3, [pc, #208]	@ (800d018 <_strtod_l+0x590>)
 800cf48:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cf4c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cf50:	4650      	mov	r0, sl
 800cf52:	4659      	mov	r1, fp
 800cf54:	f7f3 fcda 	bl	800090c <__aeabi_ddiv>
 800cf58:	e782      	b.n	800ce60 <_strtod_l+0x3d8>
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	4f2f      	ldr	r7, [pc, #188]	@ (800d01c <_strtod_l+0x594>)
 800cf5e:	1124      	asrs	r4, r4, #4
 800cf60:	4650      	mov	r0, sl
 800cf62:	4659      	mov	r1, fp
 800cf64:	461e      	mov	r6, r3
 800cf66:	2c01      	cmp	r4, #1
 800cf68:	dc21      	bgt.n	800cfae <_strtod_l+0x526>
 800cf6a:	b10b      	cbz	r3, 800cf70 <_strtod_l+0x4e8>
 800cf6c:	4682      	mov	sl, r0
 800cf6e:	468b      	mov	fp, r1
 800cf70:	492a      	ldr	r1, [pc, #168]	@ (800d01c <_strtod_l+0x594>)
 800cf72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cf76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cf7a:	4652      	mov	r2, sl
 800cf7c:	465b      	mov	r3, fp
 800cf7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf82:	f7f3 fb99 	bl	80006b8 <__aeabi_dmul>
 800cf86:	4b26      	ldr	r3, [pc, #152]	@ (800d020 <_strtod_l+0x598>)
 800cf88:	460a      	mov	r2, r1
 800cf8a:	400b      	ands	r3, r1
 800cf8c:	4925      	ldr	r1, [pc, #148]	@ (800d024 <_strtod_l+0x59c>)
 800cf8e:	428b      	cmp	r3, r1
 800cf90:	4682      	mov	sl, r0
 800cf92:	d898      	bhi.n	800cec6 <_strtod_l+0x43e>
 800cf94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cf98:	428b      	cmp	r3, r1
 800cf9a:	bf86      	itte	hi
 800cf9c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800d028 <_strtod_l+0x5a0>
 800cfa0:	f04f 3aff 	movhi.w	sl, #4294967295
 800cfa4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	9308      	str	r3, [sp, #32]
 800cfac:	e076      	b.n	800d09c <_strtod_l+0x614>
 800cfae:	07e2      	lsls	r2, r4, #31
 800cfb0:	d504      	bpl.n	800cfbc <_strtod_l+0x534>
 800cfb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cfb6:	f7f3 fb7f 	bl	80006b8 <__aeabi_dmul>
 800cfba:	2301      	movs	r3, #1
 800cfbc:	3601      	adds	r6, #1
 800cfbe:	1064      	asrs	r4, r4, #1
 800cfc0:	3708      	adds	r7, #8
 800cfc2:	e7d0      	b.n	800cf66 <_strtod_l+0x4de>
 800cfc4:	d0f0      	beq.n	800cfa8 <_strtod_l+0x520>
 800cfc6:	4264      	negs	r4, r4
 800cfc8:	f014 020f 	ands.w	r2, r4, #15
 800cfcc:	d00a      	beq.n	800cfe4 <_strtod_l+0x55c>
 800cfce:	4b12      	ldr	r3, [pc, #72]	@ (800d018 <_strtod_l+0x590>)
 800cfd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfd4:	4650      	mov	r0, sl
 800cfd6:	4659      	mov	r1, fp
 800cfd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfdc:	f7f3 fc96 	bl	800090c <__aeabi_ddiv>
 800cfe0:	4682      	mov	sl, r0
 800cfe2:	468b      	mov	fp, r1
 800cfe4:	1124      	asrs	r4, r4, #4
 800cfe6:	d0df      	beq.n	800cfa8 <_strtod_l+0x520>
 800cfe8:	2c1f      	cmp	r4, #31
 800cfea:	dd1f      	ble.n	800d02c <_strtod_l+0x5a4>
 800cfec:	2400      	movs	r4, #0
 800cfee:	46a0      	mov	r8, r4
 800cff0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cff2:	46a1      	mov	r9, r4
 800cff4:	9a05      	ldr	r2, [sp, #20]
 800cff6:	2322      	movs	r3, #34	@ 0x22
 800cff8:	f04f 0a00 	mov.w	sl, #0
 800cffc:	f04f 0b00 	mov.w	fp, #0
 800d000:	6013      	str	r3, [r2, #0]
 800d002:	e76b      	b.n	800cedc <_strtod_l+0x454>
 800d004:	08014af9 	.word	0x08014af9
 800d008:	08014dc0 	.word	0x08014dc0
 800d00c:	08014af1 	.word	0x08014af1
 800d010:	08014b28 	.word	0x08014b28
 800d014:	08014c61 	.word	0x08014c61
 800d018:	08014cf8 	.word	0x08014cf8
 800d01c:	08014cd0 	.word	0x08014cd0
 800d020:	7ff00000 	.word	0x7ff00000
 800d024:	7ca00000 	.word	0x7ca00000
 800d028:	7fefffff 	.word	0x7fefffff
 800d02c:	f014 0310 	ands.w	r3, r4, #16
 800d030:	bf18      	it	ne
 800d032:	236a      	movne	r3, #106	@ 0x6a
 800d034:	4ea9      	ldr	r6, [pc, #676]	@ (800d2dc <_strtod_l+0x854>)
 800d036:	9308      	str	r3, [sp, #32]
 800d038:	4650      	mov	r0, sl
 800d03a:	4659      	mov	r1, fp
 800d03c:	2300      	movs	r3, #0
 800d03e:	07e7      	lsls	r7, r4, #31
 800d040:	d504      	bpl.n	800d04c <_strtod_l+0x5c4>
 800d042:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d046:	f7f3 fb37 	bl	80006b8 <__aeabi_dmul>
 800d04a:	2301      	movs	r3, #1
 800d04c:	1064      	asrs	r4, r4, #1
 800d04e:	f106 0608 	add.w	r6, r6, #8
 800d052:	d1f4      	bne.n	800d03e <_strtod_l+0x5b6>
 800d054:	b10b      	cbz	r3, 800d05a <_strtod_l+0x5d2>
 800d056:	4682      	mov	sl, r0
 800d058:	468b      	mov	fp, r1
 800d05a:	9b08      	ldr	r3, [sp, #32]
 800d05c:	b1b3      	cbz	r3, 800d08c <_strtod_l+0x604>
 800d05e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d062:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d066:	2b00      	cmp	r3, #0
 800d068:	4659      	mov	r1, fp
 800d06a:	dd0f      	ble.n	800d08c <_strtod_l+0x604>
 800d06c:	2b1f      	cmp	r3, #31
 800d06e:	dd56      	ble.n	800d11e <_strtod_l+0x696>
 800d070:	2b34      	cmp	r3, #52	@ 0x34
 800d072:	bfde      	ittt	le
 800d074:	f04f 33ff 	movle.w	r3, #4294967295
 800d078:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d07c:	4093      	lslle	r3, r2
 800d07e:	f04f 0a00 	mov.w	sl, #0
 800d082:	bfcc      	ite	gt
 800d084:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d088:	ea03 0b01 	andle.w	fp, r3, r1
 800d08c:	2200      	movs	r2, #0
 800d08e:	2300      	movs	r3, #0
 800d090:	4650      	mov	r0, sl
 800d092:	4659      	mov	r1, fp
 800d094:	f7f3 fd78 	bl	8000b88 <__aeabi_dcmpeq>
 800d098:	2800      	cmp	r0, #0
 800d09a:	d1a7      	bne.n	800cfec <_strtod_l+0x564>
 800d09c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d09e:	9300      	str	r3, [sp, #0]
 800d0a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d0a2:	9805      	ldr	r0, [sp, #20]
 800d0a4:	462b      	mov	r3, r5
 800d0a6:	464a      	mov	r2, r9
 800d0a8:	f7ff f8ce 	bl	800c248 <__s2b>
 800d0ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d0ae:	2800      	cmp	r0, #0
 800d0b0:	f43f af09 	beq.w	800cec6 <_strtod_l+0x43e>
 800d0b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0b8:	2a00      	cmp	r2, #0
 800d0ba:	eba3 0308 	sub.w	r3, r3, r8
 800d0be:	bfa8      	it	ge
 800d0c0:	2300      	movge	r3, #0
 800d0c2:	9312      	str	r3, [sp, #72]	@ 0x48
 800d0c4:	2400      	movs	r4, #0
 800d0c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d0ca:	9316      	str	r3, [sp, #88]	@ 0x58
 800d0cc:	46a0      	mov	r8, r4
 800d0ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0d0:	9805      	ldr	r0, [sp, #20]
 800d0d2:	6859      	ldr	r1, [r3, #4]
 800d0d4:	f7ff f810 	bl	800c0f8 <_Balloc>
 800d0d8:	4681      	mov	r9, r0
 800d0da:	2800      	cmp	r0, #0
 800d0dc:	f43f aef7 	beq.w	800cece <_strtod_l+0x446>
 800d0e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0e2:	691a      	ldr	r2, [r3, #16]
 800d0e4:	3202      	adds	r2, #2
 800d0e6:	f103 010c 	add.w	r1, r3, #12
 800d0ea:	0092      	lsls	r2, r2, #2
 800d0ec:	300c      	adds	r0, #12
 800d0ee:	f000 fd71 	bl	800dbd4 <memcpy>
 800d0f2:	ec4b ab10 	vmov	d0, sl, fp
 800d0f6:	9805      	ldr	r0, [sp, #20]
 800d0f8:	aa1c      	add	r2, sp, #112	@ 0x70
 800d0fa:	a91b      	add	r1, sp, #108	@ 0x6c
 800d0fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d100:	f7ff fbd6 	bl	800c8b0 <__d2b>
 800d104:	901a      	str	r0, [sp, #104]	@ 0x68
 800d106:	2800      	cmp	r0, #0
 800d108:	f43f aee1 	beq.w	800cece <_strtod_l+0x446>
 800d10c:	9805      	ldr	r0, [sp, #20]
 800d10e:	2101      	movs	r1, #1
 800d110:	f7ff f930 	bl	800c374 <__i2b>
 800d114:	4680      	mov	r8, r0
 800d116:	b948      	cbnz	r0, 800d12c <_strtod_l+0x6a4>
 800d118:	f04f 0800 	mov.w	r8, #0
 800d11c:	e6d7      	b.n	800cece <_strtod_l+0x446>
 800d11e:	f04f 32ff 	mov.w	r2, #4294967295
 800d122:	fa02 f303 	lsl.w	r3, r2, r3
 800d126:	ea03 0a0a 	and.w	sl, r3, sl
 800d12a:	e7af      	b.n	800d08c <_strtod_l+0x604>
 800d12c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d12e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d130:	2d00      	cmp	r5, #0
 800d132:	bfab      	itete	ge
 800d134:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d136:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d138:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d13a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d13c:	bfac      	ite	ge
 800d13e:	18ef      	addge	r7, r5, r3
 800d140:	1b5e      	sublt	r6, r3, r5
 800d142:	9b08      	ldr	r3, [sp, #32]
 800d144:	1aed      	subs	r5, r5, r3
 800d146:	4415      	add	r5, r2
 800d148:	4b65      	ldr	r3, [pc, #404]	@ (800d2e0 <_strtod_l+0x858>)
 800d14a:	3d01      	subs	r5, #1
 800d14c:	429d      	cmp	r5, r3
 800d14e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d152:	da50      	bge.n	800d1f6 <_strtod_l+0x76e>
 800d154:	1b5b      	subs	r3, r3, r5
 800d156:	2b1f      	cmp	r3, #31
 800d158:	eba2 0203 	sub.w	r2, r2, r3
 800d15c:	f04f 0101 	mov.w	r1, #1
 800d160:	dc3d      	bgt.n	800d1de <_strtod_l+0x756>
 800d162:	fa01 f303 	lsl.w	r3, r1, r3
 800d166:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d168:	2300      	movs	r3, #0
 800d16a:	9310      	str	r3, [sp, #64]	@ 0x40
 800d16c:	18bd      	adds	r5, r7, r2
 800d16e:	9b08      	ldr	r3, [sp, #32]
 800d170:	42af      	cmp	r7, r5
 800d172:	4416      	add	r6, r2
 800d174:	441e      	add	r6, r3
 800d176:	463b      	mov	r3, r7
 800d178:	bfa8      	it	ge
 800d17a:	462b      	movge	r3, r5
 800d17c:	42b3      	cmp	r3, r6
 800d17e:	bfa8      	it	ge
 800d180:	4633      	movge	r3, r6
 800d182:	2b00      	cmp	r3, #0
 800d184:	bfc2      	ittt	gt
 800d186:	1aed      	subgt	r5, r5, r3
 800d188:	1af6      	subgt	r6, r6, r3
 800d18a:	1aff      	subgt	r7, r7, r3
 800d18c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d18e:	2b00      	cmp	r3, #0
 800d190:	dd16      	ble.n	800d1c0 <_strtod_l+0x738>
 800d192:	4641      	mov	r1, r8
 800d194:	9805      	ldr	r0, [sp, #20]
 800d196:	461a      	mov	r2, r3
 800d198:	f7ff f9a4 	bl	800c4e4 <__pow5mult>
 800d19c:	4680      	mov	r8, r0
 800d19e:	2800      	cmp	r0, #0
 800d1a0:	d0ba      	beq.n	800d118 <_strtod_l+0x690>
 800d1a2:	4601      	mov	r1, r0
 800d1a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d1a6:	9805      	ldr	r0, [sp, #20]
 800d1a8:	f7ff f8fa 	bl	800c3a0 <__multiply>
 800d1ac:	900a      	str	r0, [sp, #40]	@ 0x28
 800d1ae:	2800      	cmp	r0, #0
 800d1b0:	f43f ae8d 	beq.w	800cece <_strtod_l+0x446>
 800d1b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d1b6:	9805      	ldr	r0, [sp, #20]
 800d1b8:	f7fe ffde 	bl	800c178 <_Bfree>
 800d1bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1be:	931a      	str	r3, [sp, #104]	@ 0x68
 800d1c0:	2d00      	cmp	r5, #0
 800d1c2:	dc1d      	bgt.n	800d200 <_strtod_l+0x778>
 800d1c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	dd23      	ble.n	800d212 <_strtod_l+0x78a>
 800d1ca:	4649      	mov	r1, r9
 800d1cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d1ce:	9805      	ldr	r0, [sp, #20]
 800d1d0:	f7ff f988 	bl	800c4e4 <__pow5mult>
 800d1d4:	4681      	mov	r9, r0
 800d1d6:	b9e0      	cbnz	r0, 800d212 <_strtod_l+0x78a>
 800d1d8:	f04f 0900 	mov.w	r9, #0
 800d1dc:	e677      	b.n	800cece <_strtod_l+0x446>
 800d1de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d1e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d1e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d1ea:	35e2      	adds	r5, #226	@ 0xe2
 800d1ec:	fa01 f305 	lsl.w	r3, r1, r5
 800d1f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800d1f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d1f4:	e7ba      	b.n	800d16c <_strtod_l+0x6e4>
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	9310      	str	r3, [sp, #64]	@ 0x40
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d1fe:	e7b5      	b.n	800d16c <_strtod_l+0x6e4>
 800d200:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d202:	9805      	ldr	r0, [sp, #20]
 800d204:	462a      	mov	r2, r5
 800d206:	f7ff f9c7 	bl	800c598 <__lshift>
 800d20a:	901a      	str	r0, [sp, #104]	@ 0x68
 800d20c:	2800      	cmp	r0, #0
 800d20e:	d1d9      	bne.n	800d1c4 <_strtod_l+0x73c>
 800d210:	e65d      	b.n	800cece <_strtod_l+0x446>
 800d212:	2e00      	cmp	r6, #0
 800d214:	dd07      	ble.n	800d226 <_strtod_l+0x79e>
 800d216:	4649      	mov	r1, r9
 800d218:	9805      	ldr	r0, [sp, #20]
 800d21a:	4632      	mov	r2, r6
 800d21c:	f7ff f9bc 	bl	800c598 <__lshift>
 800d220:	4681      	mov	r9, r0
 800d222:	2800      	cmp	r0, #0
 800d224:	d0d8      	beq.n	800d1d8 <_strtod_l+0x750>
 800d226:	2f00      	cmp	r7, #0
 800d228:	dd08      	ble.n	800d23c <_strtod_l+0x7b4>
 800d22a:	4641      	mov	r1, r8
 800d22c:	9805      	ldr	r0, [sp, #20]
 800d22e:	463a      	mov	r2, r7
 800d230:	f7ff f9b2 	bl	800c598 <__lshift>
 800d234:	4680      	mov	r8, r0
 800d236:	2800      	cmp	r0, #0
 800d238:	f43f ae49 	beq.w	800cece <_strtod_l+0x446>
 800d23c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d23e:	9805      	ldr	r0, [sp, #20]
 800d240:	464a      	mov	r2, r9
 800d242:	f7ff fa31 	bl	800c6a8 <__mdiff>
 800d246:	4604      	mov	r4, r0
 800d248:	2800      	cmp	r0, #0
 800d24a:	f43f ae40 	beq.w	800cece <_strtod_l+0x446>
 800d24e:	68c3      	ldr	r3, [r0, #12]
 800d250:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d252:	2300      	movs	r3, #0
 800d254:	60c3      	str	r3, [r0, #12]
 800d256:	4641      	mov	r1, r8
 800d258:	f7ff fa0a 	bl	800c670 <__mcmp>
 800d25c:	2800      	cmp	r0, #0
 800d25e:	da45      	bge.n	800d2ec <_strtod_l+0x864>
 800d260:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d262:	ea53 030a 	orrs.w	r3, r3, sl
 800d266:	d16b      	bne.n	800d340 <_strtod_l+0x8b8>
 800d268:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d167      	bne.n	800d340 <_strtod_l+0x8b8>
 800d270:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d274:	0d1b      	lsrs	r3, r3, #20
 800d276:	051b      	lsls	r3, r3, #20
 800d278:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d27c:	d960      	bls.n	800d340 <_strtod_l+0x8b8>
 800d27e:	6963      	ldr	r3, [r4, #20]
 800d280:	b913      	cbnz	r3, 800d288 <_strtod_l+0x800>
 800d282:	6923      	ldr	r3, [r4, #16]
 800d284:	2b01      	cmp	r3, #1
 800d286:	dd5b      	ble.n	800d340 <_strtod_l+0x8b8>
 800d288:	4621      	mov	r1, r4
 800d28a:	2201      	movs	r2, #1
 800d28c:	9805      	ldr	r0, [sp, #20]
 800d28e:	f7ff f983 	bl	800c598 <__lshift>
 800d292:	4641      	mov	r1, r8
 800d294:	4604      	mov	r4, r0
 800d296:	f7ff f9eb 	bl	800c670 <__mcmp>
 800d29a:	2800      	cmp	r0, #0
 800d29c:	dd50      	ble.n	800d340 <_strtod_l+0x8b8>
 800d29e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d2a2:	9a08      	ldr	r2, [sp, #32]
 800d2a4:	0d1b      	lsrs	r3, r3, #20
 800d2a6:	051b      	lsls	r3, r3, #20
 800d2a8:	2a00      	cmp	r2, #0
 800d2aa:	d06a      	beq.n	800d382 <_strtod_l+0x8fa>
 800d2ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d2b0:	d867      	bhi.n	800d382 <_strtod_l+0x8fa>
 800d2b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d2b6:	f67f ae9d 	bls.w	800cff4 <_strtod_l+0x56c>
 800d2ba:	4b0a      	ldr	r3, [pc, #40]	@ (800d2e4 <_strtod_l+0x85c>)
 800d2bc:	4650      	mov	r0, sl
 800d2be:	4659      	mov	r1, fp
 800d2c0:	2200      	movs	r2, #0
 800d2c2:	f7f3 f9f9 	bl	80006b8 <__aeabi_dmul>
 800d2c6:	4b08      	ldr	r3, [pc, #32]	@ (800d2e8 <_strtod_l+0x860>)
 800d2c8:	400b      	ands	r3, r1
 800d2ca:	4682      	mov	sl, r0
 800d2cc:	468b      	mov	fp, r1
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	f47f ae08 	bne.w	800cee4 <_strtod_l+0x45c>
 800d2d4:	9a05      	ldr	r2, [sp, #20]
 800d2d6:	2322      	movs	r3, #34	@ 0x22
 800d2d8:	6013      	str	r3, [r2, #0]
 800d2da:	e603      	b.n	800cee4 <_strtod_l+0x45c>
 800d2dc:	08014de8 	.word	0x08014de8
 800d2e0:	fffffc02 	.word	0xfffffc02
 800d2e4:	39500000 	.word	0x39500000
 800d2e8:	7ff00000 	.word	0x7ff00000
 800d2ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d2f0:	d165      	bne.n	800d3be <_strtod_l+0x936>
 800d2f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d2f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d2f8:	b35a      	cbz	r2, 800d352 <_strtod_l+0x8ca>
 800d2fa:	4a9f      	ldr	r2, [pc, #636]	@ (800d578 <_strtod_l+0xaf0>)
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	d12b      	bne.n	800d358 <_strtod_l+0x8d0>
 800d300:	9b08      	ldr	r3, [sp, #32]
 800d302:	4651      	mov	r1, sl
 800d304:	b303      	cbz	r3, 800d348 <_strtod_l+0x8c0>
 800d306:	4b9d      	ldr	r3, [pc, #628]	@ (800d57c <_strtod_l+0xaf4>)
 800d308:	465a      	mov	r2, fp
 800d30a:	4013      	ands	r3, r2
 800d30c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d310:	f04f 32ff 	mov.w	r2, #4294967295
 800d314:	d81b      	bhi.n	800d34e <_strtod_l+0x8c6>
 800d316:	0d1b      	lsrs	r3, r3, #20
 800d318:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d31c:	fa02 f303 	lsl.w	r3, r2, r3
 800d320:	4299      	cmp	r1, r3
 800d322:	d119      	bne.n	800d358 <_strtod_l+0x8d0>
 800d324:	4b96      	ldr	r3, [pc, #600]	@ (800d580 <_strtod_l+0xaf8>)
 800d326:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d328:	429a      	cmp	r2, r3
 800d32a:	d102      	bne.n	800d332 <_strtod_l+0x8aa>
 800d32c:	3101      	adds	r1, #1
 800d32e:	f43f adce 	beq.w	800cece <_strtod_l+0x446>
 800d332:	4b92      	ldr	r3, [pc, #584]	@ (800d57c <_strtod_l+0xaf4>)
 800d334:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d336:	401a      	ands	r2, r3
 800d338:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d33c:	f04f 0a00 	mov.w	sl, #0
 800d340:	9b08      	ldr	r3, [sp, #32]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d1b9      	bne.n	800d2ba <_strtod_l+0x832>
 800d346:	e5cd      	b.n	800cee4 <_strtod_l+0x45c>
 800d348:	f04f 33ff 	mov.w	r3, #4294967295
 800d34c:	e7e8      	b.n	800d320 <_strtod_l+0x898>
 800d34e:	4613      	mov	r3, r2
 800d350:	e7e6      	b.n	800d320 <_strtod_l+0x898>
 800d352:	ea53 030a 	orrs.w	r3, r3, sl
 800d356:	d0a2      	beq.n	800d29e <_strtod_l+0x816>
 800d358:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d35a:	b1db      	cbz	r3, 800d394 <_strtod_l+0x90c>
 800d35c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d35e:	4213      	tst	r3, r2
 800d360:	d0ee      	beq.n	800d340 <_strtod_l+0x8b8>
 800d362:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d364:	9a08      	ldr	r2, [sp, #32]
 800d366:	4650      	mov	r0, sl
 800d368:	4659      	mov	r1, fp
 800d36a:	b1bb      	cbz	r3, 800d39c <_strtod_l+0x914>
 800d36c:	f7ff fb6e 	bl	800ca4c <sulp>
 800d370:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d374:	ec53 2b10 	vmov	r2, r3, d0
 800d378:	f7f2 ffe8 	bl	800034c <__adddf3>
 800d37c:	4682      	mov	sl, r0
 800d37e:	468b      	mov	fp, r1
 800d380:	e7de      	b.n	800d340 <_strtod_l+0x8b8>
 800d382:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d386:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d38a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d38e:	f04f 3aff 	mov.w	sl, #4294967295
 800d392:	e7d5      	b.n	800d340 <_strtod_l+0x8b8>
 800d394:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d396:	ea13 0f0a 	tst.w	r3, sl
 800d39a:	e7e1      	b.n	800d360 <_strtod_l+0x8d8>
 800d39c:	f7ff fb56 	bl	800ca4c <sulp>
 800d3a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d3a4:	ec53 2b10 	vmov	r2, r3, d0
 800d3a8:	f7f2 ffce 	bl	8000348 <__aeabi_dsub>
 800d3ac:	2200      	movs	r2, #0
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	4682      	mov	sl, r0
 800d3b2:	468b      	mov	fp, r1
 800d3b4:	f7f3 fbe8 	bl	8000b88 <__aeabi_dcmpeq>
 800d3b8:	2800      	cmp	r0, #0
 800d3ba:	d0c1      	beq.n	800d340 <_strtod_l+0x8b8>
 800d3bc:	e61a      	b.n	800cff4 <_strtod_l+0x56c>
 800d3be:	4641      	mov	r1, r8
 800d3c0:	4620      	mov	r0, r4
 800d3c2:	f7ff facd 	bl	800c960 <__ratio>
 800d3c6:	ec57 6b10 	vmov	r6, r7, d0
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d3d0:	4630      	mov	r0, r6
 800d3d2:	4639      	mov	r1, r7
 800d3d4:	f7f3 fbec 	bl	8000bb0 <__aeabi_dcmple>
 800d3d8:	2800      	cmp	r0, #0
 800d3da:	d06f      	beq.n	800d4bc <_strtod_l+0xa34>
 800d3dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d17a      	bne.n	800d4d8 <_strtod_l+0xa50>
 800d3e2:	f1ba 0f00 	cmp.w	sl, #0
 800d3e6:	d158      	bne.n	800d49a <_strtod_l+0xa12>
 800d3e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d3ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d15a      	bne.n	800d4a8 <_strtod_l+0xa20>
 800d3f2:	4b64      	ldr	r3, [pc, #400]	@ (800d584 <_strtod_l+0xafc>)
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	4630      	mov	r0, r6
 800d3f8:	4639      	mov	r1, r7
 800d3fa:	f7f3 fbcf 	bl	8000b9c <__aeabi_dcmplt>
 800d3fe:	2800      	cmp	r0, #0
 800d400:	d159      	bne.n	800d4b6 <_strtod_l+0xa2e>
 800d402:	4630      	mov	r0, r6
 800d404:	4639      	mov	r1, r7
 800d406:	4b60      	ldr	r3, [pc, #384]	@ (800d588 <_strtod_l+0xb00>)
 800d408:	2200      	movs	r2, #0
 800d40a:	f7f3 f955 	bl	80006b8 <__aeabi_dmul>
 800d40e:	4606      	mov	r6, r0
 800d410:	460f      	mov	r7, r1
 800d412:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d416:	9606      	str	r6, [sp, #24]
 800d418:	9307      	str	r3, [sp, #28]
 800d41a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d41e:	4d57      	ldr	r5, [pc, #348]	@ (800d57c <_strtod_l+0xaf4>)
 800d420:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d426:	401d      	ands	r5, r3
 800d428:	4b58      	ldr	r3, [pc, #352]	@ (800d58c <_strtod_l+0xb04>)
 800d42a:	429d      	cmp	r5, r3
 800d42c:	f040 80b2 	bne.w	800d594 <_strtod_l+0xb0c>
 800d430:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d432:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d436:	ec4b ab10 	vmov	d0, sl, fp
 800d43a:	f7ff f9c9 	bl	800c7d0 <__ulp>
 800d43e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d442:	ec51 0b10 	vmov	r0, r1, d0
 800d446:	f7f3 f937 	bl	80006b8 <__aeabi_dmul>
 800d44a:	4652      	mov	r2, sl
 800d44c:	465b      	mov	r3, fp
 800d44e:	f7f2 ff7d 	bl	800034c <__adddf3>
 800d452:	460b      	mov	r3, r1
 800d454:	4949      	ldr	r1, [pc, #292]	@ (800d57c <_strtod_l+0xaf4>)
 800d456:	4a4e      	ldr	r2, [pc, #312]	@ (800d590 <_strtod_l+0xb08>)
 800d458:	4019      	ands	r1, r3
 800d45a:	4291      	cmp	r1, r2
 800d45c:	4682      	mov	sl, r0
 800d45e:	d942      	bls.n	800d4e6 <_strtod_l+0xa5e>
 800d460:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d462:	4b47      	ldr	r3, [pc, #284]	@ (800d580 <_strtod_l+0xaf8>)
 800d464:	429a      	cmp	r2, r3
 800d466:	d103      	bne.n	800d470 <_strtod_l+0x9e8>
 800d468:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d46a:	3301      	adds	r3, #1
 800d46c:	f43f ad2f 	beq.w	800cece <_strtod_l+0x446>
 800d470:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d580 <_strtod_l+0xaf8>
 800d474:	f04f 3aff 	mov.w	sl, #4294967295
 800d478:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d47a:	9805      	ldr	r0, [sp, #20]
 800d47c:	f7fe fe7c 	bl	800c178 <_Bfree>
 800d480:	9805      	ldr	r0, [sp, #20]
 800d482:	4649      	mov	r1, r9
 800d484:	f7fe fe78 	bl	800c178 <_Bfree>
 800d488:	9805      	ldr	r0, [sp, #20]
 800d48a:	4641      	mov	r1, r8
 800d48c:	f7fe fe74 	bl	800c178 <_Bfree>
 800d490:	9805      	ldr	r0, [sp, #20]
 800d492:	4621      	mov	r1, r4
 800d494:	f7fe fe70 	bl	800c178 <_Bfree>
 800d498:	e619      	b.n	800d0ce <_strtod_l+0x646>
 800d49a:	f1ba 0f01 	cmp.w	sl, #1
 800d49e:	d103      	bne.n	800d4a8 <_strtod_l+0xa20>
 800d4a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	f43f ada6 	beq.w	800cff4 <_strtod_l+0x56c>
 800d4a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d558 <_strtod_l+0xad0>
 800d4ac:	4f35      	ldr	r7, [pc, #212]	@ (800d584 <_strtod_l+0xafc>)
 800d4ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d4b2:	2600      	movs	r6, #0
 800d4b4:	e7b1      	b.n	800d41a <_strtod_l+0x992>
 800d4b6:	4f34      	ldr	r7, [pc, #208]	@ (800d588 <_strtod_l+0xb00>)
 800d4b8:	2600      	movs	r6, #0
 800d4ba:	e7aa      	b.n	800d412 <_strtod_l+0x98a>
 800d4bc:	4b32      	ldr	r3, [pc, #200]	@ (800d588 <_strtod_l+0xb00>)
 800d4be:	4630      	mov	r0, r6
 800d4c0:	4639      	mov	r1, r7
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	f7f3 f8f8 	bl	80006b8 <__aeabi_dmul>
 800d4c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4ca:	4606      	mov	r6, r0
 800d4cc:	460f      	mov	r7, r1
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d09f      	beq.n	800d412 <_strtod_l+0x98a>
 800d4d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d4d6:	e7a0      	b.n	800d41a <_strtod_l+0x992>
 800d4d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d560 <_strtod_l+0xad8>
 800d4dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d4e0:	ec57 6b17 	vmov	r6, r7, d7
 800d4e4:	e799      	b.n	800d41a <_strtod_l+0x992>
 800d4e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d4ea:	9b08      	ldr	r3, [sp, #32]
 800d4ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d1c1      	bne.n	800d478 <_strtod_l+0x9f0>
 800d4f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d4f8:	0d1b      	lsrs	r3, r3, #20
 800d4fa:	051b      	lsls	r3, r3, #20
 800d4fc:	429d      	cmp	r5, r3
 800d4fe:	d1bb      	bne.n	800d478 <_strtod_l+0x9f0>
 800d500:	4630      	mov	r0, r6
 800d502:	4639      	mov	r1, r7
 800d504:	f7f3 fc38 	bl	8000d78 <__aeabi_d2lz>
 800d508:	f7f3 f8a8 	bl	800065c <__aeabi_l2d>
 800d50c:	4602      	mov	r2, r0
 800d50e:	460b      	mov	r3, r1
 800d510:	4630      	mov	r0, r6
 800d512:	4639      	mov	r1, r7
 800d514:	f7f2 ff18 	bl	8000348 <__aeabi_dsub>
 800d518:	460b      	mov	r3, r1
 800d51a:	4602      	mov	r2, r0
 800d51c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d520:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d524:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d526:	ea46 060a 	orr.w	r6, r6, sl
 800d52a:	431e      	orrs	r6, r3
 800d52c:	d06f      	beq.n	800d60e <_strtod_l+0xb86>
 800d52e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d568 <_strtod_l+0xae0>)
 800d530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d534:	f7f3 fb32 	bl	8000b9c <__aeabi_dcmplt>
 800d538:	2800      	cmp	r0, #0
 800d53a:	f47f acd3 	bne.w	800cee4 <_strtod_l+0x45c>
 800d53e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d570 <_strtod_l+0xae8>)
 800d540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d544:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d548:	f7f3 fb46 	bl	8000bd8 <__aeabi_dcmpgt>
 800d54c:	2800      	cmp	r0, #0
 800d54e:	d093      	beq.n	800d478 <_strtod_l+0x9f0>
 800d550:	e4c8      	b.n	800cee4 <_strtod_l+0x45c>
 800d552:	bf00      	nop
 800d554:	f3af 8000 	nop.w
 800d558:	00000000 	.word	0x00000000
 800d55c:	bff00000 	.word	0xbff00000
 800d560:	00000000 	.word	0x00000000
 800d564:	3ff00000 	.word	0x3ff00000
 800d568:	94a03595 	.word	0x94a03595
 800d56c:	3fdfffff 	.word	0x3fdfffff
 800d570:	35afe535 	.word	0x35afe535
 800d574:	3fe00000 	.word	0x3fe00000
 800d578:	000fffff 	.word	0x000fffff
 800d57c:	7ff00000 	.word	0x7ff00000
 800d580:	7fefffff 	.word	0x7fefffff
 800d584:	3ff00000 	.word	0x3ff00000
 800d588:	3fe00000 	.word	0x3fe00000
 800d58c:	7fe00000 	.word	0x7fe00000
 800d590:	7c9fffff 	.word	0x7c9fffff
 800d594:	9b08      	ldr	r3, [sp, #32]
 800d596:	b323      	cbz	r3, 800d5e2 <_strtod_l+0xb5a>
 800d598:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d59c:	d821      	bhi.n	800d5e2 <_strtod_l+0xb5a>
 800d59e:	a328      	add	r3, pc, #160	@ (adr r3, 800d640 <_strtod_l+0xbb8>)
 800d5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5a4:	4630      	mov	r0, r6
 800d5a6:	4639      	mov	r1, r7
 800d5a8:	f7f3 fb02 	bl	8000bb0 <__aeabi_dcmple>
 800d5ac:	b1a0      	cbz	r0, 800d5d8 <_strtod_l+0xb50>
 800d5ae:	4639      	mov	r1, r7
 800d5b0:	4630      	mov	r0, r6
 800d5b2:	f7f3 fb59 	bl	8000c68 <__aeabi_d2uiz>
 800d5b6:	2801      	cmp	r0, #1
 800d5b8:	bf38      	it	cc
 800d5ba:	2001      	movcc	r0, #1
 800d5bc:	f7f3 f802 	bl	80005c4 <__aeabi_ui2d>
 800d5c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5c2:	4606      	mov	r6, r0
 800d5c4:	460f      	mov	r7, r1
 800d5c6:	b9fb      	cbnz	r3, 800d608 <_strtod_l+0xb80>
 800d5c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d5cc:	9014      	str	r0, [sp, #80]	@ 0x50
 800d5ce:	9315      	str	r3, [sp, #84]	@ 0x54
 800d5d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d5d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d5d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d5da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d5de:	1b5b      	subs	r3, r3, r5
 800d5e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d5e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d5e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d5ea:	f7ff f8f1 	bl	800c7d0 <__ulp>
 800d5ee:	4650      	mov	r0, sl
 800d5f0:	ec53 2b10 	vmov	r2, r3, d0
 800d5f4:	4659      	mov	r1, fp
 800d5f6:	f7f3 f85f 	bl	80006b8 <__aeabi_dmul>
 800d5fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d5fe:	f7f2 fea5 	bl	800034c <__adddf3>
 800d602:	4682      	mov	sl, r0
 800d604:	468b      	mov	fp, r1
 800d606:	e770      	b.n	800d4ea <_strtod_l+0xa62>
 800d608:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d60c:	e7e0      	b.n	800d5d0 <_strtod_l+0xb48>
 800d60e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d648 <_strtod_l+0xbc0>)
 800d610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d614:	f7f3 fac2 	bl	8000b9c <__aeabi_dcmplt>
 800d618:	e798      	b.n	800d54c <_strtod_l+0xac4>
 800d61a:	2300      	movs	r3, #0
 800d61c:	930e      	str	r3, [sp, #56]	@ 0x38
 800d61e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d620:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d622:	6013      	str	r3, [r2, #0]
 800d624:	f7ff ba6d 	b.w	800cb02 <_strtod_l+0x7a>
 800d628:	2a65      	cmp	r2, #101	@ 0x65
 800d62a:	f43f ab68 	beq.w	800ccfe <_strtod_l+0x276>
 800d62e:	2a45      	cmp	r2, #69	@ 0x45
 800d630:	f43f ab65 	beq.w	800ccfe <_strtod_l+0x276>
 800d634:	2301      	movs	r3, #1
 800d636:	f7ff bba0 	b.w	800cd7a <_strtod_l+0x2f2>
 800d63a:	bf00      	nop
 800d63c:	f3af 8000 	nop.w
 800d640:	ffc00000 	.word	0xffc00000
 800d644:	41dfffff 	.word	0x41dfffff
 800d648:	94a03595 	.word	0x94a03595
 800d64c:	3fcfffff 	.word	0x3fcfffff

0800d650 <_strtod_r>:
 800d650:	4b01      	ldr	r3, [pc, #4]	@ (800d658 <_strtod_r+0x8>)
 800d652:	f7ff ba19 	b.w	800ca88 <_strtod_l>
 800d656:	bf00      	nop
 800d658:	2000101c 	.word	0x2000101c

0800d65c <_strtol_l.isra.0>:
 800d65c:	2b24      	cmp	r3, #36	@ 0x24
 800d65e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d662:	4686      	mov	lr, r0
 800d664:	4690      	mov	r8, r2
 800d666:	d801      	bhi.n	800d66c <_strtol_l.isra.0+0x10>
 800d668:	2b01      	cmp	r3, #1
 800d66a:	d106      	bne.n	800d67a <_strtol_l.isra.0+0x1e>
 800d66c:	f7fd fdb6 	bl	800b1dc <__errno>
 800d670:	2316      	movs	r3, #22
 800d672:	6003      	str	r3, [r0, #0]
 800d674:	2000      	movs	r0, #0
 800d676:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d67a:	4834      	ldr	r0, [pc, #208]	@ (800d74c <_strtol_l.isra.0+0xf0>)
 800d67c:	460d      	mov	r5, r1
 800d67e:	462a      	mov	r2, r5
 800d680:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d684:	5d06      	ldrb	r6, [r0, r4]
 800d686:	f016 0608 	ands.w	r6, r6, #8
 800d68a:	d1f8      	bne.n	800d67e <_strtol_l.isra.0+0x22>
 800d68c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d68e:	d110      	bne.n	800d6b2 <_strtol_l.isra.0+0x56>
 800d690:	782c      	ldrb	r4, [r5, #0]
 800d692:	2601      	movs	r6, #1
 800d694:	1c95      	adds	r5, r2, #2
 800d696:	f033 0210 	bics.w	r2, r3, #16
 800d69a:	d115      	bne.n	800d6c8 <_strtol_l.isra.0+0x6c>
 800d69c:	2c30      	cmp	r4, #48	@ 0x30
 800d69e:	d10d      	bne.n	800d6bc <_strtol_l.isra.0+0x60>
 800d6a0:	782a      	ldrb	r2, [r5, #0]
 800d6a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d6a6:	2a58      	cmp	r2, #88	@ 0x58
 800d6a8:	d108      	bne.n	800d6bc <_strtol_l.isra.0+0x60>
 800d6aa:	786c      	ldrb	r4, [r5, #1]
 800d6ac:	3502      	adds	r5, #2
 800d6ae:	2310      	movs	r3, #16
 800d6b0:	e00a      	b.n	800d6c8 <_strtol_l.isra.0+0x6c>
 800d6b2:	2c2b      	cmp	r4, #43	@ 0x2b
 800d6b4:	bf04      	itt	eq
 800d6b6:	782c      	ldrbeq	r4, [r5, #0]
 800d6b8:	1c95      	addeq	r5, r2, #2
 800d6ba:	e7ec      	b.n	800d696 <_strtol_l.isra.0+0x3a>
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d1f6      	bne.n	800d6ae <_strtol_l.isra.0+0x52>
 800d6c0:	2c30      	cmp	r4, #48	@ 0x30
 800d6c2:	bf14      	ite	ne
 800d6c4:	230a      	movne	r3, #10
 800d6c6:	2308      	moveq	r3, #8
 800d6c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d6cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	fbbc f9f3 	udiv	r9, ip, r3
 800d6d6:	4610      	mov	r0, r2
 800d6d8:	fb03 ca19 	mls	sl, r3, r9, ip
 800d6dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d6e0:	2f09      	cmp	r7, #9
 800d6e2:	d80f      	bhi.n	800d704 <_strtol_l.isra.0+0xa8>
 800d6e4:	463c      	mov	r4, r7
 800d6e6:	42a3      	cmp	r3, r4
 800d6e8:	dd1b      	ble.n	800d722 <_strtol_l.isra.0+0xc6>
 800d6ea:	1c57      	adds	r7, r2, #1
 800d6ec:	d007      	beq.n	800d6fe <_strtol_l.isra.0+0xa2>
 800d6ee:	4581      	cmp	r9, r0
 800d6f0:	d314      	bcc.n	800d71c <_strtol_l.isra.0+0xc0>
 800d6f2:	d101      	bne.n	800d6f8 <_strtol_l.isra.0+0x9c>
 800d6f4:	45a2      	cmp	sl, r4
 800d6f6:	db11      	blt.n	800d71c <_strtol_l.isra.0+0xc0>
 800d6f8:	fb00 4003 	mla	r0, r0, r3, r4
 800d6fc:	2201      	movs	r2, #1
 800d6fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d702:	e7eb      	b.n	800d6dc <_strtol_l.isra.0+0x80>
 800d704:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d708:	2f19      	cmp	r7, #25
 800d70a:	d801      	bhi.n	800d710 <_strtol_l.isra.0+0xb4>
 800d70c:	3c37      	subs	r4, #55	@ 0x37
 800d70e:	e7ea      	b.n	800d6e6 <_strtol_l.isra.0+0x8a>
 800d710:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d714:	2f19      	cmp	r7, #25
 800d716:	d804      	bhi.n	800d722 <_strtol_l.isra.0+0xc6>
 800d718:	3c57      	subs	r4, #87	@ 0x57
 800d71a:	e7e4      	b.n	800d6e6 <_strtol_l.isra.0+0x8a>
 800d71c:	f04f 32ff 	mov.w	r2, #4294967295
 800d720:	e7ed      	b.n	800d6fe <_strtol_l.isra.0+0xa2>
 800d722:	1c53      	adds	r3, r2, #1
 800d724:	d108      	bne.n	800d738 <_strtol_l.isra.0+0xdc>
 800d726:	2322      	movs	r3, #34	@ 0x22
 800d728:	f8ce 3000 	str.w	r3, [lr]
 800d72c:	4660      	mov	r0, ip
 800d72e:	f1b8 0f00 	cmp.w	r8, #0
 800d732:	d0a0      	beq.n	800d676 <_strtol_l.isra.0+0x1a>
 800d734:	1e69      	subs	r1, r5, #1
 800d736:	e006      	b.n	800d746 <_strtol_l.isra.0+0xea>
 800d738:	b106      	cbz	r6, 800d73c <_strtol_l.isra.0+0xe0>
 800d73a:	4240      	negs	r0, r0
 800d73c:	f1b8 0f00 	cmp.w	r8, #0
 800d740:	d099      	beq.n	800d676 <_strtol_l.isra.0+0x1a>
 800d742:	2a00      	cmp	r2, #0
 800d744:	d1f6      	bne.n	800d734 <_strtol_l.isra.0+0xd8>
 800d746:	f8c8 1000 	str.w	r1, [r8]
 800d74a:	e794      	b.n	800d676 <_strtol_l.isra.0+0x1a>
 800d74c:	08014e11 	.word	0x08014e11

0800d750 <_strtol_r>:
 800d750:	f7ff bf84 	b.w	800d65c <_strtol_l.isra.0>

0800d754 <__ssputs_r>:
 800d754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d758:	688e      	ldr	r6, [r1, #8]
 800d75a:	461f      	mov	r7, r3
 800d75c:	42be      	cmp	r6, r7
 800d75e:	680b      	ldr	r3, [r1, #0]
 800d760:	4682      	mov	sl, r0
 800d762:	460c      	mov	r4, r1
 800d764:	4690      	mov	r8, r2
 800d766:	d82d      	bhi.n	800d7c4 <__ssputs_r+0x70>
 800d768:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d76c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d770:	d026      	beq.n	800d7c0 <__ssputs_r+0x6c>
 800d772:	6965      	ldr	r5, [r4, #20]
 800d774:	6909      	ldr	r1, [r1, #16]
 800d776:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d77a:	eba3 0901 	sub.w	r9, r3, r1
 800d77e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d782:	1c7b      	adds	r3, r7, #1
 800d784:	444b      	add	r3, r9
 800d786:	106d      	asrs	r5, r5, #1
 800d788:	429d      	cmp	r5, r3
 800d78a:	bf38      	it	cc
 800d78c:	461d      	movcc	r5, r3
 800d78e:	0553      	lsls	r3, r2, #21
 800d790:	d527      	bpl.n	800d7e2 <__ssputs_r+0x8e>
 800d792:	4629      	mov	r1, r5
 800d794:	f7fe fc24 	bl	800bfe0 <_malloc_r>
 800d798:	4606      	mov	r6, r0
 800d79a:	b360      	cbz	r0, 800d7f6 <__ssputs_r+0xa2>
 800d79c:	6921      	ldr	r1, [r4, #16]
 800d79e:	464a      	mov	r2, r9
 800d7a0:	f000 fa18 	bl	800dbd4 <memcpy>
 800d7a4:	89a3      	ldrh	r3, [r4, #12]
 800d7a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d7aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7ae:	81a3      	strh	r3, [r4, #12]
 800d7b0:	6126      	str	r6, [r4, #16]
 800d7b2:	6165      	str	r5, [r4, #20]
 800d7b4:	444e      	add	r6, r9
 800d7b6:	eba5 0509 	sub.w	r5, r5, r9
 800d7ba:	6026      	str	r6, [r4, #0]
 800d7bc:	60a5      	str	r5, [r4, #8]
 800d7be:	463e      	mov	r6, r7
 800d7c0:	42be      	cmp	r6, r7
 800d7c2:	d900      	bls.n	800d7c6 <__ssputs_r+0x72>
 800d7c4:	463e      	mov	r6, r7
 800d7c6:	6820      	ldr	r0, [r4, #0]
 800d7c8:	4632      	mov	r2, r6
 800d7ca:	4641      	mov	r1, r8
 800d7cc:	f000 f9c6 	bl	800db5c <memmove>
 800d7d0:	68a3      	ldr	r3, [r4, #8]
 800d7d2:	1b9b      	subs	r3, r3, r6
 800d7d4:	60a3      	str	r3, [r4, #8]
 800d7d6:	6823      	ldr	r3, [r4, #0]
 800d7d8:	4433      	add	r3, r6
 800d7da:	6023      	str	r3, [r4, #0]
 800d7dc:	2000      	movs	r0, #0
 800d7de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7e2:	462a      	mov	r2, r5
 800d7e4:	f000 fd89 	bl	800e2fa <_realloc_r>
 800d7e8:	4606      	mov	r6, r0
 800d7ea:	2800      	cmp	r0, #0
 800d7ec:	d1e0      	bne.n	800d7b0 <__ssputs_r+0x5c>
 800d7ee:	6921      	ldr	r1, [r4, #16]
 800d7f0:	4650      	mov	r0, sl
 800d7f2:	f7fe fb81 	bl	800bef8 <_free_r>
 800d7f6:	230c      	movs	r3, #12
 800d7f8:	f8ca 3000 	str.w	r3, [sl]
 800d7fc:	89a3      	ldrh	r3, [r4, #12]
 800d7fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d802:	81a3      	strh	r3, [r4, #12]
 800d804:	f04f 30ff 	mov.w	r0, #4294967295
 800d808:	e7e9      	b.n	800d7de <__ssputs_r+0x8a>
	...

0800d80c <_svfiprintf_r>:
 800d80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d810:	4698      	mov	r8, r3
 800d812:	898b      	ldrh	r3, [r1, #12]
 800d814:	061b      	lsls	r3, r3, #24
 800d816:	b09d      	sub	sp, #116	@ 0x74
 800d818:	4607      	mov	r7, r0
 800d81a:	460d      	mov	r5, r1
 800d81c:	4614      	mov	r4, r2
 800d81e:	d510      	bpl.n	800d842 <_svfiprintf_r+0x36>
 800d820:	690b      	ldr	r3, [r1, #16]
 800d822:	b973      	cbnz	r3, 800d842 <_svfiprintf_r+0x36>
 800d824:	2140      	movs	r1, #64	@ 0x40
 800d826:	f7fe fbdb 	bl	800bfe0 <_malloc_r>
 800d82a:	6028      	str	r0, [r5, #0]
 800d82c:	6128      	str	r0, [r5, #16]
 800d82e:	b930      	cbnz	r0, 800d83e <_svfiprintf_r+0x32>
 800d830:	230c      	movs	r3, #12
 800d832:	603b      	str	r3, [r7, #0]
 800d834:	f04f 30ff 	mov.w	r0, #4294967295
 800d838:	b01d      	add	sp, #116	@ 0x74
 800d83a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d83e:	2340      	movs	r3, #64	@ 0x40
 800d840:	616b      	str	r3, [r5, #20]
 800d842:	2300      	movs	r3, #0
 800d844:	9309      	str	r3, [sp, #36]	@ 0x24
 800d846:	2320      	movs	r3, #32
 800d848:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d84c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d850:	2330      	movs	r3, #48	@ 0x30
 800d852:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d9f0 <_svfiprintf_r+0x1e4>
 800d856:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d85a:	f04f 0901 	mov.w	r9, #1
 800d85e:	4623      	mov	r3, r4
 800d860:	469a      	mov	sl, r3
 800d862:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d866:	b10a      	cbz	r2, 800d86c <_svfiprintf_r+0x60>
 800d868:	2a25      	cmp	r2, #37	@ 0x25
 800d86a:	d1f9      	bne.n	800d860 <_svfiprintf_r+0x54>
 800d86c:	ebba 0b04 	subs.w	fp, sl, r4
 800d870:	d00b      	beq.n	800d88a <_svfiprintf_r+0x7e>
 800d872:	465b      	mov	r3, fp
 800d874:	4622      	mov	r2, r4
 800d876:	4629      	mov	r1, r5
 800d878:	4638      	mov	r0, r7
 800d87a:	f7ff ff6b 	bl	800d754 <__ssputs_r>
 800d87e:	3001      	adds	r0, #1
 800d880:	f000 80a7 	beq.w	800d9d2 <_svfiprintf_r+0x1c6>
 800d884:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d886:	445a      	add	r2, fp
 800d888:	9209      	str	r2, [sp, #36]	@ 0x24
 800d88a:	f89a 3000 	ldrb.w	r3, [sl]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	f000 809f 	beq.w	800d9d2 <_svfiprintf_r+0x1c6>
 800d894:	2300      	movs	r3, #0
 800d896:	f04f 32ff 	mov.w	r2, #4294967295
 800d89a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d89e:	f10a 0a01 	add.w	sl, sl, #1
 800d8a2:	9304      	str	r3, [sp, #16]
 800d8a4:	9307      	str	r3, [sp, #28]
 800d8a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d8aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800d8ac:	4654      	mov	r4, sl
 800d8ae:	2205      	movs	r2, #5
 800d8b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8b4:	484e      	ldr	r0, [pc, #312]	@ (800d9f0 <_svfiprintf_r+0x1e4>)
 800d8b6:	f7f2 fceb 	bl	8000290 <memchr>
 800d8ba:	9a04      	ldr	r2, [sp, #16]
 800d8bc:	b9d8      	cbnz	r0, 800d8f6 <_svfiprintf_r+0xea>
 800d8be:	06d0      	lsls	r0, r2, #27
 800d8c0:	bf44      	itt	mi
 800d8c2:	2320      	movmi	r3, #32
 800d8c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8c8:	0711      	lsls	r1, r2, #28
 800d8ca:	bf44      	itt	mi
 800d8cc:	232b      	movmi	r3, #43	@ 0x2b
 800d8ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d8d2:	f89a 3000 	ldrb.w	r3, [sl]
 800d8d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d8d8:	d015      	beq.n	800d906 <_svfiprintf_r+0xfa>
 800d8da:	9a07      	ldr	r2, [sp, #28]
 800d8dc:	4654      	mov	r4, sl
 800d8de:	2000      	movs	r0, #0
 800d8e0:	f04f 0c0a 	mov.w	ip, #10
 800d8e4:	4621      	mov	r1, r4
 800d8e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d8ea:	3b30      	subs	r3, #48	@ 0x30
 800d8ec:	2b09      	cmp	r3, #9
 800d8ee:	d94b      	bls.n	800d988 <_svfiprintf_r+0x17c>
 800d8f0:	b1b0      	cbz	r0, 800d920 <_svfiprintf_r+0x114>
 800d8f2:	9207      	str	r2, [sp, #28]
 800d8f4:	e014      	b.n	800d920 <_svfiprintf_r+0x114>
 800d8f6:	eba0 0308 	sub.w	r3, r0, r8
 800d8fa:	fa09 f303 	lsl.w	r3, r9, r3
 800d8fe:	4313      	orrs	r3, r2
 800d900:	9304      	str	r3, [sp, #16]
 800d902:	46a2      	mov	sl, r4
 800d904:	e7d2      	b.n	800d8ac <_svfiprintf_r+0xa0>
 800d906:	9b03      	ldr	r3, [sp, #12]
 800d908:	1d19      	adds	r1, r3, #4
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	9103      	str	r1, [sp, #12]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	bfbb      	ittet	lt
 800d912:	425b      	neglt	r3, r3
 800d914:	f042 0202 	orrlt.w	r2, r2, #2
 800d918:	9307      	strge	r3, [sp, #28]
 800d91a:	9307      	strlt	r3, [sp, #28]
 800d91c:	bfb8      	it	lt
 800d91e:	9204      	strlt	r2, [sp, #16]
 800d920:	7823      	ldrb	r3, [r4, #0]
 800d922:	2b2e      	cmp	r3, #46	@ 0x2e
 800d924:	d10a      	bne.n	800d93c <_svfiprintf_r+0x130>
 800d926:	7863      	ldrb	r3, [r4, #1]
 800d928:	2b2a      	cmp	r3, #42	@ 0x2a
 800d92a:	d132      	bne.n	800d992 <_svfiprintf_r+0x186>
 800d92c:	9b03      	ldr	r3, [sp, #12]
 800d92e:	1d1a      	adds	r2, r3, #4
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	9203      	str	r2, [sp, #12]
 800d934:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d938:	3402      	adds	r4, #2
 800d93a:	9305      	str	r3, [sp, #20]
 800d93c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800da00 <_svfiprintf_r+0x1f4>
 800d940:	7821      	ldrb	r1, [r4, #0]
 800d942:	2203      	movs	r2, #3
 800d944:	4650      	mov	r0, sl
 800d946:	f7f2 fca3 	bl	8000290 <memchr>
 800d94a:	b138      	cbz	r0, 800d95c <_svfiprintf_r+0x150>
 800d94c:	9b04      	ldr	r3, [sp, #16]
 800d94e:	eba0 000a 	sub.w	r0, r0, sl
 800d952:	2240      	movs	r2, #64	@ 0x40
 800d954:	4082      	lsls	r2, r0
 800d956:	4313      	orrs	r3, r2
 800d958:	3401      	adds	r4, #1
 800d95a:	9304      	str	r3, [sp, #16]
 800d95c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d960:	4824      	ldr	r0, [pc, #144]	@ (800d9f4 <_svfiprintf_r+0x1e8>)
 800d962:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d966:	2206      	movs	r2, #6
 800d968:	f7f2 fc92 	bl	8000290 <memchr>
 800d96c:	2800      	cmp	r0, #0
 800d96e:	d036      	beq.n	800d9de <_svfiprintf_r+0x1d2>
 800d970:	4b21      	ldr	r3, [pc, #132]	@ (800d9f8 <_svfiprintf_r+0x1ec>)
 800d972:	bb1b      	cbnz	r3, 800d9bc <_svfiprintf_r+0x1b0>
 800d974:	9b03      	ldr	r3, [sp, #12]
 800d976:	3307      	adds	r3, #7
 800d978:	f023 0307 	bic.w	r3, r3, #7
 800d97c:	3308      	adds	r3, #8
 800d97e:	9303      	str	r3, [sp, #12]
 800d980:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d982:	4433      	add	r3, r6
 800d984:	9309      	str	r3, [sp, #36]	@ 0x24
 800d986:	e76a      	b.n	800d85e <_svfiprintf_r+0x52>
 800d988:	fb0c 3202 	mla	r2, ip, r2, r3
 800d98c:	460c      	mov	r4, r1
 800d98e:	2001      	movs	r0, #1
 800d990:	e7a8      	b.n	800d8e4 <_svfiprintf_r+0xd8>
 800d992:	2300      	movs	r3, #0
 800d994:	3401      	adds	r4, #1
 800d996:	9305      	str	r3, [sp, #20]
 800d998:	4619      	mov	r1, r3
 800d99a:	f04f 0c0a 	mov.w	ip, #10
 800d99e:	4620      	mov	r0, r4
 800d9a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d9a4:	3a30      	subs	r2, #48	@ 0x30
 800d9a6:	2a09      	cmp	r2, #9
 800d9a8:	d903      	bls.n	800d9b2 <_svfiprintf_r+0x1a6>
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d0c6      	beq.n	800d93c <_svfiprintf_r+0x130>
 800d9ae:	9105      	str	r1, [sp, #20]
 800d9b0:	e7c4      	b.n	800d93c <_svfiprintf_r+0x130>
 800d9b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d9b6:	4604      	mov	r4, r0
 800d9b8:	2301      	movs	r3, #1
 800d9ba:	e7f0      	b.n	800d99e <_svfiprintf_r+0x192>
 800d9bc:	ab03      	add	r3, sp, #12
 800d9be:	9300      	str	r3, [sp, #0]
 800d9c0:	462a      	mov	r2, r5
 800d9c2:	4b0e      	ldr	r3, [pc, #56]	@ (800d9fc <_svfiprintf_r+0x1f0>)
 800d9c4:	a904      	add	r1, sp, #16
 800d9c6:	4638      	mov	r0, r7
 800d9c8:	f7fc fcca 	bl	800a360 <_printf_float>
 800d9cc:	1c42      	adds	r2, r0, #1
 800d9ce:	4606      	mov	r6, r0
 800d9d0:	d1d6      	bne.n	800d980 <_svfiprintf_r+0x174>
 800d9d2:	89ab      	ldrh	r3, [r5, #12]
 800d9d4:	065b      	lsls	r3, r3, #25
 800d9d6:	f53f af2d 	bmi.w	800d834 <_svfiprintf_r+0x28>
 800d9da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d9dc:	e72c      	b.n	800d838 <_svfiprintf_r+0x2c>
 800d9de:	ab03      	add	r3, sp, #12
 800d9e0:	9300      	str	r3, [sp, #0]
 800d9e2:	462a      	mov	r2, r5
 800d9e4:	4b05      	ldr	r3, [pc, #20]	@ (800d9fc <_svfiprintf_r+0x1f0>)
 800d9e6:	a904      	add	r1, sp, #16
 800d9e8:	4638      	mov	r0, r7
 800d9ea:	f7fc ff51 	bl	800a890 <_printf_i>
 800d9ee:	e7ed      	b.n	800d9cc <_svfiprintf_r+0x1c0>
 800d9f0:	08014c0d 	.word	0x08014c0d
 800d9f4:	08014c17 	.word	0x08014c17
 800d9f8:	0800a361 	.word	0x0800a361
 800d9fc:	0800d755 	.word	0x0800d755
 800da00:	08014c13 	.word	0x08014c13

0800da04 <__sflush_r>:
 800da04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800da08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da0c:	0716      	lsls	r6, r2, #28
 800da0e:	4605      	mov	r5, r0
 800da10:	460c      	mov	r4, r1
 800da12:	d454      	bmi.n	800dabe <__sflush_r+0xba>
 800da14:	684b      	ldr	r3, [r1, #4]
 800da16:	2b00      	cmp	r3, #0
 800da18:	dc02      	bgt.n	800da20 <__sflush_r+0x1c>
 800da1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	dd48      	ble.n	800dab2 <__sflush_r+0xae>
 800da20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da22:	2e00      	cmp	r6, #0
 800da24:	d045      	beq.n	800dab2 <__sflush_r+0xae>
 800da26:	2300      	movs	r3, #0
 800da28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800da2c:	682f      	ldr	r7, [r5, #0]
 800da2e:	6a21      	ldr	r1, [r4, #32]
 800da30:	602b      	str	r3, [r5, #0]
 800da32:	d030      	beq.n	800da96 <__sflush_r+0x92>
 800da34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800da36:	89a3      	ldrh	r3, [r4, #12]
 800da38:	0759      	lsls	r1, r3, #29
 800da3a:	d505      	bpl.n	800da48 <__sflush_r+0x44>
 800da3c:	6863      	ldr	r3, [r4, #4]
 800da3e:	1ad2      	subs	r2, r2, r3
 800da40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800da42:	b10b      	cbz	r3, 800da48 <__sflush_r+0x44>
 800da44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800da46:	1ad2      	subs	r2, r2, r3
 800da48:	2300      	movs	r3, #0
 800da4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800da4c:	6a21      	ldr	r1, [r4, #32]
 800da4e:	4628      	mov	r0, r5
 800da50:	47b0      	blx	r6
 800da52:	1c43      	adds	r3, r0, #1
 800da54:	89a3      	ldrh	r3, [r4, #12]
 800da56:	d106      	bne.n	800da66 <__sflush_r+0x62>
 800da58:	6829      	ldr	r1, [r5, #0]
 800da5a:	291d      	cmp	r1, #29
 800da5c:	d82b      	bhi.n	800dab6 <__sflush_r+0xb2>
 800da5e:	4a2a      	ldr	r2, [pc, #168]	@ (800db08 <__sflush_r+0x104>)
 800da60:	40ca      	lsrs	r2, r1
 800da62:	07d6      	lsls	r6, r2, #31
 800da64:	d527      	bpl.n	800dab6 <__sflush_r+0xb2>
 800da66:	2200      	movs	r2, #0
 800da68:	6062      	str	r2, [r4, #4]
 800da6a:	04d9      	lsls	r1, r3, #19
 800da6c:	6922      	ldr	r2, [r4, #16]
 800da6e:	6022      	str	r2, [r4, #0]
 800da70:	d504      	bpl.n	800da7c <__sflush_r+0x78>
 800da72:	1c42      	adds	r2, r0, #1
 800da74:	d101      	bne.n	800da7a <__sflush_r+0x76>
 800da76:	682b      	ldr	r3, [r5, #0]
 800da78:	b903      	cbnz	r3, 800da7c <__sflush_r+0x78>
 800da7a:	6560      	str	r0, [r4, #84]	@ 0x54
 800da7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da7e:	602f      	str	r7, [r5, #0]
 800da80:	b1b9      	cbz	r1, 800dab2 <__sflush_r+0xae>
 800da82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da86:	4299      	cmp	r1, r3
 800da88:	d002      	beq.n	800da90 <__sflush_r+0x8c>
 800da8a:	4628      	mov	r0, r5
 800da8c:	f7fe fa34 	bl	800bef8 <_free_r>
 800da90:	2300      	movs	r3, #0
 800da92:	6363      	str	r3, [r4, #52]	@ 0x34
 800da94:	e00d      	b.n	800dab2 <__sflush_r+0xae>
 800da96:	2301      	movs	r3, #1
 800da98:	4628      	mov	r0, r5
 800da9a:	47b0      	blx	r6
 800da9c:	4602      	mov	r2, r0
 800da9e:	1c50      	adds	r0, r2, #1
 800daa0:	d1c9      	bne.n	800da36 <__sflush_r+0x32>
 800daa2:	682b      	ldr	r3, [r5, #0]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d0c6      	beq.n	800da36 <__sflush_r+0x32>
 800daa8:	2b1d      	cmp	r3, #29
 800daaa:	d001      	beq.n	800dab0 <__sflush_r+0xac>
 800daac:	2b16      	cmp	r3, #22
 800daae:	d11e      	bne.n	800daee <__sflush_r+0xea>
 800dab0:	602f      	str	r7, [r5, #0]
 800dab2:	2000      	movs	r0, #0
 800dab4:	e022      	b.n	800dafc <__sflush_r+0xf8>
 800dab6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800daba:	b21b      	sxth	r3, r3
 800dabc:	e01b      	b.n	800daf6 <__sflush_r+0xf2>
 800dabe:	690f      	ldr	r7, [r1, #16]
 800dac0:	2f00      	cmp	r7, #0
 800dac2:	d0f6      	beq.n	800dab2 <__sflush_r+0xae>
 800dac4:	0793      	lsls	r3, r2, #30
 800dac6:	680e      	ldr	r6, [r1, #0]
 800dac8:	bf08      	it	eq
 800daca:	694b      	ldreq	r3, [r1, #20]
 800dacc:	600f      	str	r7, [r1, #0]
 800dace:	bf18      	it	ne
 800dad0:	2300      	movne	r3, #0
 800dad2:	eba6 0807 	sub.w	r8, r6, r7
 800dad6:	608b      	str	r3, [r1, #8]
 800dad8:	f1b8 0f00 	cmp.w	r8, #0
 800dadc:	dde9      	ble.n	800dab2 <__sflush_r+0xae>
 800dade:	6a21      	ldr	r1, [r4, #32]
 800dae0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dae2:	4643      	mov	r3, r8
 800dae4:	463a      	mov	r2, r7
 800dae6:	4628      	mov	r0, r5
 800dae8:	47b0      	blx	r6
 800daea:	2800      	cmp	r0, #0
 800daec:	dc08      	bgt.n	800db00 <__sflush_r+0xfc>
 800daee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800daf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800daf6:	81a3      	strh	r3, [r4, #12]
 800daf8:	f04f 30ff 	mov.w	r0, #4294967295
 800dafc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db00:	4407      	add	r7, r0
 800db02:	eba8 0800 	sub.w	r8, r8, r0
 800db06:	e7e7      	b.n	800dad8 <__sflush_r+0xd4>
 800db08:	20400001 	.word	0x20400001

0800db0c <_fflush_r>:
 800db0c:	b538      	push	{r3, r4, r5, lr}
 800db0e:	690b      	ldr	r3, [r1, #16]
 800db10:	4605      	mov	r5, r0
 800db12:	460c      	mov	r4, r1
 800db14:	b913      	cbnz	r3, 800db1c <_fflush_r+0x10>
 800db16:	2500      	movs	r5, #0
 800db18:	4628      	mov	r0, r5
 800db1a:	bd38      	pop	{r3, r4, r5, pc}
 800db1c:	b118      	cbz	r0, 800db26 <_fflush_r+0x1a>
 800db1e:	6a03      	ldr	r3, [r0, #32]
 800db20:	b90b      	cbnz	r3, 800db26 <_fflush_r+0x1a>
 800db22:	f7fd fa6d 	bl	800b000 <__sinit>
 800db26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d0f3      	beq.n	800db16 <_fflush_r+0xa>
 800db2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800db30:	07d0      	lsls	r0, r2, #31
 800db32:	d404      	bmi.n	800db3e <_fflush_r+0x32>
 800db34:	0599      	lsls	r1, r3, #22
 800db36:	d402      	bmi.n	800db3e <_fflush_r+0x32>
 800db38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db3a:	f7fd fb7a 	bl	800b232 <__retarget_lock_acquire_recursive>
 800db3e:	4628      	mov	r0, r5
 800db40:	4621      	mov	r1, r4
 800db42:	f7ff ff5f 	bl	800da04 <__sflush_r>
 800db46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800db48:	07da      	lsls	r2, r3, #31
 800db4a:	4605      	mov	r5, r0
 800db4c:	d4e4      	bmi.n	800db18 <_fflush_r+0xc>
 800db4e:	89a3      	ldrh	r3, [r4, #12]
 800db50:	059b      	lsls	r3, r3, #22
 800db52:	d4e1      	bmi.n	800db18 <_fflush_r+0xc>
 800db54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800db56:	f7fd fb6d 	bl	800b234 <__retarget_lock_release_recursive>
 800db5a:	e7dd      	b.n	800db18 <_fflush_r+0xc>

0800db5c <memmove>:
 800db5c:	4288      	cmp	r0, r1
 800db5e:	b510      	push	{r4, lr}
 800db60:	eb01 0402 	add.w	r4, r1, r2
 800db64:	d902      	bls.n	800db6c <memmove+0x10>
 800db66:	4284      	cmp	r4, r0
 800db68:	4623      	mov	r3, r4
 800db6a:	d807      	bhi.n	800db7c <memmove+0x20>
 800db6c:	1e43      	subs	r3, r0, #1
 800db6e:	42a1      	cmp	r1, r4
 800db70:	d008      	beq.n	800db84 <memmove+0x28>
 800db72:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db76:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db7a:	e7f8      	b.n	800db6e <memmove+0x12>
 800db7c:	4402      	add	r2, r0
 800db7e:	4601      	mov	r1, r0
 800db80:	428a      	cmp	r2, r1
 800db82:	d100      	bne.n	800db86 <memmove+0x2a>
 800db84:	bd10      	pop	{r4, pc}
 800db86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db8e:	e7f7      	b.n	800db80 <memmove+0x24>

0800db90 <strncmp>:
 800db90:	b510      	push	{r4, lr}
 800db92:	b16a      	cbz	r2, 800dbb0 <strncmp+0x20>
 800db94:	3901      	subs	r1, #1
 800db96:	1884      	adds	r4, r0, r2
 800db98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db9c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dba0:	429a      	cmp	r2, r3
 800dba2:	d103      	bne.n	800dbac <strncmp+0x1c>
 800dba4:	42a0      	cmp	r0, r4
 800dba6:	d001      	beq.n	800dbac <strncmp+0x1c>
 800dba8:	2a00      	cmp	r2, #0
 800dbaa:	d1f5      	bne.n	800db98 <strncmp+0x8>
 800dbac:	1ad0      	subs	r0, r2, r3
 800dbae:	bd10      	pop	{r4, pc}
 800dbb0:	4610      	mov	r0, r2
 800dbb2:	e7fc      	b.n	800dbae <strncmp+0x1e>

0800dbb4 <_sbrk_r>:
 800dbb4:	b538      	push	{r3, r4, r5, lr}
 800dbb6:	4d06      	ldr	r5, [pc, #24]	@ (800dbd0 <_sbrk_r+0x1c>)
 800dbb8:	2300      	movs	r3, #0
 800dbba:	4604      	mov	r4, r0
 800dbbc:	4608      	mov	r0, r1
 800dbbe:	602b      	str	r3, [r5, #0]
 800dbc0:	f7f4 fe10 	bl	80027e4 <_sbrk>
 800dbc4:	1c43      	adds	r3, r0, #1
 800dbc6:	d102      	bne.n	800dbce <_sbrk_r+0x1a>
 800dbc8:	682b      	ldr	r3, [r5, #0]
 800dbca:	b103      	cbz	r3, 800dbce <_sbrk_r+0x1a>
 800dbcc:	6023      	str	r3, [r4, #0]
 800dbce:	bd38      	pop	{r3, r4, r5, pc}
 800dbd0:	200054ec 	.word	0x200054ec

0800dbd4 <memcpy>:
 800dbd4:	440a      	add	r2, r1
 800dbd6:	4291      	cmp	r1, r2
 800dbd8:	f100 33ff 	add.w	r3, r0, #4294967295
 800dbdc:	d100      	bne.n	800dbe0 <memcpy+0xc>
 800dbde:	4770      	bx	lr
 800dbe0:	b510      	push	{r4, lr}
 800dbe2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbe6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbea:	4291      	cmp	r1, r2
 800dbec:	d1f9      	bne.n	800dbe2 <memcpy+0xe>
 800dbee:	bd10      	pop	{r4, pc}

0800dbf0 <nan>:
 800dbf0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dbf8 <nan+0x8>
 800dbf4:	4770      	bx	lr
 800dbf6:	bf00      	nop
 800dbf8:	00000000 	.word	0x00000000
 800dbfc:	7ff80000 	.word	0x7ff80000

0800dc00 <__assert_func>:
 800dc00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc02:	4614      	mov	r4, r2
 800dc04:	461a      	mov	r2, r3
 800dc06:	4b09      	ldr	r3, [pc, #36]	@ (800dc2c <__assert_func+0x2c>)
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	4605      	mov	r5, r0
 800dc0c:	68d8      	ldr	r0, [r3, #12]
 800dc0e:	b14c      	cbz	r4, 800dc24 <__assert_func+0x24>
 800dc10:	4b07      	ldr	r3, [pc, #28]	@ (800dc30 <__assert_func+0x30>)
 800dc12:	9100      	str	r1, [sp, #0]
 800dc14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dc18:	4906      	ldr	r1, [pc, #24]	@ (800dc34 <__assert_func+0x34>)
 800dc1a:	462b      	mov	r3, r5
 800dc1c:	f000 fba8 	bl	800e370 <fiprintf>
 800dc20:	f000 fbb8 	bl	800e394 <abort>
 800dc24:	4b04      	ldr	r3, [pc, #16]	@ (800dc38 <__assert_func+0x38>)
 800dc26:	461c      	mov	r4, r3
 800dc28:	e7f3      	b.n	800dc12 <__assert_func+0x12>
 800dc2a:	bf00      	nop
 800dc2c:	20000fcc 	.word	0x20000fcc
 800dc30:	08014c26 	.word	0x08014c26
 800dc34:	08014c33 	.word	0x08014c33
 800dc38:	08014c61 	.word	0x08014c61

0800dc3c <_calloc_r>:
 800dc3c:	b570      	push	{r4, r5, r6, lr}
 800dc3e:	fba1 5402 	umull	r5, r4, r1, r2
 800dc42:	b934      	cbnz	r4, 800dc52 <_calloc_r+0x16>
 800dc44:	4629      	mov	r1, r5
 800dc46:	f7fe f9cb 	bl	800bfe0 <_malloc_r>
 800dc4a:	4606      	mov	r6, r0
 800dc4c:	b928      	cbnz	r0, 800dc5a <_calloc_r+0x1e>
 800dc4e:	4630      	mov	r0, r6
 800dc50:	bd70      	pop	{r4, r5, r6, pc}
 800dc52:	220c      	movs	r2, #12
 800dc54:	6002      	str	r2, [r0, #0]
 800dc56:	2600      	movs	r6, #0
 800dc58:	e7f9      	b.n	800dc4e <_calloc_r+0x12>
 800dc5a:	462a      	mov	r2, r5
 800dc5c:	4621      	mov	r1, r4
 800dc5e:	f7fd fa6a 	bl	800b136 <memset>
 800dc62:	e7f4      	b.n	800dc4e <_calloc_r+0x12>

0800dc64 <rshift>:
 800dc64:	6903      	ldr	r3, [r0, #16]
 800dc66:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dc6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc6e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dc72:	f100 0414 	add.w	r4, r0, #20
 800dc76:	dd45      	ble.n	800dd04 <rshift+0xa0>
 800dc78:	f011 011f 	ands.w	r1, r1, #31
 800dc7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dc80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dc84:	d10c      	bne.n	800dca0 <rshift+0x3c>
 800dc86:	f100 0710 	add.w	r7, r0, #16
 800dc8a:	4629      	mov	r1, r5
 800dc8c:	42b1      	cmp	r1, r6
 800dc8e:	d334      	bcc.n	800dcfa <rshift+0x96>
 800dc90:	1a9b      	subs	r3, r3, r2
 800dc92:	009b      	lsls	r3, r3, #2
 800dc94:	1eea      	subs	r2, r5, #3
 800dc96:	4296      	cmp	r6, r2
 800dc98:	bf38      	it	cc
 800dc9a:	2300      	movcc	r3, #0
 800dc9c:	4423      	add	r3, r4
 800dc9e:	e015      	b.n	800dccc <rshift+0x68>
 800dca0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dca4:	f1c1 0820 	rsb	r8, r1, #32
 800dca8:	40cf      	lsrs	r7, r1
 800dcaa:	f105 0e04 	add.w	lr, r5, #4
 800dcae:	46a1      	mov	r9, r4
 800dcb0:	4576      	cmp	r6, lr
 800dcb2:	46f4      	mov	ip, lr
 800dcb4:	d815      	bhi.n	800dce2 <rshift+0x7e>
 800dcb6:	1a9a      	subs	r2, r3, r2
 800dcb8:	0092      	lsls	r2, r2, #2
 800dcba:	3a04      	subs	r2, #4
 800dcbc:	3501      	adds	r5, #1
 800dcbe:	42ae      	cmp	r6, r5
 800dcc0:	bf38      	it	cc
 800dcc2:	2200      	movcc	r2, #0
 800dcc4:	18a3      	adds	r3, r4, r2
 800dcc6:	50a7      	str	r7, [r4, r2]
 800dcc8:	b107      	cbz	r7, 800dccc <rshift+0x68>
 800dcca:	3304      	adds	r3, #4
 800dccc:	1b1a      	subs	r2, r3, r4
 800dcce:	42a3      	cmp	r3, r4
 800dcd0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dcd4:	bf08      	it	eq
 800dcd6:	2300      	moveq	r3, #0
 800dcd8:	6102      	str	r2, [r0, #16]
 800dcda:	bf08      	it	eq
 800dcdc:	6143      	streq	r3, [r0, #20]
 800dcde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dce2:	f8dc c000 	ldr.w	ip, [ip]
 800dce6:	fa0c fc08 	lsl.w	ip, ip, r8
 800dcea:	ea4c 0707 	orr.w	r7, ip, r7
 800dcee:	f849 7b04 	str.w	r7, [r9], #4
 800dcf2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dcf6:	40cf      	lsrs	r7, r1
 800dcf8:	e7da      	b.n	800dcb0 <rshift+0x4c>
 800dcfa:	f851 cb04 	ldr.w	ip, [r1], #4
 800dcfe:	f847 cf04 	str.w	ip, [r7, #4]!
 800dd02:	e7c3      	b.n	800dc8c <rshift+0x28>
 800dd04:	4623      	mov	r3, r4
 800dd06:	e7e1      	b.n	800dccc <rshift+0x68>

0800dd08 <__hexdig_fun>:
 800dd08:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dd0c:	2b09      	cmp	r3, #9
 800dd0e:	d802      	bhi.n	800dd16 <__hexdig_fun+0xe>
 800dd10:	3820      	subs	r0, #32
 800dd12:	b2c0      	uxtb	r0, r0
 800dd14:	4770      	bx	lr
 800dd16:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dd1a:	2b05      	cmp	r3, #5
 800dd1c:	d801      	bhi.n	800dd22 <__hexdig_fun+0x1a>
 800dd1e:	3847      	subs	r0, #71	@ 0x47
 800dd20:	e7f7      	b.n	800dd12 <__hexdig_fun+0xa>
 800dd22:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dd26:	2b05      	cmp	r3, #5
 800dd28:	d801      	bhi.n	800dd2e <__hexdig_fun+0x26>
 800dd2a:	3827      	subs	r0, #39	@ 0x27
 800dd2c:	e7f1      	b.n	800dd12 <__hexdig_fun+0xa>
 800dd2e:	2000      	movs	r0, #0
 800dd30:	4770      	bx	lr
	...

0800dd34 <__gethex>:
 800dd34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd38:	b085      	sub	sp, #20
 800dd3a:	468a      	mov	sl, r1
 800dd3c:	9302      	str	r3, [sp, #8]
 800dd3e:	680b      	ldr	r3, [r1, #0]
 800dd40:	9001      	str	r0, [sp, #4]
 800dd42:	4690      	mov	r8, r2
 800dd44:	1c9c      	adds	r4, r3, #2
 800dd46:	46a1      	mov	r9, r4
 800dd48:	f814 0b01 	ldrb.w	r0, [r4], #1
 800dd4c:	2830      	cmp	r0, #48	@ 0x30
 800dd4e:	d0fa      	beq.n	800dd46 <__gethex+0x12>
 800dd50:	eba9 0303 	sub.w	r3, r9, r3
 800dd54:	f1a3 0b02 	sub.w	fp, r3, #2
 800dd58:	f7ff ffd6 	bl	800dd08 <__hexdig_fun>
 800dd5c:	4605      	mov	r5, r0
 800dd5e:	2800      	cmp	r0, #0
 800dd60:	d168      	bne.n	800de34 <__gethex+0x100>
 800dd62:	49a0      	ldr	r1, [pc, #640]	@ (800dfe4 <__gethex+0x2b0>)
 800dd64:	2201      	movs	r2, #1
 800dd66:	4648      	mov	r0, r9
 800dd68:	f7ff ff12 	bl	800db90 <strncmp>
 800dd6c:	4607      	mov	r7, r0
 800dd6e:	2800      	cmp	r0, #0
 800dd70:	d167      	bne.n	800de42 <__gethex+0x10e>
 800dd72:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dd76:	4626      	mov	r6, r4
 800dd78:	f7ff ffc6 	bl	800dd08 <__hexdig_fun>
 800dd7c:	2800      	cmp	r0, #0
 800dd7e:	d062      	beq.n	800de46 <__gethex+0x112>
 800dd80:	4623      	mov	r3, r4
 800dd82:	7818      	ldrb	r0, [r3, #0]
 800dd84:	2830      	cmp	r0, #48	@ 0x30
 800dd86:	4699      	mov	r9, r3
 800dd88:	f103 0301 	add.w	r3, r3, #1
 800dd8c:	d0f9      	beq.n	800dd82 <__gethex+0x4e>
 800dd8e:	f7ff ffbb 	bl	800dd08 <__hexdig_fun>
 800dd92:	fab0 f580 	clz	r5, r0
 800dd96:	096d      	lsrs	r5, r5, #5
 800dd98:	f04f 0b01 	mov.w	fp, #1
 800dd9c:	464a      	mov	r2, r9
 800dd9e:	4616      	mov	r6, r2
 800dda0:	3201      	adds	r2, #1
 800dda2:	7830      	ldrb	r0, [r6, #0]
 800dda4:	f7ff ffb0 	bl	800dd08 <__hexdig_fun>
 800dda8:	2800      	cmp	r0, #0
 800ddaa:	d1f8      	bne.n	800dd9e <__gethex+0x6a>
 800ddac:	498d      	ldr	r1, [pc, #564]	@ (800dfe4 <__gethex+0x2b0>)
 800ddae:	2201      	movs	r2, #1
 800ddb0:	4630      	mov	r0, r6
 800ddb2:	f7ff feed 	bl	800db90 <strncmp>
 800ddb6:	2800      	cmp	r0, #0
 800ddb8:	d13f      	bne.n	800de3a <__gethex+0x106>
 800ddba:	b944      	cbnz	r4, 800ddce <__gethex+0x9a>
 800ddbc:	1c74      	adds	r4, r6, #1
 800ddbe:	4622      	mov	r2, r4
 800ddc0:	4616      	mov	r6, r2
 800ddc2:	3201      	adds	r2, #1
 800ddc4:	7830      	ldrb	r0, [r6, #0]
 800ddc6:	f7ff ff9f 	bl	800dd08 <__hexdig_fun>
 800ddca:	2800      	cmp	r0, #0
 800ddcc:	d1f8      	bne.n	800ddc0 <__gethex+0x8c>
 800ddce:	1ba4      	subs	r4, r4, r6
 800ddd0:	00a7      	lsls	r7, r4, #2
 800ddd2:	7833      	ldrb	r3, [r6, #0]
 800ddd4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ddd8:	2b50      	cmp	r3, #80	@ 0x50
 800ddda:	d13e      	bne.n	800de5a <__gethex+0x126>
 800dddc:	7873      	ldrb	r3, [r6, #1]
 800ddde:	2b2b      	cmp	r3, #43	@ 0x2b
 800dde0:	d033      	beq.n	800de4a <__gethex+0x116>
 800dde2:	2b2d      	cmp	r3, #45	@ 0x2d
 800dde4:	d034      	beq.n	800de50 <__gethex+0x11c>
 800dde6:	1c71      	adds	r1, r6, #1
 800dde8:	2400      	movs	r4, #0
 800ddea:	7808      	ldrb	r0, [r1, #0]
 800ddec:	f7ff ff8c 	bl	800dd08 <__hexdig_fun>
 800ddf0:	1e43      	subs	r3, r0, #1
 800ddf2:	b2db      	uxtb	r3, r3
 800ddf4:	2b18      	cmp	r3, #24
 800ddf6:	d830      	bhi.n	800de5a <__gethex+0x126>
 800ddf8:	f1a0 0210 	sub.w	r2, r0, #16
 800ddfc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800de00:	f7ff ff82 	bl	800dd08 <__hexdig_fun>
 800de04:	f100 3cff 	add.w	ip, r0, #4294967295
 800de08:	fa5f fc8c 	uxtb.w	ip, ip
 800de0c:	f1bc 0f18 	cmp.w	ip, #24
 800de10:	f04f 030a 	mov.w	r3, #10
 800de14:	d91e      	bls.n	800de54 <__gethex+0x120>
 800de16:	b104      	cbz	r4, 800de1a <__gethex+0xe6>
 800de18:	4252      	negs	r2, r2
 800de1a:	4417      	add	r7, r2
 800de1c:	f8ca 1000 	str.w	r1, [sl]
 800de20:	b1ed      	cbz	r5, 800de5e <__gethex+0x12a>
 800de22:	f1bb 0f00 	cmp.w	fp, #0
 800de26:	bf0c      	ite	eq
 800de28:	2506      	moveq	r5, #6
 800de2a:	2500      	movne	r5, #0
 800de2c:	4628      	mov	r0, r5
 800de2e:	b005      	add	sp, #20
 800de30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de34:	2500      	movs	r5, #0
 800de36:	462c      	mov	r4, r5
 800de38:	e7b0      	b.n	800dd9c <__gethex+0x68>
 800de3a:	2c00      	cmp	r4, #0
 800de3c:	d1c7      	bne.n	800ddce <__gethex+0x9a>
 800de3e:	4627      	mov	r7, r4
 800de40:	e7c7      	b.n	800ddd2 <__gethex+0x9e>
 800de42:	464e      	mov	r6, r9
 800de44:	462f      	mov	r7, r5
 800de46:	2501      	movs	r5, #1
 800de48:	e7c3      	b.n	800ddd2 <__gethex+0x9e>
 800de4a:	2400      	movs	r4, #0
 800de4c:	1cb1      	adds	r1, r6, #2
 800de4e:	e7cc      	b.n	800ddea <__gethex+0xb6>
 800de50:	2401      	movs	r4, #1
 800de52:	e7fb      	b.n	800de4c <__gethex+0x118>
 800de54:	fb03 0002 	mla	r0, r3, r2, r0
 800de58:	e7ce      	b.n	800ddf8 <__gethex+0xc4>
 800de5a:	4631      	mov	r1, r6
 800de5c:	e7de      	b.n	800de1c <__gethex+0xe8>
 800de5e:	eba6 0309 	sub.w	r3, r6, r9
 800de62:	3b01      	subs	r3, #1
 800de64:	4629      	mov	r1, r5
 800de66:	2b07      	cmp	r3, #7
 800de68:	dc0a      	bgt.n	800de80 <__gethex+0x14c>
 800de6a:	9801      	ldr	r0, [sp, #4]
 800de6c:	f7fe f944 	bl	800c0f8 <_Balloc>
 800de70:	4604      	mov	r4, r0
 800de72:	b940      	cbnz	r0, 800de86 <__gethex+0x152>
 800de74:	4b5c      	ldr	r3, [pc, #368]	@ (800dfe8 <__gethex+0x2b4>)
 800de76:	4602      	mov	r2, r0
 800de78:	21e4      	movs	r1, #228	@ 0xe4
 800de7a:	485c      	ldr	r0, [pc, #368]	@ (800dfec <__gethex+0x2b8>)
 800de7c:	f7ff fec0 	bl	800dc00 <__assert_func>
 800de80:	3101      	adds	r1, #1
 800de82:	105b      	asrs	r3, r3, #1
 800de84:	e7ef      	b.n	800de66 <__gethex+0x132>
 800de86:	f100 0a14 	add.w	sl, r0, #20
 800de8a:	2300      	movs	r3, #0
 800de8c:	4655      	mov	r5, sl
 800de8e:	469b      	mov	fp, r3
 800de90:	45b1      	cmp	r9, r6
 800de92:	d337      	bcc.n	800df04 <__gethex+0x1d0>
 800de94:	f845 bb04 	str.w	fp, [r5], #4
 800de98:	eba5 050a 	sub.w	r5, r5, sl
 800de9c:	10ad      	asrs	r5, r5, #2
 800de9e:	6125      	str	r5, [r4, #16]
 800dea0:	4658      	mov	r0, fp
 800dea2:	f7fe fa1b 	bl	800c2dc <__hi0bits>
 800dea6:	016d      	lsls	r5, r5, #5
 800dea8:	f8d8 6000 	ldr.w	r6, [r8]
 800deac:	1a2d      	subs	r5, r5, r0
 800deae:	42b5      	cmp	r5, r6
 800deb0:	dd54      	ble.n	800df5c <__gethex+0x228>
 800deb2:	1bad      	subs	r5, r5, r6
 800deb4:	4629      	mov	r1, r5
 800deb6:	4620      	mov	r0, r4
 800deb8:	f7fe fda7 	bl	800ca0a <__any_on>
 800debc:	4681      	mov	r9, r0
 800debe:	b178      	cbz	r0, 800dee0 <__gethex+0x1ac>
 800dec0:	1e6b      	subs	r3, r5, #1
 800dec2:	1159      	asrs	r1, r3, #5
 800dec4:	f003 021f 	and.w	r2, r3, #31
 800dec8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800decc:	f04f 0901 	mov.w	r9, #1
 800ded0:	fa09 f202 	lsl.w	r2, r9, r2
 800ded4:	420a      	tst	r2, r1
 800ded6:	d003      	beq.n	800dee0 <__gethex+0x1ac>
 800ded8:	454b      	cmp	r3, r9
 800deda:	dc36      	bgt.n	800df4a <__gethex+0x216>
 800dedc:	f04f 0902 	mov.w	r9, #2
 800dee0:	4629      	mov	r1, r5
 800dee2:	4620      	mov	r0, r4
 800dee4:	f7ff febe 	bl	800dc64 <rshift>
 800dee8:	442f      	add	r7, r5
 800deea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800deee:	42bb      	cmp	r3, r7
 800def0:	da42      	bge.n	800df78 <__gethex+0x244>
 800def2:	9801      	ldr	r0, [sp, #4]
 800def4:	4621      	mov	r1, r4
 800def6:	f7fe f93f 	bl	800c178 <_Bfree>
 800defa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800defc:	2300      	movs	r3, #0
 800defe:	6013      	str	r3, [r2, #0]
 800df00:	25a3      	movs	r5, #163	@ 0xa3
 800df02:	e793      	b.n	800de2c <__gethex+0xf8>
 800df04:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800df08:	2a2e      	cmp	r2, #46	@ 0x2e
 800df0a:	d012      	beq.n	800df32 <__gethex+0x1fe>
 800df0c:	2b20      	cmp	r3, #32
 800df0e:	d104      	bne.n	800df1a <__gethex+0x1e6>
 800df10:	f845 bb04 	str.w	fp, [r5], #4
 800df14:	f04f 0b00 	mov.w	fp, #0
 800df18:	465b      	mov	r3, fp
 800df1a:	7830      	ldrb	r0, [r6, #0]
 800df1c:	9303      	str	r3, [sp, #12]
 800df1e:	f7ff fef3 	bl	800dd08 <__hexdig_fun>
 800df22:	9b03      	ldr	r3, [sp, #12]
 800df24:	f000 000f 	and.w	r0, r0, #15
 800df28:	4098      	lsls	r0, r3
 800df2a:	ea4b 0b00 	orr.w	fp, fp, r0
 800df2e:	3304      	adds	r3, #4
 800df30:	e7ae      	b.n	800de90 <__gethex+0x15c>
 800df32:	45b1      	cmp	r9, r6
 800df34:	d8ea      	bhi.n	800df0c <__gethex+0x1d8>
 800df36:	492b      	ldr	r1, [pc, #172]	@ (800dfe4 <__gethex+0x2b0>)
 800df38:	9303      	str	r3, [sp, #12]
 800df3a:	2201      	movs	r2, #1
 800df3c:	4630      	mov	r0, r6
 800df3e:	f7ff fe27 	bl	800db90 <strncmp>
 800df42:	9b03      	ldr	r3, [sp, #12]
 800df44:	2800      	cmp	r0, #0
 800df46:	d1e1      	bne.n	800df0c <__gethex+0x1d8>
 800df48:	e7a2      	b.n	800de90 <__gethex+0x15c>
 800df4a:	1ea9      	subs	r1, r5, #2
 800df4c:	4620      	mov	r0, r4
 800df4e:	f7fe fd5c 	bl	800ca0a <__any_on>
 800df52:	2800      	cmp	r0, #0
 800df54:	d0c2      	beq.n	800dedc <__gethex+0x1a8>
 800df56:	f04f 0903 	mov.w	r9, #3
 800df5a:	e7c1      	b.n	800dee0 <__gethex+0x1ac>
 800df5c:	da09      	bge.n	800df72 <__gethex+0x23e>
 800df5e:	1b75      	subs	r5, r6, r5
 800df60:	4621      	mov	r1, r4
 800df62:	9801      	ldr	r0, [sp, #4]
 800df64:	462a      	mov	r2, r5
 800df66:	f7fe fb17 	bl	800c598 <__lshift>
 800df6a:	1b7f      	subs	r7, r7, r5
 800df6c:	4604      	mov	r4, r0
 800df6e:	f100 0a14 	add.w	sl, r0, #20
 800df72:	f04f 0900 	mov.w	r9, #0
 800df76:	e7b8      	b.n	800deea <__gethex+0x1b6>
 800df78:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800df7c:	42bd      	cmp	r5, r7
 800df7e:	dd6f      	ble.n	800e060 <__gethex+0x32c>
 800df80:	1bed      	subs	r5, r5, r7
 800df82:	42ae      	cmp	r6, r5
 800df84:	dc34      	bgt.n	800dff0 <__gethex+0x2bc>
 800df86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df8a:	2b02      	cmp	r3, #2
 800df8c:	d022      	beq.n	800dfd4 <__gethex+0x2a0>
 800df8e:	2b03      	cmp	r3, #3
 800df90:	d024      	beq.n	800dfdc <__gethex+0x2a8>
 800df92:	2b01      	cmp	r3, #1
 800df94:	d115      	bne.n	800dfc2 <__gethex+0x28e>
 800df96:	42ae      	cmp	r6, r5
 800df98:	d113      	bne.n	800dfc2 <__gethex+0x28e>
 800df9a:	2e01      	cmp	r6, #1
 800df9c:	d10b      	bne.n	800dfb6 <__gethex+0x282>
 800df9e:	9a02      	ldr	r2, [sp, #8]
 800dfa0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dfa4:	6013      	str	r3, [r2, #0]
 800dfa6:	2301      	movs	r3, #1
 800dfa8:	6123      	str	r3, [r4, #16]
 800dfaa:	f8ca 3000 	str.w	r3, [sl]
 800dfae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfb0:	2562      	movs	r5, #98	@ 0x62
 800dfb2:	601c      	str	r4, [r3, #0]
 800dfb4:	e73a      	b.n	800de2c <__gethex+0xf8>
 800dfb6:	1e71      	subs	r1, r6, #1
 800dfb8:	4620      	mov	r0, r4
 800dfba:	f7fe fd26 	bl	800ca0a <__any_on>
 800dfbe:	2800      	cmp	r0, #0
 800dfc0:	d1ed      	bne.n	800df9e <__gethex+0x26a>
 800dfc2:	9801      	ldr	r0, [sp, #4]
 800dfc4:	4621      	mov	r1, r4
 800dfc6:	f7fe f8d7 	bl	800c178 <_Bfree>
 800dfca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfcc:	2300      	movs	r3, #0
 800dfce:	6013      	str	r3, [r2, #0]
 800dfd0:	2550      	movs	r5, #80	@ 0x50
 800dfd2:	e72b      	b.n	800de2c <__gethex+0xf8>
 800dfd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d1f3      	bne.n	800dfc2 <__gethex+0x28e>
 800dfda:	e7e0      	b.n	800df9e <__gethex+0x26a>
 800dfdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d1dd      	bne.n	800df9e <__gethex+0x26a>
 800dfe2:	e7ee      	b.n	800dfc2 <__gethex+0x28e>
 800dfe4:	08014c0b 	.word	0x08014c0b
 800dfe8:	08014ba1 	.word	0x08014ba1
 800dfec:	08014c62 	.word	0x08014c62
 800dff0:	1e6f      	subs	r7, r5, #1
 800dff2:	f1b9 0f00 	cmp.w	r9, #0
 800dff6:	d130      	bne.n	800e05a <__gethex+0x326>
 800dff8:	b127      	cbz	r7, 800e004 <__gethex+0x2d0>
 800dffa:	4639      	mov	r1, r7
 800dffc:	4620      	mov	r0, r4
 800dffe:	f7fe fd04 	bl	800ca0a <__any_on>
 800e002:	4681      	mov	r9, r0
 800e004:	117a      	asrs	r2, r7, #5
 800e006:	2301      	movs	r3, #1
 800e008:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e00c:	f007 071f 	and.w	r7, r7, #31
 800e010:	40bb      	lsls	r3, r7
 800e012:	4213      	tst	r3, r2
 800e014:	4629      	mov	r1, r5
 800e016:	4620      	mov	r0, r4
 800e018:	bf18      	it	ne
 800e01a:	f049 0902 	orrne.w	r9, r9, #2
 800e01e:	f7ff fe21 	bl	800dc64 <rshift>
 800e022:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e026:	1b76      	subs	r6, r6, r5
 800e028:	2502      	movs	r5, #2
 800e02a:	f1b9 0f00 	cmp.w	r9, #0
 800e02e:	d047      	beq.n	800e0c0 <__gethex+0x38c>
 800e030:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e034:	2b02      	cmp	r3, #2
 800e036:	d015      	beq.n	800e064 <__gethex+0x330>
 800e038:	2b03      	cmp	r3, #3
 800e03a:	d017      	beq.n	800e06c <__gethex+0x338>
 800e03c:	2b01      	cmp	r3, #1
 800e03e:	d109      	bne.n	800e054 <__gethex+0x320>
 800e040:	f019 0f02 	tst.w	r9, #2
 800e044:	d006      	beq.n	800e054 <__gethex+0x320>
 800e046:	f8da 3000 	ldr.w	r3, [sl]
 800e04a:	ea49 0903 	orr.w	r9, r9, r3
 800e04e:	f019 0f01 	tst.w	r9, #1
 800e052:	d10e      	bne.n	800e072 <__gethex+0x33e>
 800e054:	f045 0510 	orr.w	r5, r5, #16
 800e058:	e032      	b.n	800e0c0 <__gethex+0x38c>
 800e05a:	f04f 0901 	mov.w	r9, #1
 800e05e:	e7d1      	b.n	800e004 <__gethex+0x2d0>
 800e060:	2501      	movs	r5, #1
 800e062:	e7e2      	b.n	800e02a <__gethex+0x2f6>
 800e064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e066:	f1c3 0301 	rsb	r3, r3, #1
 800e06a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e06c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d0f0      	beq.n	800e054 <__gethex+0x320>
 800e072:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e076:	f104 0314 	add.w	r3, r4, #20
 800e07a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e07e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e082:	f04f 0c00 	mov.w	ip, #0
 800e086:	4618      	mov	r0, r3
 800e088:	f853 2b04 	ldr.w	r2, [r3], #4
 800e08c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e090:	d01b      	beq.n	800e0ca <__gethex+0x396>
 800e092:	3201      	adds	r2, #1
 800e094:	6002      	str	r2, [r0, #0]
 800e096:	2d02      	cmp	r5, #2
 800e098:	f104 0314 	add.w	r3, r4, #20
 800e09c:	d13c      	bne.n	800e118 <__gethex+0x3e4>
 800e09e:	f8d8 2000 	ldr.w	r2, [r8]
 800e0a2:	3a01      	subs	r2, #1
 800e0a4:	42b2      	cmp	r2, r6
 800e0a6:	d109      	bne.n	800e0bc <__gethex+0x388>
 800e0a8:	1171      	asrs	r1, r6, #5
 800e0aa:	2201      	movs	r2, #1
 800e0ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e0b0:	f006 061f 	and.w	r6, r6, #31
 800e0b4:	fa02 f606 	lsl.w	r6, r2, r6
 800e0b8:	421e      	tst	r6, r3
 800e0ba:	d13a      	bne.n	800e132 <__gethex+0x3fe>
 800e0bc:	f045 0520 	orr.w	r5, r5, #32
 800e0c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e0c2:	601c      	str	r4, [r3, #0]
 800e0c4:	9b02      	ldr	r3, [sp, #8]
 800e0c6:	601f      	str	r7, [r3, #0]
 800e0c8:	e6b0      	b.n	800de2c <__gethex+0xf8>
 800e0ca:	4299      	cmp	r1, r3
 800e0cc:	f843 cc04 	str.w	ip, [r3, #-4]
 800e0d0:	d8d9      	bhi.n	800e086 <__gethex+0x352>
 800e0d2:	68a3      	ldr	r3, [r4, #8]
 800e0d4:	459b      	cmp	fp, r3
 800e0d6:	db17      	blt.n	800e108 <__gethex+0x3d4>
 800e0d8:	6861      	ldr	r1, [r4, #4]
 800e0da:	9801      	ldr	r0, [sp, #4]
 800e0dc:	3101      	adds	r1, #1
 800e0de:	f7fe f80b 	bl	800c0f8 <_Balloc>
 800e0e2:	4681      	mov	r9, r0
 800e0e4:	b918      	cbnz	r0, 800e0ee <__gethex+0x3ba>
 800e0e6:	4b1a      	ldr	r3, [pc, #104]	@ (800e150 <__gethex+0x41c>)
 800e0e8:	4602      	mov	r2, r0
 800e0ea:	2184      	movs	r1, #132	@ 0x84
 800e0ec:	e6c5      	b.n	800de7a <__gethex+0x146>
 800e0ee:	6922      	ldr	r2, [r4, #16]
 800e0f0:	3202      	adds	r2, #2
 800e0f2:	f104 010c 	add.w	r1, r4, #12
 800e0f6:	0092      	lsls	r2, r2, #2
 800e0f8:	300c      	adds	r0, #12
 800e0fa:	f7ff fd6b 	bl	800dbd4 <memcpy>
 800e0fe:	4621      	mov	r1, r4
 800e100:	9801      	ldr	r0, [sp, #4]
 800e102:	f7fe f839 	bl	800c178 <_Bfree>
 800e106:	464c      	mov	r4, r9
 800e108:	6923      	ldr	r3, [r4, #16]
 800e10a:	1c5a      	adds	r2, r3, #1
 800e10c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e110:	6122      	str	r2, [r4, #16]
 800e112:	2201      	movs	r2, #1
 800e114:	615a      	str	r2, [r3, #20]
 800e116:	e7be      	b.n	800e096 <__gethex+0x362>
 800e118:	6922      	ldr	r2, [r4, #16]
 800e11a:	455a      	cmp	r2, fp
 800e11c:	dd0b      	ble.n	800e136 <__gethex+0x402>
 800e11e:	2101      	movs	r1, #1
 800e120:	4620      	mov	r0, r4
 800e122:	f7ff fd9f 	bl	800dc64 <rshift>
 800e126:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e12a:	3701      	adds	r7, #1
 800e12c:	42bb      	cmp	r3, r7
 800e12e:	f6ff aee0 	blt.w	800def2 <__gethex+0x1be>
 800e132:	2501      	movs	r5, #1
 800e134:	e7c2      	b.n	800e0bc <__gethex+0x388>
 800e136:	f016 061f 	ands.w	r6, r6, #31
 800e13a:	d0fa      	beq.n	800e132 <__gethex+0x3fe>
 800e13c:	4453      	add	r3, sl
 800e13e:	f1c6 0620 	rsb	r6, r6, #32
 800e142:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e146:	f7fe f8c9 	bl	800c2dc <__hi0bits>
 800e14a:	42b0      	cmp	r0, r6
 800e14c:	dbe7      	blt.n	800e11e <__gethex+0x3ea>
 800e14e:	e7f0      	b.n	800e132 <__gethex+0x3fe>
 800e150:	08014ba1 	.word	0x08014ba1

0800e154 <L_shift>:
 800e154:	f1c2 0208 	rsb	r2, r2, #8
 800e158:	0092      	lsls	r2, r2, #2
 800e15a:	b570      	push	{r4, r5, r6, lr}
 800e15c:	f1c2 0620 	rsb	r6, r2, #32
 800e160:	6843      	ldr	r3, [r0, #4]
 800e162:	6804      	ldr	r4, [r0, #0]
 800e164:	fa03 f506 	lsl.w	r5, r3, r6
 800e168:	432c      	orrs	r4, r5
 800e16a:	40d3      	lsrs	r3, r2
 800e16c:	6004      	str	r4, [r0, #0]
 800e16e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e172:	4288      	cmp	r0, r1
 800e174:	d3f4      	bcc.n	800e160 <L_shift+0xc>
 800e176:	bd70      	pop	{r4, r5, r6, pc}

0800e178 <__match>:
 800e178:	b530      	push	{r4, r5, lr}
 800e17a:	6803      	ldr	r3, [r0, #0]
 800e17c:	3301      	adds	r3, #1
 800e17e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e182:	b914      	cbnz	r4, 800e18a <__match+0x12>
 800e184:	6003      	str	r3, [r0, #0]
 800e186:	2001      	movs	r0, #1
 800e188:	bd30      	pop	{r4, r5, pc}
 800e18a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e18e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e192:	2d19      	cmp	r5, #25
 800e194:	bf98      	it	ls
 800e196:	3220      	addls	r2, #32
 800e198:	42a2      	cmp	r2, r4
 800e19a:	d0f0      	beq.n	800e17e <__match+0x6>
 800e19c:	2000      	movs	r0, #0
 800e19e:	e7f3      	b.n	800e188 <__match+0x10>

0800e1a0 <__hexnan>:
 800e1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1a4:	680b      	ldr	r3, [r1, #0]
 800e1a6:	6801      	ldr	r1, [r0, #0]
 800e1a8:	115e      	asrs	r6, r3, #5
 800e1aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e1ae:	f013 031f 	ands.w	r3, r3, #31
 800e1b2:	b087      	sub	sp, #28
 800e1b4:	bf18      	it	ne
 800e1b6:	3604      	addne	r6, #4
 800e1b8:	2500      	movs	r5, #0
 800e1ba:	1f37      	subs	r7, r6, #4
 800e1bc:	4682      	mov	sl, r0
 800e1be:	4690      	mov	r8, r2
 800e1c0:	9301      	str	r3, [sp, #4]
 800e1c2:	f846 5c04 	str.w	r5, [r6, #-4]
 800e1c6:	46b9      	mov	r9, r7
 800e1c8:	463c      	mov	r4, r7
 800e1ca:	9502      	str	r5, [sp, #8]
 800e1cc:	46ab      	mov	fp, r5
 800e1ce:	784a      	ldrb	r2, [r1, #1]
 800e1d0:	1c4b      	adds	r3, r1, #1
 800e1d2:	9303      	str	r3, [sp, #12]
 800e1d4:	b342      	cbz	r2, 800e228 <__hexnan+0x88>
 800e1d6:	4610      	mov	r0, r2
 800e1d8:	9105      	str	r1, [sp, #20]
 800e1da:	9204      	str	r2, [sp, #16]
 800e1dc:	f7ff fd94 	bl	800dd08 <__hexdig_fun>
 800e1e0:	2800      	cmp	r0, #0
 800e1e2:	d151      	bne.n	800e288 <__hexnan+0xe8>
 800e1e4:	9a04      	ldr	r2, [sp, #16]
 800e1e6:	9905      	ldr	r1, [sp, #20]
 800e1e8:	2a20      	cmp	r2, #32
 800e1ea:	d818      	bhi.n	800e21e <__hexnan+0x7e>
 800e1ec:	9b02      	ldr	r3, [sp, #8]
 800e1ee:	459b      	cmp	fp, r3
 800e1f0:	dd13      	ble.n	800e21a <__hexnan+0x7a>
 800e1f2:	454c      	cmp	r4, r9
 800e1f4:	d206      	bcs.n	800e204 <__hexnan+0x64>
 800e1f6:	2d07      	cmp	r5, #7
 800e1f8:	dc04      	bgt.n	800e204 <__hexnan+0x64>
 800e1fa:	462a      	mov	r2, r5
 800e1fc:	4649      	mov	r1, r9
 800e1fe:	4620      	mov	r0, r4
 800e200:	f7ff ffa8 	bl	800e154 <L_shift>
 800e204:	4544      	cmp	r4, r8
 800e206:	d952      	bls.n	800e2ae <__hexnan+0x10e>
 800e208:	2300      	movs	r3, #0
 800e20a:	f1a4 0904 	sub.w	r9, r4, #4
 800e20e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e212:	f8cd b008 	str.w	fp, [sp, #8]
 800e216:	464c      	mov	r4, r9
 800e218:	461d      	mov	r5, r3
 800e21a:	9903      	ldr	r1, [sp, #12]
 800e21c:	e7d7      	b.n	800e1ce <__hexnan+0x2e>
 800e21e:	2a29      	cmp	r2, #41	@ 0x29
 800e220:	d157      	bne.n	800e2d2 <__hexnan+0x132>
 800e222:	3102      	adds	r1, #2
 800e224:	f8ca 1000 	str.w	r1, [sl]
 800e228:	f1bb 0f00 	cmp.w	fp, #0
 800e22c:	d051      	beq.n	800e2d2 <__hexnan+0x132>
 800e22e:	454c      	cmp	r4, r9
 800e230:	d206      	bcs.n	800e240 <__hexnan+0xa0>
 800e232:	2d07      	cmp	r5, #7
 800e234:	dc04      	bgt.n	800e240 <__hexnan+0xa0>
 800e236:	462a      	mov	r2, r5
 800e238:	4649      	mov	r1, r9
 800e23a:	4620      	mov	r0, r4
 800e23c:	f7ff ff8a 	bl	800e154 <L_shift>
 800e240:	4544      	cmp	r4, r8
 800e242:	d936      	bls.n	800e2b2 <__hexnan+0x112>
 800e244:	f1a8 0204 	sub.w	r2, r8, #4
 800e248:	4623      	mov	r3, r4
 800e24a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e24e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e252:	429f      	cmp	r7, r3
 800e254:	d2f9      	bcs.n	800e24a <__hexnan+0xaa>
 800e256:	1b3b      	subs	r3, r7, r4
 800e258:	f023 0303 	bic.w	r3, r3, #3
 800e25c:	3304      	adds	r3, #4
 800e25e:	3401      	adds	r4, #1
 800e260:	3e03      	subs	r6, #3
 800e262:	42b4      	cmp	r4, r6
 800e264:	bf88      	it	hi
 800e266:	2304      	movhi	r3, #4
 800e268:	4443      	add	r3, r8
 800e26a:	2200      	movs	r2, #0
 800e26c:	f843 2b04 	str.w	r2, [r3], #4
 800e270:	429f      	cmp	r7, r3
 800e272:	d2fb      	bcs.n	800e26c <__hexnan+0xcc>
 800e274:	683b      	ldr	r3, [r7, #0]
 800e276:	b91b      	cbnz	r3, 800e280 <__hexnan+0xe0>
 800e278:	4547      	cmp	r7, r8
 800e27a:	d128      	bne.n	800e2ce <__hexnan+0x12e>
 800e27c:	2301      	movs	r3, #1
 800e27e:	603b      	str	r3, [r7, #0]
 800e280:	2005      	movs	r0, #5
 800e282:	b007      	add	sp, #28
 800e284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e288:	3501      	adds	r5, #1
 800e28a:	2d08      	cmp	r5, #8
 800e28c:	f10b 0b01 	add.w	fp, fp, #1
 800e290:	dd06      	ble.n	800e2a0 <__hexnan+0x100>
 800e292:	4544      	cmp	r4, r8
 800e294:	d9c1      	bls.n	800e21a <__hexnan+0x7a>
 800e296:	2300      	movs	r3, #0
 800e298:	f844 3c04 	str.w	r3, [r4, #-4]
 800e29c:	2501      	movs	r5, #1
 800e29e:	3c04      	subs	r4, #4
 800e2a0:	6822      	ldr	r2, [r4, #0]
 800e2a2:	f000 000f 	and.w	r0, r0, #15
 800e2a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e2aa:	6020      	str	r0, [r4, #0]
 800e2ac:	e7b5      	b.n	800e21a <__hexnan+0x7a>
 800e2ae:	2508      	movs	r5, #8
 800e2b0:	e7b3      	b.n	800e21a <__hexnan+0x7a>
 800e2b2:	9b01      	ldr	r3, [sp, #4]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d0dd      	beq.n	800e274 <__hexnan+0xd4>
 800e2b8:	f1c3 0320 	rsb	r3, r3, #32
 800e2bc:	f04f 32ff 	mov.w	r2, #4294967295
 800e2c0:	40da      	lsrs	r2, r3
 800e2c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e2c6:	4013      	ands	r3, r2
 800e2c8:	f846 3c04 	str.w	r3, [r6, #-4]
 800e2cc:	e7d2      	b.n	800e274 <__hexnan+0xd4>
 800e2ce:	3f04      	subs	r7, #4
 800e2d0:	e7d0      	b.n	800e274 <__hexnan+0xd4>
 800e2d2:	2004      	movs	r0, #4
 800e2d4:	e7d5      	b.n	800e282 <__hexnan+0xe2>

0800e2d6 <__ascii_mbtowc>:
 800e2d6:	b082      	sub	sp, #8
 800e2d8:	b901      	cbnz	r1, 800e2dc <__ascii_mbtowc+0x6>
 800e2da:	a901      	add	r1, sp, #4
 800e2dc:	b142      	cbz	r2, 800e2f0 <__ascii_mbtowc+0x1a>
 800e2de:	b14b      	cbz	r3, 800e2f4 <__ascii_mbtowc+0x1e>
 800e2e0:	7813      	ldrb	r3, [r2, #0]
 800e2e2:	600b      	str	r3, [r1, #0]
 800e2e4:	7812      	ldrb	r2, [r2, #0]
 800e2e6:	1e10      	subs	r0, r2, #0
 800e2e8:	bf18      	it	ne
 800e2ea:	2001      	movne	r0, #1
 800e2ec:	b002      	add	sp, #8
 800e2ee:	4770      	bx	lr
 800e2f0:	4610      	mov	r0, r2
 800e2f2:	e7fb      	b.n	800e2ec <__ascii_mbtowc+0x16>
 800e2f4:	f06f 0001 	mvn.w	r0, #1
 800e2f8:	e7f8      	b.n	800e2ec <__ascii_mbtowc+0x16>

0800e2fa <_realloc_r>:
 800e2fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2fe:	4607      	mov	r7, r0
 800e300:	4614      	mov	r4, r2
 800e302:	460d      	mov	r5, r1
 800e304:	b921      	cbnz	r1, 800e310 <_realloc_r+0x16>
 800e306:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e30a:	4611      	mov	r1, r2
 800e30c:	f7fd be68 	b.w	800bfe0 <_malloc_r>
 800e310:	b92a      	cbnz	r2, 800e31e <_realloc_r+0x24>
 800e312:	f7fd fdf1 	bl	800bef8 <_free_r>
 800e316:	4625      	mov	r5, r4
 800e318:	4628      	mov	r0, r5
 800e31a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e31e:	f000 f840 	bl	800e3a2 <_malloc_usable_size_r>
 800e322:	4284      	cmp	r4, r0
 800e324:	4606      	mov	r6, r0
 800e326:	d802      	bhi.n	800e32e <_realloc_r+0x34>
 800e328:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e32c:	d8f4      	bhi.n	800e318 <_realloc_r+0x1e>
 800e32e:	4621      	mov	r1, r4
 800e330:	4638      	mov	r0, r7
 800e332:	f7fd fe55 	bl	800bfe0 <_malloc_r>
 800e336:	4680      	mov	r8, r0
 800e338:	b908      	cbnz	r0, 800e33e <_realloc_r+0x44>
 800e33a:	4645      	mov	r5, r8
 800e33c:	e7ec      	b.n	800e318 <_realloc_r+0x1e>
 800e33e:	42b4      	cmp	r4, r6
 800e340:	4622      	mov	r2, r4
 800e342:	4629      	mov	r1, r5
 800e344:	bf28      	it	cs
 800e346:	4632      	movcs	r2, r6
 800e348:	f7ff fc44 	bl	800dbd4 <memcpy>
 800e34c:	4629      	mov	r1, r5
 800e34e:	4638      	mov	r0, r7
 800e350:	f7fd fdd2 	bl	800bef8 <_free_r>
 800e354:	e7f1      	b.n	800e33a <_realloc_r+0x40>

0800e356 <__ascii_wctomb>:
 800e356:	4603      	mov	r3, r0
 800e358:	4608      	mov	r0, r1
 800e35a:	b141      	cbz	r1, 800e36e <__ascii_wctomb+0x18>
 800e35c:	2aff      	cmp	r2, #255	@ 0xff
 800e35e:	d904      	bls.n	800e36a <__ascii_wctomb+0x14>
 800e360:	228a      	movs	r2, #138	@ 0x8a
 800e362:	601a      	str	r2, [r3, #0]
 800e364:	f04f 30ff 	mov.w	r0, #4294967295
 800e368:	4770      	bx	lr
 800e36a:	700a      	strb	r2, [r1, #0]
 800e36c:	2001      	movs	r0, #1
 800e36e:	4770      	bx	lr

0800e370 <fiprintf>:
 800e370:	b40e      	push	{r1, r2, r3}
 800e372:	b503      	push	{r0, r1, lr}
 800e374:	4601      	mov	r1, r0
 800e376:	ab03      	add	r3, sp, #12
 800e378:	4805      	ldr	r0, [pc, #20]	@ (800e390 <fiprintf+0x20>)
 800e37a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e37e:	6800      	ldr	r0, [r0, #0]
 800e380:	9301      	str	r3, [sp, #4]
 800e382:	f000 f83f 	bl	800e404 <_vfiprintf_r>
 800e386:	b002      	add	sp, #8
 800e388:	f85d eb04 	ldr.w	lr, [sp], #4
 800e38c:	b003      	add	sp, #12
 800e38e:	4770      	bx	lr
 800e390:	20000fcc 	.word	0x20000fcc

0800e394 <abort>:
 800e394:	b508      	push	{r3, lr}
 800e396:	2006      	movs	r0, #6
 800e398:	f000 fa08 	bl	800e7ac <raise>
 800e39c:	2001      	movs	r0, #1
 800e39e:	f7f4 f9a9 	bl	80026f4 <_exit>

0800e3a2 <_malloc_usable_size_r>:
 800e3a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e3a6:	1f18      	subs	r0, r3, #4
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	bfbc      	itt	lt
 800e3ac:	580b      	ldrlt	r3, [r1, r0]
 800e3ae:	18c0      	addlt	r0, r0, r3
 800e3b0:	4770      	bx	lr

0800e3b2 <__sfputc_r>:
 800e3b2:	6893      	ldr	r3, [r2, #8]
 800e3b4:	3b01      	subs	r3, #1
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	b410      	push	{r4}
 800e3ba:	6093      	str	r3, [r2, #8]
 800e3bc:	da08      	bge.n	800e3d0 <__sfputc_r+0x1e>
 800e3be:	6994      	ldr	r4, [r2, #24]
 800e3c0:	42a3      	cmp	r3, r4
 800e3c2:	db01      	blt.n	800e3c8 <__sfputc_r+0x16>
 800e3c4:	290a      	cmp	r1, #10
 800e3c6:	d103      	bne.n	800e3d0 <__sfputc_r+0x1e>
 800e3c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3cc:	f000 b932 	b.w	800e634 <__swbuf_r>
 800e3d0:	6813      	ldr	r3, [r2, #0]
 800e3d2:	1c58      	adds	r0, r3, #1
 800e3d4:	6010      	str	r0, [r2, #0]
 800e3d6:	7019      	strb	r1, [r3, #0]
 800e3d8:	4608      	mov	r0, r1
 800e3da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e3de:	4770      	bx	lr

0800e3e0 <__sfputs_r>:
 800e3e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3e2:	4606      	mov	r6, r0
 800e3e4:	460f      	mov	r7, r1
 800e3e6:	4614      	mov	r4, r2
 800e3e8:	18d5      	adds	r5, r2, r3
 800e3ea:	42ac      	cmp	r4, r5
 800e3ec:	d101      	bne.n	800e3f2 <__sfputs_r+0x12>
 800e3ee:	2000      	movs	r0, #0
 800e3f0:	e007      	b.n	800e402 <__sfputs_r+0x22>
 800e3f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3f6:	463a      	mov	r2, r7
 800e3f8:	4630      	mov	r0, r6
 800e3fa:	f7ff ffda 	bl	800e3b2 <__sfputc_r>
 800e3fe:	1c43      	adds	r3, r0, #1
 800e400:	d1f3      	bne.n	800e3ea <__sfputs_r+0xa>
 800e402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e404 <_vfiprintf_r>:
 800e404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e408:	460d      	mov	r5, r1
 800e40a:	b09d      	sub	sp, #116	@ 0x74
 800e40c:	4614      	mov	r4, r2
 800e40e:	4698      	mov	r8, r3
 800e410:	4606      	mov	r6, r0
 800e412:	b118      	cbz	r0, 800e41c <_vfiprintf_r+0x18>
 800e414:	6a03      	ldr	r3, [r0, #32]
 800e416:	b90b      	cbnz	r3, 800e41c <_vfiprintf_r+0x18>
 800e418:	f7fc fdf2 	bl	800b000 <__sinit>
 800e41c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e41e:	07d9      	lsls	r1, r3, #31
 800e420:	d405      	bmi.n	800e42e <_vfiprintf_r+0x2a>
 800e422:	89ab      	ldrh	r3, [r5, #12]
 800e424:	059a      	lsls	r2, r3, #22
 800e426:	d402      	bmi.n	800e42e <_vfiprintf_r+0x2a>
 800e428:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e42a:	f7fc ff02 	bl	800b232 <__retarget_lock_acquire_recursive>
 800e42e:	89ab      	ldrh	r3, [r5, #12]
 800e430:	071b      	lsls	r3, r3, #28
 800e432:	d501      	bpl.n	800e438 <_vfiprintf_r+0x34>
 800e434:	692b      	ldr	r3, [r5, #16]
 800e436:	b99b      	cbnz	r3, 800e460 <_vfiprintf_r+0x5c>
 800e438:	4629      	mov	r1, r5
 800e43a:	4630      	mov	r0, r6
 800e43c:	f000 f938 	bl	800e6b0 <__swsetup_r>
 800e440:	b170      	cbz	r0, 800e460 <_vfiprintf_r+0x5c>
 800e442:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e444:	07dc      	lsls	r4, r3, #31
 800e446:	d504      	bpl.n	800e452 <_vfiprintf_r+0x4e>
 800e448:	f04f 30ff 	mov.w	r0, #4294967295
 800e44c:	b01d      	add	sp, #116	@ 0x74
 800e44e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e452:	89ab      	ldrh	r3, [r5, #12]
 800e454:	0598      	lsls	r0, r3, #22
 800e456:	d4f7      	bmi.n	800e448 <_vfiprintf_r+0x44>
 800e458:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e45a:	f7fc feeb 	bl	800b234 <__retarget_lock_release_recursive>
 800e45e:	e7f3      	b.n	800e448 <_vfiprintf_r+0x44>
 800e460:	2300      	movs	r3, #0
 800e462:	9309      	str	r3, [sp, #36]	@ 0x24
 800e464:	2320      	movs	r3, #32
 800e466:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e46a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e46e:	2330      	movs	r3, #48	@ 0x30
 800e470:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e620 <_vfiprintf_r+0x21c>
 800e474:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e478:	f04f 0901 	mov.w	r9, #1
 800e47c:	4623      	mov	r3, r4
 800e47e:	469a      	mov	sl, r3
 800e480:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e484:	b10a      	cbz	r2, 800e48a <_vfiprintf_r+0x86>
 800e486:	2a25      	cmp	r2, #37	@ 0x25
 800e488:	d1f9      	bne.n	800e47e <_vfiprintf_r+0x7a>
 800e48a:	ebba 0b04 	subs.w	fp, sl, r4
 800e48e:	d00b      	beq.n	800e4a8 <_vfiprintf_r+0xa4>
 800e490:	465b      	mov	r3, fp
 800e492:	4622      	mov	r2, r4
 800e494:	4629      	mov	r1, r5
 800e496:	4630      	mov	r0, r6
 800e498:	f7ff ffa2 	bl	800e3e0 <__sfputs_r>
 800e49c:	3001      	adds	r0, #1
 800e49e:	f000 80a7 	beq.w	800e5f0 <_vfiprintf_r+0x1ec>
 800e4a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4a4:	445a      	add	r2, fp
 800e4a6:	9209      	str	r2, [sp, #36]	@ 0x24
 800e4a8:	f89a 3000 	ldrb.w	r3, [sl]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	f000 809f 	beq.w	800e5f0 <_vfiprintf_r+0x1ec>
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	f04f 32ff 	mov.w	r2, #4294967295
 800e4b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4bc:	f10a 0a01 	add.w	sl, sl, #1
 800e4c0:	9304      	str	r3, [sp, #16]
 800e4c2:	9307      	str	r3, [sp, #28]
 800e4c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4c8:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4ca:	4654      	mov	r4, sl
 800e4cc:	2205      	movs	r2, #5
 800e4ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4d2:	4853      	ldr	r0, [pc, #332]	@ (800e620 <_vfiprintf_r+0x21c>)
 800e4d4:	f7f1 fedc 	bl	8000290 <memchr>
 800e4d8:	9a04      	ldr	r2, [sp, #16]
 800e4da:	b9d8      	cbnz	r0, 800e514 <_vfiprintf_r+0x110>
 800e4dc:	06d1      	lsls	r1, r2, #27
 800e4de:	bf44      	itt	mi
 800e4e0:	2320      	movmi	r3, #32
 800e4e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4e6:	0713      	lsls	r3, r2, #28
 800e4e8:	bf44      	itt	mi
 800e4ea:	232b      	movmi	r3, #43	@ 0x2b
 800e4ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e4f0:	f89a 3000 	ldrb.w	r3, [sl]
 800e4f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800e4f6:	d015      	beq.n	800e524 <_vfiprintf_r+0x120>
 800e4f8:	9a07      	ldr	r2, [sp, #28]
 800e4fa:	4654      	mov	r4, sl
 800e4fc:	2000      	movs	r0, #0
 800e4fe:	f04f 0c0a 	mov.w	ip, #10
 800e502:	4621      	mov	r1, r4
 800e504:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e508:	3b30      	subs	r3, #48	@ 0x30
 800e50a:	2b09      	cmp	r3, #9
 800e50c:	d94b      	bls.n	800e5a6 <_vfiprintf_r+0x1a2>
 800e50e:	b1b0      	cbz	r0, 800e53e <_vfiprintf_r+0x13a>
 800e510:	9207      	str	r2, [sp, #28]
 800e512:	e014      	b.n	800e53e <_vfiprintf_r+0x13a>
 800e514:	eba0 0308 	sub.w	r3, r0, r8
 800e518:	fa09 f303 	lsl.w	r3, r9, r3
 800e51c:	4313      	orrs	r3, r2
 800e51e:	9304      	str	r3, [sp, #16]
 800e520:	46a2      	mov	sl, r4
 800e522:	e7d2      	b.n	800e4ca <_vfiprintf_r+0xc6>
 800e524:	9b03      	ldr	r3, [sp, #12]
 800e526:	1d19      	adds	r1, r3, #4
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	9103      	str	r1, [sp, #12]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	bfbb      	ittet	lt
 800e530:	425b      	neglt	r3, r3
 800e532:	f042 0202 	orrlt.w	r2, r2, #2
 800e536:	9307      	strge	r3, [sp, #28]
 800e538:	9307      	strlt	r3, [sp, #28]
 800e53a:	bfb8      	it	lt
 800e53c:	9204      	strlt	r2, [sp, #16]
 800e53e:	7823      	ldrb	r3, [r4, #0]
 800e540:	2b2e      	cmp	r3, #46	@ 0x2e
 800e542:	d10a      	bne.n	800e55a <_vfiprintf_r+0x156>
 800e544:	7863      	ldrb	r3, [r4, #1]
 800e546:	2b2a      	cmp	r3, #42	@ 0x2a
 800e548:	d132      	bne.n	800e5b0 <_vfiprintf_r+0x1ac>
 800e54a:	9b03      	ldr	r3, [sp, #12]
 800e54c:	1d1a      	adds	r2, r3, #4
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	9203      	str	r2, [sp, #12]
 800e552:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e556:	3402      	adds	r4, #2
 800e558:	9305      	str	r3, [sp, #20]
 800e55a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e630 <_vfiprintf_r+0x22c>
 800e55e:	7821      	ldrb	r1, [r4, #0]
 800e560:	2203      	movs	r2, #3
 800e562:	4650      	mov	r0, sl
 800e564:	f7f1 fe94 	bl	8000290 <memchr>
 800e568:	b138      	cbz	r0, 800e57a <_vfiprintf_r+0x176>
 800e56a:	9b04      	ldr	r3, [sp, #16]
 800e56c:	eba0 000a 	sub.w	r0, r0, sl
 800e570:	2240      	movs	r2, #64	@ 0x40
 800e572:	4082      	lsls	r2, r0
 800e574:	4313      	orrs	r3, r2
 800e576:	3401      	adds	r4, #1
 800e578:	9304      	str	r3, [sp, #16]
 800e57a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e57e:	4829      	ldr	r0, [pc, #164]	@ (800e624 <_vfiprintf_r+0x220>)
 800e580:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e584:	2206      	movs	r2, #6
 800e586:	f7f1 fe83 	bl	8000290 <memchr>
 800e58a:	2800      	cmp	r0, #0
 800e58c:	d03f      	beq.n	800e60e <_vfiprintf_r+0x20a>
 800e58e:	4b26      	ldr	r3, [pc, #152]	@ (800e628 <_vfiprintf_r+0x224>)
 800e590:	bb1b      	cbnz	r3, 800e5da <_vfiprintf_r+0x1d6>
 800e592:	9b03      	ldr	r3, [sp, #12]
 800e594:	3307      	adds	r3, #7
 800e596:	f023 0307 	bic.w	r3, r3, #7
 800e59a:	3308      	adds	r3, #8
 800e59c:	9303      	str	r3, [sp, #12]
 800e59e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5a0:	443b      	add	r3, r7
 800e5a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5a4:	e76a      	b.n	800e47c <_vfiprintf_r+0x78>
 800e5a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5aa:	460c      	mov	r4, r1
 800e5ac:	2001      	movs	r0, #1
 800e5ae:	e7a8      	b.n	800e502 <_vfiprintf_r+0xfe>
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	3401      	adds	r4, #1
 800e5b4:	9305      	str	r3, [sp, #20]
 800e5b6:	4619      	mov	r1, r3
 800e5b8:	f04f 0c0a 	mov.w	ip, #10
 800e5bc:	4620      	mov	r0, r4
 800e5be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5c2:	3a30      	subs	r2, #48	@ 0x30
 800e5c4:	2a09      	cmp	r2, #9
 800e5c6:	d903      	bls.n	800e5d0 <_vfiprintf_r+0x1cc>
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d0c6      	beq.n	800e55a <_vfiprintf_r+0x156>
 800e5cc:	9105      	str	r1, [sp, #20]
 800e5ce:	e7c4      	b.n	800e55a <_vfiprintf_r+0x156>
 800e5d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5d4:	4604      	mov	r4, r0
 800e5d6:	2301      	movs	r3, #1
 800e5d8:	e7f0      	b.n	800e5bc <_vfiprintf_r+0x1b8>
 800e5da:	ab03      	add	r3, sp, #12
 800e5dc:	9300      	str	r3, [sp, #0]
 800e5de:	462a      	mov	r2, r5
 800e5e0:	4b12      	ldr	r3, [pc, #72]	@ (800e62c <_vfiprintf_r+0x228>)
 800e5e2:	a904      	add	r1, sp, #16
 800e5e4:	4630      	mov	r0, r6
 800e5e6:	f7fb febb 	bl	800a360 <_printf_float>
 800e5ea:	4607      	mov	r7, r0
 800e5ec:	1c78      	adds	r0, r7, #1
 800e5ee:	d1d6      	bne.n	800e59e <_vfiprintf_r+0x19a>
 800e5f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e5f2:	07d9      	lsls	r1, r3, #31
 800e5f4:	d405      	bmi.n	800e602 <_vfiprintf_r+0x1fe>
 800e5f6:	89ab      	ldrh	r3, [r5, #12]
 800e5f8:	059a      	lsls	r2, r3, #22
 800e5fa:	d402      	bmi.n	800e602 <_vfiprintf_r+0x1fe>
 800e5fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e5fe:	f7fc fe19 	bl	800b234 <__retarget_lock_release_recursive>
 800e602:	89ab      	ldrh	r3, [r5, #12]
 800e604:	065b      	lsls	r3, r3, #25
 800e606:	f53f af1f 	bmi.w	800e448 <_vfiprintf_r+0x44>
 800e60a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e60c:	e71e      	b.n	800e44c <_vfiprintf_r+0x48>
 800e60e:	ab03      	add	r3, sp, #12
 800e610:	9300      	str	r3, [sp, #0]
 800e612:	462a      	mov	r2, r5
 800e614:	4b05      	ldr	r3, [pc, #20]	@ (800e62c <_vfiprintf_r+0x228>)
 800e616:	a904      	add	r1, sp, #16
 800e618:	4630      	mov	r0, r6
 800e61a:	f7fc f939 	bl	800a890 <_printf_i>
 800e61e:	e7e4      	b.n	800e5ea <_vfiprintf_r+0x1e6>
 800e620:	08014c0d 	.word	0x08014c0d
 800e624:	08014c17 	.word	0x08014c17
 800e628:	0800a361 	.word	0x0800a361
 800e62c:	0800e3e1 	.word	0x0800e3e1
 800e630:	08014c13 	.word	0x08014c13

0800e634 <__swbuf_r>:
 800e634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e636:	460e      	mov	r6, r1
 800e638:	4614      	mov	r4, r2
 800e63a:	4605      	mov	r5, r0
 800e63c:	b118      	cbz	r0, 800e646 <__swbuf_r+0x12>
 800e63e:	6a03      	ldr	r3, [r0, #32]
 800e640:	b90b      	cbnz	r3, 800e646 <__swbuf_r+0x12>
 800e642:	f7fc fcdd 	bl	800b000 <__sinit>
 800e646:	69a3      	ldr	r3, [r4, #24]
 800e648:	60a3      	str	r3, [r4, #8]
 800e64a:	89a3      	ldrh	r3, [r4, #12]
 800e64c:	071a      	lsls	r2, r3, #28
 800e64e:	d501      	bpl.n	800e654 <__swbuf_r+0x20>
 800e650:	6923      	ldr	r3, [r4, #16]
 800e652:	b943      	cbnz	r3, 800e666 <__swbuf_r+0x32>
 800e654:	4621      	mov	r1, r4
 800e656:	4628      	mov	r0, r5
 800e658:	f000 f82a 	bl	800e6b0 <__swsetup_r>
 800e65c:	b118      	cbz	r0, 800e666 <__swbuf_r+0x32>
 800e65e:	f04f 37ff 	mov.w	r7, #4294967295
 800e662:	4638      	mov	r0, r7
 800e664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e666:	6823      	ldr	r3, [r4, #0]
 800e668:	6922      	ldr	r2, [r4, #16]
 800e66a:	1a98      	subs	r0, r3, r2
 800e66c:	6963      	ldr	r3, [r4, #20]
 800e66e:	b2f6      	uxtb	r6, r6
 800e670:	4283      	cmp	r3, r0
 800e672:	4637      	mov	r7, r6
 800e674:	dc05      	bgt.n	800e682 <__swbuf_r+0x4e>
 800e676:	4621      	mov	r1, r4
 800e678:	4628      	mov	r0, r5
 800e67a:	f7ff fa47 	bl	800db0c <_fflush_r>
 800e67e:	2800      	cmp	r0, #0
 800e680:	d1ed      	bne.n	800e65e <__swbuf_r+0x2a>
 800e682:	68a3      	ldr	r3, [r4, #8]
 800e684:	3b01      	subs	r3, #1
 800e686:	60a3      	str	r3, [r4, #8]
 800e688:	6823      	ldr	r3, [r4, #0]
 800e68a:	1c5a      	adds	r2, r3, #1
 800e68c:	6022      	str	r2, [r4, #0]
 800e68e:	701e      	strb	r6, [r3, #0]
 800e690:	6962      	ldr	r2, [r4, #20]
 800e692:	1c43      	adds	r3, r0, #1
 800e694:	429a      	cmp	r2, r3
 800e696:	d004      	beq.n	800e6a2 <__swbuf_r+0x6e>
 800e698:	89a3      	ldrh	r3, [r4, #12]
 800e69a:	07db      	lsls	r3, r3, #31
 800e69c:	d5e1      	bpl.n	800e662 <__swbuf_r+0x2e>
 800e69e:	2e0a      	cmp	r6, #10
 800e6a0:	d1df      	bne.n	800e662 <__swbuf_r+0x2e>
 800e6a2:	4621      	mov	r1, r4
 800e6a4:	4628      	mov	r0, r5
 800e6a6:	f7ff fa31 	bl	800db0c <_fflush_r>
 800e6aa:	2800      	cmp	r0, #0
 800e6ac:	d0d9      	beq.n	800e662 <__swbuf_r+0x2e>
 800e6ae:	e7d6      	b.n	800e65e <__swbuf_r+0x2a>

0800e6b0 <__swsetup_r>:
 800e6b0:	b538      	push	{r3, r4, r5, lr}
 800e6b2:	4b29      	ldr	r3, [pc, #164]	@ (800e758 <__swsetup_r+0xa8>)
 800e6b4:	4605      	mov	r5, r0
 800e6b6:	6818      	ldr	r0, [r3, #0]
 800e6b8:	460c      	mov	r4, r1
 800e6ba:	b118      	cbz	r0, 800e6c4 <__swsetup_r+0x14>
 800e6bc:	6a03      	ldr	r3, [r0, #32]
 800e6be:	b90b      	cbnz	r3, 800e6c4 <__swsetup_r+0x14>
 800e6c0:	f7fc fc9e 	bl	800b000 <__sinit>
 800e6c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6c8:	0719      	lsls	r1, r3, #28
 800e6ca:	d422      	bmi.n	800e712 <__swsetup_r+0x62>
 800e6cc:	06da      	lsls	r2, r3, #27
 800e6ce:	d407      	bmi.n	800e6e0 <__swsetup_r+0x30>
 800e6d0:	2209      	movs	r2, #9
 800e6d2:	602a      	str	r2, [r5, #0]
 800e6d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6d8:	81a3      	strh	r3, [r4, #12]
 800e6da:	f04f 30ff 	mov.w	r0, #4294967295
 800e6de:	e033      	b.n	800e748 <__swsetup_r+0x98>
 800e6e0:	0758      	lsls	r0, r3, #29
 800e6e2:	d512      	bpl.n	800e70a <__swsetup_r+0x5a>
 800e6e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e6e6:	b141      	cbz	r1, 800e6fa <__swsetup_r+0x4a>
 800e6e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e6ec:	4299      	cmp	r1, r3
 800e6ee:	d002      	beq.n	800e6f6 <__swsetup_r+0x46>
 800e6f0:	4628      	mov	r0, r5
 800e6f2:	f7fd fc01 	bl	800bef8 <_free_r>
 800e6f6:	2300      	movs	r3, #0
 800e6f8:	6363      	str	r3, [r4, #52]	@ 0x34
 800e6fa:	89a3      	ldrh	r3, [r4, #12]
 800e6fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e700:	81a3      	strh	r3, [r4, #12]
 800e702:	2300      	movs	r3, #0
 800e704:	6063      	str	r3, [r4, #4]
 800e706:	6923      	ldr	r3, [r4, #16]
 800e708:	6023      	str	r3, [r4, #0]
 800e70a:	89a3      	ldrh	r3, [r4, #12]
 800e70c:	f043 0308 	orr.w	r3, r3, #8
 800e710:	81a3      	strh	r3, [r4, #12]
 800e712:	6923      	ldr	r3, [r4, #16]
 800e714:	b94b      	cbnz	r3, 800e72a <__swsetup_r+0x7a>
 800e716:	89a3      	ldrh	r3, [r4, #12]
 800e718:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e71c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e720:	d003      	beq.n	800e72a <__swsetup_r+0x7a>
 800e722:	4621      	mov	r1, r4
 800e724:	4628      	mov	r0, r5
 800e726:	f000 f883 	bl	800e830 <__smakebuf_r>
 800e72a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e72e:	f013 0201 	ands.w	r2, r3, #1
 800e732:	d00a      	beq.n	800e74a <__swsetup_r+0x9a>
 800e734:	2200      	movs	r2, #0
 800e736:	60a2      	str	r2, [r4, #8]
 800e738:	6962      	ldr	r2, [r4, #20]
 800e73a:	4252      	negs	r2, r2
 800e73c:	61a2      	str	r2, [r4, #24]
 800e73e:	6922      	ldr	r2, [r4, #16]
 800e740:	b942      	cbnz	r2, 800e754 <__swsetup_r+0xa4>
 800e742:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e746:	d1c5      	bne.n	800e6d4 <__swsetup_r+0x24>
 800e748:	bd38      	pop	{r3, r4, r5, pc}
 800e74a:	0799      	lsls	r1, r3, #30
 800e74c:	bf58      	it	pl
 800e74e:	6962      	ldrpl	r2, [r4, #20]
 800e750:	60a2      	str	r2, [r4, #8]
 800e752:	e7f4      	b.n	800e73e <__swsetup_r+0x8e>
 800e754:	2000      	movs	r0, #0
 800e756:	e7f7      	b.n	800e748 <__swsetup_r+0x98>
 800e758:	20000fcc 	.word	0x20000fcc

0800e75c <_raise_r>:
 800e75c:	291f      	cmp	r1, #31
 800e75e:	b538      	push	{r3, r4, r5, lr}
 800e760:	4605      	mov	r5, r0
 800e762:	460c      	mov	r4, r1
 800e764:	d904      	bls.n	800e770 <_raise_r+0x14>
 800e766:	2316      	movs	r3, #22
 800e768:	6003      	str	r3, [r0, #0]
 800e76a:	f04f 30ff 	mov.w	r0, #4294967295
 800e76e:	bd38      	pop	{r3, r4, r5, pc}
 800e770:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e772:	b112      	cbz	r2, 800e77a <_raise_r+0x1e>
 800e774:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e778:	b94b      	cbnz	r3, 800e78e <_raise_r+0x32>
 800e77a:	4628      	mov	r0, r5
 800e77c:	f000 f830 	bl	800e7e0 <_getpid_r>
 800e780:	4622      	mov	r2, r4
 800e782:	4601      	mov	r1, r0
 800e784:	4628      	mov	r0, r5
 800e786:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e78a:	f000 b817 	b.w	800e7bc <_kill_r>
 800e78e:	2b01      	cmp	r3, #1
 800e790:	d00a      	beq.n	800e7a8 <_raise_r+0x4c>
 800e792:	1c59      	adds	r1, r3, #1
 800e794:	d103      	bne.n	800e79e <_raise_r+0x42>
 800e796:	2316      	movs	r3, #22
 800e798:	6003      	str	r3, [r0, #0]
 800e79a:	2001      	movs	r0, #1
 800e79c:	e7e7      	b.n	800e76e <_raise_r+0x12>
 800e79e:	2100      	movs	r1, #0
 800e7a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e7a4:	4620      	mov	r0, r4
 800e7a6:	4798      	blx	r3
 800e7a8:	2000      	movs	r0, #0
 800e7aa:	e7e0      	b.n	800e76e <_raise_r+0x12>

0800e7ac <raise>:
 800e7ac:	4b02      	ldr	r3, [pc, #8]	@ (800e7b8 <raise+0xc>)
 800e7ae:	4601      	mov	r1, r0
 800e7b0:	6818      	ldr	r0, [r3, #0]
 800e7b2:	f7ff bfd3 	b.w	800e75c <_raise_r>
 800e7b6:	bf00      	nop
 800e7b8:	20000fcc 	.word	0x20000fcc

0800e7bc <_kill_r>:
 800e7bc:	b538      	push	{r3, r4, r5, lr}
 800e7be:	4d07      	ldr	r5, [pc, #28]	@ (800e7dc <_kill_r+0x20>)
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	4604      	mov	r4, r0
 800e7c4:	4608      	mov	r0, r1
 800e7c6:	4611      	mov	r1, r2
 800e7c8:	602b      	str	r3, [r5, #0]
 800e7ca:	f7f3 ff83 	bl	80026d4 <_kill>
 800e7ce:	1c43      	adds	r3, r0, #1
 800e7d0:	d102      	bne.n	800e7d8 <_kill_r+0x1c>
 800e7d2:	682b      	ldr	r3, [r5, #0]
 800e7d4:	b103      	cbz	r3, 800e7d8 <_kill_r+0x1c>
 800e7d6:	6023      	str	r3, [r4, #0]
 800e7d8:	bd38      	pop	{r3, r4, r5, pc}
 800e7da:	bf00      	nop
 800e7dc:	200054ec 	.word	0x200054ec

0800e7e0 <_getpid_r>:
 800e7e0:	f7f3 bf70 	b.w	80026c4 <_getpid>

0800e7e4 <__swhatbuf_r>:
 800e7e4:	b570      	push	{r4, r5, r6, lr}
 800e7e6:	460c      	mov	r4, r1
 800e7e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7ec:	2900      	cmp	r1, #0
 800e7ee:	b096      	sub	sp, #88	@ 0x58
 800e7f0:	4615      	mov	r5, r2
 800e7f2:	461e      	mov	r6, r3
 800e7f4:	da0d      	bge.n	800e812 <__swhatbuf_r+0x2e>
 800e7f6:	89a3      	ldrh	r3, [r4, #12]
 800e7f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e7fc:	f04f 0100 	mov.w	r1, #0
 800e800:	bf14      	ite	ne
 800e802:	2340      	movne	r3, #64	@ 0x40
 800e804:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e808:	2000      	movs	r0, #0
 800e80a:	6031      	str	r1, [r6, #0]
 800e80c:	602b      	str	r3, [r5, #0]
 800e80e:	b016      	add	sp, #88	@ 0x58
 800e810:	bd70      	pop	{r4, r5, r6, pc}
 800e812:	466a      	mov	r2, sp
 800e814:	f000 f848 	bl	800e8a8 <_fstat_r>
 800e818:	2800      	cmp	r0, #0
 800e81a:	dbec      	blt.n	800e7f6 <__swhatbuf_r+0x12>
 800e81c:	9901      	ldr	r1, [sp, #4]
 800e81e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e822:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e826:	4259      	negs	r1, r3
 800e828:	4159      	adcs	r1, r3
 800e82a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e82e:	e7eb      	b.n	800e808 <__swhatbuf_r+0x24>

0800e830 <__smakebuf_r>:
 800e830:	898b      	ldrh	r3, [r1, #12]
 800e832:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e834:	079d      	lsls	r5, r3, #30
 800e836:	4606      	mov	r6, r0
 800e838:	460c      	mov	r4, r1
 800e83a:	d507      	bpl.n	800e84c <__smakebuf_r+0x1c>
 800e83c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e840:	6023      	str	r3, [r4, #0]
 800e842:	6123      	str	r3, [r4, #16]
 800e844:	2301      	movs	r3, #1
 800e846:	6163      	str	r3, [r4, #20]
 800e848:	b003      	add	sp, #12
 800e84a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e84c:	ab01      	add	r3, sp, #4
 800e84e:	466a      	mov	r2, sp
 800e850:	f7ff ffc8 	bl	800e7e4 <__swhatbuf_r>
 800e854:	9f00      	ldr	r7, [sp, #0]
 800e856:	4605      	mov	r5, r0
 800e858:	4639      	mov	r1, r7
 800e85a:	4630      	mov	r0, r6
 800e85c:	f7fd fbc0 	bl	800bfe0 <_malloc_r>
 800e860:	b948      	cbnz	r0, 800e876 <__smakebuf_r+0x46>
 800e862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e866:	059a      	lsls	r2, r3, #22
 800e868:	d4ee      	bmi.n	800e848 <__smakebuf_r+0x18>
 800e86a:	f023 0303 	bic.w	r3, r3, #3
 800e86e:	f043 0302 	orr.w	r3, r3, #2
 800e872:	81a3      	strh	r3, [r4, #12]
 800e874:	e7e2      	b.n	800e83c <__smakebuf_r+0xc>
 800e876:	89a3      	ldrh	r3, [r4, #12]
 800e878:	6020      	str	r0, [r4, #0]
 800e87a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e87e:	81a3      	strh	r3, [r4, #12]
 800e880:	9b01      	ldr	r3, [sp, #4]
 800e882:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e886:	b15b      	cbz	r3, 800e8a0 <__smakebuf_r+0x70>
 800e888:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e88c:	4630      	mov	r0, r6
 800e88e:	f000 f81d 	bl	800e8cc <_isatty_r>
 800e892:	b128      	cbz	r0, 800e8a0 <__smakebuf_r+0x70>
 800e894:	89a3      	ldrh	r3, [r4, #12]
 800e896:	f023 0303 	bic.w	r3, r3, #3
 800e89a:	f043 0301 	orr.w	r3, r3, #1
 800e89e:	81a3      	strh	r3, [r4, #12]
 800e8a0:	89a3      	ldrh	r3, [r4, #12]
 800e8a2:	431d      	orrs	r5, r3
 800e8a4:	81a5      	strh	r5, [r4, #12]
 800e8a6:	e7cf      	b.n	800e848 <__smakebuf_r+0x18>

0800e8a8 <_fstat_r>:
 800e8a8:	b538      	push	{r3, r4, r5, lr}
 800e8aa:	4d07      	ldr	r5, [pc, #28]	@ (800e8c8 <_fstat_r+0x20>)
 800e8ac:	2300      	movs	r3, #0
 800e8ae:	4604      	mov	r4, r0
 800e8b0:	4608      	mov	r0, r1
 800e8b2:	4611      	mov	r1, r2
 800e8b4:	602b      	str	r3, [r5, #0]
 800e8b6:	f7f3 ff6d 	bl	8002794 <_fstat>
 800e8ba:	1c43      	adds	r3, r0, #1
 800e8bc:	d102      	bne.n	800e8c4 <_fstat_r+0x1c>
 800e8be:	682b      	ldr	r3, [r5, #0]
 800e8c0:	b103      	cbz	r3, 800e8c4 <_fstat_r+0x1c>
 800e8c2:	6023      	str	r3, [r4, #0]
 800e8c4:	bd38      	pop	{r3, r4, r5, pc}
 800e8c6:	bf00      	nop
 800e8c8:	200054ec 	.word	0x200054ec

0800e8cc <_isatty_r>:
 800e8cc:	b538      	push	{r3, r4, r5, lr}
 800e8ce:	4d06      	ldr	r5, [pc, #24]	@ (800e8e8 <_isatty_r+0x1c>)
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	4604      	mov	r4, r0
 800e8d4:	4608      	mov	r0, r1
 800e8d6:	602b      	str	r3, [r5, #0]
 800e8d8:	f7f3 ff6c 	bl	80027b4 <_isatty>
 800e8dc:	1c43      	adds	r3, r0, #1
 800e8de:	d102      	bne.n	800e8e6 <_isatty_r+0x1a>
 800e8e0:	682b      	ldr	r3, [r5, #0]
 800e8e2:	b103      	cbz	r3, 800e8e6 <_isatty_r+0x1a>
 800e8e4:	6023      	str	r3, [r4, #0]
 800e8e6:	bd38      	pop	{r3, r4, r5, pc}
 800e8e8:	200054ec 	.word	0x200054ec

0800e8ec <sqrtf>:
 800e8ec:	b508      	push	{r3, lr}
 800e8ee:	ed2d 8b02 	vpush	{d8}
 800e8f2:	eeb0 8a40 	vmov.f32	s16, s0
 800e8f6:	f000 f817 	bl	800e928 <__ieee754_sqrtf>
 800e8fa:	eeb4 8a48 	vcmp.f32	s16, s16
 800e8fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e902:	d60c      	bvs.n	800e91e <sqrtf+0x32>
 800e904:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e924 <sqrtf+0x38>
 800e908:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e90c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e910:	d505      	bpl.n	800e91e <sqrtf+0x32>
 800e912:	f7fc fc63 	bl	800b1dc <__errno>
 800e916:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e91a:	2321      	movs	r3, #33	@ 0x21
 800e91c:	6003      	str	r3, [r0, #0]
 800e91e:	ecbd 8b02 	vpop	{d8}
 800e922:	bd08      	pop	{r3, pc}
 800e924:	00000000 	.word	0x00000000

0800e928 <__ieee754_sqrtf>:
 800e928:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e92c:	4770      	bx	lr
	...

0800e930 <_init>:
 800e930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e932:	bf00      	nop
 800e934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e936:	bc08      	pop	{r3}
 800e938:	469e      	mov	lr, r3
 800e93a:	4770      	bx	lr

0800e93c <_fini>:
 800e93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e93e:	bf00      	nop
 800e940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e942:	bc08      	pop	{r3}
 800e944:	469e      	mov	lr, r3
 800e946:	4770      	bx	lr
