
self_balancing_platform.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ef4  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000370  080040f0  080040f0  000050f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004460  08004460  000061cc  2**0
                  CONTENTS
  4 .ARM          00000008  08004460  08004460  00005460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004468  08004468  000061cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004468  08004468  00005468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800446c  0800446c  0000546c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001cc  20000000  08004470  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  200001cc  0800463c  000061cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000474  0800463c  00006474  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000061cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000094c0  00000000  00000000  00006202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000111a  00000000  00000000  0000f6c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000698  00000000  00000000  000107e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000519  00000000  00000000  00010e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fd50  00000000  00000000  00011391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008a16  00000000  00000000  000310e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff4dc  00000000  00000000  00039af7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00138fd3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a4c  00000000  00000000  00139018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0013ba64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	200001cc 	.word	0x200001cc
 8000214:	00000000 	.word	0x00000000
 8000218:	080040d4 	.word	0x080040d4

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	200001d0 	.word	0x200001d0
 8000234:	080040d4 	.word	0x080040d4

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_drsub>:
 8000248:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800024c:	e002      	b.n	8000254 <__adddf3>
 800024e:	bf00      	nop

08000250 <__aeabi_dsub>:
 8000250:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000254 <__adddf3>:
 8000254:	b530      	push	{r4, r5, lr}
 8000256:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800025a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800025e:	ea94 0f05 	teq	r4, r5
 8000262:	bf08      	it	eq
 8000264:	ea90 0f02 	teqeq	r0, r2
 8000268:	bf1f      	itttt	ne
 800026a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800026e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000272:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000276:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800027a:	f000 80e2 	beq.w	8000442 <__adddf3+0x1ee>
 800027e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000282:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000286:	bfb8      	it	lt
 8000288:	426d      	neglt	r5, r5
 800028a:	dd0c      	ble.n	80002a6 <__adddf3+0x52>
 800028c:	442c      	add	r4, r5
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	ea82 0000 	eor.w	r0, r2, r0
 800029a:	ea83 0101 	eor.w	r1, r3, r1
 800029e:	ea80 0202 	eor.w	r2, r0, r2
 80002a2:	ea81 0303 	eor.w	r3, r1, r3
 80002a6:	2d36      	cmp	r5, #54	@ 0x36
 80002a8:	bf88      	it	hi
 80002aa:	bd30      	pophi	{r4, r5, pc}
 80002ac:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002b4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002bc:	d002      	beq.n	80002c4 <__adddf3+0x70>
 80002be:	4240      	negs	r0, r0
 80002c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d0:	d002      	beq.n	80002d8 <__adddf3+0x84>
 80002d2:	4252      	negs	r2, r2
 80002d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d8:	ea94 0f05 	teq	r4, r5
 80002dc:	f000 80a7 	beq.w	800042e <__adddf3+0x1da>
 80002e0:	f1a4 0401 	sub.w	r4, r4, #1
 80002e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e8:	db0d      	blt.n	8000306 <__adddf3+0xb2>
 80002ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ee:	fa22 f205 	lsr.w	r2, r2, r5
 80002f2:	1880      	adds	r0, r0, r2
 80002f4:	f141 0100 	adc.w	r1, r1, #0
 80002f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002fc:	1880      	adds	r0, r0, r2
 80002fe:	fa43 f305 	asr.w	r3, r3, r5
 8000302:	4159      	adcs	r1, r3
 8000304:	e00e      	b.n	8000324 <__adddf3+0xd0>
 8000306:	f1a5 0520 	sub.w	r5, r5, #32
 800030a:	f10e 0e20 	add.w	lr, lr, #32
 800030e:	2a01      	cmp	r2, #1
 8000310:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000314:	bf28      	it	cs
 8000316:	f04c 0c02 	orrcs.w	ip, ip, #2
 800031a:	fa43 f305 	asr.w	r3, r3, r5
 800031e:	18c0      	adds	r0, r0, r3
 8000320:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000324:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000328:	d507      	bpl.n	800033a <__adddf3+0xe6>
 800032a:	f04f 0e00 	mov.w	lr, #0
 800032e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000332:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000336:	eb6e 0101 	sbc.w	r1, lr, r1
 800033a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800033e:	d31b      	bcc.n	8000378 <__adddf3+0x124>
 8000340:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000344:	d30c      	bcc.n	8000360 <__adddf3+0x10c>
 8000346:	0849      	lsrs	r1, r1, #1
 8000348:	ea5f 0030 	movs.w	r0, r0, rrx
 800034c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000350:	f104 0401 	add.w	r4, r4, #1
 8000354:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000358:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800035c:	f080 809a 	bcs.w	8000494 <__adddf3+0x240>
 8000360:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	ea41 0105 	orr.w	r1, r1, r5
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800037c:	4140      	adcs	r0, r0
 800037e:	eb41 0101 	adc.w	r1, r1, r1
 8000382:	3c01      	subs	r4, #1
 8000384:	bf28      	it	cs
 8000386:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800038a:	d2e9      	bcs.n	8000360 <__adddf3+0x10c>
 800038c:	f091 0f00 	teq	r1, #0
 8000390:	bf04      	itt	eq
 8000392:	4601      	moveq	r1, r0
 8000394:	2000      	moveq	r0, #0
 8000396:	fab1 f381 	clz	r3, r1
 800039a:	bf08      	it	eq
 800039c:	3320      	addeq	r3, #32
 800039e:	f1a3 030b 	sub.w	r3, r3, #11
 80003a2:	f1b3 0220 	subs.w	r2, r3, #32
 80003a6:	da0c      	bge.n	80003c2 <__adddf3+0x16e>
 80003a8:	320c      	adds	r2, #12
 80003aa:	dd08      	ble.n	80003be <__adddf3+0x16a>
 80003ac:	f102 0c14 	add.w	ip, r2, #20
 80003b0:	f1c2 020c 	rsb	r2, r2, #12
 80003b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b8:	fa21 f102 	lsr.w	r1, r1, r2
 80003bc:	e00c      	b.n	80003d8 <__adddf3+0x184>
 80003be:	f102 0214 	add.w	r2, r2, #20
 80003c2:	bfd8      	it	le
 80003c4:	f1c2 0c20 	rsble	ip, r2, #32
 80003c8:	fa01 f102 	lsl.w	r1, r1, r2
 80003cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d0:	bfdc      	itt	le
 80003d2:	ea41 010c 	orrle.w	r1, r1, ip
 80003d6:	4090      	lslle	r0, r2
 80003d8:	1ae4      	subs	r4, r4, r3
 80003da:	bfa2      	ittt	ge
 80003dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e0:	4329      	orrge	r1, r5
 80003e2:	bd30      	popge	{r4, r5, pc}
 80003e4:	ea6f 0404 	mvn.w	r4, r4
 80003e8:	3c1f      	subs	r4, #31
 80003ea:	da1c      	bge.n	8000426 <__adddf3+0x1d2>
 80003ec:	340c      	adds	r4, #12
 80003ee:	dc0e      	bgt.n	800040e <__adddf3+0x1ba>
 80003f0:	f104 0414 	add.w	r4, r4, #20
 80003f4:	f1c4 0220 	rsb	r2, r4, #32
 80003f8:	fa20 f004 	lsr.w	r0, r0, r4
 80003fc:	fa01 f302 	lsl.w	r3, r1, r2
 8000400:	ea40 0003 	orr.w	r0, r0, r3
 8000404:	fa21 f304 	lsr.w	r3, r1, r4
 8000408:	ea45 0103 	orr.w	r1, r5, r3
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f1c4 040c 	rsb	r4, r4, #12
 8000412:	f1c4 0220 	rsb	r2, r4, #32
 8000416:	fa20 f002 	lsr.w	r0, r0, r2
 800041a:	fa01 f304 	lsl.w	r3, r1, r4
 800041e:	ea40 0003 	orr.w	r0, r0, r3
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	fa21 f004 	lsr.w	r0, r1, r4
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	f094 0f00 	teq	r4, #0
 8000432:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000436:	bf06      	itte	eq
 8000438:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800043c:	3401      	addeq	r4, #1
 800043e:	3d01      	subne	r5, #1
 8000440:	e74e      	b.n	80002e0 <__adddf3+0x8c>
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf18      	it	ne
 8000448:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044c:	d029      	beq.n	80004a2 <__adddf3+0x24e>
 800044e:	ea94 0f05 	teq	r4, r5
 8000452:	bf08      	it	eq
 8000454:	ea90 0f02 	teqeq	r0, r2
 8000458:	d005      	beq.n	8000466 <__adddf3+0x212>
 800045a:	ea54 0c00 	orrs.w	ip, r4, r0
 800045e:	bf04      	itt	eq
 8000460:	4619      	moveq	r1, r3
 8000462:	4610      	moveq	r0, r2
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	ea91 0f03 	teq	r1, r3
 800046a:	bf1e      	ittt	ne
 800046c:	2100      	movne	r1, #0
 800046e:	2000      	movne	r0, #0
 8000470:	bd30      	popne	{r4, r5, pc}
 8000472:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000476:	d105      	bne.n	8000484 <__adddf3+0x230>
 8000478:	0040      	lsls	r0, r0, #1
 800047a:	4149      	adcs	r1, r1
 800047c:	bf28      	it	cs
 800047e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000482:	bd30      	pop	{r4, r5, pc}
 8000484:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000488:	bf3c      	itt	cc
 800048a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800048e:	bd30      	popcc	{r4, r5, pc}
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000498:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800049c:	f04f 0000 	mov.w	r0, #0
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf1a      	itte	ne
 80004a8:	4619      	movne	r1, r3
 80004aa:	4610      	movne	r0, r2
 80004ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b0:	bf1c      	itt	ne
 80004b2:	460b      	movne	r3, r1
 80004b4:	4602      	movne	r2, r0
 80004b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ba:	bf06      	itte	eq
 80004bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c0:	ea91 0f03 	teqeq	r1, r3
 80004c4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	bf00      	nop

080004cc <__aeabi_ui2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f04f 0500 	mov.w	r5, #0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e750      	b.n	800038c <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_i2d>:
 80004ec:	f090 0f00 	teq	r0, #0
 80004f0:	bf04      	itt	eq
 80004f2:	2100      	moveq	r1, #0
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000500:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	f04f 0100 	mov.w	r1, #0
 800050c:	e73e      	b.n	800038c <__adddf3+0x138>
 800050e:	bf00      	nop

08000510 <__aeabi_f2d>:
 8000510:	0042      	lsls	r2, r0, #1
 8000512:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000516:	ea4f 0131 	mov.w	r1, r1, rrx
 800051a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800051e:	bf1f      	itttt	ne
 8000520:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000524:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000528:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800052c:	4770      	bxne	lr
 800052e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000532:	bf08      	it	eq
 8000534:	4770      	bxeq	lr
 8000536:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800053a:	bf04      	itt	eq
 800053c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000550:	e71c      	b.n	800038c <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_ul2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f04f 0500 	mov.w	r5, #0
 8000562:	e00a      	b.n	800057a <__aeabi_l2d+0x16>

08000564 <__aeabi_l2d>:
 8000564:	ea50 0201 	orrs.w	r2, r0, r1
 8000568:	bf08      	it	eq
 800056a:	4770      	bxeq	lr
 800056c:	b530      	push	{r4, r5, lr}
 800056e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000572:	d502      	bpl.n	800057a <__aeabi_l2d+0x16>
 8000574:	4240      	negs	r0, r0
 8000576:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000582:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000586:	f43f aed8 	beq.w	800033a <__adddf3+0xe6>
 800058a:	f04f 0203 	mov.w	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a2:	f1c2 0320 	rsb	r3, r2, #32
 80005a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005aa:	fa20 f002 	lsr.w	r0, r0, r2
 80005ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b2:	ea40 000e 	orr.w	r0, r0, lr
 80005b6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ba:	4414      	add	r4, r2
 80005bc:	e6bd      	b.n	800033a <__adddf3+0xe6>
 80005be:	bf00      	nop

080005c0 <__aeabi_dmul>:
 80005c0:	b570      	push	{r4, r5, r6, lr}
 80005c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005c6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ce:	bf1d      	ittte	ne
 80005d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d4:	ea94 0f0c 	teqne	r4, ip
 80005d8:	ea95 0f0c 	teqne	r5, ip
 80005dc:	f000 f8de 	bleq	800079c <__aeabi_dmul+0x1dc>
 80005e0:	442c      	add	r4, r5
 80005e2:	ea81 0603 	eor.w	r6, r1, r3
 80005e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f2:	bf18      	it	ne
 80005f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000600:	d038      	beq.n	8000674 <__aeabi_dmul+0xb4>
 8000602:	fba0 ce02 	umull	ip, lr, r0, r2
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800060e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000612:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000616:	f04f 0600 	mov.w	r6, #0
 800061a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800061e:	f09c 0f00 	teq	ip, #0
 8000622:	bf18      	it	ne
 8000624:	f04e 0e01 	orrne.w	lr, lr, #1
 8000628:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800062c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000630:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000634:	d204      	bcs.n	8000640 <__aeabi_dmul+0x80>
 8000636:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063a:	416d      	adcs	r5, r5
 800063c:	eb46 0606 	adc.w	r6, r6, r6
 8000640:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000644:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000648:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800064c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000650:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000654:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000658:	bf88      	it	hi
 800065a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800065e:	d81e      	bhi.n	800069e <__aeabi_dmul+0xde>
 8000660:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000664:	bf08      	it	eq
 8000666:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066a:	f150 0000 	adcs.w	r0, r0, #0
 800066e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000678:	ea46 0101 	orr.w	r1, r6, r1
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	ea81 0103 	eor.w	r1, r1, r3
 8000684:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000688:	bfc2      	ittt	gt
 800068a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800068e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000692:	bd70      	popgt	{r4, r5, r6, pc}
 8000694:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000698:	f04f 0e00 	mov.w	lr, #0
 800069c:	3c01      	subs	r4, #1
 800069e:	f300 80ab 	bgt.w	80007f8 <__aeabi_dmul+0x238>
 80006a2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006a6:	bfde      	ittt	le
 80006a8:	2000      	movle	r0, #0
 80006aa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ae:	bd70      	pople	{r4, r5, r6, pc}
 80006b0:	f1c4 0400 	rsb	r4, r4, #0
 80006b4:	3c20      	subs	r4, #32
 80006b6:	da35      	bge.n	8000724 <__aeabi_dmul+0x164>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc1b      	bgt.n	80006f4 <__aeabi_dmul+0x134>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f305 	lsl.w	r3, r0, r5
 80006c8:	fa20 f004 	lsr.w	r0, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e0:	fa21 f604 	lsr.w	r6, r1, r4
 80006e4:	eb42 0106 	adc.w	r1, r2, r6
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 040c 	rsb	r4, r4, #12
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000700:	fa20 f005 	lsr.w	r0, r0, r5
 8000704:	fa01 f204 	lsl.w	r2, r1, r4
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000714:	f141 0100 	adc.w	r1, r1, #0
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 0520 	rsb	r5, r4, #32
 8000728:	fa00 f205 	lsl.w	r2, r0, r5
 800072c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000730:	fa20 f304 	lsr.w	r3, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea43 0302 	orr.w	r3, r3, r2
 800073c:	fa21 f004 	lsr.w	r0, r1, r4
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	fa21 f204 	lsr.w	r2, r1, r4
 8000748:	ea20 0002 	bic.w	r0, r0, r2
 800074c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f094 0f00 	teq	r4, #0
 8000760:	d10f      	bne.n	8000782 <__aeabi_dmul+0x1c2>
 8000762:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000766:	0040      	lsls	r0, r0, #1
 8000768:	eb41 0101 	adc.w	r1, r1, r1
 800076c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3c01      	subeq	r4, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1a6>
 8000776:	ea41 0106 	orr.w	r1, r1, r6
 800077a:	f095 0f00 	teq	r5, #0
 800077e:	bf18      	it	ne
 8000780:	4770      	bxne	lr
 8000782:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000786:	0052      	lsls	r2, r2, #1
 8000788:	eb43 0303 	adc.w	r3, r3, r3
 800078c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000790:	bf08      	it	eq
 8000792:	3d01      	subeq	r5, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1c6>
 8000796:	ea43 0306 	orr.w	r3, r3, r6
 800079a:	4770      	bx	lr
 800079c:	ea94 0f0c 	teq	r4, ip
 80007a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a4:	bf18      	it	ne
 80007a6:	ea95 0f0c 	teqne	r5, ip
 80007aa:	d00c      	beq.n	80007c6 <__aeabi_dmul+0x206>
 80007ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b0:	bf18      	it	ne
 80007b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b6:	d1d1      	bne.n	800075c <__aeabi_dmul+0x19c>
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
 80007c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ca:	bf06      	itte	eq
 80007cc:	4610      	moveq	r0, r2
 80007ce:	4619      	moveq	r1, r3
 80007d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d4:	d019      	beq.n	800080a <__aeabi_dmul+0x24a>
 80007d6:	ea94 0f0c 	teq	r4, ip
 80007da:	d102      	bne.n	80007e2 <__aeabi_dmul+0x222>
 80007dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e0:	d113      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007e2:	ea95 0f0c 	teq	r5, ip
 80007e6:	d105      	bne.n	80007f4 <__aeabi_dmul+0x234>
 80007e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ec:	bf1c      	itt	ne
 80007ee:	4610      	movne	r0, r2
 80007f0:	4619      	movne	r1, r3
 80007f2:	d10a      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007f4:	ea81 0103 	eor.w	r1, r1, r3
 80007f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007fc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000800:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000804:	f04f 0000 	mov.w	r0, #0
 8000808:	bd70      	pop	{r4, r5, r6, pc}
 800080a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800080e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000812:	bd70      	pop	{r4, r5, r6, pc}

08000814 <__aeabi_ddiv>:
 8000814:	b570      	push	{r4, r5, r6, lr}
 8000816:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800081a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800081e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000822:	bf1d      	ittte	ne
 8000824:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000828:	ea94 0f0c 	teqne	r4, ip
 800082c:	ea95 0f0c 	teqne	r5, ip
 8000830:	f000 f8a7 	bleq	8000982 <__aeabi_ddiv+0x16e>
 8000834:	eba4 0405 	sub.w	r4, r4, r5
 8000838:	ea81 0e03 	eor.w	lr, r1, r3
 800083c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000840:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000844:	f000 8088 	beq.w	8000958 <__aeabi_ddiv+0x144>
 8000848:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800084c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000850:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000854:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000858:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800085c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000860:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000864:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000868:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800086c:	429d      	cmp	r5, r3
 800086e:	bf08      	it	eq
 8000870:	4296      	cmpeq	r6, r2
 8000872:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000876:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800087a:	d202      	bcs.n	8000882 <__aeabi_ddiv+0x6e>
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	1ab6      	subs	r6, r6, r2
 8000884:	eb65 0503 	sbc.w	r5, r5, r3
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000892:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f4:	d018      	beq.n	8000928 <__aeabi_ddiv+0x114>
 80008f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000902:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000906:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800090e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000912:	d1c0      	bne.n	8000896 <__aeabi_ddiv+0x82>
 8000914:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000918:	d10b      	bne.n	8000932 <__aeabi_ddiv+0x11e>
 800091a:	ea41 0100 	orr.w	r1, r1, r0
 800091e:	f04f 0000 	mov.w	r0, #0
 8000922:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000926:	e7b6      	b.n	8000896 <__aeabi_ddiv+0x82>
 8000928:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800092c:	bf04      	itt	eq
 800092e:	4301      	orreq	r1, r0
 8000930:	2000      	moveq	r0, #0
 8000932:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000936:	bf88      	it	hi
 8000938:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800093c:	f63f aeaf 	bhi.w	800069e <__aeabi_dmul+0xde>
 8000940:	ebb5 0c03 	subs.w	ip, r5, r3
 8000944:	bf04      	itt	eq
 8000946:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800094e:	f150 0000 	adcs.w	r0, r0, #0
 8000952:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800095c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000960:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000964:	bfc2      	ittt	gt
 8000966:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800096e:	bd70      	popgt	{r4, r5, r6, pc}
 8000970:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000974:	f04f 0e00 	mov.w	lr, #0
 8000978:	3c01      	subs	r4, #1
 800097a:	e690      	b.n	800069e <__aeabi_dmul+0xde>
 800097c:	ea45 0e06 	orr.w	lr, r5, r6
 8000980:	e68d      	b.n	800069e <__aeabi_dmul+0xde>
 8000982:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000986:	ea94 0f0c 	teq	r4, ip
 800098a:	bf08      	it	eq
 800098c:	ea95 0f0c 	teqeq	r5, ip
 8000990:	f43f af3b 	beq.w	800080a <__aeabi_dmul+0x24a>
 8000994:	ea94 0f0c 	teq	r4, ip
 8000998:	d10a      	bne.n	80009b0 <__aeabi_ddiv+0x19c>
 800099a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800099e:	f47f af34 	bne.w	800080a <__aeabi_dmul+0x24a>
 80009a2:	ea95 0f0c 	teq	r5, ip
 80009a6:	f47f af25 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009aa:	4610      	mov	r0, r2
 80009ac:	4619      	mov	r1, r3
 80009ae:	e72c      	b.n	800080a <__aeabi_dmul+0x24a>
 80009b0:	ea95 0f0c 	teq	r5, ip
 80009b4:	d106      	bne.n	80009c4 <__aeabi_ddiv+0x1b0>
 80009b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ba:	f43f aefd 	beq.w	80007b8 <__aeabi_dmul+0x1f8>
 80009be:	4610      	mov	r0, r2
 80009c0:	4619      	mov	r1, r3
 80009c2:	e722      	b.n	800080a <__aeabi_dmul+0x24a>
 80009c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ce:	f47f aec5 	bne.w	800075c <__aeabi_dmul+0x19c>
 80009d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009d6:	f47f af0d 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009de:	f47f aeeb 	bne.w	80007b8 <__aeabi_dmul+0x1f8>
 80009e2:	e712      	b.n	800080a <__aeabi_dmul+0x24a>

080009e4 <__gedf2>:
 80009e4:	f04f 3cff 	mov.w	ip, #4294967295
 80009e8:	e006      	b.n	80009f8 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__ledf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	e002      	b.n	80009f8 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__cmpdf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a0e:	d01b      	beq.n	8000a48 <__cmpdf2+0x54>
 8000a10:	b001      	add	sp, #4
 8000a12:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a16:	bf0c      	ite	eq
 8000a18:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a1c:	ea91 0f03 	teqne	r1, r3
 8000a20:	bf02      	ittt	eq
 8000a22:	ea90 0f02 	teqeq	r0, r2
 8000a26:	2000      	moveq	r0, #0
 8000a28:	4770      	bxeq	lr
 8000a2a:	f110 0f00 	cmn.w	r0, #0
 8000a2e:	ea91 0f03 	teq	r1, r3
 8000a32:	bf58      	it	pl
 8000a34:	4299      	cmppl	r1, r3
 8000a36:	bf08      	it	eq
 8000a38:	4290      	cmpeq	r0, r2
 8000a3a:	bf2c      	ite	cs
 8000a3c:	17d8      	asrcs	r0, r3, #31
 8000a3e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a42:	f040 0001 	orr.w	r0, r0, #1
 8000a46:	4770      	bx	lr
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d102      	bne.n	8000a58 <__cmpdf2+0x64>
 8000a52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a56:	d107      	bne.n	8000a68 <__cmpdf2+0x74>
 8000a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	d1d6      	bne.n	8000a10 <__cmpdf2+0x1c>
 8000a62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a66:	d0d3      	beq.n	8000a10 <__cmpdf2+0x1c>
 8000a68:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdrcmple>:
 8000a70:	4684      	mov	ip, r0
 8000a72:	4610      	mov	r0, r2
 8000a74:	4662      	mov	r2, ip
 8000a76:	468c      	mov	ip, r1
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	e000      	b.n	8000a80 <__aeabi_cdcmpeq>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_cdcmpeq>:
 8000a80:	b501      	push	{r0, lr}
 8000a82:	f7ff ffb7 	bl	80009f4 <__cmpdf2>
 8000a86:	2800      	cmp	r0, #0
 8000a88:	bf48      	it	mi
 8000a8a:	f110 0f00 	cmnmi.w	r0, #0
 8000a8e:	bd01      	pop	{r0, pc}

08000a90 <__aeabi_dcmpeq>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff fff4 	bl	8000a80 <__aeabi_cdcmpeq>
 8000a98:	bf0c      	ite	eq
 8000a9a:	2001      	moveq	r0, #1
 8000a9c:	2000      	movne	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmplt>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffea 	bl	8000a80 <__aeabi_cdcmpeq>
 8000aac:	bf34      	ite	cc
 8000aae:	2001      	movcc	r0, #1
 8000ab0:	2000      	movcs	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmple>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffe0 	bl	8000a80 <__aeabi_cdcmpeq>
 8000ac0:	bf94      	ite	ls
 8000ac2:	2001      	movls	r0, #1
 8000ac4:	2000      	movhi	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpge>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffce 	bl	8000a70 <__aeabi_cdrcmple>
 8000ad4:	bf94      	ite	ls
 8000ad6:	2001      	movls	r0, #1
 8000ad8:	2000      	movhi	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmpgt>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffc4 	bl	8000a70 <__aeabi_cdrcmple>
 8000ae8:	bf34      	ite	cc
 8000aea:	2001      	movcc	r0, #1
 8000aec:	2000      	movcs	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpun>:
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x10>
 8000afe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b02:	d10a      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	d102      	bne.n	8000b14 <__aeabi_dcmpun+0x20>
 8000b0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b12:	d102      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	f04f 0001 	mov.w	r0, #1
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_d2iz>:
 8000b20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b24:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b28:	d215      	bcs.n	8000b56 <__aeabi_d2iz+0x36>
 8000b2a:	d511      	bpl.n	8000b50 <__aeabi_d2iz+0x30>
 8000b2c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b34:	d912      	bls.n	8000b5c <__aeabi_d2iz+0x3c>
 8000b36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b42:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b46:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	4240      	negne	r0, r0
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5a:	d105      	bne.n	8000b68 <__aeabi_d2iz+0x48>
 8000b5c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b60:	bf08      	it	eq
 8000b62:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b66:	4770      	bx	lr
 8000b68:	f04f 0000 	mov.w	r0, #0
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <main>:
/* Init Functions */
void init_clks();
void init_LPUART1();
void init_adc1();

int main() {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
	init_clks();
 8000b76:	f000 f9f1 	bl	8000f5c <init_clks>
	init_LPUART1();
 8000b7a:	f000 fa2f 	bl	8000fdc <init_LPUART1>
	init_adc1();
 8000b7e:	f000 fa77 	bl	8001070 <init_adc1>

	uint16_t x = 0; // x coordinate of touch panel
 8000b82:	2300      	movs	r3, #0
 8000b84:	807b      	strh	r3, [r7, #2]
	uint16_t y = 0; // y coordinate of touch panel
 8000b86:	2300      	movs	r3, #0
 8000b88:	803b      	strh	r3, [r7, #0]

	while (1)	{

		get_xy(&x, &y);
 8000b8a:	463a      	mov	r2, r7
 8000b8c:	1cbb      	adds	r3, r7, #2
 8000b8e:	4611      	mov	r1, r2
 8000b90:	4618      	mov	r0, r3
 8000b92:	f000 f907 	bl	8000da4 <get_xy>
		 * < 56 = left
		 * > 61 = right
		 */

		//for (int i = 25; i < 2; i++) {
			pwm_blue_x(x / 21);
 8000b96:	887a      	ldrh	r2, [r7, #2]
 8000b98:	4b10      	ldr	r3, [pc, #64]	@ (8000bdc <main+0x6c>)
 8000b9a:	fba3 1302 	umull	r1, r3, r3, r2
 8000b9e:	1ad2      	subs	r2, r2, r3
 8000ba0:	0852      	lsrs	r2, r2, #1
 8000ba2:	4413      	add	r3, r2
 8000ba4:	091b      	lsrs	r3, r3, #4
 8000ba6:	b29b      	uxth	r3, r3
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f000 f81b 	bl	8000be4 <pwm_blue_x>
			pwm_green_y(y / 21);
 8000bae:	883a      	ldrh	r2, [r7, #0]
 8000bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8000bdc <main+0x6c>)
 8000bb2:	fba3 1302 	umull	r1, r3, r3, r2
 8000bb6:	1ad2      	subs	r2, r2, r3
 8000bb8:	0852      	lsrs	r2, r2, #1
 8000bba:	4413      	add	r3, r2
 8000bbc:	091b      	lsrs	r3, r3, #4
 8000bbe:	b29b      	uxth	r3, r3
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f000 f87f 	bl	8000cc4 <pwm_green_y>
			delay_ms(50);
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	607b      	str	r3, [r7, #4]
 8000bca:	e002      	b.n	8000bd2 <main+0x62>
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	607b      	str	r3, [r7, #4]
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4a02      	ldr	r2, [pc, #8]	@ (8000be0 <main+0x70>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	ddf8      	ble.n	8000bcc <main+0x5c>
		get_xy(&x, &y);
 8000bda:	e7d6      	b.n	8000b8a <main+0x1a>
 8000bdc:	86186187 	.word	0x86186187
 8000be0:	0001387f 	.word	0x0001387f

08000be4 <pwm_blue_x>:
	return 1;
}

// Use Timer 4 routed to LED_BLUE (PB7) (val should be 0 to 100)

void pwm_blue_x(uint32_t degrees){
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
    //  7. Reset the counter current value
    //  8. Enable the timer
    // No need to do anything else! The PWM of the PB7 is done automatically by the TIM4, allowing the CPU to perform other tasks.

    // Configure PB7 to be driven by the clock
	bitset(RCC->AHB2ENR, 1); 		// enable clock GPIOB
 8000bec:	4b32      	ldr	r3, [pc, #200]	@ (8000cb8 <pwm_blue_x+0xd4>)
 8000bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf0:	4a31      	ldr	r2, [pc, #196]	@ (8000cb8 <pwm_blue_x+0xd4>)
 8000bf2:	f043 0302 	orr.w	r3, r3, #2
 8000bf6:	64d3      	str	r3, [r2, #76]	@ 0x4c
	bitclear(GPIOB->MODER, 14); 	// set PB7 to Alternate Function mode
 8000bf8:	4b30      	ldr	r3, [pc, #192]	@ (8000cbc <pwm_blue_x+0xd8>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a2f      	ldr	r2, [pc, #188]	@ (8000cbc <pwm_blue_x+0xd8>)
 8000bfe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000c02:	6013      	str	r3, [r2, #0]
	bitset(GPIOB->MODER, 15);
 8000c04:	4b2d      	ldr	r3, [pc, #180]	@ (8000cbc <pwm_blue_x+0xd8>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	4a2c      	ldr	r2, [pc, #176]	@ (8000cbc <pwm_blue_x+0xd8>)
 8000c0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c0e:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[0] &= ~(0xf << 28); 	// clear AFR
 8000c10:	4b2a      	ldr	r3, [pc, #168]	@ (8000cbc <pwm_blue_x+0xd8>)
 8000c12:	6a1b      	ldr	r3, [r3, #32]
 8000c14:	4a29      	ldr	r2, [pc, #164]	@ (8000cbc <pwm_blue_x+0xd8>)
 8000c16:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000c1a:	6213      	str	r3, [r2, #32]
	bitset(GPIOB->AFR[0], 29); 		// set PB7 to Alternate Function 2 to connect to TIM4_CH2
 8000c1c:	4b27      	ldr	r3, [pc, #156]	@ (8000cbc <pwm_blue_x+0xd8>)
 8000c1e:	6a1b      	ldr	r3, [r3, #32]
 8000c20:	4a26      	ldr	r2, [pc, #152]	@ (8000cbc <pwm_blue_x+0xd8>)
 8000c22:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000c26:	6213      	str	r3, [r2, #32]

    // Configure TIM4
	bitset(RCC->APB1ENR1, 2); 		// enable the clock for timer 4
 8000c28:	4b23      	ldr	r3, [pc, #140]	@ (8000cb8 <pwm_blue_x+0xd4>)
 8000c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c2c:	4a22      	ldr	r2, [pc, #136]	@ (8000cb8 <pwm_blue_x+0xd4>)
 8000c2e:	f043 0304 	orr.w	r3, r3, #4
 8000c32:	6593      	str	r3, [r2, #88]	@ 0x58
	TIM4->PSC |= 160 - 1; 			// divide clock speed by 160
 8000c34:	4b22      	ldr	r3, [pc, #136]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c38:	4a21      	ldr	r2, [pc, #132]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c3a:	f043 039f 	orr.w	r3, r3, #159	@ 0x9f
 8000c3e:	6293      	str	r3, [r2, #40]	@ 0x28
	TIM4->ARR = 2000 - 1; 			// set the auto load register
 8000c40:	4b1f      	ldr	r3, [pc, #124]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c42:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000c46:	62da      	str	r2, [r3, #44]	@ 0x2c
	bitclear(TIM4->CCMR1, 12); 		// set channel 2 to PWM mode 1, CCMR is set to output by default
 8000c48:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	4a1c      	ldr	r2, [pc, #112]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000c52:	6193      	str	r3, [r2, #24]
	bitset(TIM4->CCMR1, 13);
 8000c54:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c56:	699b      	ldr	r3, [r3, #24]
 8000c58:	4a19      	ldr	r2, [pc, #100]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c5a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000c5e:	6193      	str	r3, [r2, #24]
	bitset(TIM4->CCMR1, 14);
 8000c60:	4b17      	ldr	r3, [pc, #92]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	4a16      	ldr	r2, [pc, #88]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c6a:	6193      	str	r3, [r2, #24]
	bitclear(TIM4->CCMR1, 24);
 8000c6c:	4b14      	ldr	r3, [pc, #80]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	4a13      	ldr	r2, [pc, #76]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000c76:	6193      	str	r3, [r2, #24]
	TIM4->CCR2 = (degrees * 1) + 40;// set duty cycle (16 bit #, max val is 65535)
 8000c78:	4a11      	ldr	r2, [pc, #68]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	3328      	adds	r3, #40	@ 0x28
 8000c7e:	6393      	str	r3, [r2, #56]	@ 0x38
	bitset(TIM4->CCMR1, 11); 		// output compare 2 preload enable
 8000c80:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c82:	699b      	ldr	r3, [r3, #24]
 8000c84:	4a0e      	ldr	r2, [pc, #56]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c86:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000c8a:	6193      	str	r3, [r2, #24]
	bitset(TIM4->CCER, 4); 			// enable capture/compare 2 output
 8000c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c8e:	6a1b      	ldr	r3, [r3, #32]
 8000c90:	4a0b      	ldr	r2, [pc, #44]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c92:	f043 0310 	orr.w	r3, r3, #16
 8000c96:	6213      	str	r3, [r2, #32]
	TIM4->CNT = 0; 					// reset counter current value
 8000c98:	4b09      	ldr	r3, [pc, #36]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM4->CR1|= 1; 					// enable the timer
 8000c9e:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a07      	ldr	r2, [pc, #28]	@ (8000cc0 <pwm_blue_x+0xdc>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6013      	str	r3, [r2, #0]

}
 8000caa:	bf00      	nop
 8000cac:	370c      	adds	r7, #12
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	42020400 	.word	0x42020400
 8000cc0:	40000800 	.word	0x40000800

08000cc4 <pwm_green_y>:

void pwm_green_y(uint32_t degrees){
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
    //  7. Reset the counter current value
    //  8. Enable the timer
    // No need to do anything else! The PWM of the PC7 is done automatically by the TIM4, allowing the CPU to perform other tasks.

    // Configure PB7 to be driven by the clock
	bitset(RCC->AHB2ENR, 2); 		// enable clock GPIOC
 8000ccc:	4b32      	ldr	r3, [pc, #200]	@ (8000d98 <pwm_green_y+0xd4>)
 8000cce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cd0:	4a31      	ldr	r2, [pc, #196]	@ (8000d98 <pwm_green_y+0xd4>)
 8000cd2:	f043 0304 	orr.w	r3, r3, #4
 8000cd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
	bitclear(GPIOC->MODER, 14); 	// set PC7 to Alternate Function mode
 8000cd8:	4b30      	ldr	r3, [pc, #192]	@ (8000d9c <pwm_green_y+0xd8>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a2f      	ldr	r2, [pc, #188]	@ (8000d9c <pwm_green_y+0xd8>)
 8000cde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000ce2:	6013      	str	r3, [r2, #0]
	bitset(GPIOC->MODER, 15);
 8000ce4:	4b2d      	ldr	r3, [pc, #180]	@ (8000d9c <pwm_green_y+0xd8>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a2c      	ldr	r2, [pc, #176]	@ (8000d9c <pwm_green_y+0xd8>)
 8000cea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cee:	6013      	str	r3, [r2, #0]
	GPIOC->AFR[0] &= ~(0xf << 28); 	// clear AFR
 8000cf0:	4b2a      	ldr	r3, [pc, #168]	@ (8000d9c <pwm_green_y+0xd8>)
 8000cf2:	6a1b      	ldr	r3, [r3, #32]
 8000cf4:	4a29      	ldr	r2, [pc, #164]	@ (8000d9c <pwm_green_y+0xd8>)
 8000cf6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000cfa:	6213      	str	r3, [r2, #32]
	bitset(GPIOC->AFR[0], 29); 		// set PC7 to Alternate Function 2 to connect to TIM3_CH2
 8000cfc:	4b27      	ldr	r3, [pc, #156]	@ (8000d9c <pwm_green_y+0xd8>)
 8000cfe:	6a1b      	ldr	r3, [r3, #32]
 8000d00:	4a26      	ldr	r2, [pc, #152]	@ (8000d9c <pwm_green_y+0xd8>)
 8000d02:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000d06:	6213      	str	r3, [r2, #32]

    // Configure TIM3
	bitset(RCC->APB1ENR1, 1); 		// enable the clock for timer 3
 8000d08:	4b23      	ldr	r3, [pc, #140]	@ (8000d98 <pwm_green_y+0xd4>)
 8000d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d0c:	4a22      	ldr	r2, [pc, #136]	@ (8000d98 <pwm_green_y+0xd4>)
 8000d0e:	f043 0302 	orr.w	r3, r3, #2
 8000d12:	6593      	str	r3, [r2, #88]	@ 0x58
	TIM3->PSC |= 160 - 1; 			// divide clock speed by 160
 8000d14:	4b22      	ldr	r3, [pc, #136]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d18:	4a21      	ldr	r2, [pc, #132]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d1a:	f043 039f 	orr.w	r3, r3, #159	@ 0x9f
 8000d1e:	6293      	str	r3, [r2, #40]	@ 0x28
	TIM3->ARR = 2000 - 1; 			// set the auto load register
 8000d20:	4b1f      	ldr	r3, [pc, #124]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d22:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000d26:	62da      	str	r2, [r3, #44]	@ 0x2c
	bitclear(TIM3->CCMR1, 12); 		// set channel 2 to PWM mode 1, CCMR is set to output by default
 8000d28:	4b1d      	ldr	r3, [pc, #116]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d2a:	699b      	ldr	r3, [r3, #24]
 8000d2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d32:	6193      	str	r3, [r2, #24]
	bitset(TIM3->CCMR1, 13);
 8000d34:	4b1a      	ldr	r3, [pc, #104]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	4a19      	ldr	r2, [pc, #100]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d3a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d3e:	6193      	str	r3, [r2, #24]
	bitset(TIM3->CCMR1, 14);
 8000d40:	4b17      	ldr	r3, [pc, #92]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	4a16      	ldr	r2, [pc, #88]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d4a:	6193      	str	r3, [r2, #24]
	bitclear(TIM3->CCMR1, 24);
 8000d4c:	4b14      	ldr	r3, [pc, #80]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4a13      	ldr	r2, [pc, #76]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000d56:	6193      	str	r3, [r2, #24]
	TIM3->CCR2 = (degrees * 1) + 40;// set duty cycle (16 bit #, max val is 65535)
 8000d58:	4a11      	ldr	r2, [pc, #68]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	3328      	adds	r3, #40	@ 0x28
 8000d5e:	6393      	str	r3, [r2, #56]	@ 0x38
	bitset(TIM3->CCMR1, 11); 		// output compare 2 preload enable
 8000d60:	4b0f      	ldr	r3, [pc, #60]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	4a0e      	ldr	r2, [pc, #56]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d66:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d6a:	6193      	str	r3, [r2, #24]
	bitset(TIM3->CCER, 4); 			// enable capture/compare 2 output
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d6e:	6a1b      	ldr	r3, [r3, #32]
 8000d70:	4a0b      	ldr	r2, [pc, #44]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d72:	f043 0310 	orr.w	r3, r3, #16
 8000d76:	6213      	str	r3, [r2, #32]
	TIM3->CNT = 0; 					// reset counter current value
 8000d78:	4b09      	ldr	r3, [pc, #36]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	625a      	str	r2, [r3, #36]	@ 0x24
	TIM3->CR1|= 1; 					// enable the timer
 8000d7e:	4b08      	ldr	r3, [pc, #32]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a07      	ldr	r2, [pc, #28]	@ (8000da0 <pwm_green_y+0xdc>)
 8000d84:	f043 0301 	orr.w	r3, r3, #1
 8000d88:	6013      	str	r3, [r2, #0]

}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	42020800 	.word	0x42020800
 8000da0:	40000400 	.word	0x40000400

08000da4 <get_xy>:
 * 		(purple) x+ ----> PD3 & ADC_CH2 PC1
 * 		(white)  y+ ----> PD4 & ADC_CH1 PC0
 * 		(yellow) x- ----> PD5
 * 		(black)  y- ----> PD6
 */
void get_xy(uint16_t* x, uint16_t* y) {
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	6039      	str	r1, [r7, #0]
	RCC->AHB2ENR |= 1 << 3;		// turn on clock gpiod
 8000dae:	4b68      	ldr	r3, [pc, #416]	@ (8000f50 <get_xy+0x1ac>)
 8000db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db2:	4a67      	ldr	r2, [pc, #412]	@ (8000f50 <get_xy+0x1ac>)
 8000db4:	f043 0308 	orr.w	r3, r3, #8
 8000db8:	64d3      	str	r3, [r2, #76]	@ 0x4c

	/* measure x axis voltage */
	bitclear(GPIOD->MODER, 8);		// set y+ PD4 tristate
 8000dba:	4b66      	ldr	r3, [pc, #408]	@ (8000f54 <get_xy+0x1b0>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a65      	ldr	r2, [pc, #404]	@ (8000f54 <get_xy+0x1b0>)
 8000dc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000dc4:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->MODER, 9);
 8000dc6:	4b63      	ldr	r3, [pc, #396]	@ (8000f54 <get_xy+0x1b0>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a62      	ldr	r2, [pc, #392]	@ (8000f54 <get_xy+0x1b0>)
 8000dcc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000dd0:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->ODR, 4);
 8000dd2:	4b60      	ldr	r3, [pc, #384]	@ (8000f54 <get_xy+0x1b0>)
 8000dd4:	695b      	ldr	r3, [r3, #20]
 8000dd6:	4a5f      	ldr	r2, [pc, #380]	@ (8000f54 <get_xy+0x1b0>)
 8000dd8:	f023 0310 	bic.w	r3, r3, #16
 8000ddc:	6153      	str	r3, [r2, #20]

	bitclear(GPIOD->MODER, 12);		// set y- PD6 tristate
 8000dde:	4b5d      	ldr	r3, [pc, #372]	@ (8000f54 <get_xy+0x1b0>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a5c      	ldr	r2, [pc, #368]	@ (8000f54 <get_xy+0x1b0>)
 8000de4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000de8:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->MODER, 13);
 8000dea:	4b5a      	ldr	r3, [pc, #360]	@ (8000f54 <get_xy+0x1b0>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a59      	ldr	r2, [pc, #356]	@ (8000f54 <get_xy+0x1b0>)
 8000df0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000df4:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->ODR, 6);
 8000df6:	4b57      	ldr	r3, [pc, #348]	@ (8000f54 <get_xy+0x1b0>)
 8000df8:	695b      	ldr	r3, [r3, #20]
 8000dfa:	4a56      	ldr	r2, [pc, #344]	@ (8000f54 <get_xy+0x1b0>)
 8000dfc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000e00:	6153      	str	r3, [r2, #20]

	bitset(GPIOD->MODER, 6);		// set x+ PD3 out
 8000e02:	4b54      	ldr	r3, [pc, #336]	@ (8000f54 <get_xy+0x1b0>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a53      	ldr	r2, [pc, #332]	@ (8000f54 <get_xy+0x1b0>)
 8000e08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e0c:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->MODER, 7);
 8000e0e:	4b51      	ldr	r3, [pc, #324]	@ (8000f54 <get_xy+0x1b0>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a50      	ldr	r2, [pc, #320]	@ (8000f54 <get_xy+0x1b0>)
 8000e14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000e18:	6013      	str	r3, [r2, #0]
	bitset(GPIOD->ODR, 3);			// set x+ PD3  high (3.3v)
 8000e1a:	4b4e      	ldr	r3, [pc, #312]	@ (8000f54 <get_xy+0x1b0>)
 8000e1c:	695b      	ldr	r3, [r3, #20]
 8000e1e:	4a4d      	ldr	r2, [pc, #308]	@ (8000f54 <get_xy+0x1b0>)
 8000e20:	f043 0308 	orr.w	r3, r3, #8
 8000e24:	6153      	str	r3, [r2, #20]

	bitset(GPIOD->MODER, 10);		// set x- PD5 out
 8000e26:	4b4b      	ldr	r3, [pc, #300]	@ (8000f54 <get_xy+0x1b0>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a4a      	ldr	r2, [pc, #296]	@ (8000f54 <get_xy+0x1b0>)
 8000e2c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e30:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->MODER, 11);
 8000e32:	4b48      	ldr	r3, [pc, #288]	@ (8000f54 <get_xy+0x1b0>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a47      	ldr	r2, [pc, #284]	@ (8000f54 <get_xy+0x1b0>)
 8000e38:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000e3c:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->ODR, 5);		// set x- PD5  low
 8000e3e:	4b45      	ldr	r3, [pc, #276]	@ (8000f54 <get_xy+0x1b0>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	4a44      	ldr	r2, [pc, #272]	@ (8000f54 <get_xy+0x1b0>)
 8000e44:	f023 0320 	bic.w	r3, r3, #32
 8000e48:	6153      	str	r3, [r2, #20]

	bitset(ADC1->CR, 2);			// Start ADC conversion
 8000e4a:	4b43      	ldr	r3, [pc, #268]	@ (8000f58 <get_xy+0x1b4>)
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	4a42      	ldr	r2, [pc, #264]	@ (8000f58 <get_xy+0x1b4>)
 8000e50:	f043 0304 	orr.w	r3, r3, #4
 8000e54:	6093      	str	r3, [r2, #8]
	while (bitcheck(ADC1->ISR, 2) == 0) ; 	// wait for conversion complete
 8000e56:	bf00      	nop
 8000e58:	4b3f      	ldr	r3, [pc, #252]	@ (8000f58 <get_xy+0x1b4>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f003 0304 	and.w	r3, r3, #4
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d0f9      	beq.n	8000e58 <get_xy+0xb4>
	*x = ADC1->DR & 0xfff;			// read adc val (clears EOC flag)
 8000e64:	4b3c      	ldr	r3, [pc, #240]	@ (8000f58 <get_xy+0x1b4>)
 8000e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e68:	b29b      	uxth	r3, r3
 8000e6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e6e:	b29a      	uxth	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	801a      	strh	r2, [r3, #0]

	/* measure y axis voltage */
	bitclear(GPIOD->MODER, 6);		// set x+ PD3 tristate
 8000e74:	4b37      	ldr	r3, [pc, #220]	@ (8000f54 <get_xy+0x1b0>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a36      	ldr	r2, [pc, #216]	@ (8000f54 <get_xy+0x1b0>)
 8000e7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000e7e:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->MODER, 7);
 8000e80:	4b34      	ldr	r3, [pc, #208]	@ (8000f54 <get_xy+0x1b0>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a33      	ldr	r2, [pc, #204]	@ (8000f54 <get_xy+0x1b0>)
 8000e86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000e8a:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->ODR, 3);
 8000e8c:	4b31      	ldr	r3, [pc, #196]	@ (8000f54 <get_xy+0x1b0>)
 8000e8e:	695b      	ldr	r3, [r3, #20]
 8000e90:	4a30      	ldr	r2, [pc, #192]	@ (8000f54 <get_xy+0x1b0>)
 8000e92:	f023 0308 	bic.w	r3, r3, #8
 8000e96:	6153      	str	r3, [r2, #20]

	bitclear(GPIOD->MODER, 10);		// set x- PD5 tristate
 8000e98:	4b2e      	ldr	r3, [pc, #184]	@ (8000f54 <get_xy+0x1b0>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a2d      	ldr	r2, [pc, #180]	@ (8000f54 <get_xy+0x1b0>)
 8000e9e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000ea2:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->MODER, 11);
 8000ea4:	4b2b      	ldr	r3, [pc, #172]	@ (8000f54 <get_xy+0x1b0>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a2a      	ldr	r2, [pc, #168]	@ (8000f54 <get_xy+0x1b0>)
 8000eaa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000eae:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->ODR, 5);
 8000eb0:	4b28      	ldr	r3, [pc, #160]	@ (8000f54 <get_xy+0x1b0>)
 8000eb2:	695b      	ldr	r3, [r3, #20]
 8000eb4:	4a27      	ldr	r2, [pc, #156]	@ (8000f54 <get_xy+0x1b0>)
 8000eb6:	f023 0320 	bic.w	r3, r3, #32
 8000eba:	6153      	str	r3, [r2, #20]

	bitset(GPIOD->MODER, 8);		// set y+ PD4 out
 8000ebc:	4b25      	ldr	r3, [pc, #148]	@ (8000f54 <get_xy+0x1b0>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a24      	ldr	r2, [pc, #144]	@ (8000f54 <get_xy+0x1b0>)
 8000ec2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ec6:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->MODER, 9);
 8000ec8:	4b22      	ldr	r3, [pc, #136]	@ (8000f54 <get_xy+0x1b0>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a21      	ldr	r2, [pc, #132]	@ (8000f54 <get_xy+0x1b0>)
 8000ece:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000ed2:	6013      	str	r3, [r2, #0]
	bitset(GPIOD->ODR, 4);			// set D4 (y+) high
 8000ed4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f54 <get_xy+0x1b0>)
 8000ed6:	695b      	ldr	r3, [r3, #20]
 8000ed8:	4a1e      	ldr	r2, [pc, #120]	@ (8000f54 <get_xy+0x1b0>)
 8000eda:	f043 0310 	orr.w	r3, r3, #16
 8000ede:	6153      	str	r3, [r2, #20]

	bitset(GPIOD->MODER, 12);		// set y- PD6 out
 8000ee0:	4b1c      	ldr	r3, [pc, #112]	@ (8000f54 <get_xy+0x1b0>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a1b      	ldr	r2, [pc, #108]	@ (8000f54 <get_xy+0x1b0>)
 8000ee6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000eea:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->MODER, 13);
 8000eec:	4b19      	ldr	r3, [pc, #100]	@ (8000f54 <get_xy+0x1b0>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a18      	ldr	r2, [pc, #96]	@ (8000f54 <get_xy+0x1b0>)
 8000ef2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000ef6:	6013      	str	r3, [r2, #0]
	bitclear(GPIOD->ODR,6);			// set D6 (y-) low
 8000ef8:	4b16      	ldr	r3, [pc, #88]	@ (8000f54 <get_xy+0x1b0>)
 8000efa:	695b      	ldr	r3, [r3, #20]
 8000efc:	4a15      	ldr	r2, [pc, #84]	@ (8000f54 <get_xy+0x1b0>)
 8000efe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000f02:	6153      	str	r3, [r2, #20]

	while (bitcheck(ADC1->ISR, 2) == 0) ; 	// wait for conversion complete
 8000f04:	bf00      	nop
 8000f06:	4b14      	ldr	r3, [pc, #80]	@ (8000f58 <get_xy+0x1b4>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f003 0304 	and.w	r3, r3, #4
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d0f9      	beq.n	8000f06 <get_xy+0x162>
	*y = ADC1->DR & 0xfff;			// read adc val (clears EOC flag)
 8000f12:	4b11      	ldr	r3, [pc, #68]	@ (8000f58 <get_xy+0x1b4>)
 8000f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	801a      	strh	r2, [r3, #0]
	delay_ms(1);
 8000f22:	2300      	movs	r3, #0
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	e002      	b.n	8000f2e <get_xy+0x18a>
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8000f34:	dbf8      	blt.n	8000f28 <get_xy+0x184>
	bitclear(ADC1->ISR, 3);			// clear EOS flag
 8000f36:	4b08      	ldr	r3, [pc, #32]	@ (8000f58 <get_xy+0x1b4>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a07      	ldr	r2, [pc, #28]	@ (8000f58 <get_xy+0x1b4>)
 8000f3c:	f023 0308 	bic.w	r3, r3, #8
 8000f40:	6013      	str	r3, [r2, #0]
}
 8000f42:	bf00      	nop
 8000f44:	3714      	adds	r7, #20
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000
 8000f54:	42020c00 	.word	0x42020c00
 8000f58:	42028000 	.word	0x42028000

08000f5c <init_clks>:
		for(int j =0; j<10000; j++);
	}
}

// enable clocks
void init_clks() {
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
	RCC->APB1ENR1 |= 1 << 28; 	// enable power interface clock by setting PWREN bits
 8000f60:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd8 <init_clks+0x7c>)
 8000f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f64:	4a1c      	ldr	r2, [pc, #112]	@ (8000fd8 <init_clks+0x7c>)
 8000f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f6a:	6593      	str	r3, [r2, #88]	@ 0x58
	RCC->APB1ENR2 |= 0x1;		// enable LPUART1EN clock
 8000f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd8 <init_clks+0x7c>)
 8000f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f70:	4a19      	ldr	r2, [pc, #100]	@ (8000fd8 <init_clks+0x7c>)
 8000f72:	f043 0301 	orr.w	r3, r3, #1
 8000f76:	65d3      	str	r3, [r2, #92]	@ 0x5c
	RCC->CCIPR1 |= 0x800;		// 01 for HSI16 clock to be used for LPUART1
 8000f78:	4b17      	ldr	r3, [pc, #92]	@ (8000fd8 <init_clks+0x7c>)
 8000f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f7e:	4a16      	ldr	r2, [pc, #88]	@ (8000fd8 <init_clks+0x7c>)
 8000f80:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	RCC->CCIPR1 &= ~(0x400);
 8000f88:	4b13      	ldr	r3, [pc, #76]	@ (8000fd8 <init_clks+0x7c>)
 8000f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f8e:	4a12      	ldr	r2, [pc, #72]	@ (8000fd8 <init_clks+0x7c>)
 8000f90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000f94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	RCC->CFGR |= 0x1;			// use HSI16 as SYSCLK
 8000f98:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd8 <init_clks+0x7c>)
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	4a0e      	ldr	r2, [pc, #56]	@ (8000fd8 <init_clks+0x7c>)
 8000f9e:	f043 0301 	orr.w	r3, r3, #1
 8000fa2:	6093      	str	r3, [r2, #8]
	RCC->CR |= 0x161;			// MSI clock enable; MSI = 4 MHz; HSI16 clock enable
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <init_clks+0x7c>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a0b      	ldr	r2, [pc, #44]	@ (8000fd8 <init_clks+0x7c>)
 8000faa:	f443 73b0 	orr.w	r3, r3, #352	@ 0x160
 8000fae:	f043 0301 	orr.w	r3, r3, #1
 8000fb2:	6013      	str	r3, [r2, #0]
	RCC->AHB2ENR |= 1<<6;		// enable clock to GPIOG
 8000fb4:	4b08      	ldr	r3, [pc, #32]	@ (8000fd8 <init_clks+0x7c>)
 8000fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb8:	4a07      	ldr	r2, [pc, #28]	@ (8000fd8 <init_clks+0x7c>)
 8000fba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
	bitset(RCC->APB1ENR2, 0);	// enable clock to LPUART1
 8000fc0:	4b05      	ldr	r3, [pc, #20]	@ (8000fd8 <init_clks+0x7c>)
 8000fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fc4:	4a04      	ldr	r2, [pc, #16]	@ (8000fd8 <init_clks+0x7c>)
 8000fc6:	f043 0301 	orr.w	r3, r3, #1
 8000fca:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	40021000 	.word	0x40021000

08000fdc <init_LPUART1>:

/* PG7 is connected to LPUART tx PG8 is connect to LPUART rx */
void init_LPUART1() {
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
	PWR->CR2 |= 0x200;			// power up port g / enable VDDIO2 Independent I/O supply
 8000fe0:	4b20      	ldr	r3, [pc, #128]	@ (8001064 <init_LPUART1+0x88>)
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	4a1f      	ldr	r2, [pc, #124]	@ (8001064 <init_LPUART1+0x88>)
 8000fe6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000fea:	6053      	str	r3, [r2, #4]
	/* tx config */
	GPIOG->MODER &= ~(0x3<<14); // clear the two bits
 8000fec:	4b1e      	ldr	r3, [pc, #120]	@ (8001068 <init_LPUART1+0x8c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8001068 <init_LPUART1+0x8c>)
 8000ff2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ff6:	6013      	str	r3, [r2, #0]
	GPIOG->MODER |= 0x2 << 14;	// set mode to alternate function
 8000ff8:	4b1b      	ldr	r3, [pc, #108]	@ (8001068 <init_LPUART1+0x8c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a1a      	ldr	r2, [pc, #104]	@ (8001068 <init_LPUART1+0x8c>)
 8000ffe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001002:	6013      	str	r3, [r2, #0]
	GPIOG->AFR[0] &= ~(0xf<<28);// clear 4 bits for PG7
 8001004:	4b18      	ldr	r3, [pc, #96]	@ (8001068 <init_LPUART1+0x8c>)
 8001006:	6a1b      	ldr	r3, [r3, #32]
 8001008:	4a17      	ldr	r2, [pc, #92]	@ (8001068 <init_LPUART1+0x8c>)
 800100a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800100e:	6213      	str	r3, [r2, #32]
	GPIOG->AFR[0] |= 0x8<<28;	// set PG7 to alternate function 8
 8001010:	4b15      	ldr	r3, [pc, #84]	@ (8001068 <init_LPUART1+0x8c>)
 8001012:	6a1b      	ldr	r3, [r3, #32]
 8001014:	4a14      	ldr	r2, [pc, #80]	@ (8001068 <init_LPUART1+0x8c>)
 8001016:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800101a:	6213      	str	r3, [r2, #32]
	/* rx config */
	GPIOG->MODER &= ~(0x3<<16); // clear the two bits
 800101c:	4b12      	ldr	r3, [pc, #72]	@ (8001068 <init_LPUART1+0x8c>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a11      	ldr	r2, [pc, #68]	@ (8001068 <init_LPUART1+0x8c>)
 8001022:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001026:	6013      	str	r3, [r2, #0]
	GPIOG->MODER |= 0x2 << 16;	// set mode to alternate function
 8001028:	4b0f      	ldr	r3, [pc, #60]	@ (8001068 <init_LPUART1+0x8c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a0e      	ldr	r2, [pc, #56]	@ (8001068 <init_LPUART1+0x8c>)
 800102e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001032:	6013      	str	r3, [r2, #0]
	GPIOG->AFR[1] &= ~(0xf);	// clear 4 bits for PG8
 8001034:	4b0c      	ldr	r3, [pc, #48]	@ (8001068 <init_LPUART1+0x8c>)
 8001036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001038:	4a0b      	ldr	r2, [pc, #44]	@ (8001068 <init_LPUART1+0x8c>)
 800103a:	f023 030f 	bic.w	r3, r3, #15
 800103e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOG->AFR[1] |= 0x8;		// set PG8 to alternate function 8
 8001040:	4b09      	ldr	r3, [pc, #36]	@ (8001068 <init_LPUART1+0x8c>)
 8001042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001044:	4a08      	ldr	r2, [pc, #32]	@ (8001068 <init_LPUART1+0x8c>)
 8001046:	f043 0308 	orr.w	r3, r3, #8
 800104a:	6253      	str	r3, [r2, #36]	@ 0x24

	// BRR = 256*16000000/57600 = 71111
	LPUART1->BRR = 4444; 				// set baud rate to 921600
 800104c:	4b07      	ldr	r3, [pc, #28]	@ (800106c <init_LPUART1+0x90>)
 800104e:	f241 125c 	movw	r2, #4444	@ 0x115c
 8001052:	60da      	str	r2, [r3, #12]
	LPUART1->CR1 = 0xD; 				// 0x1101 --> TX, RX are enabled and UART is Enabled.
 8001054:	4b05      	ldr	r3, [pc, #20]	@ (800106c <init_LPUART1+0x90>)
 8001056:	220d      	movs	r2, #13
 8001058:	601a      	str	r2, [r3, #0]
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	40007000 	.word	0x40007000
 8001068:	42021800 	.word	0x42021800
 800106c:	40008000 	.word	0x40008000

08001070 <init_adc1>:
/**
 * Initialize ADC1 to read 2 values connected to CH1 and CH2.
 *  	CH1 -> PC0
 *  	CH2 -> PC1
 */
void init_adc1() {
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
	bitset(RCC->AHB2ENR, 13); 	// enable ADC clock
 8001076:	4b2e      	ldr	r3, [pc, #184]	@ (8001130 <init_adc1+0xc0>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107a:	4a2d      	ldr	r2, [pc, #180]	@ (8001130 <init_adc1+0xc0>)
 800107c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001080:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->CCIPR1 |= 0x3 << 28; 	// route SYSCLK HCLK to ADC
 8001082:	4b2b      	ldr	r3, [pc, #172]	@ (8001130 <init_adc1+0xc0>)
 8001084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001088:	4a29      	ldr	r2, [pc, #164]	@ (8001130 <init_adc1+0xc0>)
 800108a:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
 800108e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

	bitclear(ADC1->CR, 29);		// exit deep power mode by setting DEEPPWD = 0 in control register
 8001092:	4b28      	ldr	r3, [pc, #160]	@ (8001134 <init_adc1+0xc4>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	4a27      	ldr	r2, [pc, #156]	@ (8001134 <init_adc1+0xc4>)
 8001098:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800109c:	6093      	str	r3, [r2, #8]
	bitset(ADC1->CR, 28); 		// turn on the ADC voltage reguator
 800109e:	4b25      	ldr	r3, [pc, #148]	@ (8001134 <init_adc1+0xc4>)
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	4a24      	ldr	r2, [pc, #144]	@ (8001134 <init_adc1+0xc4>)
 80010a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010a8:	6093      	str	r3, [r2, #8]

	bitset(ADC1->CFGR, 12); 	// OVRMOD: Disable overrun mode (ADC keeps going even if user does not read)
 80010aa:	4b22      	ldr	r3, [pc, #136]	@ (8001134 <init_adc1+0xc4>)
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	4a21      	ldr	r2, [pc, #132]	@ (8001134 <init_adc1+0xc4>)
 80010b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010b4:	60d3      	str	r3, [r2, #12]
	bitset(ADC1->ISR, 0); 		// ADC Ready
 80010b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001134 <init_adc1+0xc4>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001134 <init_adc1+0xc4>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	6013      	str	r3, [r2, #0]

	delay_ms(10);				// wait for voltage regulator to stabilize
 80010c2:	2300      	movs	r3, #0
 80010c4:	607b      	str	r3, [r7, #4]
 80010c6:	e002      	b.n	80010ce <init_adc1+0x5e>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3301      	adds	r3, #1
 80010cc:	607b      	str	r3, [r7, #4]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80010d4:	dbf8      	blt.n	80010c8 <init_adc1+0x58>

	/* Sequencer Setup */
	bitset(ADC1->SQR1, 0);		// set sequence length to 2
 80010d6:	4b17      	ldr	r3, [pc, #92]	@ (8001134 <init_adc1+0xc4>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a16      	ldr	r2, [pc, #88]	@ (8001134 <init_adc1+0xc4>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
	bitset(ADC1->SQR1, 6);  	// set 1st conversion to ch1 0b0001
 80010e2:	4b14      	ldr	r3, [pc, #80]	@ (8001134 <init_adc1+0xc4>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	4a13      	ldr	r2, [pc, #76]	@ (8001134 <init_adc1+0xc4>)
 80010e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010ec:	6313      	str	r3, [r2, #48]	@ 0x30
	bitset(ADC1->SQR1, 13);		// set 2nd conversion to ch2 0b0010
 80010ee:	4b11      	ldr	r3, [pc, #68]	@ (8001134 <init_adc1+0xc4>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	4a10      	ldr	r2, [pc, #64]	@ (8001134 <init_adc1+0xc4>)
 80010f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010f8:	6313      	str	r3, [r2, #48]	@ 0x30

	ADC1->SMPR1 |= 0b000111111000;	// set sample speed to 700 ADC clock cycles
 80010fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001134 <init_adc1+0xc4>)
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	4a0d      	ldr	r2, [pc, #52]	@ (8001134 <init_adc1+0xc4>)
 8001100:	f443 73fc 	orr.w	r3, r3, #504	@ 0x1f8
 8001104:	6153      	str	r3, [r2, #20]

	ADC1->CR |= 1 ;				// enable ADC
 8001106:	4b0b      	ldr	r3, [pc, #44]	@ (8001134 <init_adc1+0xc4>)
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	4a0a      	ldr	r2, [pc, #40]	@ (8001134 <init_adc1+0xc4>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	6093      	str	r3, [r2, #8]

	while (bitcheck(ADC1->ISR, 0) == 0);	// wait until ADC is ready
 8001112:	bf00      	nop
 8001114:	4b07      	ldr	r3, [pc, #28]	@ (8001134 <init_adc1+0xc4>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 0301 	and.w	r3, r3, #1
 800111c:	2b00      	cmp	r3, #0
 800111e:	d0f9      	beq.n	8001114 <init_adc1+0xa4>
}
 8001120:	bf00      	nop
 8001122:	bf00      	nop
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	40021000 	.word	0x40021000
 8001134:	42028000 	.word	0x42028000

08001138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800113c:	bf00      	nop
 800113e:	e7fd      	b.n	800113c <NMI_Handler+0x4>

08001140 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001144:	bf00      	nop
 8001146:	e7fd      	b.n	8001144 <HardFault_Handler+0x4>

08001148 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <MemManage_Handler+0x4>

08001150 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <BusFault_Handler+0x4>

08001158 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800115c:	bf00      	nop
 800115e:	e7fd      	b.n	800115c <UsageFault_Handler+0x4>

08001160 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr

0800116e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr

0800118a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800118e:	f000 f93d 	bl	800140c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}

08001196 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800119a:	2000      	movs	r0, #0
 800119c:	f000 f904 	bl	80013a8 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  return 1;
 80011a8:	2301      	movs	r3, #1
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <_kill>:

int _kill(int pid, int sig)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011be:	f001 f8a1 	bl	8002304 <__errno>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2216      	movs	r2, #22
 80011c6:	601a      	str	r2, [r3, #0]
  return -1;
 80011c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <_exit>:

void _exit (int status)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80011dc:	f04f 31ff 	mov.w	r1, #4294967295
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f7ff ffe7 	bl	80011b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80011e6:	bf00      	nop
 80011e8:	e7fd      	b.n	80011e6 <_exit+0x12>

080011ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b086      	sub	sp, #24
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	60f8      	str	r0, [r7, #12]
 80011f2:	60b9      	str	r1, [r7, #8]
 80011f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	e00a      	b.n	8001212 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011fc:	f3af 8000 	nop.w
 8001200:	4601      	mov	r1, r0
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	1c5a      	adds	r2, r3, #1
 8001206:	60ba      	str	r2, [r7, #8]
 8001208:	b2ca      	uxtb	r2, r1
 800120a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	3301      	adds	r3, #1
 8001210:	617b      	str	r3, [r7, #20]
 8001212:	697a      	ldr	r2, [r7, #20]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	429a      	cmp	r2, r3
 8001218:	dbf0      	blt.n	80011fc <_read+0x12>
  }

  return len;
 800121a:	687b      	ldr	r3, [r7, #4]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3718      	adds	r7, #24
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
 8001234:	e009      	b.n	800124a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	1c5a      	adds	r2, r3, #1
 800123a:	60ba      	str	r2, [r7, #8]
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f000 f8c8 	bl	80013d4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	3301      	adds	r3, #1
 8001248:	617b      	str	r3, [r7, #20]
 800124a:	697a      	ldr	r2, [r7, #20]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	429a      	cmp	r2, r3
 8001250:	dbf1      	blt.n	8001236 <_write+0x12>
  }
  return len;
 8001252:	687b      	ldr	r3, [r7, #4]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <_close>:

int _close(int file)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001264:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001268:	4618      	mov	r0, r3
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001284:	605a      	str	r2, [r3, #4]
  return 0;
 8001286:	2300      	movs	r3, #0
}
 8001288:	4618      	mov	r0, r3
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <_isatty>:

int _isatty(int file)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800129c:	2301      	movs	r3, #1
}
 800129e:	4618      	mov	r0, r3
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012aa:	b480      	push	{r7}
 80012ac:	b085      	sub	sp, #20
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	60f8      	str	r0, [r7, #12]
 80012b2:	60b9      	str	r1, [r7, #8]
 80012b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012b6:	2300      	movs	r3, #0
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3714      	adds	r7, #20
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012cc:	4a14      	ldr	r2, [pc, #80]	@ (8001320 <_sbrk+0x5c>)
 80012ce:	4b15      	ldr	r3, [pc, #84]	@ (8001324 <_sbrk+0x60>)
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012d8:	4b13      	ldr	r3, [pc, #76]	@ (8001328 <_sbrk+0x64>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d102      	bne.n	80012e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012e0:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <_sbrk+0x64>)
 80012e2:	4a12      	ldr	r2, [pc, #72]	@ (800132c <_sbrk+0x68>)
 80012e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012e6:	4b10      	ldr	r3, [pc, #64]	@ (8001328 <_sbrk+0x64>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d207      	bcs.n	8001304 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012f4:	f001 f806 	bl	8002304 <__errno>
 80012f8:	4603      	mov	r3, r0
 80012fa:	220c      	movs	r2, #12
 80012fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001302:	e009      	b.n	8001318 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001304:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <_sbrk+0x64>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800130a:	4b07      	ldr	r3, [pc, #28]	@ (8001328 <_sbrk+0x64>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	4a05      	ldr	r2, [pc, #20]	@ (8001328 <_sbrk+0x64>)
 8001314:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001316:	68fb      	ldr	r3, [r7, #12]
}
 8001318:	4618      	mov	r0, r3
 800131a:	3718      	adds	r7, #24
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20030000 	.word	0x20030000
 8001324:	00000400 	.word	0x00000400
 8001328:	200001e8 	.word	0x200001e8
 800132c:	20000478 	.word	0x20000478

08001330 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001334:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <SystemInit+0x20>)
 8001336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800133a:	4a05      	ldr	r2, [pc, #20]	@ (8001350 <SystemInit+0x20>)
 800133c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001340:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001354:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800138c <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001358:	f7ff ffea 	bl	8001330 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800135c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800135e:	e003      	b.n	8001368 <LoopCopyDataInit>

08001360 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001360:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001362:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001364:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001366:	3104      	adds	r1, #4

08001368 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001368:	480a      	ldr	r0, [pc, #40]	@ (8001394 <LoopForever+0xa>)
	ldr	r3, =_edata
 800136a:	4b0b      	ldr	r3, [pc, #44]	@ (8001398 <LoopForever+0xe>)
	adds	r2, r0, r1
 800136c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800136e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001370:	d3f6      	bcc.n	8001360 <CopyDataInit>
	ldr	r2, =_sbss
 8001372:	4a0a      	ldr	r2, [pc, #40]	@ (800139c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001374:	e002      	b.n	800137c <LoopFillZerobss>

08001376 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001376:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001378:	f842 3b04 	str.w	r3, [r2], #4

0800137c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800137c:	4b08      	ldr	r3, [pc, #32]	@ (80013a0 <LoopForever+0x16>)
	cmp	r2, r3
 800137e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001380:	d3f9      	bcc.n	8001376 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001382:	f000 ffc5 	bl	8002310 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001386:	f7ff fbf3 	bl	8000b70 <main>

0800138a <LoopForever>:

LoopForever:
    b LoopForever
 800138a:	e7fe      	b.n	800138a <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 800138c:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8001390:	08004470 	.word	0x08004470
	ldr	r0, =_sdata
 8001394:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001398:	200001cc 	.word	0x200001cc
	ldr	r2, =_sbss
 800139c:	200001cc 	.word	0x200001cc
	ldr	r3, = _ebss
 80013a0:	20000474 	.word	0x20000474

080013a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013a4:	e7fe      	b.n	80013a4 <ADC1_2_IRQHandler>
	...

080013a8 <BSP_PB_IRQHandler>:
  *   This parameter should be:
  *     @arg BUTTON_USER
  * @retval None.
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80013b2:	79fa      	ldrb	r2, [r7, #7]
 80013b4:	4613      	mov	r3, r2
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	4413      	add	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	4a04      	ldr	r2, [pc, #16]	@ (80013d0 <BSP_PB_IRQHandler+0x28>)
 80013be:	4413      	add	r3, r2
 80013c0:	4618      	mov	r0, r3
 80013c2:	f000 f843 	bl	800144c <HAL_EXTI_IRQHandler>
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000314 	.word	0x20000314

080013d4 <__io_putchar>:
#if defined(__ARMCC_VERSION) || defined(__ICCARM__)
int fputc(int ch, __attribute__((unused))FILE *f)
#elif __GNUC__
int __io_putchar(int ch)
#endif
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart[COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80013dc:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <__io_putchar+0x30>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	461a      	mov	r2, r3
 80013e2:	2394      	movs	r3, #148	@ 0x94
 80013e4:	fb02 f303 	mul.w	r3, r2, r3
 80013e8:	4a07      	ldr	r2, [pc, #28]	@ (8001408 <__io_putchar+0x34>)
 80013ea:	1898      	adds	r0, r3, r2
 80013ec:	1d39      	adds	r1, r7, #4
 80013ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013f2:	2201      	movs	r2, #1
 80013f4:	f000 f872 	bl	80014dc <HAL_UART_Transmit>
  return ch;
 80013f8:	687b      	ldr	r3, [r7, #4]
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000320 	.word	0x20000320
 8001408:	200001ec 	.word	0x200001ec

0800140c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001410:	4b06      	ldr	r3, [pc, #24]	@ (800142c <HAL_IncTick+0x20>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	461a      	mov	r2, r3
 8001416:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <HAL_IncTick+0x24>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4413      	add	r3, r2
 800141c:	4a04      	ldr	r2, [pc, #16]	@ (8001430 <HAL_IncTick+0x24>)
 800141e:	6013      	str	r3, [r2, #0]
}
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	20000000 	.word	0x20000000
 8001430:	20000324 	.word	0x20000324

08001434 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  return uwTick;
 8001438:	4b03      	ldr	r3, [pc, #12]	@ (8001448 <HAL_GetTick+0x14>)
 800143a:	681b      	ldr	r3, [r3, #0]
}
 800143c:	4618      	mov	r0, r3
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	20000324 	.word	0x20000324

0800144c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	0c1b      	lsrs	r3, r3, #16
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f003 031f 	and.w	r3, r3, #31
 8001468:	2201      	movs	r2, #1
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	015a      	lsls	r2, r3, #5
 8001474:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <HAL_EXTI_IRQHandler+0x88>)
 8001476:	4413      	add	r3, r2
 8001478:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	4013      	ands	r3, r2
 8001482:	60bb      	str	r3, [r7, #8]

  if(regval != 0U)
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d009      	beq.n	800149e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if(hexti->RisingCallback != NULL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d002      	beq.n	800149e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	015a      	lsls	r2, r3, #5
 80014a2:	4b0d      	ldr	r3, [pc, #52]	@ (80014d8 <HAL_EXTI_IRQHandler+0x8c>)
 80014a4:	4413      	add	r3, r2
 80014a6:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	4013      	ands	r3, r2
 80014b0:	60bb      	str	r3, [r7, #8]

  if(regval != 0U)
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d009      	beq.n	80014cc <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if(hexti->FallingCallback != NULL)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d002      	beq.n	80014cc <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	4798      	blx	r3
    }
  }
}
 80014cc:	bf00      	nop
 80014ce:	3718      	adds	r7, #24
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	4002f40c 	.word	0x4002f40c
 80014d8:	4002f410 	.word	0x4002f410

080014dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08a      	sub	sp, #40	@ 0x28
 80014e0:	af02      	add	r7, sp, #8
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	603b      	str	r3, [r7, #0]
 80014e8:	4613      	mov	r3, r2
 80014ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014f2:	2b20      	cmp	r3, #32
 80014f4:	d17b      	bne.n	80015ee <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d002      	beq.n	8001502 <HAL_UART_Transmit+0x26>
 80014fc:	88fb      	ldrh	r3, [r7, #6]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d101      	bne.n	8001506 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e074      	b.n	80015f0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2200      	movs	r2, #0
 800150a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2221      	movs	r2, #33	@ 0x21
 8001512:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001516:	f7ff ff8d 	bl	8001434 <HAL_GetTick>
 800151a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	88fa      	ldrh	r2, [r7, #6]
 8001520:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	88fa      	ldrh	r2, [r7, #6]
 8001528:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001534:	d108      	bne.n	8001548 <HAL_UART_Transmit+0x6c>
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d104      	bne.n	8001548 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800153e:	2300      	movs	r3, #0
 8001540:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	61bb      	str	r3, [r7, #24]
 8001546:	e003      	b.n	8001550 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800154c:	2300      	movs	r3, #0
 800154e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001550:	e030      	b.n	80015b4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	9300      	str	r3, [sp, #0]
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	2200      	movs	r2, #0
 800155a:	2180      	movs	r1, #128	@ 0x80
 800155c:	68f8      	ldr	r0, [r7, #12]
 800155e:	f000 f84b 	bl	80015f8 <UART_WaitOnFlagUntilTimeout>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d005      	beq.n	8001574 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2220      	movs	r2, #32
 800156c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e03d      	b.n	80015f0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d10b      	bne.n	8001592 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	461a      	mov	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001588:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	3302      	adds	r3, #2
 800158e:	61bb      	str	r3, [r7, #24]
 8001590:	e007      	b.n	80015a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	781a      	ldrb	r2, [r3, #0]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	3301      	adds	r3, #1
 80015a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	3b01      	subs	r3, #1
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1c8      	bne.n	8001552 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	9300      	str	r3, [sp, #0]
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	2200      	movs	r2, #0
 80015c8:	2140      	movs	r1, #64	@ 0x40
 80015ca:	68f8      	ldr	r0, [r7, #12]
 80015cc:	f000 f814 	bl	80015f8 <UART_WaitOnFlagUntilTimeout>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d005      	beq.n	80015e2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2220      	movs	r2, #32
 80015da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e006      	b.n	80015f0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	2220      	movs	r2, #32
 80015e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80015ea:	2300      	movs	r3, #0
 80015ec:	e000      	b.n	80015f0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80015ee:	2302      	movs	r3, #2
  }
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3720      	adds	r7, #32
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	4613      	mov	r3, r2
 8001606:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001608:	e04f      	b.n	80016aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001610:	d04b      	beq.n	80016aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001612:	f7ff ff0f 	bl	8001434 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	429a      	cmp	r2, r3
 8001620:	d302      	bcc.n	8001628 <UART_WaitOnFlagUntilTimeout+0x30>
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d101      	bne.n	800162c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e04e      	b.n	80016ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 0304 	and.w	r3, r3, #4
 8001636:	2b00      	cmp	r3, #0
 8001638:	d037      	beq.n	80016aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	2b80      	cmp	r3, #128	@ 0x80
 800163e:	d034      	beq.n	80016aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	2b40      	cmp	r3, #64	@ 0x40
 8001644:	d031      	beq.n	80016aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	69db      	ldr	r3, [r3, #28]
 800164c:	f003 0308 	and.w	r3, r3, #8
 8001650:	2b08      	cmp	r3, #8
 8001652:	d110      	bne.n	8001676 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2208      	movs	r2, #8
 800165a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800165c:	68f8      	ldr	r0, [r7, #12]
 800165e:	f000 f838 	bl	80016d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	2208      	movs	r2, #8
 8001666:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	2200      	movs	r2, #0
 800166e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e029      	b.n	80016ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	69db      	ldr	r3, [r3, #28]
 800167c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001680:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001684:	d111      	bne.n	80016aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800168e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001690:	68f8      	ldr	r0, [r7, #12]
 8001692:	f000 f81e 	bl	80016d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2220      	movs	r2, #32
 800169a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2200      	movs	r2, #0
 80016a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e00f      	b.n	80016ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	69da      	ldr	r2, [r3, #28]
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	4013      	ands	r3, r2
 80016b4:	68ba      	ldr	r2, [r7, #8]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	bf0c      	ite	eq
 80016ba:	2301      	moveq	r3, #1
 80016bc:	2300      	movne	r3, #0
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	461a      	mov	r2, r3
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d0a0      	beq.n	800160a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80016d2:	b480      	push	{r7}
 80016d4:	b095      	sub	sp, #84	@ 0x54
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80016e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016e2:	e853 3f00 	ldrex	r3, [r3]
 80016e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80016e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80016ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80016f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80016fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80016fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001700:	e841 2300 	strex	r3, r2, [r1]
 8001704:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1e6      	bne.n	80016da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	3308      	adds	r3, #8
 8001712:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	e853 3f00 	ldrex	r3, [r3]
 800171a:	61fb      	str	r3, [r7, #28]
   return(result);
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001722:	f023 0301 	bic.w	r3, r3, #1
 8001726:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	3308      	adds	r3, #8
 800172e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001730:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001732:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001734:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001736:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001738:	e841 2300 	strex	r3, r2, [r1]
 800173c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800173e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001740:	2b00      	cmp	r3, #0
 8001742:	d1e3      	bne.n	800170c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001748:	2b01      	cmp	r3, #1
 800174a:	d118      	bne.n	800177e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	e853 3f00 	ldrex	r3, [r3]
 8001758:	60bb      	str	r3, [r7, #8]
   return(result);
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	f023 0310 	bic.w	r3, r3, #16
 8001760:	647b      	str	r3, [r7, #68]	@ 0x44
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	461a      	mov	r2, r3
 8001768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800176a:	61bb      	str	r3, [r7, #24]
 800176c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800176e:	6979      	ldr	r1, [r7, #20]
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	e841 2300 	strex	r3, r2, [r1]
 8001776:	613b      	str	r3, [r7, #16]
   return(result);
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d1e6      	bne.n	800174c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2220      	movs	r2, #32
 8001782:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8001792:	bf00      	nop
 8001794:	3754      	adds	r7, #84	@ 0x54
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr

0800179e <__cvt>:
 800179e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80017a2:	ec57 6b10 	vmov	r6, r7, d0
 80017a6:	2f00      	cmp	r7, #0
 80017a8:	460c      	mov	r4, r1
 80017aa:	4619      	mov	r1, r3
 80017ac:	463b      	mov	r3, r7
 80017ae:	bfb4      	ite	lt
 80017b0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80017b4:	2300      	movge	r3, #0
 80017b6:	4691      	mov	r9, r2
 80017b8:	bfbf      	itttt	lt
 80017ba:	4632      	movlt	r2, r6
 80017bc:	461f      	movlt	r7, r3
 80017be:	232d      	movlt	r3, #45	@ 0x2d
 80017c0:	4616      	movlt	r6, r2
 80017c2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80017c6:	700b      	strb	r3, [r1, #0]
 80017c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80017ca:	f023 0820 	bic.w	r8, r3, #32
 80017ce:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80017d2:	d005      	beq.n	80017e0 <__cvt+0x42>
 80017d4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80017d8:	d100      	bne.n	80017dc <__cvt+0x3e>
 80017da:	3401      	adds	r4, #1
 80017dc:	2102      	movs	r1, #2
 80017de:	e000      	b.n	80017e2 <__cvt+0x44>
 80017e0:	2103      	movs	r1, #3
 80017e2:	ab03      	add	r3, sp, #12
 80017e4:	4622      	mov	r2, r4
 80017e6:	9301      	str	r3, [sp, #4]
 80017e8:	ab02      	add	r3, sp, #8
 80017ea:	ec47 6b10 	vmov	d0, r6, r7
 80017ee:	9300      	str	r3, [sp, #0]
 80017f0:	4653      	mov	r3, sl
 80017f2:	f000 fe51 	bl	8002498 <_dtoa_r>
 80017f6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80017fa:	4605      	mov	r5, r0
 80017fc:	d119      	bne.n	8001832 <__cvt+0x94>
 80017fe:	f019 0f01 	tst.w	r9, #1
 8001802:	d00e      	beq.n	8001822 <__cvt+0x84>
 8001804:	eb00 0904 	add.w	r9, r0, r4
 8001808:	2200      	movs	r2, #0
 800180a:	2300      	movs	r3, #0
 800180c:	4630      	mov	r0, r6
 800180e:	4639      	mov	r1, r7
 8001810:	f7ff f93e 	bl	8000a90 <__aeabi_dcmpeq>
 8001814:	b108      	cbz	r0, 800181a <__cvt+0x7c>
 8001816:	f8cd 900c 	str.w	r9, [sp, #12]
 800181a:	2230      	movs	r2, #48	@ 0x30
 800181c:	9b03      	ldr	r3, [sp, #12]
 800181e:	454b      	cmp	r3, r9
 8001820:	d31e      	bcc.n	8001860 <__cvt+0xc2>
 8001822:	9b03      	ldr	r3, [sp, #12]
 8001824:	4628      	mov	r0, r5
 8001826:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8001828:	1b5b      	subs	r3, r3, r5
 800182a:	6013      	str	r3, [r2, #0]
 800182c:	b004      	add	sp, #16
 800182e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001832:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8001836:	eb00 0904 	add.w	r9, r0, r4
 800183a:	d1e5      	bne.n	8001808 <__cvt+0x6a>
 800183c:	7803      	ldrb	r3, [r0, #0]
 800183e:	2b30      	cmp	r3, #48	@ 0x30
 8001840:	d10a      	bne.n	8001858 <__cvt+0xba>
 8001842:	2200      	movs	r2, #0
 8001844:	2300      	movs	r3, #0
 8001846:	4630      	mov	r0, r6
 8001848:	4639      	mov	r1, r7
 800184a:	f7ff f921 	bl	8000a90 <__aeabi_dcmpeq>
 800184e:	b918      	cbnz	r0, 8001858 <__cvt+0xba>
 8001850:	f1c4 0401 	rsb	r4, r4, #1
 8001854:	f8ca 4000 	str.w	r4, [sl]
 8001858:	f8da 3000 	ldr.w	r3, [sl]
 800185c:	4499      	add	r9, r3
 800185e:	e7d3      	b.n	8001808 <__cvt+0x6a>
 8001860:	1c59      	adds	r1, r3, #1
 8001862:	9103      	str	r1, [sp, #12]
 8001864:	701a      	strb	r2, [r3, #0]
 8001866:	e7d9      	b.n	800181c <__cvt+0x7e>

08001868 <__exponent>:
 8001868:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800186a:	2900      	cmp	r1, #0
 800186c:	7002      	strb	r2, [r0, #0]
 800186e:	bfba      	itte	lt
 8001870:	4249      	neglt	r1, r1
 8001872:	232d      	movlt	r3, #45	@ 0x2d
 8001874:	232b      	movge	r3, #43	@ 0x2b
 8001876:	2909      	cmp	r1, #9
 8001878:	7043      	strb	r3, [r0, #1]
 800187a:	dd28      	ble.n	80018ce <__exponent+0x66>
 800187c:	f10d 0307 	add.w	r3, sp, #7
 8001880:	270a      	movs	r7, #10
 8001882:	461d      	mov	r5, r3
 8001884:	461a      	mov	r2, r3
 8001886:	3b01      	subs	r3, #1
 8001888:	fbb1 f6f7 	udiv	r6, r1, r7
 800188c:	fb07 1416 	mls	r4, r7, r6, r1
 8001890:	3430      	adds	r4, #48	@ 0x30
 8001892:	f802 4c01 	strb.w	r4, [r2, #-1]
 8001896:	460c      	mov	r4, r1
 8001898:	4631      	mov	r1, r6
 800189a:	2c63      	cmp	r4, #99	@ 0x63
 800189c:	dcf2      	bgt.n	8001884 <__exponent+0x1c>
 800189e:	3130      	adds	r1, #48	@ 0x30
 80018a0:	1e94      	subs	r4, r2, #2
 80018a2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80018a6:	1c41      	adds	r1, r0, #1
 80018a8:	4623      	mov	r3, r4
 80018aa:	42ab      	cmp	r3, r5
 80018ac:	d30a      	bcc.n	80018c4 <__exponent+0x5c>
 80018ae:	f10d 0309 	add.w	r3, sp, #9
 80018b2:	1a9b      	subs	r3, r3, r2
 80018b4:	42ac      	cmp	r4, r5
 80018b6:	bf88      	it	hi
 80018b8:	2300      	movhi	r3, #0
 80018ba:	3302      	adds	r3, #2
 80018bc:	4403      	add	r3, r0
 80018be:	1a18      	subs	r0, r3, r0
 80018c0:	b003      	add	sp, #12
 80018c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018c4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80018c8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80018cc:	e7ed      	b.n	80018aa <__exponent+0x42>
 80018ce:	2330      	movs	r3, #48	@ 0x30
 80018d0:	3130      	adds	r1, #48	@ 0x30
 80018d2:	7083      	strb	r3, [r0, #2]
 80018d4:	1d03      	adds	r3, r0, #4
 80018d6:	70c1      	strb	r1, [r0, #3]
 80018d8:	e7f1      	b.n	80018be <__exponent+0x56>
	...

080018dc <_printf_float>:
 80018dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018e0:	b08d      	sub	sp, #52	@ 0x34
 80018e2:	460c      	mov	r4, r1
 80018e4:	4616      	mov	r6, r2
 80018e6:	461f      	mov	r7, r3
 80018e8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80018ec:	4605      	mov	r5, r0
 80018ee:	f000 fcbf 	bl	8002270 <_localeconv_r>
 80018f2:	6803      	ldr	r3, [r0, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	9304      	str	r3, [sp, #16]
 80018f8:	f7fe fc9e 	bl	8000238 <strlen>
 80018fc:	2300      	movs	r3, #0
 80018fe:	9005      	str	r0, [sp, #20]
 8001900:	930a      	str	r3, [sp, #40]	@ 0x28
 8001902:	f8d8 3000 	ldr.w	r3, [r8]
 8001906:	f894 a018 	ldrb.w	sl, [r4, #24]
 800190a:	3307      	adds	r3, #7
 800190c:	f8d4 b000 	ldr.w	fp, [r4]
 8001910:	f023 0307 	bic.w	r3, r3, #7
 8001914:	f103 0208 	add.w	r2, r3, #8
 8001918:	f8c8 2000 	str.w	r2, [r8]
 800191c:	f04f 32ff 	mov.w	r2, #4294967295
 8001920:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001924:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8001928:	f8cd 8018 	str.w	r8, [sp, #24]
 800192c:	9307      	str	r3, [sp, #28]
 800192e:	4b9d      	ldr	r3, [pc, #628]	@ (8001ba4 <_printf_float+0x2c8>)
 8001930:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8001934:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8001938:	f7ff f8dc 	bl	8000af4 <__aeabi_dcmpun>
 800193c:	bb70      	cbnz	r0, 800199c <_printf_float+0xc0>
 800193e:	f04f 32ff 	mov.w	r2, #4294967295
 8001942:	4b98      	ldr	r3, [pc, #608]	@ (8001ba4 <_printf_float+0x2c8>)
 8001944:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8001948:	f7ff f8b6 	bl	8000ab8 <__aeabi_dcmple>
 800194c:	bb30      	cbnz	r0, 800199c <_printf_float+0xc0>
 800194e:	2200      	movs	r2, #0
 8001950:	2300      	movs	r3, #0
 8001952:	4640      	mov	r0, r8
 8001954:	4649      	mov	r1, r9
 8001956:	f7ff f8a5 	bl	8000aa4 <__aeabi_dcmplt>
 800195a:	b110      	cbz	r0, 8001962 <_printf_float+0x86>
 800195c:	232d      	movs	r3, #45	@ 0x2d
 800195e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001962:	4a91      	ldr	r2, [pc, #580]	@ (8001ba8 <_printf_float+0x2cc>)
 8001964:	4b91      	ldr	r3, [pc, #580]	@ (8001bac <_printf_float+0x2d0>)
 8001966:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800196a:	bf94      	ite	ls
 800196c:	4690      	movls	r8, r2
 800196e:	4698      	movhi	r8, r3
 8001970:	2303      	movs	r3, #3
 8001972:	f04f 0900 	mov.w	r9, #0
 8001976:	6123      	str	r3, [r4, #16]
 8001978:	f02b 0304 	bic.w	r3, fp, #4
 800197c:	6023      	str	r3, [r4, #0]
 800197e:	4633      	mov	r3, r6
 8001980:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001982:	4621      	mov	r1, r4
 8001984:	4628      	mov	r0, r5
 8001986:	9700      	str	r7, [sp, #0]
 8001988:	f000 f9d2 	bl	8001d30 <_printf_common>
 800198c:	3001      	adds	r0, #1
 800198e:	f040 808d 	bne.w	8001aac <_printf_float+0x1d0>
 8001992:	f04f 30ff 	mov.w	r0, #4294967295
 8001996:	b00d      	add	sp, #52	@ 0x34
 8001998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800199c:	4642      	mov	r2, r8
 800199e:	464b      	mov	r3, r9
 80019a0:	4640      	mov	r0, r8
 80019a2:	4649      	mov	r1, r9
 80019a4:	f7ff f8a6 	bl	8000af4 <__aeabi_dcmpun>
 80019a8:	b140      	cbz	r0, 80019bc <_printf_float+0xe0>
 80019aa:	464b      	mov	r3, r9
 80019ac:	4a80      	ldr	r2, [pc, #512]	@ (8001bb0 <_printf_float+0x2d4>)
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	bfbc      	itt	lt
 80019b2:	232d      	movlt	r3, #45	@ 0x2d
 80019b4:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80019b8:	4b7e      	ldr	r3, [pc, #504]	@ (8001bb4 <_printf_float+0x2d8>)
 80019ba:	e7d4      	b.n	8001966 <_printf_float+0x8a>
 80019bc:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80019c0:	6863      	ldr	r3, [r4, #4]
 80019c2:	9206      	str	r2, [sp, #24]
 80019c4:	1c5a      	adds	r2, r3, #1
 80019c6:	d13b      	bne.n	8001a40 <_printf_float+0x164>
 80019c8:	2306      	movs	r3, #6
 80019ca:	6063      	str	r3, [r4, #4]
 80019cc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80019d0:	2300      	movs	r3, #0
 80019d2:	4628      	mov	r0, r5
 80019d4:	6022      	str	r2, [r4, #0]
 80019d6:	9303      	str	r3, [sp, #12]
 80019d8:	ab0a      	add	r3, sp, #40	@ 0x28
 80019da:	e9cd a301 	strd	sl, r3, [sp, #4]
 80019de:	ab09      	add	r3, sp, #36	@ 0x24
 80019e0:	ec49 8b10 	vmov	d0, r8, r9
 80019e4:	9300      	str	r3, [sp, #0]
 80019e6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80019ea:	6861      	ldr	r1, [r4, #4]
 80019ec:	f7ff fed7 	bl	800179e <__cvt>
 80019f0:	9b06      	ldr	r3, [sp, #24]
 80019f2:	4680      	mov	r8, r0
 80019f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80019f6:	2b47      	cmp	r3, #71	@ 0x47
 80019f8:	d129      	bne.n	8001a4e <_printf_float+0x172>
 80019fa:	1cc8      	adds	r0, r1, #3
 80019fc:	db02      	blt.n	8001a04 <_printf_float+0x128>
 80019fe:	6863      	ldr	r3, [r4, #4]
 8001a00:	4299      	cmp	r1, r3
 8001a02:	dd41      	ble.n	8001a88 <_printf_float+0x1ac>
 8001a04:	f1aa 0a02 	sub.w	sl, sl, #2
 8001a08:	fa5f fa8a 	uxtb.w	sl, sl
 8001a0c:	3901      	subs	r1, #1
 8001a0e:	4652      	mov	r2, sl
 8001a10:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8001a14:	9109      	str	r1, [sp, #36]	@ 0x24
 8001a16:	f7ff ff27 	bl	8001868 <__exponent>
 8001a1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8001a1c:	4681      	mov	r9, r0
 8001a1e:	1813      	adds	r3, r2, r0
 8001a20:	2a01      	cmp	r2, #1
 8001a22:	6123      	str	r3, [r4, #16]
 8001a24:	dc02      	bgt.n	8001a2c <_printf_float+0x150>
 8001a26:	6822      	ldr	r2, [r4, #0]
 8001a28:	07d2      	lsls	r2, r2, #31
 8001a2a:	d501      	bpl.n	8001a30 <_printf_float+0x154>
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	6123      	str	r3, [r4, #16]
 8001a30:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d0a2      	beq.n	800197e <_printf_float+0xa2>
 8001a38:	232d      	movs	r3, #45	@ 0x2d
 8001a3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001a3e:	e79e      	b.n	800197e <_printf_float+0xa2>
 8001a40:	9a06      	ldr	r2, [sp, #24]
 8001a42:	2a47      	cmp	r2, #71	@ 0x47
 8001a44:	d1c2      	bne.n	80019cc <_printf_float+0xf0>
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d1c0      	bne.n	80019cc <_printf_float+0xf0>
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e7bd      	b.n	80019ca <_printf_float+0xee>
 8001a4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8001a52:	d9db      	bls.n	8001a0c <_printf_float+0x130>
 8001a54:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8001a58:	d118      	bne.n	8001a8c <_printf_float+0x1b0>
 8001a5a:	2900      	cmp	r1, #0
 8001a5c:	6863      	ldr	r3, [r4, #4]
 8001a5e:	dd0b      	ble.n	8001a78 <_printf_float+0x19c>
 8001a60:	6121      	str	r1, [r4, #16]
 8001a62:	b913      	cbnz	r3, 8001a6a <_printf_float+0x18e>
 8001a64:	6822      	ldr	r2, [r4, #0]
 8001a66:	07d0      	lsls	r0, r2, #31
 8001a68:	d502      	bpl.n	8001a70 <_printf_float+0x194>
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	440b      	add	r3, r1
 8001a6e:	6123      	str	r3, [r4, #16]
 8001a70:	f04f 0900 	mov.w	r9, #0
 8001a74:	65a1      	str	r1, [r4, #88]	@ 0x58
 8001a76:	e7db      	b.n	8001a30 <_printf_float+0x154>
 8001a78:	b913      	cbnz	r3, 8001a80 <_printf_float+0x1a4>
 8001a7a:	6822      	ldr	r2, [r4, #0]
 8001a7c:	07d2      	lsls	r2, r2, #31
 8001a7e:	d501      	bpl.n	8001a84 <_printf_float+0x1a8>
 8001a80:	3302      	adds	r3, #2
 8001a82:	e7f4      	b.n	8001a6e <_printf_float+0x192>
 8001a84:	2301      	movs	r3, #1
 8001a86:	e7f2      	b.n	8001a6e <_printf_float+0x192>
 8001a88:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8001a8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001a8e:	4299      	cmp	r1, r3
 8001a90:	db05      	blt.n	8001a9e <_printf_float+0x1c2>
 8001a92:	6823      	ldr	r3, [r4, #0]
 8001a94:	6121      	str	r1, [r4, #16]
 8001a96:	07d8      	lsls	r0, r3, #31
 8001a98:	d5ea      	bpl.n	8001a70 <_printf_float+0x194>
 8001a9a:	1c4b      	adds	r3, r1, #1
 8001a9c:	e7e7      	b.n	8001a6e <_printf_float+0x192>
 8001a9e:	2900      	cmp	r1, #0
 8001aa0:	bfd4      	ite	le
 8001aa2:	f1c1 0202 	rsble	r2, r1, #2
 8001aa6:	2201      	movgt	r2, #1
 8001aa8:	4413      	add	r3, r2
 8001aaa:	e7e0      	b.n	8001a6e <_printf_float+0x192>
 8001aac:	6823      	ldr	r3, [r4, #0]
 8001aae:	055a      	lsls	r2, r3, #21
 8001ab0:	d407      	bmi.n	8001ac2 <_printf_float+0x1e6>
 8001ab2:	6923      	ldr	r3, [r4, #16]
 8001ab4:	4642      	mov	r2, r8
 8001ab6:	4631      	mov	r1, r6
 8001ab8:	4628      	mov	r0, r5
 8001aba:	47b8      	blx	r7
 8001abc:	3001      	adds	r0, #1
 8001abe:	d12b      	bne.n	8001b18 <_printf_float+0x23c>
 8001ac0:	e767      	b.n	8001992 <_printf_float+0xb6>
 8001ac2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8001ac6:	f240 80dd 	bls.w	8001c84 <_printf_float+0x3a8>
 8001aca:	2200      	movs	r2, #0
 8001acc:	2300      	movs	r3, #0
 8001ace:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8001ad2:	f7fe ffdd 	bl	8000a90 <__aeabi_dcmpeq>
 8001ad6:	2800      	cmp	r0, #0
 8001ad8:	d033      	beq.n	8001b42 <_printf_float+0x266>
 8001ada:	2301      	movs	r3, #1
 8001adc:	4a36      	ldr	r2, [pc, #216]	@ (8001bb8 <_printf_float+0x2dc>)
 8001ade:	4631      	mov	r1, r6
 8001ae0:	4628      	mov	r0, r5
 8001ae2:	47b8      	blx	r7
 8001ae4:	3001      	adds	r0, #1
 8001ae6:	f43f af54 	beq.w	8001992 <_printf_float+0xb6>
 8001aea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8001aee:	4543      	cmp	r3, r8
 8001af0:	db02      	blt.n	8001af8 <_printf_float+0x21c>
 8001af2:	6823      	ldr	r3, [r4, #0]
 8001af4:	07d8      	lsls	r0, r3, #31
 8001af6:	d50f      	bpl.n	8001b18 <_printf_float+0x23c>
 8001af8:	4631      	mov	r1, r6
 8001afa:	4628      	mov	r0, r5
 8001afc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001b00:	47b8      	blx	r7
 8001b02:	3001      	adds	r0, #1
 8001b04:	f43f af45 	beq.w	8001992 <_printf_float+0xb6>
 8001b08:	f04f 0900 	mov.w	r9, #0
 8001b0c:	f108 38ff 	add.w	r8, r8, #4294967295
 8001b10:	f104 0a1a 	add.w	sl, r4, #26
 8001b14:	45c8      	cmp	r8, r9
 8001b16:	dc09      	bgt.n	8001b2c <_printf_float+0x250>
 8001b18:	6823      	ldr	r3, [r4, #0]
 8001b1a:	079b      	lsls	r3, r3, #30
 8001b1c:	f100 8103 	bmi.w	8001d26 <_printf_float+0x44a>
 8001b20:	68e0      	ldr	r0, [r4, #12]
 8001b22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001b24:	4298      	cmp	r0, r3
 8001b26:	bfb8      	it	lt
 8001b28:	4618      	movlt	r0, r3
 8001b2a:	e734      	b.n	8001996 <_printf_float+0xba>
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	4652      	mov	r2, sl
 8001b30:	4631      	mov	r1, r6
 8001b32:	4628      	mov	r0, r5
 8001b34:	47b8      	blx	r7
 8001b36:	3001      	adds	r0, #1
 8001b38:	f43f af2b 	beq.w	8001992 <_printf_float+0xb6>
 8001b3c:	f109 0901 	add.w	r9, r9, #1
 8001b40:	e7e8      	b.n	8001b14 <_printf_float+0x238>
 8001b42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	dc39      	bgt.n	8001bbc <_printf_float+0x2e0>
 8001b48:	2301      	movs	r3, #1
 8001b4a:	4a1b      	ldr	r2, [pc, #108]	@ (8001bb8 <_printf_float+0x2dc>)
 8001b4c:	4631      	mov	r1, r6
 8001b4e:	4628      	mov	r0, r5
 8001b50:	47b8      	blx	r7
 8001b52:	3001      	adds	r0, #1
 8001b54:	f43f af1d 	beq.w	8001992 <_printf_float+0xb6>
 8001b58:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8001b5c:	ea59 0303 	orrs.w	r3, r9, r3
 8001b60:	d102      	bne.n	8001b68 <_printf_float+0x28c>
 8001b62:	6823      	ldr	r3, [r4, #0]
 8001b64:	07d9      	lsls	r1, r3, #31
 8001b66:	d5d7      	bpl.n	8001b18 <_printf_float+0x23c>
 8001b68:	4631      	mov	r1, r6
 8001b6a:	4628      	mov	r0, r5
 8001b6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001b70:	47b8      	blx	r7
 8001b72:	3001      	adds	r0, #1
 8001b74:	f43f af0d 	beq.w	8001992 <_printf_float+0xb6>
 8001b78:	f04f 0a00 	mov.w	sl, #0
 8001b7c:	f104 0b1a 	add.w	fp, r4, #26
 8001b80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001b82:	425b      	negs	r3, r3
 8001b84:	4553      	cmp	r3, sl
 8001b86:	dc01      	bgt.n	8001b8c <_printf_float+0x2b0>
 8001b88:	464b      	mov	r3, r9
 8001b8a:	e793      	b.n	8001ab4 <_printf_float+0x1d8>
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	465a      	mov	r2, fp
 8001b90:	4631      	mov	r1, r6
 8001b92:	4628      	mov	r0, r5
 8001b94:	47b8      	blx	r7
 8001b96:	3001      	adds	r0, #1
 8001b98:	f43f aefb 	beq.w	8001992 <_printf_float+0xb6>
 8001b9c:	f10a 0a01 	add.w	sl, sl, #1
 8001ba0:	e7ee      	b.n	8001b80 <_printf_float+0x2a4>
 8001ba2:	bf00      	nop
 8001ba4:	7fefffff 	.word	0x7fefffff
 8001ba8:	080040f0 	.word	0x080040f0
 8001bac:	080040f4 	.word	0x080040f4
 8001bb0:	080040f8 	.word	0x080040f8
 8001bb4:	080040fc 	.word	0x080040fc
 8001bb8:	08004100 	.word	0x08004100
 8001bbc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001bbe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8001bc2:	4553      	cmp	r3, sl
 8001bc4:	bfa8      	it	ge
 8001bc6:	4653      	movge	r3, sl
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	4699      	mov	r9, r3
 8001bcc:	dc36      	bgt.n	8001c3c <_printf_float+0x360>
 8001bce:	f04f 0b00 	mov.w	fp, #0
 8001bd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8001bd6:	f104 021a 	add.w	r2, r4, #26
 8001bda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001bdc:	9306      	str	r3, [sp, #24]
 8001bde:	eba3 0309 	sub.w	r3, r3, r9
 8001be2:	455b      	cmp	r3, fp
 8001be4:	dc31      	bgt.n	8001c4a <_printf_float+0x36e>
 8001be6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001be8:	459a      	cmp	sl, r3
 8001bea:	dc3a      	bgt.n	8001c62 <_printf_float+0x386>
 8001bec:	6823      	ldr	r3, [r4, #0]
 8001bee:	07da      	lsls	r2, r3, #31
 8001bf0:	d437      	bmi.n	8001c62 <_printf_float+0x386>
 8001bf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001bf4:	ebaa 0903 	sub.w	r9, sl, r3
 8001bf8:	9b06      	ldr	r3, [sp, #24]
 8001bfa:	ebaa 0303 	sub.w	r3, sl, r3
 8001bfe:	4599      	cmp	r9, r3
 8001c00:	bfa8      	it	ge
 8001c02:	4699      	movge	r9, r3
 8001c04:	f1b9 0f00 	cmp.w	r9, #0
 8001c08:	dc33      	bgt.n	8001c72 <_printf_float+0x396>
 8001c0a:	f04f 0800 	mov.w	r8, #0
 8001c0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8001c12:	f104 0b1a 	add.w	fp, r4, #26
 8001c16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001c18:	ebaa 0303 	sub.w	r3, sl, r3
 8001c1c:	eba3 0309 	sub.w	r3, r3, r9
 8001c20:	4543      	cmp	r3, r8
 8001c22:	f77f af79 	ble.w	8001b18 <_printf_float+0x23c>
 8001c26:	2301      	movs	r3, #1
 8001c28:	465a      	mov	r2, fp
 8001c2a:	4631      	mov	r1, r6
 8001c2c:	4628      	mov	r0, r5
 8001c2e:	47b8      	blx	r7
 8001c30:	3001      	adds	r0, #1
 8001c32:	f43f aeae 	beq.w	8001992 <_printf_float+0xb6>
 8001c36:	f108 0801 	add.w	r8, r8, #1
 8001c3a:	e7ec      	b.n	8001c16 <_printf_float+0x33a>
 8001c3c:	4642      	mov	r2, r8
 8001c3e:	4631      	mov	r1, r6
 8001c40:	4628      	mov	r0, r5
 8001c42:	47b8      	blx	r7
 8001c44:	3001      	adds	r0, #1
 8001c46:	d1c2      	bne.n	8001bce <_printf_float+0x2f2>
 8001c48:	e6a3      	b.n	8001992 <_printf_float+0xb6>
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	4631      	mov	r1, r6
 8001c4e:	4628      	mov	r0, r5
 8001c50:	9206      	str	r2, [sp, #24]
 8001c52:	47b8      	blx	r7
 8001c54:	3001      	adds	r0, #1
 8001c56:	f43f ae9c 	beq.w	8001992 <_printf_float+0xb6>
 8001c5a:	f10b 0b01 	add.w	fp, fp, #1
 8001c5e:	9a06      	ldr	r2, [sp, #24]
 8001c60:	e7bb      	b.n	8001bda <_printf_float+0x2fe>
 8001c62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001c66:	4631      	mov	r1, r6
 8001c68:	4628      	mov	r0, r5
 8001c6a:	47b8      	blx	r7
 8001c6c:	3001      	adds	r0, #1
 8001c6e:	d1c0      	bne.n	8001bf2 <_printf_float+0x316>
 8001c70:	e68f      	b.n	8001992 <_printf_float+0xb6>
 8001c72:	9a06      	ldr	r2, [sp, #24]
 8001c74:	464b      	mov	r3, r9
 8001c76:	4631      	mov	r1, r6
 8001c78:	4628      	mov	r0, r5
 8001c7a:	4442      	add	r2, r8
 8001c7c:	47b8      	blx	r7
 8001c7e:	3001      	adds	r0, #1
 8001c80:	d1c3      	bne.n	8001c0a <_printf_float+0x32e>
 8001c82:	e686      	b.n	8001992 <_printf_float+0xb6>
 8001c84:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8001c88:	f1ba 0f01 	cmp.w	sl, #1
 8001c8c:	dc01      	bgt.n	8001c92 <_printf_float+0x3b6>
 8001c8e:	07db      	lsls	r3, r3, #31
 8001c90:	d536      	bpl.n	8001d00 <_printf_float+0x424>
 8001c92:	2301      	movs	r3, #1
 8001c94:	4642      	mov	r2, r8
 8001c96:	4631      	mov	r1, r6
 8001c98:	4628      	mov	r0, r5
 8001c9a:	47b8      	blx	r7
 8001c9c:	3001      	adds	r0, #1
 8001c9e:	f43f ae78 	beq.w	8001992 <_printf_float+0xb6>
 8001ca2:	4631      	mov	r1, r6
 8001ca4:	4628      	mov	r0, r5
 8001ca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001caa:	47b8      	blx	r7
 8001cac:	3001      	adds	r0, #1
 8001cae:	f43f ae70 	beq.w	8001992 <_printf_float+0xb6>
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8001cba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8001cbe:	f7fe fee7 	bl	8000a90 <__aeabi_dcmpeq>
 8001cc2:	b9c0      	cbnz	r0, 8001cf6 <_printf_float+0x41a>
 8001cc4:	4653      	mov	r3, sl
 8001cc6:	f108 0201 	add.w	r2, r8, #1
 8001cca:	4631      	mov	r1, r6
 8001ccc:	4628      	mov	r0, r5
 8001cce:	47b8      	blx	r7
 8001cd0:	3001      	adds	r0, #1
 8001cd2:	d10c      	bne.n	8001cee <_printf_float+0x412>
 8001cd4:	e65d      	b.n	8001992 <_printf_float+0xb6>
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	465a      	mov	r2, fp
 8001cda:	4631      	mov	r1, r6
 8001cdc:	4628      	mov	r0, r5
 8001cde:	47b8      	blx	r7
 8001ce0:	3001      	adds	r0, #1
 8001ce2:	f43f ae56 	beq.w	8001992 <_printf_float+0xb6>
 8001ce6:	f108 0801 	add.w	r8, r8, #1
 8001cea:	45d0      	cmp	r8, sl
 8001cec:	dbf3      	blt.n	8001cd6 <_printf_float+0x3fa>
 8001cee:	464b      	mov	r3, r9
 8001cf0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8001cf4:	e6df      	b.n	8001ab6 <_printf_float+0x1da>
 8001cf6:	f04f 0800 	mov.w	r8, #0
 8001cfa:	f104 0b1a 	add.w	fp, r4, #26
 8001cfe:	e7f4      	b.n	8001cea <_printf_float+0x40e>
 8001d00:	2301      	movs	r3, #1
 8001d02:	4642      	mov	r2, r8
 8001d04:	e7e1      	b.n	8001cca <_printf_float+0x3ee>
 8001d06:	2301      	movs	r3, #1
 8001d08:	464a      	mov	r2, r9
 8001d0a:	4631      	mov	r1, r6
 8001d0c:	4628      	mov	r0, r5
 8001d0e:	47b8      	blx	r7
 8001d10:	3001      	adds	r0, #1
 8001d12:	f43f ae3e 	beq.w	8001992 <_printf_float+0xb6>
 8001d16:	f108 0801 	add.w	r8, r8, #1
 8001d1a:	68e3      	ldr	r3, [r4, #12]
 8001d1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8001d1e:	1a5b      	subs	r3, r3, r1
 8001d20:	4543      	cmp	r3, r8
 8001d22:	dcf0      	bgt.n	8001d06 <_printf_float+0x42a>
 8001d24:	e6fc      	b.n	8001b20 <_printf_float+0x244>
 8001d26:	f04f 0800 	mov.w	r8, #0
 8001d2a:	f104 0919 	add.w	r9, r4, #25
 8001d2e:	e7f4      	b.n	8001d1a <_printf_float+0x43e>

08001d30 <_printf_common>:
 8001d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d34:	4616      	mov	r6, r2
 8001d36:	4698      	mov	r8, r3
 8001d38:	688a      	ldr	r2, [r1, #8]
 8001d3a:	4607      	mov	r7, r0
 8001d3c:	690b      	ldr	r3, [r1, #16]
 8001d3e:	460c      	mov	r4, r1
 8001d40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001d44:	4293      	cmp	r3, r2
 8001d46:	bfb8      	it	lt
 8001d48:	4613      	movlt	r3, r2
 8001d4a:	6033      	str	r3, [r6, #0]
 8001d4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001d50:	b10a      	cbz	r2, 8001d56 <_printf_common+0x26>
 8001d52:	3301      	adds	r3, #1
 8001d54:	6033      	str	r3, [r6, #0]
 8001d56:	6823      	ldr	r3, [r4, #0]
 8001d58:	0699      	lsls	r1, r3, #26
 8001d5a:	bf42      	ittt	mi
 8001d5c:	6833      	ldrmi	r3, [r6, #0]
 8001d5e:	3302      	addmi	r3, #2
 8001d60:	6033      	strmi	r3, [r6, #0]
 8001d62:	6825      	ldr	r5, [r4, #0]
 8001d64:	f015 0506 	ands.w	r5, r5, #6
 8001d68:	d106      	bne.n	8001d78 <_printf_common+0x48>
 8001d6a:	f104 0a19 	add.w	sl, r4, #25
 8001d6e:	68e3      	ldr	r3, [r4, #12]
 8001d70:	6832      	ldr	r2, [r6, #0]
 8001d72:	1a9b      	subs	r3, r3, r2
 8001d74:	42ab      	cmp	r3, r5
 8001d76:	dc2b      	bgt.n	8001dd0 <_printf_common+0xa0>
 8001d78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001d7c:	6822      	ldr	r2, [r4, #0]
 8001d7e:	3b00      	subs	r3, #0
 8001d80:	bf18      	it	ne
 8001d82:	2301      	movne	r3, #1
 8001d84:	0692      	lsls	r2, r2, #26
 8001d86:	d430      	bmi.n	8001dea <_printf_common+0xba>
 8001d88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001d8c:	4641      	mov	r1, r8
 8001d8e:	4638      	mov	r0, r7
 8001d90:	47c8      	blx	r9
 8001d92:	3001      	adds	r0, #1
 8001d94:	d023      	beq.n	8001dde <_printf_common+0xae>
 8001d96:	6823      	ldr	r3, [r4, #0]
 8001d98:	341a      	adds	r4, #26
 8001d9a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8001d9e:	f003 0306 	and.w	r3, r3, #6
 8001da2:	2b04      	cmp	r3, #4
 8001da4:	bf0a      	itet	eq
 8001da6:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8001daa:	2500      	movne	r5, #0
 8001dac:	6833      	ldreq	r3, [r6, #0]
 8001dae:	f04f 0600 	mov.w	r6, #0
 8001db2:	bf08      	it	eq
 8001db4:	1aed      	subeq	r5, r5, r3
 8001db6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8001dba:	bf08      	it	eq
 8001dbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	bfc4      	itt	gt
 8001dc4:	1a9b      	subgt	r3, r3, r2
 8001dc6:	18ed      	addgt	r5, r5, r3
 8001dc8:	42b5      	cmp	r5, r6
 8001dca:	d11a      	bne.n	8001e02 <_printf_common+0xd2>
 8001dcc:	2000      	movs	r0, #0
 8001dce:	e008      	b.n	8001de2 <_printf_common+0xb2>
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	4652      	mov	r2, sl
 8001dd4:	4641      	mov	r1, r8
 8001dd6:	4638      	mov	r0, r7
 8001dd8:	47c8      	blx	r9
 8001dda:	3001      	adds	r0, #1
 8001ddc:	d103      	bne.n	8001de6 <_printf_common+0xb6>
 8001dde:	f04f 30ff 	mov.w	r0, #4294967295
 8001de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001de6:	3501      	adds	r5, #1
 8001de8:	e7c1      	b.n	8001d6e <_printf_common+0x3e>
 8001dea:	18e1      	adds	r1, r4, r3
 8001dec:	1c5a      	adds	r2, r3, #1
 8001dee:	2030      	movs	r0, #48	@ 0x30
 8001df0:	3302      	adds	r3, #2
 8001df2:	4422      	add	r2, r4
 8001df4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001df8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001dfc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001e00:	e7c2      	b.n	8001d88 <_printf_common+0x58>
 8001e02:	2301      	movs	r3, #1
 8001e04:	4622      	mov	r2, r4
 8001e06:	4641      	mov	r1, r8
 8001e08:	4638      	mov	r0, r7
 8001e0a:	47c8      	blx	r9
 8001e0c:	3001      	adds	r0, #1
 8001e0e:	d0e6      	beq.n	8001dde <_printf_common+0xae>
 8001e10:	3601      	adds	r6, #1
 8001e12:	e7d9      	b.n	8001dc8 <_printf_common+0x98>

08001e14 <_printf_i>:
 8001e14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e18:	7e0f      	ldrb	r7, [r1, #24]
 8001e1a:	4691      	mov	r9, r2
 8001e1c:	4680      	mov	r8, r0
 8001e1e:	460c      	mov	r4, r1
 8001e20:	2f78      	cmp	r7, #120	@ 0x78
 8001e22:	469a      	mov	sl, r3
 8001e24:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001e26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001e2a:	d807      	bhi.n	8001e3c <_printf_i+0x28>
 8001e2c:	2f62      	cmp	r7, #98	@ 0x62
 8001e2e:	d80a      	bhi.n	8001e46 <_printf_i+0x32>
 8001e30:	2f00      	cmp	r7, #0
 8001e32:	f000 80d2 	beq.w	8001fda <_printf_i+0x1c6>
 8001e36:	2f58      	cmp	r7, #88	@ 0x58
 8001e38:	f000 80b9 	beq.w	8001fae <_printf_i+0x19a>
 8001e3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001e40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001e44:	e03a      	b.n	8001ebc <_printf_i+0xa8>
 8001e46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001e4a:	2b15      	cmp	r3, #21
 8001e4c:	d8f6      	bhi.n	8001e3c <_printf_i+0x28>
 8001e4e:	a101      	add	r1, pc, #4	@ (adr r1, 8001e54 <_printf_i+0x40>)
 8001e50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001e54:	08001ead 	.word	0x08001ead
 8001e58:	08001ec1 	.word	0x08001ec1
 8001e5c:	08001e3d 	.word	0x08001e3d
 8001e60:	08001e3d 	.word	0x08001e3d
 8001e64:	08001e3d 	.word	0x08001e3d
 8001e68:	08001e3d 	.word	0x08001e3d
 8001e6c:	08001ec1 	.word	0x08001ec1
 8001e70:	08001e3d 	.word	0x08001e3d
 8001e74:	08001e3d 	.word	0x08001e3d
 8001e78:	08001e3d 	.word	0x08001e3d
 8001e7c:	08001e3d 	.word	0x08001e3d
 8001e80:	08001fc1 	.word	0x08001fc1
 8001e84:	08001eeb 	.word	0x08001eeb
 8001e88:	08001f7b 	.word	0x08001f7b
 8001e8c:	08001e3d 	.word	0x08001e3d
 8001e90:	08001e3d 	.word	0x08001e3d
 8001e94:	08001fe3 	.word	0x08001fe3
 8001e98:	08001e3d 	.word	0x08001e3d
 8001e9c:	08001eeb 	.word	0x08001eeb
 8001ea0:	08001e3d 	.word	0x08001e3d
 8001ea4:	08001e3d 	.word	0x08001e3d
 8001ea8:	08001f83 	.word	0x08001f83
 8001eac:	6833      	ldr	r3, [r6, #0]
 8001eae:	1d1a      	adds	r2, r3, #4
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	6032      	str	r2, [r6, #0]
 8001eb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001eb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e09d      	b.n	8001ffc <_printf_i+0x1e8>
 8001ec0:	6833      	ldr	r3, [r6, #0]
 8001ec2:	6820      	ldr	r0, [r4, #0]
 8001ec4:	1d19      	adds	r1, r3, #4
 8001ec6:	6031      	str	r1, [r6, #0]
 8001ec8:	0606      	lsls	r6, r0, #24
 8001eca:	d501      	bpl.n	8001ed0 <_printf_i+0xbc>
 8001ecc:	681d      	ldr	r5, [r3, #0]
 8001ece:	e003      	b.n	8001ed8 <_printf_i+0xc4>
 8001ed0:	0645      	lsls	r5, r0, #25
 8001ed2:	d5fb      	bpl.n	8001ecc <_printf_i+0xb8>
 8001ed4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001ed8:	2d00      	cmp	r5, #0
 8001eda:	da03      	bge.n	8001ee4 <_printf_i+0xd0>
 8001edc:	232d      	movs	r3, #45	@ 0x2d
 8001ede:	426d      	negs	r5, r5
 8001ee0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001ee4:	4859      	ldr	r0, [pc, #356]	@ (800204c <_printf_i+0x238>)
 8001ee6:	230a      	movs	r3, #10
 8001ee8:	e011      	b.n	8001f0e <_printf_i+0xfa>
 8001eea:	6821      	ldr	r1, [r4, #0]
 8001eec:	6833      	ldr	r3, [r6, #0]
 8001eee:	0608      	lsls	r0, r1, #24
 8001ef0:	f853 5b04 	ldr.w	r5, [r3], #4
 8001ef4:	d402      	bmi.n	8001efc <_printf_i+0xe8>
 8001ef6:	0649      	lsls	r1, r1, #25
 8001ef8:	bf48      	it	mi
 8001efa:	b2ad      	uxthmi	r5, r5
 8001efc:	2f6f      	cmp	r7, #111	@ 0x6f
 8001efe:	6033      	str	r3, [r6, #0]
 8001f00:	4852      	ldr	r0, [pc, #328]	@ (800204c <_printf_i+0x238>)
 8001f02:	bf14      	ite	ne
 8001f04:	230a      	movne	r3, #10
 8001f06:	2308      	moveq	r3, #8
 8001f08:	2100      	movs	r1, #0
 8001f0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001f0e:	6866      	ldr	r6, [r4, #4]
 8001f10:	2e00      	cmp	r6, #0
 8001f12:	60a6      	str	r6, [r4, #8]
 8001f14:	bfa2      	ittt	ge
 8001f16:	6821      	ldrge	r1, [r4, #0]
 8001f18:	f021 0104 	bicge.w	r1, r1, #4
 8001f1c:	6021      	strge	r1, [r4, #0]
 8001f1e:	b90d      	cbnz	r5, 8001f24 <_printf_i+0x110>
 8001f20:	2e00      	cmp	r6, #0
 8001f22:	d04b      	beq.n	8001fbc <_printf_i+0x1a8>
 8001f24:	4616      	mov	r6, r2
 8001f26:	fbb5 f1f3 	udiv	r1, r5, r3
 8001f2a:	fb03 5711 	mls	r7, r3, r1, r5
 8001f2e:	5dc7      	ldrb	r7, [r0, r7]
 8001f30:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001f34:	462f      	mov	r7, r5
 8001f36:	460d      	mov	r5, r1
 8001f38:	42bb      	cmp	r3, r7
 8001f3a:	d9f4      	bls.n	8001f26 <_printf_i+0x112>
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	d10b      	bne.n	8001f58 <_printf_i+0x144>
 8001f40:	6823      	ldr	r3, [r4, #0]
 8001f42:	07df      	lsls	r7, r3, #31
 8001f44:	d508      	bpl.n	8001f58 <_printf_i+0x144>
 8001f46:	6923      	ldr	r3, [r4, #16]
 8001f48:	6861      	ldr	r1, [r4, #4]
 8001f4a:	4299      	cmp	r1, r3
 8001f4c:	bfde      	ittt	le
 8001f4e:	2330      	movle	r3, #48	@ 0x30
 8001f50:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001f54:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001f58:	1b92      	subs	r2, r2, r6
 8001f5a:	6122      	str	r2, [r4, #16]
 8001f5c:	464b      	mov	r3, r9
 8001f5e:	aa03      	add	r2, sp, #12
 8001f60:	4621      	mov	r1, r4
 8001f62:	4640      	mov	r0, r8
 8001f64:	f8cd a000 	str.w	sl, [sp]
 8001f68:	f7ff fee2 	bl	8001d30 <_printf_common>
 8001f6c:	3001      	adds	r0, #1
 8001f6e:	d14a      	bne.n	8002006 <_printf_i+0x1f2>
 8001f70:	f04f 30ff 	mov.w	r0, #4294967295
 8001f74:	b004      	add	sp, #16
 8001f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f7a:	6823      	ldr	r3, [r4, #0]
 8001f7c:	f043 0320 	orr.w	r3, r3, #32
 8001f80:	6023      	str	r3, [r4, #0]
 8001f82:	2778      	movs	r7, #120	@ 0x78
 8001f84:	4832      	ldr	r0, [pc, #200]	@ (8002050 <_printf_i+0x23c>)
 8001f86:	6823      	ldr	r3, [r4, #0]
 8001f88:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001f8c:	061f      	lsls	r7, r3, #24
 8001f8e:	6831      	ldr	r1, [r6, #0]
 8001f90:	f851 5b04 	ldr.w	r5, [r1], #4
 8001f94:	d402      	bmi.n	8001f9c <_printf_i+0x188>
 8001f96:	065f      	lsls	r7, r3, #25
 8001f98:	bf48      	it	mi
 8001f9a:	b2ad      	uxthmi	r5, r5
 8001f9c:	6031      	str	r1, [r6, #0]
 8001f9e:	07d9      	lsls	r1, r3, #31
 8001fa0:	bf44      	itt	mi
 8001fa2:	f043 0320 	orrmi.w	r3, r3, #32
 8001fa6:	6023      	strmi	r3, [r4, #0]
 8001fa8:	b11d      	cbz	r5, 8001fb2 <_printf_i+0x19e>
 8001faa:	2310      	movs	r3, #16
 8001fac:	e7ac      	b.n	8001f08 <_printf_i+0xf4>
 8001fae:	4827      	ldr	r0, [pc, #156]	@ (800204c <_printf_i+0x238>)
 8001fb0:	e7e9      	b.n	8001f86 <_printf_i+0x172>
 8001fb2:	6823      	ldr	r3, [r4, #0]
 8001fb4:	f023 0320 	bic.w	r3, r3, #32
 8001fb8:	6023      	str	r3, [r4, #0]
 8001fba:	e7f6      	b.n	8001faa <_printf_i+0x196>
 8001fbc:	4616      	mov	r6, r2
 8001fbe:	e7bd      	b.n	8001f3c <_printf_i+0x128>
 8001fc0:	6833      	ldr	r3, [r6, #0]
 8001fc2:	6825      	ldr	r5, [r4, #0]
 8001fc4:	1d18      	adds	r0, r3, #4
 8001fc6:	6961      	ldr	r1, [r4, #20]
 8001fc8:	6030      	str	r0, [r6, #0]
 8001fca:	062e      	lsls	r6, r5, #24
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	d501      	bpl.n	8001fd4 <_printf_i+0x1c0>
 8001fd0:	6019      	str	r1, [r3, #0]
 8001fd2:	e002      	b.n	8001fda <_printf_i+0x1c6>
 8001fd4:	0668      	lsls	r0, r5, #25
 8001fd6:	d5fb      	bpl.n	8001fd0 <_printf_i+0x1bc>
 8001fd8:	8019      	strh	r1, [r3, #0]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	4616      	mov	r6, r2
 8001fde:	6123      	str	r3, [r4, #16]
 8001fe0:	e7bc      	b.n	8001f5c <_printf_i+0x148>
 8001fe2:	6833      	ldr	r3, [r6, #0]
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	1d1a      	adds	r2, r3, #4
 8001fe8:	6032      	str	r2, [r6, #0]
 8001fea:	681e      	ldr	r6, [r3, #0]
 8001fec:	6862      	ldr	r2, [r4, #4]
 8001fee:	4630      	mov	r0, r6
 8001ff0:	f000 f9b5 	bl	800235e <memchr>
 8001ff4:	b108      	cbz	r0, 8001ffa <_printf_i+0x1e6>
 8001ff6:	1b80      	subs	r0, r0, r6
 8001ff8:	6060      	str	r0, [r4, #4]
 8001ffa:	6863      	ldr	r3, [r4, #4]
 8001ffc:	6123      	str	r3, [r4, #16]
 8001ffe:	2300      	movs	r3, #0
 8002000:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002004:	e7aa      	b.n	8001f5c <_printf_i+0x148>
 8002006:	6923      	ldr	r3, [r4, #16]
 8002008:	4632      	mov	r2, r6
 800200a:	4649      	mov	r1, r9
 800200c:	4640      	mov	r0, r8
 800200e:	47d0      	blx	sl
 8002010:	3001      	adds	r0, #1
 8002012:	d0ad      	beq.n	8001f70 <_printf_i+0x15c>
 8002014:	6823      	ldr	r3, [r4, #0]
 8002016:	079b      	lsls	r3, r3, #30
 8002018:	d413      	bmi.n	8002042 <_printf_i+0x22e>
 800201a:	68e0      	ldr	r0, [r4, #12]
 800201c:	9b03      	ldr	r3, [sp, #12]
 800201e:	4298      	cmp	r0, r3
 8002020:	bfb8      	it	lt
 8002022:	4618      	movlt	r0, r3
 8002024:	e7a6      	b.n	8001f74 <_printf_i+0x160>
 8002026:	2301      	movs	r3, #1
 8002028:	4632      	mov	r2, r6
 800202a:	4649      	mov	r1, r9
 800202c:	4640      	mov	r0, r8
 800202e:	47d0      	blx	sl
 8002030:	3001      	adds	r0, #1
 8002032:	d09d      	beq.n	8001f70 <_printf_i+0x15c>
 8002034:	3501      	adds	r5, #1
 8002036:	68e3      	ldr	r3, [r4, #12]
 8002038:	9903      	ldr	r1, [sp, #12]
 800203a:	1a5b      	subs	r3, r3, r1
 800203c:	42ab      	cmp	r3, r5
 800203e:	dcf2      	bgt.n	8002026 <_printf_i+0x212>
 8002040:	e7eb      	b.n	800201a <_printf_i+0x206>
 8002042:	2500      	movs	r5, #0
 8002044:	f104 0619 	add.w	r6, r4, #25
 8002048:	e7f5      	b.n	8002036 <_printf_i+0x222>
 800204a:	bf00      	nop
 800204c:	08004102 	.word	0x08004102
 8002050:	08004113 	.word	0x08004113

08002054 <std>:
 8002054:	2300      	movs	r3, #0
 8002056:	b510      	push	{r4, lr}
 8002058:	4604      	mov	r4, r0
 800205a:	6083      	str	r3, [r0, #8]
 800205c:	8181      	strh	r1, [r0, #12]
 800205e:	4619      	mov	r1, r3
 8002060:	6643      	str	r3, [r0, #100]	@ 0x64
 8002062:	81c2      	strh	r2, [r0, #14]
 8002064:	2208      	movs	r2, #8
 8002066:	6183      	str	r3, [r0, #24]
 8002068:	e9c0 3300 	strd	r3, r3, [r0]
 800206c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002070:	305c      	adds	r0, #92	@ 0x5c
 8002072:	f000 f8f4 	bl	800225e <memset>
 8002076:	4b0d      	ldr	r3, [pc, #52]	@ (80020ac <std+0x58>)
 8002078:	6224      	str	r4, [r4, #32]
 800207a:	6263      	str	r3, [r4, #36]	@ 0x24
 800207c:	4b0c      	ldr	r3, [pc, #48]	@ (80020b0 <std+0x5c>)
 800207e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002080:	4b0c      	ldr	r3, [pc, #48]	@ (80020b4 <std+0x60>)
 8002082:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002084:	4b0c      	ldr	r3, [pc, #48]	@ (80020b8 <std+0x64>)
 8002086:	6323      	str	r3, [r4, #48]	@ 0x30
 8002088:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <std+0x68>)
 800208a:	429c      	cmp	r4, r3
 800208c:	d006      	beq.n	800209c <std+0x48>
 800208e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002092:	4294      	cmp	r4, r2
 8002094:	d002      	beq.n	800209c <std+0x48>
 8002096:	33d0      	adds	r3, #208	@ 0xd0
 8002098:	429c      	cmp	r4, r3
 800209a:	d105      	bne.n	80020a8 <std+0x54>
 800209c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80020a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80020a4:	f000 b958 	b.w	8002358 <__retarget_lock_init_recursive>
 80020a8:	bd10      	pop	{r4, pc}
 80020aa:	bf00      	nop
 80020ac:	080021d9 	.word	0x080021d9
 80020b0:	080021fb 	.word	0x080021fb
 80020b4:	08002233 	.word	0x08002233
 80020b8:	08002257 	.word	0x08002257
 80020bc:	20000328 	.word	0x20000328

080020c0 <stdio_exit_handler>:
 80020c0:	4a02      	ldr	r2, [pc, #8]	@ (80020cc <stdio_exit_handler+0xc>)
 80020c2:	4903      	ldr	r1, [pc, #12]	@ (80020d0 <stdio_exit_handler+0x10>)
 80020c4:	4803      	ldr	r0, [pc, #12]	@ (80020d4 <stdio_exit_handler+0x14>)
 80020c6:	f000 b869 	b.w	800219c <_fwalk_sglue>
 80020ca:	bf00      	nop
 80020cc:	20000004 	.word	0x20000004
 80020d0:	08003a39 	.word	0x08003a39
 80020d4:	20000014 	.word	0x20000014

080020d8 <cleanup_stdio>:
 80020d8:	6841      	ldr	r1, [r0, #4]
 80020da:	4b0c      	ldr	r3, [pc, #48]	@ (800210c <cleanup_stdio+0x34>)
 80020dc:	4299      	cmp	r1, r3
 80020de:	b510      	push	{r4, lr}
 80020e0:	4604      	mov	r4, r0
 80020e2:	d001      	beq.n	80020e8 <cleanup_stdio+0x10>
 80020e4:	f001 fca8 	bl	8003a38 <_fflush_r>
 80020e8:	68a1      	ldr	r1, [r4, #8]
 80020ea:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <cleanup_stdio+0x38>)
 80020ec:	4299      	cmp	r1, r3
 80020ee:	d002      	beq.n	80020f6 <cleanup_stdio+0x1e>
 80020f0:	4620      	mov	r0, r4
 80020f2:	f001 fca1 	bl	8003a38 <_fflush_r>
 80020f6:	68e1      	ldr	r1, [r4, #12]
 80020f8:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <cleanup_stdio+0x3c>)
 80020fa:	4299      	cmp	r1, r3
 80020fc:	d004      	beq.n	8002108 <cleanup_stdio+0x30>
 80020fe:	4620      	mov	r0, r4
 8002100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002104:	f001 bc98 	b.w	8003a38 <_fflush_r>
 8002108:	bd10      	pop	{r4, pc}
 800210a:	bf00      	nop
 800210c:	20000328 	.word	0x20000328
 8002110:	20000390 	.word	0x20000390
 8002114:	200003f8 	.word	0x200003f8

08002118 <global_stdio_init.part.0>:
 8002118:	b510      	push	{r4, lr}
 800211a:	4b0b      	ldr	r3, [pc, #44]	@ (8002148 <global_stdio_init.part.0+0x30>)
 800211c:	2104      	movs	r1, #4
 800211e:	4c0b      	ldr	r4, [pc, #44]	@ (800214c <global_stdio_init.part.0+0x34>)
 8002120:	4a0b      	ldr	r2, [pc, #44]	@ (8002150 <global_stdio_init.part.0+0x38>)
 8002122:	4620      	mov	r0, r4
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	2200      	movs	r2, #0
 8002128:	f7ff ff94 	bl	8002054 <std>
 800212c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002130:	2201      	movs	r2, #1
 8002132:	2109      	movs	r1, #9
 8002134:	f7ff ff8e 	bl	8002054 <std>
 8002138:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800213c:	2202      	movs	r2, #2
 800213e:	2112      	movs	r1, #18
 8002140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002144:	f7ff bf86 	b.w	8002054 <std>
 8002148:	20000460 	.word	0x20000460
 800214c:	20000328 	.word	0x20000328
 8002150:	080020c1 	.word	0x080020c1

08002154 <__sfp_lock_acquire>:
 8002154:	4801      	ldr	r0, [pc, #4]	@ (800215c <__sfp_lock_acquire+0x8>)
 8002156:	f000 b900 	b.w	800235a <__retarget_lock_acquire_recursive>
 800215a:	bf00      	nop
 800215c:	20000469 	.word	0x20000469

08002160 <__sfp_lock_release>:
 8002160:	4801      	ldr	r0, [pc, #4]	@ (8002168 <__sfp_lock_release+0x8>)
 8002162:	f000 b8fb 	b.w	800235c <__retarget_lock_release_recursive>
 8002166:	bf00      	nop
 8002168:	20000469 	.word	0x20000469

0800216c <__sinit>:
 800216c:	b510      	push	{r4, lr}
 800216e:	4604      	mov	r4, r0
 8002170:	f7ff fff0 	bl	8002154 <__sfp_lock_acquire>
 8002174:	6a23      	ldr	r3, [r4, #32]
 8002176:	b11b      	cbz	r3, 8002180 <__sinit+0x14>
 8002178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800217c:	f7ff bff0 	b.w	8002160 <__sfp_lock_release>
 8002180:	4b04      	ldr	r3, [pc, #16]	@ (8002194 <__sinit+0x28>)
 8002182:	6223      	str	r3, [r4, #32]
 8002184:	4b04      	ldr	r3, [pc, #16]	@ (8002198 <__sinit+0x2c>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1f5      	bne.n	8002178 <__sinit+0xc>
 800218c:	f7ff ffc4 	bl	8002118 <global_stdio_init.part.0>
 8002190:	e7f2      	b.n	8002178 <__sinit+0xc>
 8002192:	bf00      	nop
 8002194:	080020d9 	.word	0x080020d9
 8002198:	20000460 	.word	0x20000460

0800219c <_fwalk_sglue>:
 800219c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80021a0:	4607      	mov	r7, r0
 80021a2:	4688      	mov	r8, r1
 80021a4:	4614      	mov	r4, r2
 80021a6:	2600      	movs	r6, #0
 80021a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80021ac:	f1b9 0901 	subs.w	r9, r9, #1
 80021b0:	d505      	bpl.n	80021be <_fwalk_sglue+0x22>
 80021b2:	6824      	ldr	r4, [r4, #0]
 80021b4:	2c00      	cmp	r4, #0
 80021b6:	d1f7      	bne.n	80021a8 <_fwalk_sglue+0xc>
 80021b8:	4630      	mov	r0, r6
 80021ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80021be:	89ab      	ldrh	r3, [r5, #12]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d907      	bls.n	80021d4 <_fwalk_sglue+0x38>
 80021c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80021c8:	3301      	adds	r3, #1
 80021ca:	d003      	beq.n	80021d4 <_fwalk_sglue+0x38>
 80021cc:	4629      	mov	r1, r5
 80021ce:	4638      	mov	r0, r7
 80021d0:	47c0      	blx	r8
 80021d2:	4306      	orrs	r6, r0
 80021d4:	3568      	adds	r5, #104	@ 0x68
 80021d6:	e7e9      	b.n	80021ac <_fwalk_sglue+0x10>

080021d8 <__sread>:
 80021d8:	b510      	push	{r4, lr}
 80021da:	460c      	mov	r4, r1
 80021dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021e0:	f000 f86c 	bl	80022bc <_read_r>
 80021e4:	2800      	cmp	r0, #0
 80021e6:	bfab      	itete	ge
 80021e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80021ea:	89a3      	ldrhlt	r3, [r4, #12]
 80021ec:	181b      	addge	r3, r3, r0
 80021ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80021f2:	bfac      	ite	ge
 80021f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80021f6:	81a3      	strhlt	r3, [r4, #12]
 80021f8:	bd10      	pop	{r4, pc}

080021fa <__swrite>:
 80021fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021fe:	461f      	mov	r7, r3
 8002200:	898b      	ldrh	r3, [r1, #12]
 8002202:	4605      	mov	r5, r0
 8002204:	460c      	mov	r4, r1
 8002206:	05db      	lsls	r3, r3, #23
 8002208:	4616      	mov	r6, r2
 800220a:	d505      	bpl.n	8002218 <__swrite+0x1e>
 800220c:	2302      	movs	r3, #2
 800220e:	2200      	movs	r2, #0
 8002210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002214:	f000 f840 	bl	8002298 <_lseek_r>
 8002218:	89a3      	ldrh	r3, [r4, #12]
 800221a:	4632      	mov	r2, r6
 800221c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002220:	4628      	mov	r0, r5
 8002222:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002226:	81a3      	strh	r3, [r4, #12]
 8002228:	463b      	mov	r3, r7
 800222a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800222e:	f000 b857 	b.w	80022e0 <_write_r>

08002232 <__sseek>:
 8002232:	b510      	push	{r4, lr}
 8002234:	460c      	mov	r4, r1
 8002236:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800223a:	f000 f82d 	bl	8002298 <_lseek_r>
 800223e:	1c43      	adds	r3, r0, #1
 8002240:	89a3      	ldrh	r3, [r4, #12]
 8002242:	bf15      	itete	ne
 8002244:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002246:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800224a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800224e:	81a3      	strheq	r3, [r4, #12]
 8002250:	bf18      	it	ne
 8002252:	81a3      	strhne	r3, [r4, #12]
 8002254:	bd10      	pop	{r4, pc}

08002256 <__sclose>:
 8002256:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800225a:	f000 b80d 	b.w	8002278 <_close_r>

0800225e <memset>:
 800225e:	4402      	add	r2, r0
 8002260:	4603      	mov	r3, r0
 8002262:	4293      	cmp	r3, r2
 8002264:	d100      	bne.n	8002268 <memset+0xa>
 8002266:	4770      	bx	lr
 8002268:	f803 1b01 	strb.w	r1, [r3], #1
 800226c:	e7f9      	b.n	8002262 <memset+0x4>
	...

08002270 <_localeconv_r>:
 8002270:	4800      	ldr	r0, [pc, #0]	@ (8002274 <_localeconv_r+0x4>)
 8002272:	4770      	bx	lr
 8002274:	20000150 	.word	0x20000150

08002278 <_close_r>:
 8002278:	b538      	push	{r3, r4, r5, lr}
 800227a:	2300      	movs	r3, #0
 800227c:	4d05      	ldr	r5, [pc, #20]	@ (8002294 <_close_r+0x1c>)
 800227e:	4604      	mov	r4, r0
 8002280:	4608      	mov	r0, r1
 8002282:	602b      	str	r3, [r5, #0]
 8002284:	f7fe ffea 	bl	800125c <_close>
 8002288:	1c43      	adds	r3, r0, #1
 800228a:	d102      	bne.n	8002292 <_close_r+0x1a>
 800228c:	682b      	ldr	r3, [r5, #0]
 800228e:	b103      	cbz	r3, 8002292 <_close_r+0x1a>
 8002290:	6023      	str	r3, [r4, #0]
 8002292:	bd38      	pop	{r3, r4, r5, pc}
 8002294:	20000464 	.word	0x20000464

08002298 <_lseek_r>:
 8002298:	b538      	push	{r3, r4, r5, lr}
 800229a:	4604      	mov	r4, r0
 800229c:	4d06      	ldr	r5, [pc, #24]	@ (80022b8 <_lseek_r+0x20>)
 800229e:	4608      	mov	r0, r1
 80022a0:	4611      	mov	r1, r2
 80022a2:	2200      	movs	r2, #0
 80022a4:	602a      	str	r2, [r5, #0]
 80022a6:	461a      	mov	r2, r3
 80022a8:	f7fe ffff 	bl	80012aa <_lseek>
 80022ac:	1c43      	adds	r3, r0, #1
 80022ae:	d102      	bne.n	80022b6 <_lseek_r+0x1e>
 80022b0:	682b      	ldr	r3, [r5, #0]
 80022b2:	b103      	cbz	r3, 80022b6 <_lseek_r+0x1e>
 80022b4:	6023      	str	r3, [r4, #0]
 80022b6:	bd38      	pop	{r3, r4, r5, pc}
 80022b8:	20000464 	.word	0x20000464

080022bc <_read_r>:
 80022bc:	b538      	push	{r3, r4, r5, lr}
 80022be:	4604      	mov	r4, r0
 80022c0:	4d06      	ldr	r5, [pc, #24]	@ (80022dc <_read_r+0x20>)
 80022c2:	4608      	mov	r0, r1
 80022c4:	4611      	mov	r1, r2
 80022c6:	2200      	movs	r2, #0
 80022c8:	602a      	str	r2, [r5, #0]
 80022ca:	461a      	mov	r2, r3
 80022cc:	f7fe ff8d 	bl	80011ea <_read>
 80022d0:	1c43      	adds	r3, r0, #1
 80022d2:	d102      	bne.n	80022da <_read_r+0x1e>
 80022d4:	682b      	ldr	r3, [r5, #0]
 80022d6:	b103      	cbz	r3, 80022da <_read_r+0x1e>
 80022d8:	6023      	str	r3, [r4, #0]
 80022da:	bd38      	pop	{r3, r4, r5, pc}
 80022dc:	20000464 	.word	0x20000464

080022e0 <_write_r>:
 80022e0:	b538      	push	{r3, r4, r5, lr}
 80022e2:	4604      	mov	r4, r0
 80022e4:	4d06      	ldr	r5, [pc, #24]	@ (8002300 <_write_r+0x20>)
 80022e6:	4608      	mov	r0, r1
 80022e8:	4611      	mov	r1, r2
 80022ea:	2200      	movs	r2, #0
 80022ec:	602a      	str	r2, [r5, #0]
 80022ee:	461a      	mov	r2, r3
 80022f0:	f7fe ff98 	bl	8001224 <_write>
 80022f4:	1c43      	adds	r3, r0, #1
 80022f6:	d102      	bne.n	80022fe <_write_r+0x1e>
 80022f8:	682b      	ldr	r3, [r5, #0]
 80022fa:	b103      	cbz	r3, 80022fe <_write_r+0x1e>
 80022fc:	6023      	str	r3, [r4, #0]
 80022fe:	bd38      	pop	{r3, r4, r5, pc}
 8002300:	20000464 	.word	0x20000464

08002304 <__errno>:
 8002304:	4b01      	ldr	r3, [pc, #4]	@ (800230c <__errno+0x8>)
 8002306:	6818      	ldr	r0, [r3, #0]
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	20000010 	.word	0x20000010

08002310 <__libc_init_array>:
 8002310:	b570      	push	{r4, r5, r6, lr}
 8002312:	4d0d      	ldr	r5, [pc, #52]	@ (8002348 <__libc_init_array+0x38>)
 8002314:	2600      	movs	r6, #0
 8002316:	4c0d      	ldr	r4, [pc, #52]	@ (800234c <__libc_init_array+0x3c>)
 8002318:	1b64      	subs	r4, r4, r5
 800231a:	10a4      	asrs	r4, r4, #2
 800231c:	42a6      	cmp	r6, r4
 800231e:	d109      	bne.n	8002334 <__libc_init_array+0x24>
 8002320:	4d0b      	ldr	r5, [pc, #44]	@ (8002350 <__libc_init_array+0x40>)
 8002322:	2600      	movs	r6, #0
 8002324:	4c0b      	ldr	r4, [pc, #44]	@ (8002354 <__libc_init_array+0x44>)
 8002326:	f001 fed5 	bl	80040d4 <_init>
 800232a:	1b64      	subs	r4, r4, r5
 800232c:	10a4      	asrs	r4, r4, #2
 800232e:	42a6      	cmp	r6, r4
 8002330:	d105      	bne.n	800233e <__libc_init_array+0x2e>
 8002332:	bd70      	pop	{r4, r5, r6, pc}
 8002334:	f855 3b04 	ldr.w	r3, [r5], #4
 8002338:	3601      	adds	r6, #1
 800233a:	4798      	blx	r3
 800233c:	e7ee      	b.n	800231c <__libc_init_array+0xc>
 800233e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002342:	3601      	adds	r6, #1
 8002344:	4798      	blx	r3
 8002346:	e7f2      	b.n	800232e <__libc_init_array+0x1e>
 8002348:	08004468 	.word	0x08004468
 800234c:	08004468 	.word	0x08004468
 8002350:	08004468 	.word	0x08004468
 8002354:	0800446c 	.word	0x0800446c

08002358 <__retarget_lock_init_recursive>:
 8002358:	4770      	bx	lr

0800235a <__retarget_lock_acquire_recursive>:
 800235a:	4770      	bx	lr

0800235c <__retarget_lock_release_recursive>:
 800235c:	4770      	bx	lr

0800235e <memchr>:
 800235e:	b2c9      	uxtb	r1, r1
 8002360:	4603      	mov	r3, r0
 8002362:	4402      	add	r2, r0
 8002364:	b510      	push	{r4, lr}
 8002366:	4293      	cmp	r3, r2
 8002368:	4618      	mov	r0, r3
 800236a:	d101      	bne.n	8002370 <memchr+0x12>
 800236c:	2000      	movs	r0, #0
 800236e:	e003      	b.n	8002378 <memchr+0x1a>
 8002370:	7804      	ldrb	r4, [r0, #0]
 8002372:	3301      	adds	r3, #1
 8002374:	428c      	cmp	r4, r1
 8002376:	d1f6      	bne.n	8002366 <memchr+0x8>
 8002378:	bd10      	pop	{r4, pc}

0800237a <quorem>:
 800237a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800237e:	6903      	ldr	r3, [r0, #16]
 8002380:	4607      	mov	r7, r0
 8002382:	690c      	ldr	r4, [r1, #16]
 8002384:	42a3      	cmp	r3, r4
 8002386:	f2c0 8083 	blt.w	8002490 <quorem+0x116>
 800238a:	3c01      	subs	r4, #1
 800238c:	f100 0514 	add.w	r5, r0, #20
 8002390:	f101 0814 	add.w	r8, r1, #20
 8002394:	00a3      	lsls	r3, r4, #2
 8002396:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800239a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80023a4:	9301      	str	r3, [sp, #4]
 80023a6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80023aa:	3301      	adds	r3, #1
 80023ac:	429a      	cmp	r2, r3
 80023ae:	fbb2 f6f3 	udiv	r6, r2, r3
 80023b2:	d331      	bcc.n	8002418 <quorem+0x9e>
 80023b4:	f04f 0a00 	mov.w	sl, #0
 80023b8:	46c4      	mov	ip, r8
 80023ba:	46ae      	mov	lr, r5
 80023bc:	46d3      	mov	fp, sl
 80023be:	f85c 3b04 	ldr.w	r3, [ip], #4
 80023c2:	b298      	uxth	r0, r3
 80023c4:	45e1      	cmp	r9, ip
 80023c6:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80023ca:	fb06 a000 	mla	r0, r6, r0, sl
 80023ce:	ea4f 4210 	mov.w	r2, r0, lsr #16
 80023d2:	b280      	uxth	r0, r0
 80023d4:	fb06 2303 	mla	r3, r6, r3, r2
 80023d8:	f8de 2000 	ldr.w	r2, [lr]
 80023dc:	b292      	uxth	r2, r2
 80023de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80023e2:	eba2 0200 	sub.w	r2, r2, r0
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	f8de 0000 	ldr.w	r0, [lr]
 80023ec:	445a      	add	r2, fp
 80023ee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80023f2:	b292      	uxth	r2, r2
 80023f4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80023f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80023fc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8002400:	f84e 2b04 	str.w	r2, [lr], #4
 8002404:	d2db      	bcs.n	80023be <quorem+0x44>
 8002406:	9b00      	ldr	r3, [sp, #0]
 8002408:	58eb      	ldr	r3, [r5, r3]
 800240a:	b92b      	cbnz	r3, 8002418 <quorem+0x9e>
 800240c:	9b01      	ldr	r3, [sp, #4]
 800240e:	3b04      	subs	r3, #4
 8002410:	429d      	cmp	r5, r3
 8002412:	461a      	mov	r2, r3
 8002414:	d330      	bcc.n	8002478 <quorem+0xfe>
 8002416:	613c      	str	r4, [r7, #16]
 8002418:	4638      	mov	r0, r7
 800241a:	f001 f97d 	bl	8003718 <__mcmp>
 800241e:	2800      	cmp	r0, #0
 8002420:	db26      	blt.n	8002470 <quorem+0xf6>
 8002422:	4629      	mov	r1, r5
 8002424:	2000      	movs	r0, #0
 8002426:	f858 2b04 	ldr.w	r2, [r8], #4
 800242a:	f8d1 c000 	ldr.w	ip, [r1]
 800242e:	fa1f fe82 	uxth.w	lr, r2
 8002432:	45c1      	cmp	r9, r8
 8002434:	fa1f f38c 	uxth.w	r3, ip
 8002438:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800243c:	eba3 030e 	sub.w	r3, r3, lr
 8002440:	4403      	add	r3, r0
 8002442:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8002446:	b29b      	uxth	r3, r3
 8002448:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800244c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002450:	ea4f 4022 	mov.w	r0, r2, asr #16
 8002454:	f841 3b04 	str.w	r3, [r1], #4
 8002458:	d2e5      	bcs.n	8002426 <quorem+0xac>
 800245a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800245e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002462:	b922      	cbnz	r2, 800246e <quorem+0xf4>
 8002464:	3b04      	subs	r3, #4
 8002466:	429d      	cmp	r5, r3
 8002468:	461a      	mov	r2, r3
 800246a:	d30b      	bcc.n	8002484 <quorem+0x10a>
 800246c:	613c      	str	r4, [r7, #16]
 800246e:	3601      	adds	r6, #1
 8002470:	4630      	mov	r0, r6
 8002472:	b003      	add	sp, #12
 8002474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002478:	6812      	ldr	r2, [r2, #0]
 800247a:	3b04      	subs	r3, #4
 800247c:	2a00      	cmp	r2, #0
 800247e:	d1ca      	bne.n	8002416 <quorem+0x9c>
 8002480:	3c01      	subs	r4, #1
 8002482:	e7c5      	b.n	8002410 <quorem+0x96>
 8002484:	6812      	ldr	r2, [r2, #0]
 8002486:	3b04      	subs	r3, #4
 8002488:	2a00      	cmp	r2, #0
 800248a:	d1ef      	bne.n	800246c <quorem+0xf2>
 800248c:	3c01      	subs	r4, #1
 800248e:	e7ea      	b.n	8002466 <quorem+0xec>
 8002490:	2000      	movs	r0, #0
 8002492:	e7ee      	b.n	8002472 <quorem+0xf8>
 8002494:	0000      	movs	r0, r0
	...

08002498 <_dtoa_r>:
 8002498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800249c:	69c7      	ldr	r7, [r0, #28]
 800249e:	b099      	sub	sp, #100	@ 0x64
 80024a0:	4683      	mov	fp, r0
 80024a2:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80024a4:	9109      	str	r1, [sp, #36]	@ 0x24
 80024a6:	920e      	str	r2, [sp, #56]	@ 0x38
 80024a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80024aa:	ec55 4b10 	vmov	r4, r5, d0
 80024ae:	ed8d 0b02 	vstr	d0, [sp, #8]
 80024b2:	b97f      	cbnz	r7, 80024d4 <_dtoa_r+0x3c>
 80024b4:	2010      	movs	r0, #16
 80024b6:	f000 fdfd 	bl	80030b4 <malloc>
 80024ba:	4602      	mov	r2, r0
 80024bc:	f8cb 001c 	str.w	r0, [fp, #28]
 80024c0:	b920      	cbnz	r0, 80024cc <_dtoa_r+0x34>
 80024c2:	4ba7      	ldr	r3, [pc, #668]	@ (8002760 <_dtoa_r+0x2c8>)
 80024c4:	21ef      	movs	r1, #239	@ 0xef
 80024c6:	48a7      	ldr	r0, [pc, #668]	@ (8002764 <_dtoa_r+0x2cc>)
 80024c8:	f001 fafc 	bl	8003ac4 <__assert_func>
 80024cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80024d0:	6007      	str	r7, [r0, #0]
 80024d2:	60c7      	str	r7, [r0, #12]
 80024d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80024d8:	6819      	ldr	r1, [r3, #0]
 80024da:	b159      	cbz	r1, 80024f4 <_dtoa_r+0x5c>
 80024dc:	685a      	ldr	r2, [r3, #4]
 80024de:	2301      	movs	r3, #1
 80024e0:	4658      	mov	r0, fp
 80024e2:	4093      	lsls	r3, r2
 80024e4:	604a      	str	r2, [r1, #4]
 80024e6:	608b      	str	r3, [r1, #8]
 80024e8:	f000 feda 	bl	80032a0 <_Bfree>
 80024ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	1e2b      	subs	r3, r5, #0
 80024f6:	bfb7      	itett	lt
 80024f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80024fc:	2300      	movge	r3, #0
 80024fe:	2201      	movlt	r2, #1
 8002500:	9303      	strlt	r3, [sp, #12]
 8002502:	bfa8      	it	ge
 8002504:	6033      	strge	r3, [r6, #0]
 8002506:	9f03      	ldr	r7, [sp, #12]
 8002508:	4b97      	ldr	r3, [pc, #604]	@ (8002768 <_dtoa_r+0x2d0>)
 800250a:	bfb8      	it	lt
 800250c:	6032      	strlt	r2, [r6, #0]
 800250e:	43bb      	bics	r3, r7
 8002510:	d112      	bne.n	8002538 <_dtoa_r+0xa0>
 8002512:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002516:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800251e:	4323      	orrs	r3, r4
 8002520:	f000 854c 	beq.w	8002fbc <_dtoa_r+0xb24>
 8002524:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8002526:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800277c <_dtoa_r+0x2e4>
 800252a:	2b00      	cmp	r3, #0
 800252c:	f000 854e 	beq.w	8002fcc <_dtoa_r+0xb34>
 8002530:	f10a 0303 	add.w	r3, sl, #3
 8002534:	f000 bd48 	b.w	8002fc8 <_dtoa_r+0xb30>
 8002538:	ed9d 7b02 	vldr	d7, [sp, #8]
 800253c:	2200      	movs	r2, #0
 800253e:	2300      	movs	r3, #0
 8002540:	ec51 0b17 	vmov	r0, r1, d7
 8002544:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8002548:	f7fe faa2 	bl	8000a90 <__aeabi_dcmpeq>
 800254c:	4680      	mov	r8, r0
 800254e:	b158      	cbz	r0, 8002568 <_dtoa_r+0xd0>
 8002550:	2301      	movs	r3, #1
 8002552:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8002554:	6013      	str	r3, [r2, #0]
 8002556:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8002558:	b113      	cbz	r3, 8002560 <_dtoa_r+0xc8>
 800255a:	4b84      	ldr	r3, [pc, #528]	@ (800276c <_dtoa_r+0x2d4>)
 800255c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800255e:	6013      	str	r3, [r2, #0]
 8002560:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 8002780 <_dtoa_r+0x2e8>
 8002564:	f000 bd32 	b.w	8002fcc <_dtoa_r+0xb34>
 8002568:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800256c:	aa16      	add	r2, sp, #88	@ 0x58
 800256e:	a917      	add	r1, sp, #92	@ 0x5c
 8002570:	4658      	mov	r0, fp
 8002572:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8002576:	f001 f983 	bl	8003880 <__d2b>
 800257a:	4681      	mov	r9, r0
 800257c:	2e00      	cmp	r6, #0
 800257e:	d075      	beq.n	800266c <_dtoa_r+0x1d4>
 8002580:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002582:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8002586:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800258a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800258e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8002592:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002596:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800259a:	4619      	mov	r1, r3
 800259c:	2200      	movs	r2, #0
 800259e:	4b74      	ldr	r3, [pc, #464]	@ (8002770 <_dtoa_r+0x2d8>)
 80025a0:	f7fd fe56 	bl	8000250 <__aeabi_dsub>
 80025a4:	a368      	add	r3, pc, #416	@ (adr r3, 8002748 <_dtoa_r+0x2b0>)
 80025a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025aa:	f7fe f809 	bl	80005c0 <__aeabi_dmul>
 80025ae:	a368      	add	r3, pc, #416	@ (adr r3, 8002750 <_dtoa_r+0x2b8>)
 80025b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b4:	f7fd fe4e 	bl	8000254 <__adddf3>
 80025b8:	4604      	mov	r4, r0
 80025ba:	460d      	mov	r5, r1
 80025bc:	4630      	mov	r0, r6
 80025be:	f7fd ff95 	bl	80004ec <__aeabi_i2d>
 80025c2:	a365      	add	r3, pc, #404	@ (adr r3, 8002758 <_dtoa_r+0x2c0>)
 80025c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c8:	f7fd fffa 	bl	80005c0 <__aeabi_dmul>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	4620      	mov	r0, r4
 80025d2:	4629      	mov	r1, r5
 80025d4:	f7fd fe3e 	bl	8000254 <__adddf3>
 80025d8:	4604      	mov	r4, r0
 80025da:	460d      	mov	r5, r1
 80025dc:	f7fe faa0 	bl	8000b20 <__aeabi_d2iz>
 80025e0:	2200      	movs	r2, #0
 80025e2:	4607      	mov	r7, r0
 80025e4:	2300      	movs	r3, #0
 80025e6:	4620      	mov	r0, r4
 80025e8:	4629      	mov	r1, r5
 80025ea:	f7fe fa5b 	bl	8000aa4 <__aeabi_dcmplt>
 80025ee:	b140      	cbz	r0, 8002602 <_dtoa_r+0x16a>
 80025f0:	4638      	mov	r0, r7
 80025f2:	f7fd ff7b 	bl	80004ec <__aeabi_i2d>
 80025f6:	4622      	mov	r2, r4
 80025f8:	462b      	mov	r3, r5
 80025fa:	f7fe fa49 	bl	8000a90 <__aeabi_dcmpeq>
 80025fe:	b900      	cbnz	r0, 8002602 <_dtoa_r+0x16a>
 8002600:	3f01      	subs	r7, #1
 8002602:	2f16      	cmp	r7, #22
 8002604:	d851      	bhi.n	80026aa <_dtoa_r+0x212>
 8002606:	4b5b      	ldr	r3, [pc, #364]	@ (8002774 <_dtoa_r+0x2dc>)
 8002608:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800260c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8002610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002614:	f7fe fa46 	bl	8000aa4 <__aeabi_dcmplt>
 8002618:	2800      	cmp	r0, #0
 800261a:	d048      	beq.n	80026ae <_dtoa_r+0x216>
 800261c:	3f01      	subs	r7, #1
 800261e:	2300      	movs	r3, #0
 8002620:	9312      	str	r3, [sp, #72]	@ 0x48
 8002622:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8002624:	1b9b      	subs	r3, r3, r6
 8002626:	1e5a      	subs	r2, r3, #1
 8002628:	bf46      	itte	mi
 800262a:	f1c3 0801 	rsbmi	r8, r3, #1
 800262e:	2300      	movmi	r3, #0
 8002630:	f04f 0800 	movpl.w	r8, #0
 8002634:	9208      	str	r2, [sp, #32]
 8002636:	bf48      	it	mi
 8002638:	9308      	strmi	r3, [sp, #32]
 800263a:	2f00      	cmp	r7, #0
 800263c:	db39      	blt.n	80026b2 <_dtoa_r+0x21a>
 800263e:	9b08      	ldr	r3, [sp, #32]
 8002640:	970f      	str	r7, [sp, #60]	@ 0x3c
 8002642:	443b      	add	r3, r7
 8002644:	9308      	str	r3, [sp, #32]
 8002646:	2300      	movs	r3, #0
 8002648:	930a      	str	r3, [sp, #40]	@ 0x28
 800264a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800264c:	2b09      	cmp	r3, #9
 800264e:	d864      	bhi.n	800271a <_dtoa_r+0x282>
 8002650:	2b05      	cmp	r3, #5
 8002652:	bfc5      	ittet	gt
 8002654:	3b04      	subgt	r3, #4
 8002656:	2400      	movgt	r4, #0
 8002658:	2401      	movle	r4, #1
 800265a:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800265c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800265e:	3b02      	subs	r3, #2
 8002660:	2b03      	cmp	r3, #3
 8002662:	d865      	bhi.n	8002730 <_dtoa_r+0x298>
 8002664:	e8df f003 	tbb	[pc, r3]
 8002668:	5737392c 	.word	0x5737392c
 800266c:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8002670:	441e      	add	r6, r3
 8002672:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8002676:	2b20      	cmp	r3, #32
 8002678:	bfc9      	itett	gt
 800267a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800267e:	f1c3 0320 	rsble	r3, r3, #32
 8002682:	409f      	lslgt	r7, r3
 8002684:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8002688:	bfd8      	it	le
 800268a:	fa04 f003 	lslle.w	r0, r4, r3
 800268e:	f106 36ff 	add.w	r6, r6, #4294967295
 8002692:	bfc4      	itt	gt
 8002694:	fa24 f303 	lsrgt.w	r3, r4, r3
 8002698:	ea47 0003 	orrgt.w	r0, r7, r3
 800269c:	f7fd ff16 	bl	80004cc <__aeabi_ui2d>
 80026a0:	2201      	movs	r2, #1
 80026a2:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80026a6:	9214      	str	r2, [sp, #80]	@ 0x50
 80026a8:	e777      	b.n	800259a <_dtoa_r+0x102>
 80026aa:	2301      	movs	r3, #1
 80026ac:	e7b8      	b.n	8002620 <_dtoa_r+0x188>
 80026ae:	9012      	str	r0, [sp, #72]	@ 0x48
 80026b0:	e7b7      	b.n	8002622 <_dtoa_r+0x18a>
 80026b2:	427b      	negs	r3, r7
 80026b4:	eba8 0807 	sub.w	r8, r8, r7
 80026b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80026ba:	2300      	movs	r3, #0
 80026bc:	930f      	str	r3, [sp, #60]	@ 0x3c
 80026be:	e7c4      	b.n	800264a <_dtoa_r+0x1b2>
 80026c0:	2300      	movs	r3, #0
 80026c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80026c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	dc35      	bgt.n	8002736 <_dtoa_r+0x29e>
 80026ca:	2301      	movs	r3, #1
 80026cc:	461a      	mov	r2, r3
 80026ce:	9300      	str	r3, [sp, #0]
 80026d0:	9307      	str	r3, [sp, #28]
 80026d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80026d4:	e00b      	b.n	80026ee <_dtoa_r+0x256>
 80026d6:	2301      	movs	r3, #1
 80026d8:	e7f3      	b.n	80026c2 <_dtoa_r+0x22a>
 80026da:	2300      	movs	r3, #0
 80026dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80026de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80026e0:	18fb      	adds	r3, r7, r3
 80026e2:	9300      	str	r3, [sp, #0]
 80026e4:	3301      	adds	r3, #1
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	9307      	str	r3, [sp, #28]
 80026ea:	bfb8      	it	lt
 80026ec:	2301      	movlt	r3, #1
 80026ee:	f8db 001c 	ldr.w	r0, [fp, #28]
 80026f2:	2100      	movs	r1, #0
 80026f4:	2204      	movs	r2, #4
 80026f6:	f102 0514 	add.w	r5, r2, #20
 80026fa:	429d      	cmp	r5, r3
 80026fc:	d91f      	bls.n	800273e <_dtoa_r+0x2a6>
 80026fe:	6041      	str	r1, [r0, #4]
 8002700:	4658      	mov	r0, fp
 8002702:	f000 fd8d 	bl	8003220 <_Balloc>
 8002706:	4682      	mov	sl, r0
 8002708:	2800      	cmp	r0, #0
 800270a:	d13b      	bne.n	8002784 <_dtoa_r+0x2ec>
 800270c:	4b1a      	ldr	r3, [pc, #104]	@ (8002778 <_dtoa_r+0x2e0>)
 800270e:	4602      	mov	r2, r0
 8002710:	f240 11af 	movw	r1, #431	@ 0x1af
 8002714:	e6d7      	b.n	80024c6 <_dtoa_r+0x2e>
 8002716:	2301      	movs	r3, #1
 8002718:	e7e0      	b.n	80026dc <_dtoa_r+0x244>
 800271a:	2401      	movs	r4, #1
 800271c:	2300      	movs	r3, #0
 800271e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8002720:	9309      	str	r3, [sp, #36]	@ 0x24
 8002722:	f04f 33ff 	mov.w	r3, #4294967295
 8002726:	2200      	movs	r2, #0
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	9307      	str	r3, [sp, #28]
 800272c:	2312      	movs	r3, #18
 800272e:	e7d0      	b.n	80026d2 <_dtoa_r+0x23a>
 8002730:	2301      	movs	r3, #1
 8002732:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002734:	e7f5      	b.n	8002722 <_dtoa_r+0x28a>
 8002736:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	9307      	str	r3, [sp, #28]
 800273c:	e7d7      	b.n	80026ee <_dtoa_r+0x256>
 800273e:	3101      	adds	r1, #1
 8002740:	0052      	lsls	r2, r2, #1
 8002742:	e7d8      	b.n	80026f6 <_dtoa_r+0x25e>
 8002744:	f3af 8000 	nop.w
 8002748:	636f4361 	.word	0x636f4361
 800274c:	3fd287a7 	.word	0x3fd287a7
 8002750:	8b60c8b3 	.word	0x8b60c8b3
 8002754:	3fc68a28 	.word	0x3fc68a28
 8002758:	509f79fb 	.word	0x509f79fb
 800275c:	3fd34413 	.word	0x3fd34413
 8002760:	08004131 	.word	0x08004131
 8002764:	08004148 	.word	0x08004148
 8002768:	7ff00000 	.word	0x7ff00000
 800276c:	08004101 	.word	0x08004101
 8002770:	3ff80000 	.word	0x3ff80000
 8002774:	08004240 	.word	0x08004240
 8002778:	080041a0 	.word	0x080041a0
 800277c:	0800412d 	.word	0x0800412d
 8002780:	08004100 	.word	0x08004100
 8002784:	f8db 301c 	ldr.w	r3, [fp, #28]
 8002788:	6018      	str	r0, [r3, #0]
 800278a:	9b07      	ldr	r3, [sp, #28]
 800278c:	2b0e      	cmp	r3, #14
 800278e:	f200 80a4 	bhi.w	80028da <_dtoa_r+0x442>
 8002792:	2c00      	cmp	r4, #0
 8002794:	f000 80a1 	beq.w	80028da <_dtoa_r+0x442>
 8002798:	2f00      	cmp	r7, #0
 800279a:	dd33      	ble.n	8002804 <_dtoa_r+0x36c>
 800279c:	f007 020f 	and.w	r2, r7, #15
 80027a0:	4bac      	ldr	r3, [pc, #688]	@ (8002a54 <_dtoa_r+0x5bc>)
 80027a2:	05f8      	lsls	r0, r7, #23
 80027a4:	ea4f 1427 	mov.w	r4, r7, asr #4
 80027a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80027ac:	ed93 7b00 	vldr	d7, [r3]
 80027b0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80027b4:	d516      	bpl.n	80027e4 <_dtoa_r+0x34c>
 80027b6:	4ba8      	ldr	r3, [pc, #672]	@ (8002a58 <_dtoa_r+0x5c0>)
 80027b8:	f004 040f 	and.w	r4, r4, #15
 80027bc:	2603      	movs	r6, #3
 80027be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80027c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80027c6:	f7fe f825 	bl	8000814 <__aeabi_ddiv>
 80027ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80027ce:	4da2      	ldr	r5, [pc, #648]	@ (8002a58 <_dtoa_r+0x5c0>)
 80027d0:	b954      	cbnz	r4, 80027e8 <_dtoa_r+0x350>
 80027d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80027d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80027da:	f7fe f81b 	bl	8000814 <__aeabi_ddiv>
 80027de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80027e2:	e028      	b.n	8002836 <_dtoa_r+0x39e>
 80027e4:	2602      	movs	r6, #2
 80027e6:	e7f2      	b.n	80027ce <_dtoa_r+0x336>
 80027e8:	07e1      	lsls	r1, r4, #31
 80027ea:	d508      	bpl.n	80027fe <_dtoa_r+0x366>
 80027ec:	3601      	adds	r6, #1
 80027ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80027f2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80027f6:	f7fd fee3 	bl	80005c0 <__aeabi_dmul>
 80027fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80027fe:	1064      	asrs	r4, r4, #1
 8002800:	3508      	adds	r5, #8
 8002802:	e7e5      	b.n	80027d0 <_dtoa_r+0x338>
 8002804:	f000 80d2 	beq.w	80029ac <_dtoa_r+0x514>
 8002808:	427c      	negs	r4, r7
 800280a:	4b92      	ldr	r3, [pc, #584]	@ (8002a54 <_dtoa_r+0x5bc>)
 800280c:	4d92      	ldr	r5, [pc, #584]	@ (8002a58 <_dtoa_r+0x5c0>)
 800280e:	2602      	movs	r6, #2
 8002810:	f004 020f 	and.w	r2, r4, #15
 8002814:	1124      	asrs	r4, r4, #4
 8002816:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800281a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800281e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002822:	f7fd fecd 	bl	80005c0 <__aeabi_dmul>
 8002826:	2300      	movs	r3, #0
 8002828:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800282c:	2c00      	cmp	r4, #0
 800282e:	f040 80b2 	bne.w	8002996 <_dtoa_r+0x4fe>
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1d3      	bne.n	80027de <_dtoa_r+0x346>
 8002836:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8002838:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800283c:	2b00      	cmp	r3, #0
 800283e:	f000 80b7 	beq.w	80029b0 <_dtoa_r+0x518>
 8002842:	2200      	movs	r2, #0
 8002844:	4b85      	ldr	r3, [pc, #532]	@ (8002a5c <_dtoa_r+0x5c4>)
 8002846:	4620      	mov	r0, r4
 8002848:	4629      	mov	r1, r5
 800284a:	f7fe f92b 	bl	8000aa4 <__aeabi_dcmplt>
 800284e:	2800      	cmp	r0, #0
 8002850:	f000 80ae 	beq.w	80029b0 <_dtoa_r+0x518>
 8002854:	9b07      	ldr	r3, [sp, #28]
 8002856:	2b00      	cmp	r3, #0
 8002858:	f000 80aa 	beq.w	80029b0 <_dtoa_r+0x518>
 800285c:	9b00      	ldr	r3, [sp, #0]
 800285e:	2b00      	cmp	r3, #0
 8002860:	dd37      	ble.n	80028d2 <_dtoa_r+0x43a>
 8002862:	1e7b      	subs	r3, r7, #1
 8002864:	4620      	mov	r0, r4
 8002866:	2200      	movs	r2, #0
 8002868:	4629      	mov	r1, r5
 800286a:	9304      	str	r3, [sp, #16]
 800286c:	3601      	adds	r6, #1
 800286e:	4b7c      	ldr	r3, [pc, #496]	@ (8002a60 <_dtoa_r+0x5c8>)
 8002870:	f7fd fea6 	bl	80005c0 <__aeabi_dmul>
 8002874:	9c00      	ldr	r4, [sp, #0]
 8002876:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800287a:	4630      	mov	r0, r6
 800287c:	f7fd fe36 	bl	80004ec <__aeabi_i2d>
 8002880:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002884:	f7fd fe9c 	bl	80005c0 <__aeabi_dmul>
 8002888:	2200      	movs	r2, #0
 800288a:	4b76      	ldr	r3, [pc, #472]	@ (8002a64 <_dtoa_r+0x5cc>)
 800288c:	f7fd fce2 	bl	8000254 <__adddf3>
 8002890:	4605      	mov	r5, r0
 8002892:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8002896:	2c00      	cmp	r4, #0
 8002898:	f040 808d 	bne.w	80029b6 <_dtoa_r+0x51e>
 800289c:	2200      	movs	r2, #0
 800289e:	4b72      	ldr	r3, [pc, #456]	@ (8002a68 <_dtoa_r+0x5d0>)
 80028a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80028a4:	f7fd fcd4 	bl	8000250 <__aeabi_dsub>
 80028a8:	4602      	mov	r2, r0
 80028aa:	460b      	mov	r3, r1
 80028ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80028b0:	462a      	mov	r2, r5
 80028b2:	4633      	mov	r3, r6
 80028b4:	f7fe f914 	bl	8000ae0 <__aeabi_dcmpgt>
 80028b8:	2800      	cmp	r0, #0
 80028ba:	f040 828b 	bne.w	8002dd4 <_dtoa_r+0x93c>
 80028be:	462a      	mov	r2, r5
 80028c0:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80028c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80028c8:	f7fe f8ec 	bl	8000aa4 <__aeabi_dcmplt>
 80028cc:	2800      	cmp	r0, #0
 80028ce:	f040 8128 	bne.w	8002b22 <_dtoa_r+0x68a>
 80028d2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80028d6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80028da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f2c0 815a 	blt.w	8002b96 <_dtoa_r+0x6fe>
 80028e2:	2f0e      	cmp	r7, #14
 80028e4:	f300 8157 	bgt.w	8002b96 <_dtoa_r+0x6fe>
 80028e8:	4b5a      	ldr	r3, [pc, #360]	@ (8002a54 <_dtoa_r+0x5bc>)
 80028ea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80028ee:	ed93 7b00 	vldr	d7, [r3]
 80028f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	ed8d 7b00 	vstr	d7, [sp]
 80028fa:	da03      	bge.n	8002904 <_dtoa_r+0x46c>
 80028fc:	9b07      	ldr	r3, [sp, #28]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	f340 8101 	ble.w	8002b06 <_dtoa_r+0x66e>
 8002904:	4656      	mov	r6, sl
 8002906:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800290a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800290e:	4620      	mov	r0, r4
 8002910:	4629      	mov	r1, r5
 8002912:	f7fd ff7f 	bl	8000814 <__aeabi_ddiv>
 8002916:	f7fe f903 	bl	8000b20 <__aeabi_d2iz>
 800291a:	4680      	mov	r8, r0
 800291c:	f7fd fde6 	bl	80004ec <__aeabi_i2d>
 8002920:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002924:	f7fd fe4c 	bl	80005c0 <__aeabi_dmul>
 8002928:	4602      	mov	r2, r0
 800292a:	4620      	mov	r0, r4
 800292c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8002930:	460b      	mov	r3, r1
 8002932:	4629      	mov	r1, r5
 8002934:	f7fd fc8c 	bl	8000250 <__aeabi_dsub>
 8002938:	9d07      	ldr	r5, [sp, #28]
 800293a:	f806 4b01 	strb.w	r4, [r6], #1
 800293e:	eba6 040a 	sub.w	r4, r6, sl
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	42a5      	cmp	r5, r4
 8002948:	f040 8117 	bne.w	8002b7a <_dtoa_r+0x6e2>
 800294c:	f7fd fc82 	bl	8000254 <__adddf3>
 8002950:	4604      	mov	r4, r0
 8002952:	460d      	mov	r5, r1
 8002954:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002958:	f7fe f8c2 	bl	8000ae0 <__aeabi_dcmpgt>
 800295c:	2800      	cmp	r0, #0
 800295e:	f040 80f9 	bne.w	8002b54 <_dtoa_r+0x6bc>
 8002962:	4620      	mov	r0, r4
 8002964:	4629      	mov	r1, r5
 8002966:	e9dd 2300 	ldrd	r2, r3, [sp]
 800296a:	f7fe f891 	bl	8000a90 <__aeabi_dcmpeq>
 800296e:	b118      	cbz	r0, 8002978 <_dtoa_r+0x4e0>
 8002970:	f018 0f01 	tst.w	r8, #1
 8002974:	f040 80ee 	bne.w	8002b54 <_dtoa_r+0x6bc>
 8002978:	4649      	mov	r1, r9
 800297a:	4658      	mov	r0, fp
 800297c:	f000 fc90 	bl	80032a0 <_Bfree>
 8002980:	2300      	movs	r3, #0
 8002982:	3701      	adds	r7, #1
 8002984:	7033      	strb	r3, [r6, #0]
 8002986:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8002988:	601f      	str	r7, [r3, #0]
 800298a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 831d 	beq.w	8002fcc <_dtoa_r+0xb34>
 8002992:	601e      	str	r6, [r3, #0]
 8002994:	e31a      	b.n	8002fcc <_dtoa_r+0xb34>
 8002996:	07e2      	lsls	r2, r4, #31
 8002998:	d505      	bpl.n	80029a6 <_dtoa_r+0x50e>
 800299a:	3601      	adds	r6, #1
 800299c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80029a0:	f7fd fe0e 	bl	80005c0 <__aeabi_dmul>
 80029a4:	2301      	movs	r3, #1
 80029a6:	1064      	asrs	r4, r4, #1
 80029a8:	3508      	adds	r5, #8
 80029aa:	e73f      	b.n	800282c <_dtoa_r+0x394>
 80029ac:	2602      	movs	r6, #2
 80029ae:	e742      	b.n	8002836 <_dtoa_r+0x39e>
 80029b0:	9c07      	ldr	r4, [sp, #28]
 80029b2:	9704      	str	r7, [sp, #16]
 80029b4:	e761      	b.n	800287a <_dtoa_r+0x3e2>
 80029b6:	4b27      	ldr	r3, [pc, #156]	@ (8002a54 <_dtoa_r+0x5bc>)
 80029b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80029ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80029be:	4454      	add	r4, sl
 80029c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80029c4:	2900      	cmp	r1, #0
 80029c6:	d053      	beq.n	8002a70 <_dtoa_r+0x5d8>
 80029c8:	2000      	movs	r0, #0
 80029ca:	4928      	ldr	r1, [pc, #160]	@ (8002a6c <_dtoa_r+0x5d4>)
 80029cc:	f7fd ff22 	bl	8000814 <__aeabi_ddiv>
 80029d0:	4633      	mov	r3, r6
 80029d2:	4656      	mov	r6, sl
 80029d4:	462a      	mov	r2, r5
 80029d6:	f7fd fc3b 	bl	8000250 <__aeabi_dsub>
 80029da:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80029de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80029e2:	f7fe f89d 	bl	8000b20 <__aeabi_d2iz>
 80029e6:	4605      	mov	r5, r0
 80029e8:	f7fd fd80 	bl	80004ec <__aeabi_i2d>
 80029ec:	4602      	mov	r2, r0
 80029ee:	460b      	mov	r3, r1
 80029f0:	3530      	adds	r5, #48	@ 0x30
 80029f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80029f6:	f7fd fc2b 	bl	8000250 <__aeabi_dsub>
 80029fa:	4602      	mov	r2, r0
 80029fc:	460b      	mov	r3, r1
 80029fe:	f806 5b01 	strb.w	r5, [r6], #1
 8002a02:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a06:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8002a0a:	f7fe f84b 	bl	8000aa4 <__aeabi_dcmplt>
 8002a0e:	2800      	cmp	r0, #0
 8002a10:	d171      	bne.n	8002af6 <_dtoa_r+0x65e>
 8002a12:	2000      	movs	r0, #0
 8002a14:	4911      	ldr	r1, [pc, #68]	@ (8002a5c <_dtoa_r+0x5c4>)
 8002a16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002a1a:	f7fd fc19 	bl	8000250 <__aeabi_dsub>
 8002a1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8002a22:	f7fe f83f 	bl	8000aa4 <__aeabi_dcmplt>
 8002a26:	2800      	cmp	r0, #0
 8002a28:	f040 8095 	bne.w	8002b56 <_dtoa_r+0x6be>
 8002a2c:	42a6      	cmp	r6, r4
 8002a2e:	f43f af50 	beq.w	80028d2 <_dtoa_r+0x43a>
 8002a32:	2200      	movs	r2, #0
 8002a34:	4b0a      	ldr	r3, [pc, #40]	@ (8002a60 <_dtoa_r+0x5c8>)
 8002a36:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8002a3a:	f7fd fdc1 	bl	80005c0 <__aeabi_dmul>
 8002a3e:	2200      	movs	r2, #0
 8002a40:	4b07      	ldr	r3, [pc, #28]	@ (8002a60 <_dtoa_r+0x5c8>)
 8002a42:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8002a46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a4a:	f7fd fdb9 	bl	80005c0 <__aeabi_dmul>
 8002a4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a52:	e7c4      	b.n	80029de <_dtoa_r+0x546>
 8002a54:	08004240 	.word	0x08004240
 8002a58:	08004218 	.word	0x08004218
 8002a5c:	3ff00000 	.word	0x3ff00000
 8002a60:	40240000 	.word	0x40240000
 8002a64:	401c0000 	.word	0x401c0000
 8002a68:	40140000 	.word	0x40140000
 8002a6c:	3fe00000 	.word	0x3fe00000
 8002a70:	4631      	mov	r1, r6
 8002a72:	4656      	mov	r6, sl
 8002a74:	4628      	mov	r0, r5
 8002a76:	f7fd fda3 	bl	80005c0 <__aeabi_dmul>
 8002a7a:	9415      	str	r4, [sp, #84]	@ 0x54
 8002a7c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8002a80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a84:	f7fe f84c 	bl	8000b20 <__aeabi_d2iz>
 8002a88:	4605      	mov	r5, r0
 8002a8a:	f7fd fd2f 	bl	80004ec <__aeabi_i2d>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	3530      	adds	r5, #48	@ 0x30
 8002a92:	460b      	mov	r3, r1
 8002a94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002a98:	f7fd fbda 	bl	8000250 <__aeabi_dsub>
 8002a9c:	f806 5b01 	strb.w	r5, [r6], #1
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	42a6      	cmp	r6, r4
 8002aa6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002aaa:	f04f 0200 	mov.w	r2, #0
 8002aae:	d124      	bne.n	8002afa <_dtoa_r+0x662>
 8002ab0:	4bac      	ldr	r3, [pc, #688]	@ (8002d64 <_dtoa_r+0x8cc>)
 8002ab2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8002ab6:	f7fd fbcd 	bl	8000254 <__adddf3>
 8002aba:	4602      	mov	r2, r0
 8002abc:	460b      	mov	r3, r1
 8002abe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002ac2:	f7fe f80d 	bl	8000ae0 <__aeabi_dcmpgt>
 8002ac6:	2800      	cmp	r0, #0
 8002ac8:	d145      	bne.n	8002b56 <_dtoa_r+0x6be>
 8002aca:	2000      	movs	r0, #0
 8002acc:	49a5      	ldr	r1, [pc, #660]	@ (8002d64 <_dtoa_r+0x8cc>)
 8002ace:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8002ad2:	f7fd fbbd 	bl	8000250 <__aeabi_dsub>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	460b      	mov	r3, r1
 8002ada:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002ade:	f7fd ffe1 	bl	8000aa4 <__aeabi_dcmplt>
 8002ae2:	2800      	cmp	r0, #0
 8002ae4:	f43f aef5 	beq.w	80028d2 <_dtoa_r+0x43a>
 8002ae8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8002aea:	1e73      	subs	r3, r6, #1
 8002aec:	9315      	str	r3, [sp, #84]	@ 0x54
 8002aee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8002af2:	2b30      	cmp	r3, #48	@ 0x30
 8002af4:	d0f8      	beq.n	8002ae8 <_dtoa_r+0x650>
 8002af6:	9f04      	ldr	r7, [sp, #16]
 8002af8:	e73e      	b.n	8002978 <_dtoa_r+0x4e0>
 8002afa:	4b9b      	ldr	r3, [pc, #620]	@ (8002d68 <_dtoa_r+0x8d0>)
 8002afc:	f7fd fd60 	bl	80005c0 <__aeabi_dmul>
 8002b00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002b04:	e7bc      	b.n	8002a80 <_dtoa_r+0x5e8>
 8002b06:	d10c      	bne.n	8002b22 <_dtoa_r+0x68a>
 8002b08:	2200      	movs	r2, #0
 8002b0a:	4b98      	ldr	r3, [pc, #608]	@ (8002d6c <_dtoa_r+0x8d4>)
 8002b0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002b10:	f7fd fd56 	bl	80005c0 <__aeabi_dmul>
 8002b14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002b18:	f7fd ffd8 	bl	8000acc <__aeabi_dcmpge>
 8002b1c:	2800      	cmp	r0, #0
 8002b1e:	f000 8157 	beq.w	8002dd0 <_dtoa_r+0x938>
 8002b22:	2400      	movs	r4, #0
 8002b24:	4625      	mov	r5, r4
 8002b26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002b28:	4656      	mov	r6, sl
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	9304      	str	r3, [sp, #16]
 8002b2e:	2700      	movs	r7, #0
 8002b30:	4621      	mov	r1, r4
 8002b32:	4658      	mov	r0, fp
 8002b34:	f000 fbb4 	bl	80032a0 <_Bfree>
 8002b38:	2d00      	cmp	r5, #0
 8002b3a:	d0dc      	beq.n	8002af6 <_dtoa_r+0x65e>
 8002b3c:	b12f      	cbz	r7, 8002b4a <_dtoa_r+0x6b2>
 8002b3e:	42af      	cmp	r7, r5
 8002b40:	d003      	beq.n	8002b4a <_dtoa_r+0x6b2>
 8002b42:	4639      	mov	r1, r7
 8002b44:	4658      	mov	r0, fp
 8002b46:	f000 fbab 	bl	80032a0 <_Bfree>
 8002b4a:	4629      	mov	r1, r5
 8002b4c:	4658      	mov	r0, fp
 8002b4e:	f000 fba7 	bl	80032a0 <_Bfree>
 8002b52:	e7d0      	b.n	8002af6 <_dtoa_r+0x65e>
 8002b54:	9704      	str	r7, [sp, #16]
 8002b56:	4633      	mov	r3, r6
 8002b58:	461e      	mov	r6, r3
 8002b5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8002b5e:	2a39      	cmp	r2, #57	@ 0x39
 8002b60:	d107      	bne.n	8002b72 <_dtoa_r+0x6da>
 8002b62:	459a      	cmp	sl, r3
 8002b64:	d1f8      	bne.n	8002b58 <_dtoa_r+0x6c0>
 8002b66:	9a04      	ldr	r2, [sp, #16]
 8002b68:	3201      	adds	r2, #1
 8002b6a:	9204      	str	r2, [sp, #16]
 8002b6c:	2230      	movs	r2, #48	@ 0x30
 8002b6e:	f88a 2000 	strb.w	r2, [sl]
 8002b72:	781a      	ldrb	r2, [r3, #0]
 8002b74:	3201      	adds	r2, #1
 8002b76:	701a      	strb	r2, [r3, #0]
 8002b78:	e7bd      	b.n	8002af6 <_dtoa_r+0x65e>
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	4b7a      	ldr	r3, [pc, #488]	@ (8002d68 <_dtoa_r+0x8d0>)
 8002b7e:	f7fd fd1f 	bl	80005c0 <__aeabi_dmul>
 8002b82:	2200      	movs	r2, #0
 8002b84:	2300      	movs	r3, #0
 8002b86:	4604      	mov	r4, r0
 8002b88:	460d      	mov	r5, r1
 8002b8a:	f7fd ff81 	bl	8000a90 <__aeabi_dcmpeq>
 8002b8e:	2800      	cmp	r0, #0
 8002b90:	f43f aebb 	beq.w	800290a <_dtoa_r+0x472>
 8002b94:	e6f0      	b.n	8002978 <_dtoa_r+0x4e0>
 8002b96:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8002b98:	2a00      	cmp	r2, #0
 8002b9a:	f000 80db 	beq.w	8002d54 <_dtoa_r+0x8bc>
 8002b9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002ba0:	2a01      	cmp	r2, #1
 8002ba2:	f300 80bf 	bgt.w	8002d24 <_dtoa_r+0x88c>
 8002ba6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8002ba8:	2a00      	cmp	r2, #0
 8002baa:	f000 80b7 	beq.w	8002d1c <_dtoa_r+0x884>
 8002bae:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8002bb2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8002bb4:	4646      	mov	r6, r8
 8002bb6:	9a08      	ldr	r2, [sp, #32]
 8002bb8:	2101      	movs	r1, #1
 8002bba:	4658      	mov	r0, fp
 8002bbc:	4498      	add	r8, r3
 8002bbe:	441a      	add	r2, r3
 8002bc0:	9208      	str	r2, [sp, #32]
 8002bc2:	f000 fc23 	bl	800340c <__i2b>
 8002bc6:	4605      	mov	r5, r0
 8002bc8:	b15e      	cbz	r6, 8002be2 <_dtoa_r+0x74a>
 8002bca:	9b08      	ldr	r3, [sp, #32]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	dd08      	ble.n	8002be2 <_dtoa_r+0x74a>
 8002bd0:	42b3      	cmp	r3, r6
 8002bd2:	9a08      	ldr	r2, [sp, #32]
 8002bd4:	bfa8      	it	ge
 8002bd6:	4633      	movge	r3, r6
 8002bd8:	eba8 0803 	sub.w	r8, r8, r3
 8002bdc:	1af6      	subs	r6, r6, r3
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	9308      	str	r3, [sp, #32]
 8002be2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002be4:	b1f3      	cbz	r3, 8002c24 <_dtoa_r+0x78c>
 8002be6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	f000 80b7 	beq.w	8002d5c <_dtoa_r+0x8c4>
 8002bee:	b18c      	cbz	r4, 8002c14 <_dtoa_r+0x77c>
 8002bf0:	4629      	mov	r1, r5
 8002bf2:	4622      	mov	r2, r4
 8002bf4:	4658      	mov	r0, fp
 8002bf6:	f000 fcc9 	bl	800358c <__pow5mult>
 8002bfa:	464a      	mov	r2, r9
 8002bfc:	4601      	mov	r1, r0
 8002bfe:	4605      	mov	r5, r0
 8002c00:	4658      	mov	r0, fp
 8002c02:	f000 fc19 	bl	8003438 <__multiply>
 8002c06:	4649      	mov	r1, r9
 8002c08:	9004      	str	r0, [sp, #16]
 8002c0a:	4658      	mov	r0, fp
 8002c0c:	f000 fb48 	bl	80032a0 <_Bfree>
 8002c10:	9b04      	ldr	r3, [sp, #16]
 8002c12:	4699      	mov	r9, r3
 8002c14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002c16:	1b1a      	subs	r2, r3, r4
 8002c18:	d004      	beq.n	8002c24 <_dtoa_r+0x78c>
 8002c1a:	4649      	mov	r1, r9
 8002c1c:	4658      	mov	r0, fp
 8002c1e:	f000 fcb5 	bl	800358c <__pow5mult>
 8002c22:	4681      	mov	r9, r0
 8002c24:	2101      	movs	r1, #1
 8002c26:	4658      	mov	r0, fp
 8002c28:	f000 fbf0 	bl	800340c <__i2b>
 8002c2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002c2e:	4604      	mov	r4, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f000 81cf 	beq.w	8002fd4 <_dtoa_r+0xb3c>
 8002c36:	461a      	mov	r2, r3
 8002c38:	4601      	mov	r1, r0
 8002c3a:	4658      	mov	r0, fp
 8002c3c:	f000 fca6 	bl	800358c <__pow5mult>
 8002c40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002c42:	4604      	mov	r4, r0
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	f300 8095 	bgt.w	8002d74 <_dtoa_r+0x8dc>
 8002c4a:	9b02      	ldr	r3, [sp, #8]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	f040 8087 	bne.w	8002d60 <_dtoa_r+0x8c8>
 8002c52:	9b03      	ldr	r3, [sp, #12]
 8002c54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	f040 8089 	bne.w	8002d70 <_dtoa_r+0x8d8>
 8002c5e:	9b03      	ldr	r3, [sp, #12]
 8002c60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c64:	0d1b      	lsrs	r3, r3, #20
 8002c66:	051b      	lsls	r3, r3, #20
 8002c68:	b12b      	cbz	r3, 8002c76 <_dtoa_r+0x7de>
 8002c6a:	9b08      	ldr	r3, [sp, #32]
 8002c6c:	f108 0801 	add.w	r8, r8, #1
 8002c70:	3301      	adds	r3, #1
 8002c72:	9308      	str	r3, [sp, #32]
 8002c74:	2301      	movs	r3, #1
 8002c76:	930a      	str	r3, [sp, #40]	@ 0x28
 8002c78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 81b0 	beq.w	8002fe0 <_dtoa_r+0xb48>
 8002c80:	6923      	ldr	r3, [r4, #16]
 8002c82:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002c86:	6918      	ldr	r0, [r3, #16]
 8002c88:	f000 fb74 	bl	8003374 <__hi0bits>
 8002c8c:	f1c0 0020 	rsb	r0, r0, #32
 8002c90:	9b08      	ldr	r3, [sp, #32]
 8002c92:	4418      	add	r0, r3
 8002c94:	f010 001f 	ands.w	r0, r0, #31
 8002c98:	d077      	beq.n	8002d8a <_dtoa_r+0x8f2>
 8002c9a:	f1c0 0320 	rsb	r3, r0, #32
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	dd6b      	ble.n	8002d7a <_dtoa_r+0x8e2>
 8002ca2:	f1c0 001c 	rsb	r0, r0, #28
 8002ca6:	9b08      	ldr	r3, [sp, #32]
 8002ca8:	4480      	add	r8, r0
 8002caa:	4403      	add	r3, r0
 8002cac:	4406      	add	r6, r0
 8002cae:	9308      	str	r3, [sp, #32]
 8002cb0:	f1b8 0f00 	cmp.w	r8, #0
 8002cb4:	dd05      	ble.n	8002cc2 <_dtoa_r+0x82a>
 8002cb6:	4649      	mov	r1, r9
 8002cb8:	4642      	mov	r2, r8
 8002cba:	4658      	mov	r0, fp
 8002cbc:	f000 fcc0 	bl	8003640 <__lshift>
 8002cc0:	4681      	mov	r9, r0
 8002cc2:	9b08      	ldr	r3, [sp, #32]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	dd05      	ble.n	8002cd4 <_dtoa_r+0x83c>
 8002cc8:	4621      	mov	r1, r4
 8002cca:	461a      	mov	r2, r3
 8002ccc:	4658      	mov	r0, fp
 8002cce:	f000 fcb7 	bl	8003640 <__lshift>
 8002cd2:	4604      	mov	r4, r0
 8002cd4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d059      	beq.n	8002d8e <_dtoa_r+0x8f6>
 8002cda:	4621      	mov	r1, r4
 8002cdc:	4648      	mov	r0, r9
 8002cde:	f000 fd1b 	bl	8003718 <__mcmp>
 8002ce2:	2800      	cmp	r0, #0
 8002ce4:	da53      	bge.n	8002d8e <_dtoa_r+0x8f6>
 8002ce6:	1e7b      	subs	r3, r7, #1
 8002ce8:	4649      	mov	r1, r9
 8002cea:	220a      	movs	r2, #10
 8002cec:	4658      	mov	r0, fp
 8002cee:	9304      	str	r3, [sp, #16]
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	f000 faf7 	bl	80032e4 <__multadd>
 8002cf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002cf8:	4681      	mov	r9, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	f000 8172 	beq.w	8002fe4 <_dtoa_r+0xb4c>
 8002d00:	2300      	movs	r3, #0
 8002d02:	4629      	mov	r1, r5
 8002d04:	220a      	movs	r2, #10
 8002d06:	4658      	mov	r0, fp
 8002d08:	f000 faec 	bl	80032e4 <__multadd>
 8002d0c:	9b00      	ldr	r3, [sp, #0]
 8002d0e:	4605      	mov	r5, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	dc67      	bgt.n	8002de4 <_dtoa_r+0x94c>
 8002d14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	dc41      	bgt.n	8002d9e <_dtoa_r+0x906>
 8002d1a:	e063      	b.n	8002de4 <_dtoa_r+0x94c>
 8002d1c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8002d1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8002d22:	e746      	b.n	8002bb2 <_dtoa_r+0x71a>
 8002d24:	9b07      	ldr	r3, [sp, #28]
 8002d26:	1e5c      	subs	r4, r3, #1
 8002d28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002d2a:	42a3      	cmp	r3, r4
 8002d2c:	bfb7      	itett	lt
 8002d2e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8002d30:	1b1c      	subge	r4, r3, r4
 8002d32:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8002d34:	1ae3      	sublt	r3, r4, r3
 8002d36:	bfbe      	ittt	lt
 8002d38:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8002d3a:	2400      	movlt	r4, #0
 8002d3c:	18d2      	addlt	r2, r2, r3
 8002d3e:	9b07      	ldr	r3, [sp, #28]
 8002d40:	bfb8      	it	lt
 8002d42:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	bfb5      	itete	lt
 8002d48:	eba8 0603 	sublt.w	r6, r8, r3
 8002d4c:	4646      	movge	r6, r8
 8002d4e:	2300      	movlt	r3, #0
 8002d50:	9b07      	ldrge	r3, [sp, #28]
 8002d52:	e730      	b.n	8002bb6 <_dtoa_r+0x71e>
 8002d54:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8002d56:	4646      	mov	r6, r8
 8002d58:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8002d5a:	e735      	b.n	8002bc8 <_dtoa_r+0x730>
 8002d5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002d5e:	e75c      	b.n	8002c1a <_dtoa_r+0x782>
 8002d60:	2300      	movs	r3, #0
 8002d62:	e788      	b.n	8002c76 <_dtoa_r+0x7de>
 8002d64:	3fe00000 	.word	0x3fe00000
 8002d68:	40240000 	.word	0x40240000
 8002d6c:	40140000 	.word	0x40140000
 8002d70:	9b02      	ldr	r3, [sp, #8]
 8002d72:	e780      	b.n	8002c76 <_dtoa_r+0x7de>
 8002d74:	2300      	movs	r3, #0
 8002d76:	930a      	str	r3, [sp, #40]	@ 0x28
 8002d78:	e782      	b.n	8002c80 <_dtoa_r+0x7e8>
 8002d7a:	d099      	beq.n	8002cb0 <_dtoa_r+0x818>
 8002d7c:	331c      	adds	r3, #28
 8002d7e:	9a08      	ldr	r2, [sp, #32]
 8002d80:	441a      	add	r2, r3
 8002d82:	4498      	add	r8, r3
 8002d84:	441e      	add	r6, r3
 8002d86:	9208      	str	r2, [sp, #32]
 8002d88:	e792      	b.n	8002cb0 <_dtoa_r+0x818>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	e7f6      	b.n	8002d7c <_dtoa_r+0x8e4>
 8002d8e:	9b07      	ldr	r3, [sp, #28]
 8002d90:	9704      	str	r7, [sp, #16]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	dc20      	bgt.n	8002dd8 <_dtoa_r+0x940>
 8002d96:	9300      	str	r3, [sp, #0]
 8002d98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	dd1e      	ble.n	8002ddc <_dtoa_r+0x944>
 8002d9e:	9b00      	ldr	r3, [sp, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f47f aec0 	bne.w	8002b26 <_dtoa_r+0x68e>
 8002da6:	4621      	mov	r1, r4
 8002da8:	2205      	movs	r2, #5
 8002daa:	4658      	mov	r0, fp
 8002dac:	f000 fa9a 	bl	80032e4 <__multadd>
 8002db0:	4601      	mov	r1, r0
 8002db2:	4604      	mov	r4, r0
 8002db4:	4648      	mov	r0, r9
 8002db6:	f000 fcaf 	bl	8003718 <__mcmp>
 8002dba:	2800      	cmp	r0, #0
 8002dbc:	f77f aeb3 	ble.w	8002b26 <_dtoa_r+0x68e>
 8002dc0:	2331      	movs	r3, #49	@ 0x31
 8002dc2:	4656      	mov	r6, sl
 8002dc4:	f806 3b01 	strb.w	r3, [r6], #1
 8002dc8:	9b04      	ldr	r3, [sp, #16]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	9304      	str	r3, [sp, #16]
 8002dce:	e6ae      	b.n	8002b2e <_dtoa_r+0x696>
 8002dd0:	9c07      	ldr	r4, [sp, #28]
 8002dd2:	9704      	str	r7, [sp, #16]
 8002dd4:	4625      	mov	r5, r4
 8002dd6:	e7f3      	b.n	8002dc0 <_dtoa_r+0x928>
 8002dd8:	9b07      	ldr	r3, [sp, #28]
 8002dda:	9300      	str	r3, [sp, #0]
 8002ddc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	f000 8104 	beq.w	8002fec <_dtoa_r+0xb54>
 8002de4:	2e00      	cmp	r6, #0
 8002de6:	dd05      	ble.n	8002df4 <_dtoa_r+0x95c>
 8002de8:	4629      	mov	r1, r5
 8002dea:	4632      	mov	r2, r6
 8002dec:	4658      	mov	r0, fp
 8002dee:	f000 fc27 	bl	8003640 <__lshift>
 8002df2:	4605      	mov	r5, r0
 8002df4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d05a      	beq.n	8002eb0 <_dtoa_r+0xa18>
 8002dfa:	6869      	ldr	r1, [r5, #4]
 8002dfc:	4658      	mov	r0, fp
 8002dfe:	f000 fa0f 	bl	8003220 <_Balloc>
 8002e02:	4606      	mov	r6, r0
 8002e04:	b928      	cbnz	r0, 8002e12 <_dtoa_r+0x97a>
 8002e06:	4b84      	ldr	r3, [pc, #528]	@ (8003018 <_dtoa_r+0xb80>)
 8002e08:	4602      	mov	r2, r0
 8002e0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8002e0e:	f7ff bb5a 	b.w	80024c6 <_dtoa_r+0x2e>
 8002e12:	692a      	ldr	r2, [r5, #16]
 8002e14:	f105 010c 	add.w	r1, r5, #12
 8002e18:	300c      	adds	r0, #12
 8002e1a:	3202      	adds	r2, #2
 8002e1c:	0092      	lsls	r2, r2, #2
 8002e1e:	f000 fe43 	bl	8003aa8 <memcpy>
 8002e22:	2201      	movs	r2, #1
 8002e24:	4631      	mov	r1, r6
 8002e26:	4658      	mov	r0, fp
 8002e28:	f000 fc0a 	bl	8003640 <__lshift>
 8002e2c:	f10a 0301 	add.w	r3, sl, #1
 8002e30:	462f      	mov	r7, r5
 8002e32:	4605      	mov	r5, r0
 8002e34:	9307      	str	r3, [sp, #28]
 8002e36:	9b00      	ldr	r3, [sp, #0]
 8002e38:	4453      	add	r3, sl
 8002e3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002e3c:	9b02      	ldr	r3, [sp, #8]
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	930a      	str	r3, [sp, #40]	@ 0x28
 8002e44:	9b07      	ldr	r3, [sp, #28]
 8002e46:	4621      	mov	r1, r4
 8002e48:	4648      	mov	r0, r9
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	9300      	str	r3, [sp, #0]
 8002e4e:	f7ff fa94 	bl	800237a <quorem>
 8002e52:	4639      	mov	r1, r7
 8002e54:	9002      	str	r0, [sp, #8]
 8002e56:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8002e5a:	4648      	mov	r0, r9
 8002e5c:	f000 fc5c 	bl	8003718 <__mcmp>
 8002e60:	462a      	mov	r2, r5
 8002e62:	9008      	str	r0, [sp, #32]
 8002e64:	4621      	mov	r1, r4
 8002e66:	4658      	mov	r0, fp
 8002e68:	f000 fc72 	bl	8003750 <__mdiff>
 8002e6c:	68c2      	ldr	r2, [r0, #12]
 8002e6e:	4606      	mov	r6, r0
 8002e70:	bb02      	cbnz	r2, 8002eb4 <_dtoa_r+0xa1c>
 8002e72:	4601      	mov	r1, r0
 8002e74:	4648      	mov	r0, r9
 8002e76:	f000 fc4f 	bl	8003718 <__mcmp>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	4631      	mov	r1, r6
 8002e7e:	4658      	mov	r0, fp
 8002e80:	920e      	str	r2, [sp, #56]	@ 0x38
 8002e82:	f000 fa0d 	bl	80032a0 <_Bfree>
 8002e86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e88:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002e8a:	9e07      	ldr	r6, [sp, #28]
 8002e8c:	ea43 0102 	orr.w	r1, r3, r2
 8002e90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002e92:	4319      	orrs	r1, r3
 8002e94:	d110      	bne.n	8002eb8 <_dtoa_r+0xa20>
 8002e96:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8002e9a:	d029      	beq.n	8002ef0 <_dtoa_r+0xa58>
 8002e9c:	9b08      	ldr	r3, [sp, #32]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	dd02      	ble.n	8002ea8 <_dtoa_r+0xa10>
 8002ea2:	9b02      	ldr	r3, [sp, #8]
 8002ea4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8002ea8:	9b00      	ldr	r3, [sp, #0]
 8002eaa:	f883 8000 	strb.w	r8, [r3]
 8002eae:	e63f      	b.n	8002b30 <_dtoa_r+0x698>
 8002eb0:	4628      	mov	r0, r5
 8002eb2:	e7bb      	b.n	8002e2c <_dtoa_r+0x994>
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	e7e1      	b.n	8002e7c <_dtoa_r+0x9e4>
 8002eb8:	9b08      	ldr	r3, [sp, #32]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	db04      	blt.n	8002ec8 <_dtoa_r+0xa30>
 8002ebe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002ec0:	430b      	orrs	r3, r1
 8002ec2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002ec4:	430b      	orrs	r3, r1
 8002ec6:	d120      	bne.n	8002f0a <_dtoa_r+0xa72>
 8002ec8:	2a00      	cmp	r2, #0
 8002eca:	dded      	ble.n	8002ea8 <_dtoa_r+0xa10>
 8002ecc:	4649      	mov	r1, r9
 8002ece:	2201      	movs	r2, #1
 8002ed0:	4658      	mov	r0, fp
 8002ed2:	f000 fbb5 	bl	8003640 <__lshift>
 8002ed6:	4621      	mov	r1, r4
 8002ed8:	4681      	mov	r9, r0
 8002eda:	f000 fc1d 	bl	8003718 <__mcmp>
 8002ede:	2800      	cmp	r0, #0
 8002ee0:	dc03      	bgt.n	8002eea <_dtoa_r+0xa52>
 8002ee2:	d1e1      	bne.n	8002ea8 <_dtoa_r+0xa10>
 8002ee4:	f018 0f01 	tst.w	r8, #1
 8002ee8:	d0de      	beq.n	8002ea8 <_dtoa_r+0xa10>
 8002eea:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8002eee:	d1d8      	bne.n	8002ea2 <_dtoa_r+0xa0a>
 8002ef0:	2339      	movs	r3, #57	@ 0x39
 8002ef2:	9a00      	ldr	r2, [sp, #0]
 8002ef4:	7013      	strb	r3, [r2, #0]
 8002ef6:	4633      	mov	r3, r6
 8002ef8:	461e      	mov	r6, r3
 8002efa:	3b01      	subs	r3, #1
 8002efc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8002f00:	2a39      	cmp	r2, #57	@ 0x39
 8002f02:	d052      	beq.n	8002faa <_dtoa_r+0xb12>
 8002f04:	3201      	adds	r2, #1
 8002f06:	701a      	strb	r2, [r3, #0]
 8002f08:	e612      	b.n	8002b30 <_dtoa_r+0x698>
 8002f0a:	2a00      	cmp	r2, #0
 8002f0c:	dd07      	ble.n	8002f1e <_dtoa_r+0xa86>
 8002f0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8002f12:	d0ed      	beq.n	8002ef0 <_dtoa_r+0xa58>
 8002f14:	f108 0301 	add.w	r3, r8, #1
 8002f18:	9a00      	ldr	r2, [sp, #0]
 8002f1a:	7013      	strb	r3, [r2, #0]
 8002f1c:	e608      	b.n	8002b30 <_dtoa_r+0x698>
 8002f1e:	9b07      	ldr	r3, [sp, #28]
 8002f20:	9a07      	ldr	r2, [sp, #28]
 8002f22:	f803 8c01 	strb.w	r8, [r3, #-1]
 8002f26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d028      	beq.n	8002f7e <_dtoa_r+0xae6>
 8002f2c:	4649      	mov	r1, r9
 8002f2e:	2300      	movs	r3, #0
 8002f30:	220a      	movs	r2, #10
 8002f32:	4658      	mov	r0, fp
 8002f34:	f000 f9d6 	bl	80032e4 <__multadd>
 8002f38:	42af      	cmp	r7, r5
 8002f3a:	4681      	mov	r9, r0
 8002f3c:	f04f 0300 	mov.w	r3, #0
 8002f40:	f04f 020a 	mov.w	r2, #10
 8002f44:	4639      	mov	r1, r7
 8002f46:	4658      	mov	r0, fp
 8002f48:	d107      	bne.n	8002f5a <_dtoa_r+0xac2>
 8002f4a:	f000 f9cb 	bl	80032e4 <__multadd>
 8002f4e:	4607      	mov	r7, r0
 8002f50:	4605      	mov	r5, r0
 8002f52:	9b07      	ldr	r3, [sp, #28]
 8002f54:	3301      	adds	r3, #1
 8002f56:	9307      	str	r3, [sp, #28]
 8002f58:	e774      	b.n	8002e44 <_dtoa_r+0x9ac>
 8002f5a:	f000 f9c3 	bl	80032e4 <__multadd>
 8002f5e:	4629      	mov	r1, r5
 8002f60:	4607      	mov	r7, r0
 8002f62:	2300      	movs	r3, #0
 8002f64:	220a      	movs	r2, #10
 8002f66:	4658      	mov	r0, fp
 8002f68:	f000 f9bc 	bl	80032e4 <__multadd>
 8002f6c:	4605      	mov	r5, r0
 8002f6e:	e7f0      	b.n	8002f52 <_dtoa_r+0xaba>
 8002f70:	9b00      	ldr	r3, [sp, #0]
 8002f72:	2700      	movs	r7, #0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	bfcc      	ite	gt
 8002f78:	461e      	movgt	r6, r3
 8002f7a:	2601      	movle	r6, #1
 8002f7c:	4456      	add	r6, sl
 8002f7e:	4649      	mov	r1, r9
 8002f80:	2201      	movs	r2, #1
 8002f82:	4658      	mov	r0, fp
 8002f84:	f000 fb5c 	bl	8003640 <__lshift>
 8002f88:	4621      	mov	r1, r4
 8002f8a:	4681      	mov	r9, r0
 8002f8c:	f000 fbc4 	bl	8003718 <__mcmp>
 8002f90:	2800      	cmp	r0, #0
 8002f92:	dcb0      	bgt.n	8002ef6 <_dtoa_r+0xa5e>
 8002f94:	d102      	bne.n	8002f9c <_dtoa_r+0xb04>
 8002f96:	f018 0f01 	tst.w	r8, #1
 8002f9a:	d1ac      	bne.n	8002ef6 <_dtoa_r+0xa5e>
 8002f9c:	4633      	mov	r3, r6
 8002f9e:	461e      	mov	r6, r3
 8002fa0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8002fa4:	2a30      	cmp	r2, #48	@ 0x30
 8002fa6:	d0fa      	beq.n	8002f9e <_dtoa_r+0xb06>
 8002fa8:	e5c2      	b.n	8002b30 <_dtoa_r+0x698>
 8002faa:	459a      	cmp	sl, r3
 8002fac:	d1a4      	bne.n	8002ef8 <_dtoa_r+0xa60>
 8002fae:	9b04      	ldr	r3, [sp, #16]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	9304      	str	r3, [sp, #16]
 8002fb4:	2331      	movs	r3, #49	@ 0x31
 8002fb6:	f88a 3000 	strb.w	r3, [sl]
 8002fba:	e5b9      	b.n	8002b30 <_dtoa_r+0x698>
 8002fbc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8002fbe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800301c <_dtoa_r+0xb84>
 8002fc2:	b11b      	cbz	r3, 8002fcc <_dtoa_r+0xb34>
 8002fc4:	f10a 0308 	add.w	r3, sl, #8
 8002fc8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8002fca:	6013      	str	r3, [r2, #0]
 8002fcc:	4650      	mov	r0, sl
 8002fce:	b019      	add	sp, #100	@ 0x64
 8002fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	f77f ae37 	ble.w	8002c4a <_dtoa_r+0x7b2>
 8002fdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002fde:	930a      	str	r3, [sp, #40]	@ 0x28
 8002fe0:	2001      	movs	r0, #1
 8002fe2:	e655      	b.n	8002c90 <_dtoa_r+0x7f8>
 8002fe4:	9b00      	ldr	r3, [sp, #0]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f77f aed6 	ble.w	8002d98 <_dtoa_r+0x900>
 8002fec:	4656      	mov	r6, sl
 8002fee:	4621      	mov	r1, r4
 8002ff0:	4648      	mov	r0, r9
 8002ff2:	f7ff f9c2 	bl	800237a <quorem>
 8002ff6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8002ffa:	9b00      	ldr	r3, [sp, #0]
 8002ffc:	f806 8b01 	strb.w	r8, [r6], #1
 8003000:	eba6 020a 	sub.w	r2, r6, sl
 8003004:	4293      	cmp	r3, r2
 8003006:	ddb3      	ble.n	8002f70 <_dtoa_r+0xad8>
 8003008:	4649      	mov	r1, r9
 800300a:	2300      	movs	r3, #0
 800300c:	220a      	movs	r2, #10
 800300e:	4658      	mov	r0, fp
 8003010:	f000 f968 	bl	80032e4 <__multadd>
 8003014:	4681      	mov	r9, r0
 8003016:	e7ea      	b.n	8002fee <_dtoa_r+0xb56>
 8003018:	080041a0 	.word	0x080041a0
 800301c:	08004124 	.word	0x08004124

08003020 <_free_r>:
 8003020:	b538      	push	{r3, r4, r5, lr}
 8003022:	4605      	mov	r5, r0
 8003024:	2900      	cmp	r1, #0
 8003026:	d041      	beq.n	80030ac <_free_r+0x8c>
 8003028:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800302c:	1f0c      	subs	r4, r1, #4
 800302e:	2b00      	cmp	r3, #0
 8003030:	bfb8      	it	lt
 8003032:	18e4      	addlt	r4, r4, r3
 8003034:	f000 f8e8 	bl	8003208 <__malloc_lock>
 8003038:	4a1d      	ldr	r2, [pc, #116]	@ (80030b0 <_free_r+0x90>)
 800303a:	6813      	ldr	r3, [r2, #0]
 800303c:	b933      	cbnz	r3, 800304c <_free_r+0x2c>
 800303e:	6063      	str	r3, [r4, #4]
 8003040:	6014      	str	r4, [r2, #0]
 8003042:	4628      	mov	r0, r5
 8003044:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003048:	f000 b8e4 	b.w	8003214 <__malloc_unlock>
 800304c:	42a3      	cmp	r3, r4
 800304e:	d908      	bls.n	8003062 <_free_r+0x42>
 8003050:	6820      	ldr	r0, [r4, #0]
 8003052:	1821      	adds	r1, r4, r0
 8003054:	428b      	cmp	r3, r1
 8003056:	bf01      	itttt	eq
 8003058:	6819      	ldreq	r1, [r3, #0]
 800305a:	685b      	ldreq	r3, [r3, #4]
 800305c:	1809      	addeq	r1, r1, r0
 800305e:	6021      	streq	r1, [r4, #0]
 8003060:	e7ed      	b.n	800303e <_free_r+0x1e>
 8003062:	461a      	mov	r2, r3
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	b10b      	cbz	r3, 800306c <_free_r+0x4c>
 8003068:	42a3      	cmp	r3, r4
 800306a:	d9fa      	bls.n	8003062 <_free_r+0x42>
 800306c:	6811      	ldr	r1, [r2, #0]
 800306e:	1850      	adds	r0, r2, r1
 8003070:	42a0      	cmp	r0, r4
 8003072:	d10b      	bne.n	800308c <_free_r+0x6c>
 8003074:	6820      	ldr	r0, [r4, #0]
 8003076:	4401      	add	r1, r0
 8003078:	1850      	adds	r0, r2, r1
 800307a:	6011      	str	r1, [r2, #0]
 800307c:	4283      	cmp	r3, r0
 800307e:	d1e0      	bne.n	8003042 <_free_r+0x22>
 8003080:	6818      	ldr	r0, [r3, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	4408      	add	r0, r1
 8003086:	6053      	str	r3, [r2, #4]
 8003088:	6010      	str	r0, [r2, #0]
 800308a:	e7da      	b.n	8003042 <_free_r+0x22>
 800308c:	d902      	bls.n	8003094 <_free_r+0x74>
 800308e:	230c      	movs	r3, #12
 8003090:	602b      	str	r3, [r5, #0]
 8003092:	e7d6      	b.n	8003042 <_free_r+0x22>
 8003094:	6820      	ldr	r0, [r4, #0]
 8003096:	1821      	adds	r1, r4, r0
 8003098:	428b      	cmp	r3, r1
 800309a:	bf02      	ittt	eq
 800309c:	6819      	ldreq	r1, [r3, #0]
 800309e:	685b      	ldreq	r3, [r3, #4]
 80030a0:	1809      	addeq	r1, r1, r0
 80030a2:	6063      	str	r3, [r4, #4]
 80030a4:	bf08      	it	eq
 80030a6:	6021      	streq	r1, [r4, #0]
 80030a8:	6054      	str	r4, [r2, #4]
 80030aa:	e7ca      	b.n	8003042 <_free_r+0x22>
 80030ac:	bd38      	pop	{r3, r4, r5, pc}
 80030ae:	bf00      	nop
 80030b0:	20000470 	.word	0x20000470

080030b4 <malloc>:
 80030b4:	4b02      	ldr	r3, [pc, #8]	@ (80030c0 <malloc+0xc>)
 80030b6:	4601      	mov	r1, r0
 80030b8:	6818      	ldr	r0, [r3, #0]
 80030ba:	f000 b825 	b.w	8003108 <_malloc_r>
 80030be:	bf00      	nop
 80030c0:	20000010 	.word	0x20000010

080030c4 <sbrk_aligned>:
 80030c4:	b570      	push	{r4, r5, r6, lr}
 80030c6:	4e0f      	ldr	r6, [pc, #60]	@ (8003104 <sbrk_aligned+0x40>)
 80030c8:	460c      	mov	r4, r1
 80030ca:	4605      	mov	r5, r0
 80030cc:	6831      	ldr	r1, [r6, #0]
 80030ce:	b911      	cbnz	r1, 80030d6 <sbrk_aligned+0x12>
 80030d0:	f000 fcda 	bl	8003a88 <_sbrk_r>
 80030d4:	6030      	str	r0, [r6, #0]
 80030d6:	4621      	mov	r1, r4
 80030d8:	4628      	mov	r0, r5
 80030da:	f000 fcd5 	bl	8003a88 <_sbrk_r>
 80030de:	1c43      	adds	r3, r0, #1
 80030e0:	d103      	bne.n	80030ea <sbrk_aligned+0x26>
 80030e2:	f04f 34ff 	mov.w	r4, #4294967295
 80030e6:	4620      	mov	r0, r4
 80030e8:	bd70      	pop	{r4, r5, r6, pc}
 80030ea:	1cc4      	adds	r4, r0, #3
 80030ec:	f024 0403 	bic.w	r4, r4, #3
 80030f0:	42a0      	cmp	r0, r4
 80030f2:	d0f8      	beq.n	80030e6 <sbrk_aligned+0x22>
 80030f4:	1a21      	subs	r1, r4, r0
 80030f6:	4628      	mov	r0, r5
 80030f8:	f000 fcc6 	bl	8003a88 <_sbrk_r>
 80030fc:	3001      	adds	r0, #1
 80030fe:	d1f2      	bne.n	80030e6 <sbrk_aligned+0x22>
 8003100:	e7ef      	b.n	80030e2 <sbrk_aligned+0x1e>
 8003102:	bf00      	nop
 8003104:	2000046c 	.word	0x2000046c

08003108 <_malloc_r>:
 8003108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800310c:	1ccd      	adds	r5, r1, #3
 800310e:	4606      	mov	r6, r0
 8003110:	f025 0503 	bic.w	r5, r5, #3
 8003114:	3508      	adds	r5, #8
 8003116:	2d0c      	cmp	r5, #12
 8003118:	bf38      	it	cc
 800311a:	250c      	movcc	r5, #12
 800311c:	2d00      	cmp	r5, #0
 800311e:	db01      	blt.n	8003124 <_malloc_r+0x1c>
 8003120:	42a9      	cmp	r1, r5
 8003122:	d904      	bls.n	800312e <_malloc_r+0x26>
 8003124:	230c      	movs	r3, #12
 8003126:	6033      	str	r3, [r6, #0]
 8003128:	2000      	movs	r0, #0
 800312a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800312e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003204 <_malloc_r+0xfc>
 8003132:	f000 f869 	bl	8003208 <__malloc_lock>
 8003136:	f8d8 3000 	ldr.w	r3, [r8]
 800313a:	461c      	mov	r4, r3
 800313c:	bb44      	cbnz	r4, 8003190 <_malloc_r+0x88>
 800313e:	4629      	mov	r1, r5
 8003140:	4630      	mov	r0, r6
 8003142:	f7ff ffbf 	bl	80030c4 <sbrk_aligned>
 8003146:	1c43      	adds	r3, r0, #1
 8003148:	4604      	mov	r4, r0
 800314a:	d158      	bne.n	80031fe <_malloc_r+0xf6>
 800314c:	f8d8 4000 	ldr.w	r4, [r8]
 8003150:	4627      	mov	r7, r4
 8003152:	2f00      	cmp	r7, #0
 8003154:	d143      	bne.n	80031de <_malloc_r+0xd6>
 8003156:	2c00      	cmp	r4, #0
 8003158:	d04b      	beq.n	80031f2 <_malloc_r+0xea>
 800315a:	6823      	ldr	r3, [r4, #0]
 800315c:	4639      	mov	r1, r7
 800315e:	4630      	mov	r0, r6
 8003160:	eb04 0903 	add.w	r9, r4, r3
 8003164:	f000 fc90 	bl	8003a88 <_sbrk_r>
 8003168:	4581      	cmp	r9, r0
 800316a:	d142      	bne.n	80031f2 <_malloc_r+0xea>
 800316c:	6821      	ldr	r1, [r4, #0]
 800316e:	4630      	mov	r0, r6
 8003170:	1a6d      	subs	r5, r5, r1
 8003172:	4629      	mov	r1, r5
 8003174:	f7ff ffa6 	bl	80030c4 <sbrk_aligned>
 8003178:	3001      	adds	r0, #1
 800317a:	d03a      	beq.n	80031f2 <_malloc_r+0xea>
 800317c:	6823      	ldr	r3, [r4, #0]
 800317e:	442b      	add	r3, r5
 8003180:	6023      	str	r3, [r4, #0]
 8003182:	f8d8 3000 	ldr.w	r3, [r8]
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	bb62      	cbnz	r2, 80031e4 <_malloc_r+0xdc>
 800318a:	f8c8 7000 	str.w	r7, [r8]
 800318e:	e00f      	b.n	80031b0 <_malloc_r+0xa8>
 8003190:	6822      	ldr	r2, [r4, #0]
 8003192:	1b52      	subs	r2, r2, r5
 8003194:	d420      	bmi.n	80031d8 <_malloc_r+0xd0>
 8003196:	2a0b      	cmp	r2, #11
 8003198:	d917      	bls.n	80031ca <_malloc_r+0xc2>
 800319a:	1961      	adds	r1, r4, r5
 800319c:	42a3      	cmp	r3, r4
 800319e:	6025      	str	r5, [r4, #0]
 80031a0:	bf18      	it	ne
 80031a2:	6059      	strne	r1, [r3, #4]
 80031a4:	6863      	ldr	r3, [r4, #4]
 80031a6:	bf08      	it	eq
 80031a8:	f8c8 1000 	streq.w	r1, [r8]
 80031ac:	5162      	str	r2, [r4, r5]
 80031ae:	604b      	str	r3, [r1, #4]
 80031b0:	4630      	mov	r0, r6
 80031b2:	f000 f82f 	bl	8003214 <__malloc_unlock>
 80031b6:	f104 000b 	add.w	r0, r4, #11
 80031ba:	1d23      	adds	r3, r4, #4
 80031bc:	f020 0007 	bic.w	r0, r0, #7
 80031c0:	1ac2      	subs	r2, r0, r3
 80031c2:	bf1c      	itt	ne
 80031c4:	1a1b      	subne	r3, r3, r0
 80031c6:	50a3      	strne	r3, [r4, r2]
 80031c8:	e7af      	b.n	800312a <_malloc_r+0x22>
 80031ca:	6862      	ldr	r2, [r4, #4]
 80031cc:	42a3      	cmp	r3, r4
 80031ce:	bf0c      	ite	eq
 80031d0:	f8c8 2000 	streq.w	r2, [r8]
 80031d4:	605a      	strne	r2, [r3, #4]
 80031d6:	e7eb      	b.n	80031b0 <_malloc_r+0xa8>
 80031d8:	4623      	mov	r3, r4
 80031da:	6864      	ldr	r4, [r4, #4]
 80031dc:	e7ae      	b.n	800313c <_malloc_r+0x34>
 80031de:	463c      	mov	r4, r7
 80031e0:	687f      	ldr	r7, [r7, #4]
 80031e2:	e7b6      	b.n	8003152 <_malloc_r+0x4a>
 80031e4:	461a      	mov	r2, r3
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	42a3      	cmp	r3, r4
 80031ea:	d1fb      	bne.n	80031e4 <_malloc_r+0xdc>
 80031ec:	2300      	movs	r3, #0
 80031ee:	6053      	str	r3, [r2, #4]
 80031f0:	e7de      	b.n	80031b0 <_malloc_r+0xa8>
 80031f2:	230c      	movs	r3, #12
 80031f4:	4630      	mov	r0, r6
 80031f6:	6033      	str	r3, [r6, #0]
 80031f8:	f000 f80c 	bl	8003214 <__malloc_unlock>
 80031fc:	e794      	b.n	8003128 <_malloc_r+0x20>
 80031fe:	6005      	str	r5, [r0, #0]
 8003200:	e7d6      	b.n	80031b0 <_malloc_r+0xa8>
 8003202:	bf00      	nop
 8003204:	20000470 	.word	0x20000470

08003208 <__malloc_lock>:
 8003208:	4801      	ldr	r0, [pc, #4]	@ (8003210 <__malloc_lock+0x8>)
 800320a:	f7ff b8a6 	b.w	800235a <__retarget_lock_acquire_recursive>
 800320e:	bf00      	nop
 8003210:	20000468 	.word	0x20000468

08003214 <__malloc_unlock>:
 8003214:	4801      	ldr	r0, [pc, #4]	@ (800321c <__malloc_unlock+0x8>)
 8003216:	f7ff b8a1 	b.w	800235c <__retarget_lock_release_recursive>
 800321a:	bf00      	nop
 800321c:	20000468 	.word	0x20000468

08003220 <_Balloc>:
 8003220:	b570      	push	{r4, r5, r6, lr}
 8003222:	69c6      	ldr	r6, [r0, #28]
 8003224:	4604      	mov	r4, r0
 8003226:	460d      	mov	r5, r1
 8003228:	b976      	cbnz	r6, 8003248 <_Balloc+0x28>
 800322a:	2010      	movs	r0, #16
 800322c:	f7ff ff42 	bl	80030b4 <malloc>
 8003230:	4602      	mov	r2, r0
 8003232:	61e0      	str	r0, [r4, #28]
 8003234:	b920      	cbnz	r0, 8003240 <_Balloc+0x20>
 8003236:	4b18      	ldr	r3, [pc, #96]	@ (8003298 <_Balloc+0x78>)
 8003238:	216b      	movs	r1, #107	@ 0x6b
 800323a:	4818      	ldr	r0, [pc, #96]	@ (800329c <_Balloc+0x7c>)
 800323c:	f000 fc42 	bl	8003ac4 <__assert_func>
 8003240:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003244:	6006      	str	r6, [r0, #0]
 8003246:	60c6      	str	r6, [r0, #12]
 8003248:	69e6      	ldr	r6, [r4, #28]
 800324a:	68f3      	ldr	r3, [r6, #12]
 800324c:	b183      	cbz	r3, 8003270 <_Balloc+0x50>
 800324e:	69e3      	ldr	r3, [r4, #28]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003256:	b9b8      	cbnz	r0, 8003288 <_Balloc+0x68>
 8003258:	2101      	movs	r1, #1
 800325a:	4620      	mov	r0, r4
 800325c:	fa01 f605 	lsl.w	r6, r1, r5
 8003260:	1d72      	adds	r2, r6, #5
 8003262:	0092      	lsls	r2, r2, #2
 8003264:	f000 fc4c 	bl	8003b00 <_calloc_r>
 8003268:	b160      	cbz	r0, 8003284 <_Balloc+0x64>
 800326a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800326e:	e00e      	b.n	800328e <_Balloc+0x6e>
 8003270:	2221      	movs	r2, #33	@ 0x21
 8003272:	2104      	movs	r1, #4
 8003274:	4620      	mov	r0, r4
 8003276:	f000 fc43 	bl	8003b00 <_calloc_r>
 800327a:	69e3      	ldr	r3, [r4, #28]
 800327c:	60f0      	str	r0, [r6, #12]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1e4      	bne.n	800324e <_Balloc+0x2e>
 8003284:	2000      	movs	r0, #0
 8003286:	bd70      	pop	{r4, r5, r6, pc}
 8003288:	6802      	ldr	r2, [r0, #0]
 800328a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800328e:	2300      	movs	r3, #0
 8003290:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003294:	e7f7      	b.n	8003286 <_Balloc+0x66>
 8003296:	bf00      	nop
 8003298:	08004131 	.word	0x08004131
 800329c:	080041b1 	.word	0x080041b1

080032a0 <_Bfree>:
 80032a0:	b570      	push	{r4, r5, r6, lr}
 80032a2:	69c6      	ldr	r6, [r0, #28]
 80032a4:	4605      	mov	r5, r0
 80032a6:	460c      	mov	r4, r1
 80032a8:	b976      	cbnz	r6, 80032c8 <_Bfree+0x28>
 80032aa:	2010      	movs	r0, #16
 80032ac:	f7ff ff02 	bl	80030b4 <malloc>
 80032b0:	4602      	mov	r2, r0
 80032b2:	61e8      	str	r0, [r5, #28]
 80032b4:	b920      	cbnz	r0, 80032c0 <_Bfree+0x20>
 80032b6:	4b09      	ldr	r3, [pc, #36]	@ (80032dc <_Bfree+0x3c>)
 80032b8:	218f      	movs	r1, #143	@ 0x8f
 80032ba:	4809      	ldr	r0, [pc, #36]	@ (80032e0 <_Bfree+0x40>)
 80032bc:	f000 fc02 	bl	8003ac4 <__assert_func>
 80032c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80032c4:	6006      	str	r6, [r0, #0]
 80032c6:	60c6      	str	r6, [r0, #12]
 80032c8:	b13c      	cbz	r4, 80032da <_Bfree+0x3a>
 80032ca:	69eb      	ldr	r3, [r5, #28]
 80032cc:	6862      	ldr	r2, [r4, #4]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80032d4:	6021      	str	r1, [r4, #0]
 80032d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80032da:	bd70      	pop	{r4, r5, r6, pc}
 80032dc:	08004131 	.word	0x08004131
 80032e0:	080041b1 	.word	0x080041b1

080032e4 <__multadd>:
 80032e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032e8:	f101 0c14 	add.w	ip, r1, #20
 80032ec:	4607      	mov	r7, r0
 80032ee:	460c      	mov	r4, r1
 80032f0:	461e      	mov	r6, r3
 80032f2:	690d      	ldr	r5, [r1, #16]
 80032f4:	2000      	movs	r0, #0
 80032f6:	f8dc 3000 	ldr.w	r3, [ip]
 80032fa:	3001      	adds	r0, #1
 80032fc:	b299      	uxth	r1, r3
 80032fe:	4285      	cmp	r5, r0
 8003300:	fb02 6101 	mla	r1, r2, r1, r6
 8003304:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003308:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800330c:	b289      	uxth	r1, r1
 800330e:	fb02 3306 	mla	r3, r2, r6, r3
 8003312:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003316:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800331a:	f84c 1b04 	str.w	r1, [ip], #4
 800331e:	dcea      	bgt.n	80032f6 <__multadd+0x12>
 8003320:	b30e      	cbz	r6, 8003366 <__multadd+0x82>
 8003322:	68a3      	ldr	r3, [r4, #8]
 8003324:	42ab      	cmp	r3, r5
 8003326:	dc19      	bgt.n	800335c <__multadd+0x78>
 8003328:	6861      	ldr	r1, [r4, #4]
 800332a:	4638      	mov	r0, r7
 800332c:	3101      	adds	r1, #1
 800332e:	f7ff ff77 	bl	8003220 <_Balloc>
 8003332:	4680      	mov	r8, r0
 8003334:	b928      	cbnz	r0, 8003342 <__multadd+0x5e>
 8003336:	4602      	mov	r2, r0
 8003338:	4b0c      	ldr	r3, [pc, #48]	@ (800336c <__multadd+0x88>)
 800333a:	21ba      	movs	r1, #186	@ 0xba
 800333c:	480c      	ldr	r0, [pc, #48]	@ (8003370 <__multadd+0x8c>)
 800333e:	f000 fbc1 	bl	8003ac4 <__assert_func>
 8003342:	6922      	ldr	r2, [r4, #16]
 8003344:	f104 010c 	add.w	r1, r4, #12
 8003348:	300c      	adds	r0, #12
 800334a:	3202      	adds	r2, #2
 800334c:	0092      	lsls	r2, r2, #2
 800334e:	f000 fbab 	bl	8003aa8 <memcpy>
 8003352:	4621      	mov	r1, r4
 8003354:	4644      	mov	r4, r8
 8003356:	4638      	mov	r0, r7
 8003358:	f7ff ffa2 	bl	80032a0 <_Bfree>
 800335c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003360:	3501      	adds	r5, #1
 8003362:	615e      	str	r6, [r3, #20]
 8003364:	6125      	str	r5, [r4, #16]
 8003366:	4620      	mov	r0, r4
 8003368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800336c:	080041a0 	.word	0x080041a0
 8003370:	080041b1 	.word	0x080041b1

08003374 <__hi0bits>:
 8003374:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8003378:	4603      	mov	r3, r0
 800337a:	bf36      	itet	cc
 800337c:	0403      	lslcc	r3, r0, #16
 800337e:	2000      	movcs	r0, #0
 8003380:	2010      	movcc	r0, #16
 8003382:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003386:	bf3c      	itt	cc
 8003388:	021b      	lslcc	r3, r3, #8
 800338a:	3008      	addcc	r0, #8
 800338c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003390:	bf3c      	itt	cc
 8003392:	011b      	lslcc	r3, r3, #4
 8003394:	3004      	addcc	r0, #4
 8003396:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800339a:	bf3c      	itt	cc
 800339c:	009b      	lslcc	r3, r3, #2
 800339e:	3002      	addcc	r0, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	db05      	blt.n	80033b0 <__hi0bits+0x3c>
 80033a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80033a8:	f100 0001 	add.w	r0, r0, #1
 80033ac:	bf08      	it	eq
 80033ae:	2020      	moveq	r0, #32
 80033b0:	4770      	bx	lr

080033b2 <__lo0bits>:
 80033b2:	6803      	ldr	r3, [r0, #0]
 80033b4:	4602      	mov	r2, r0
 80033b6:	f013 0007 	ands.w	r0, r3, #7
 80033ba:	d00b      	beq.n	80033d4 <__lo0bits+0x22>
 80033bc:	07d9      	lsls	r1, r3, #31
 80033be:	d421      	bmi.n	8003404 <__lo0bits+0x52>
 80033c0:	0798      	lsls	r0, r3, #30
 80033c2:	bf47      	ittee	mi
 80033c4:	085b      	lsrmi	r3, r3, #1
 80033c6:	2001      	movmi	r0, #1
 80033c8:	089b      	lsrpl	r3, r3, #2
 80033ca:	2002      	movpl	r0, #2
 80033cc:	bf4c      	ite	mi
 80033ce:	6013      	strmi	r3, [r2, #0]
 80033d0:	6013      	strpl	r3, [r2, #0]
 80033d2:	4770      	bx	lr
 80033d4:	b299      	uxth	r1, r3
 80033d6:	b909      	cbnz	r1, 80033dc <__lo0bits+0x2a>
 80033d8:	0c1b      	lsrs	r3, r3, #16
 80033da:	2010      	movs	r0, #16
 80033dc:	b2d9      	uxtb	r1, r3
 80033de:	b909      	cbnz	r1, 80033e4 <__lo0bits+0x32>
 80033e0:	3008      	adds	r0, #8
 80033e2:	0a1b      	lsrs	r3, r3, #8
 80033e4:	0719      	lsls	r1, r3, #28
 80033e6:	bf04      	itt	eq
 80033e8:	091b      	lsreq	r3, r3, #4
 80033ea:	3004      	addeq	r0, #4
 80033ec:	0799      	lsls	r1, r3, #30
 80033ee:	bf04      	itt	eq
 80033f0:	089b      	lsreq	r3, r3, #2
 80033f2:	3002      	addeq	r0, #2
 80033f4:	07d9      	lsls	r1, r3, #31
 80033f6:	d403      	bmi.n	8003400 <__lo0bits+0x4e>
 80033f8:	085b      	lsrs	r3, r3, #1
 80033fa:	f100 0001 	add.w	r0, r0, #1
 80033fe:	d003      	beq.n	8003408 <__lo0bits+0x56>
 8003400:	6013      	str	r3, [r2, #0]
 8003402:	4770      	bx	lr
 8003404:	2000      	movs	r0, #0
 8003406:	4770      	bx	lr
 8003408:	2020      	movs	r0, #32
 800340a:	4770      	bx	lr

0800340c <__i2b>:
 800340c:	b510      	push	{r4, lr}
 800340e:	460c      	mov	r4, r1
 8003410:	2101      	movs	r1, #1
 8003412:	f7ff ff05 	bl	8003220 <_Balloc>
 8003416:	4602      	mov	r2, r0
 8003418:	b928      	cbnz	r0, 8003426 <__i2b+0x1a>
 800341a:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <__i2b+0x24>)
 800341c:	f240 1145 	movw	r1, #325	@ 0x145
 8003420:	4804      	ldr	r0, [pc, #16]	@ (8003434 <__i2b+0x28>)
 8003422:	f000 fb4f 	bl	8003ac4 <__assert_func>
 8003426:	2301      	movs	r3, #1
 8003428:	6144      	str	r4, [r0, #20]
 800342a:	6103      	str	r3, [r0, #16]
 800342c:	bd10      	pop	{r4, pc}
 800342e:	bf00      	nop
 8003430:	080041a0 	.word	0x080041a0
 8003434:	080041b1 	.word	0x080041b1

08003438 <__multiply>:
 8003438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800343c:	4614      	mov	r4, r2
 800343e:	690a      	ldr	r2, [r1, #16]
 8003440:	460f      	mov	r7, r1
 8003442:	b085      	sub	sp, #20
 8003444:	6923      	ldr	r3, [r4, #16]
 8003446:	429a      	cmp	r2, r3
 8003448:	bfa2      	ittt	ge
 800344a:	4623      	movge	r3, r4
 800344c:	460c      	movge	r4, r1
 800344e:	461f      	movge	r7, r3
 8003450:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8003454:	68a3      	ldr	r3, [r4, #8]
 8003456:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800345a:	6861      	ldr	r1, [r4, #4]
 800345c:	eb0a 0609 	add.w	r6, sl, r9
 8003460:	42b3      	cmp	r3, r6
 8003462:	bfb8      	it	lt
 8003464:	3101      	addlt	r1, #1
 8003466:	f7ff fedb 	bl	8003220 <_Balloc>
 800346a:	b930      	cbnz	r0, 800347a <__multiply+0x42>
 800346c:	4602      	mov	r2, r0
 800346e:	4b45      	ldr	r3, [pc, #276]	@ (8003584 <__multiply+0x14c>)
 8003470:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8003474:	4844      	ldr	r0, [pc, #272]	@ (8003588 <__multiply+0x150>)
 8003476:	f000 fb25 	bl	8003ac4 <__assert_func>
 800347a:	f100 0514 	add.w	r5, r0, #20
 800347e:	2200      	movs	r2, #0
 8003480:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8003484:	462b      	mov	r3, r5
 8003486:	4543      	cmp	r3, r8
 8003488:	d321      	bcc.n	80034ce <__multiply+0x96>
 800348a:	f107 0114 	add.w	r1, r7, #20
 800348e:	f104 0214 	add.w	r2, r4, #20
 8003492:	f104 0715 	add.w	r7, r4, #21
 8003496:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800349a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800349e:	9302      	str	r3, [sp, #8]
 80034a0:	1b13      	subs	r3, r2, r4
 80034a2:	3b15      	subs	r3, #21
 80034a4:	f023 0303 	bic.w	r3, r3, #3
 80034a8:	3304      	adds	r3, #4
 80034aa:	42ba      	cmp	r2, r7
 80034ac:	bf38      	it	cc
 80034ae:	2304      	movcc	r3, #4
 80034b0:	9301      	str	r3, [sp, #4]
 80034b2:	9b02      	ldr	r3, [sp, #8]
 80034b4:	9103      	str	r1, [sp, #12]
 80034b6:	428b      	cmp	r3, r1
 80034b8:	d80c      	bhi.n	80034d4 <__multiply+0x9c>
 80034ba:	2e00      	cmp	r6, #0
 80034bc:	dd03      	ble.n	80034c6 <__multiply+0x8e>
 80034be:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d05b      	beq.n	800357e <__multiply+0x146>
 80034c6:	6106      	str	r6, [r0, #16]
 80034c8:	b005      	add	sp, #20
 80034ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034ce:	f843 2b04 	str.w	r2, [r3], #4
 80034d2:	e7d8      	b.n	8003486 <__multiply+0x4e>
 80034d4:	f8b1 a000 	ldrh.w	sl, [r1]
 80034d8:	f1ba 0f00 	cmp.w	sl, #0
 80034dc:	d024      	beq.n	8003528 <__multiply+0xf0>
 80034de:	f104 0e14 	add.w	lr, r4, #20
 80034e2:	46a9      	mov	r9, r5
 80034e4:	f04f 0c00 	mov.w	ip, #0
 80034e8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80034ec:	f8d9 3000 	ldr.w	r3, [r9]
 80034f0:	fa1f fb87 	uxth.w	fp, r7
 80034f4:	4572      	cmp	r2, lr
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	fb0a 330b 	mla	r3, sl, fp, r3
 80034fc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8003500:	f8d9 7000 	ldr.w	r7, [r9]
 8003504:	4463      	add	r3, ip
 8003506:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800350a:	fb0a c70b 	mla	r7, sl, fp, ip
 800350e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8003512:	b29b      	uxth	r3, r3
 8003514:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8003518:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800351c:	f849 3b04 	str.w	r3, [r9], #4
 8003520:	d8e2      	bhi.n	80034e8 <__multiply+0xb0>
 8003522:	9b01      	ldr	r3, [sp, #4]
 8003524:	f845 c003 	str.w	ip, [r5, r3]
 8003528:	9b03      	ldr	r3, [sp, #12]
 800352a:	3104      	adds	r1, #4
 800352c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8003530:	f1b9 0f00 	cmp.w	r9, #0
 8003534:	d021      	beq.n	800357a <__multiply+0x142>
 8003536:	682b      	ldr	r3, [r5, #0]
 8003538:	f104 0c14 	add.w	ip, r4, #20
 800353c:	46ae      	mov	lr, r5
 800353e:	f04f 0a00 	mov.w	sl, #0
 8003542:	f8bc b000 	ldrh.w	fp, [ip]
 8003546:	b29b      	uxth	r3, r3
 8003548:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800354c:	fb09 770b 	mla	r7, r9, fp, r7
 8003550:	4457      	add	r7, sl
 8003552:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8003556:	f84e 3b04 	str.w	r3, [lr], #4
 800355a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800355e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003562:	f8be 3000 	ldrh.w	r3, [lr]
 8003566:	4562      	cmp	r2, ip
 8003568:	fb09 330a 	mla	r3, r9, sl, r3
 800356c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8003570:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003574:	d8e5      	bhi.n	8003542 <__multiply+0x10a>
 8003576:	9f01      	ldr	r7, [sp, #4]
 8003578:	51eb      	str	r3, [r5, r7]
 800357a:	3504      	adds	r5, #4
 800357c:	e799      	b.n	80034b2 <__multiply+0x7a>
 800357e:	3e01      	subs	r6, #1
 8003580:	e79b      	b.n	80034ba <__multiply+0x82>
 8003582:	bf00      	nop
 8003584:	080041a0 	.word	0x080041a0
 8003588:	080041b1 	.word	0x080041b1

0800358c <__pow5mult>:
 800358c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003590:	4615      	mov	r5, r2
 8003592:	f012 0203 	ands.w	r2, r2, #3
 8003596:	4607      	mov	r7, r0
 8003598:	460e      	mov	r6, r1
 800359a:	d007      	beq.n	80035ac <__pow5mult+0x20>
 800359c:	3a01      	subs	r2, #1
 800359e:	4c25      	ldr	r4, [pc, #148]	@ (8003634 <__pow5mult+0xa8>)
 80035a0:	2300      	movs	r3, #0
 80035a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80035a6:	f7ff fe9d 	bl	80032e4 <__multadd>
 80035aa:	4606      	mov	r6, r0
 80035ac:	10ad      	asrs	r5, r5, #2
 80035ae:	d03d      	beq.n	800362c <__pow5mult+0xa0>
 80035b0:	69fc      	ldr	r4, [r7, #28]
 80035b2:	b97c      	cbnz	r4, 80035d4 <__pow5mult+0x48>
 80035b4:	2010      	movs	r0, #16
 80035b6:	f7ff fd7d 	bl	80030b4 <malloc>
 80035ba:	4602      	mov	r2, r0
 80035bc:	61f8      	str	r0, [r7, #28]
 80035be:	b928      	cbnz	r0, 80035cc <__pow5mult+0x40>
 80035c0:	4b1d      	ldr	r3, [pc, #116]	@ (8003638 <__pow5mult+0xac>)
 80035c2:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80035c6:	481d      	ldr	r0, [pc, #116]	@ (800363c <__pow5mult+0xb0>)
 80035c8:	f000 fa7c 	bl	8003ac4 <__assert_func>
 80035cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80035d0:	6004      	str	r4, [r0, #0]
 80035d2:	60c4      	str	r4, [r0, #12]
 80035d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80035d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80035dc:	b94c      	cbnz	r4, 80035f2 <__pow5mult+0x66>
 80035de:	f240 2171 	movw	r1, #625	@ 0x271
 80035e2:	4638      	mov	r0, r7
 80035e4:	f7ff ff12 	bl	800340c <__i2b>
 80035e8:	2300      	movs	r3, #0
 80035ea:	4604      	mov	r4, r0
 80035ec:	f8c8 0008 	str.w	r0, [r8, #8]
 80035f0:	6003      	str	r3, [r0, #0]
 80035f2:	f04f 0900 	mov.w	r9, #0
 80035f6:	07eb      	lsls	r3, r5, #31
 80035f8:	d50a      	bpl.n	8003610 <__pow5mult+0x84>
 80035fa:	4631      	mov	r1, r6
 80035fc:	4622      	mov	r2, r4
 80035fe:	4638      	mov	r0, r7
 8003600:	f7ff ff1a 	bl	8003438 <__multiply>
 8003604:	4680      	mov	r8, r0
 8003606:	4631      	mov	r1, r6
 8003608:	4638      	mov	r0, r7
 800360a:	4646      	mov	r6, r8
 800360c:	f7ff fe48 	bl	80032a0 <_Bfree>
 8003610:	106d      	asrs	r5, r5, #1
 8003612:	d00b      	beq.n	800362c <__pow5mult+0xa0>
 8003614:	6820      	ldr	r0, [r4, #0]
 8003616:	b938      	cbnz	r0, 8003628 <__pow5mult+0x9c>
 8003618:	4622      	mov	r2, r4
 800361a:	4621      	mov	r1, r4
 800361c:	4638      	mov	r0, r7
 800361e:	f7ff ff0b 	bl	8003438 <__multiply>
 8003622:	6020      	str	r0, [r4, #0]
 8003624:	f8c0 9000 	str.w	r9, [r0]
 8003628:	4604      	mov	r4, r0
 800362a:	e7e4      	b.n	80035f6 <__pow5mult+0x6a>
 800362c:	4630      	mov	r0, r6
 800362e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003632:	bf00      	nop
 8003634:	0800420c 	.word	0x0800420c
 8003638:	08004131 	.word	0x08004131
 800363c:	080041b1 	.word	0x080041b1

08003640 <__lshift>:
 8003640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003644:	460c      	mov	r4, r1
 8003646:	4607      	mov	r7, r0
 8003648:	4691      	mov	r9, r2
 800364a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800364e:	6923      	ldr	r3, [r4, #16]
 8003650:	6849      	ldr	r1, [r1, #4]
 8003652:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8003656:	68a3      	ldr	r3, [r4, #8]
 8003658:	f108 0601 	add.w	r6, r8, #1
 800365c:	42b3      	cmp	r3, r6
 800365e:	db0b      	blt.n	8003678 <__lshift+0x38>
 8003660:	4638      	mov	r0, r7
 8003662:	f7ff fddd 	bl	8003220 <_Balloc>
 8003666:	4605      	mov	r5, r0
 8003668:	b948      	cbnz	r0, 800367e <__lshift+0x3e>
 800366a:	4602      	mov	r2, r0
 800366c:	4b28      	ldr	r3, [pc, #160]	@ (8003710 <__lshift+0xd0>)
 800366e:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8003672:	4828      	ldr	r0, [pc, #160]	@ (8003714 <__lshift+0xd4>)
 8003674:	f000 fa26 	bl	8003ac4 <__assert_func>
 8003678:	3101      	adds	r1, #1
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	e7ee      	b.n	800365c <__lshift+0x1c>
 800367e:	2300      	movs	r3, #0
 8003680:	f100 0114 	add.w	r1, r0, #20
 8003684:	f100 0210 	add.w	r2, r0, #16
 8003688:	4618      	mov	r0, r3
 800368a:	4553      	cmp	r3, sl
 800368c:	db33      	blt.n	80036f6 <__lshift+0xb6>
 800368e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003692:	f104 0314 	add.w	r3, r4, #20
 8003696:	6920      	ldr	r0, [r4, #16]
 8003698:	f019 091f 	ands.w	r9, r9, #31
 800369c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80036a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80036a4:	d02b      	beq.n	80036fe <__lshift+0xbe>
 80036a6:	f1c9 0e20 	rsb	lr, r9, #32
 80036aa:	468a      	mov	sl, r1
 80036ac:	2200      	movs	r2, #0
 80036ae:	6818      	ldr	r0, [r3, #0]
 80036b0:	fa00 f009 	lsl.w	r0, r0, r9
 80036b4:	4310      	orrs	r0, r2
 80036b6:	f84a 0b04 	str.w	r0, [sl], #4
 80036ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80036be:	459c      	cmp	ip, r3
 80036c0:	fa22 f20e 	lsr.w	r2, r2, lr
 80036c4:	d8f3      	bhi.n	80036ae <__lshift+0x6e>
 80036c6:	ebac 0304 	sub.w	r3, ip, r4
 80036ca:	f104 0015 	add.w	r0, r4, #21
 80036ce:	3b15      	subs	r3, #21
 80036d0:	f023 0303 	bic.w	r3, r3, #3
 80036d4:	3304      	adds	r3, #4
 80036d6:	4584      	cmp	ip, r0
 80036d8:	bf38      	it	cc
 80036da:	2304      	movcc	r3, #4
 80036dc:	50ca      	str	r2, [r1, r3]
 80036de:	b10a      	cbz	r2, 80036e4 <__lshift+0xa4>
 80036e0:	f108 0602 	add.w	r6, r8, #2
 80036e4:	3e01      	subs	r6, #1
 80036e6:	4638      	mov	r0, r7
 80036e8:	4621      	mov	r1, r4
 80036ea:	612e      	str	r6, [r5, #16]
 80036ec:	f7ff fdd8 	bl	80032a0 <_Bfree>
 80036f0:	4628      	mov	r0, r5
 80036f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036f6:	3301      	adds	r3, #1
 80036f8:	f842 0f04 	str.w	r0, [r2, #4]!
 80036fc:	e7c5      	b.n	800368a <__lshift+0x4a>
 80036fe:	3904      	subs	r1, #4
 8003700:	f853 2b04 	ldr.w	r2, [r3], #4
 8003704:	459c      	cmp	ip, r3
 8003706:	f841 2f04 	str.w	r2, [r1, #4]!
 800370a:	d8f9      	bhi.n	8003700 <__lshift+0xc0>
 800370c:	e7ea      	b.n	80036e4 <__lshift+0xa4>
 800370e:	bf00      	nop
 8003710:	080041a0 	.word	0x080041a0
 8003714:	080041b1 	.word	0x080041b1

08003718 <__mcmp>:
 8003718:	4603      	mov	r3, r0
 800371a:	690a      	ldr	r2, [r1, #16]
 800371c:	6900      	ldr	r0, [r0, #16]
 800371e:	1a80      	subs	r0, r0, r2
 8003720:	b530      	push	{r4, r5, lr}
 8003722:	d10e      	bne.n	8003742 <__mcmp+0x2a>
 8003724:	3314      	adds	r3, #20
 8003726:	3114      	adds	r1, #20
 8003728:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800372c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8003730:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8003734:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8003738:	4295      	cmp	r5, r2
 800373a:	d003      	beq.n	8003744 <__mcmp+0x2c>
 800373c:	d205      	bcs.n	800374a <__mcmp+0x32>
 800373e:	f04f 30ff 	mov.w	r0, #4294967295
 8003742:	bd30      	pop	{r4, r5, pc}
 8003744:	42a3      	cmp	r3, r4
 8003746:	d3f3      	bcc.n	8003730 <__mcmp+0x18>
 8003748:	e7fb      	b.n	8003742 <__mcmp+0x2a>
 800374a:	2001      	movs	r0, #1
 800374c:	e7f9      	b.n	8003742 <__mcmp+0x2a>
	...

08003750 <__mdiff>:
 8003750:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003754:	4689      	mov	r9, r1
 8003756:	4606      	mov	r6, r0
 8003758:	4611      	mov	r1, r2
 800375a:	4614      	mov	r4, r2
 800375c:	4648      	mov	r0, r9
 800375e:	f7ff ffdb 	bl	8003718 <__mcmp>
 8003762:	1e05      	subs	r5, r0, #0
 8003764:	d112      	bne.n	800378c <__mdiff+0x3c>
 8003766:	4629      	mov	r1, r5
 8003768:	4630      	mov	r0, r6
 800376a:	f7ff fd59 	bl	8003220 <_Balloc>
 800376e:	4602      	mov	r2, r0
 8003770:	b928      	cbnz	r0, 800377e <__mdiff+0x2e>
 8003772:	4b41      	ldr	r3, [pc, #260]	@ (8003878 <__mdiff+0x128>)
 8003774:	f240 2137 	movw	r1, #567	@ 0x237
 8003778:	4840      	ldr	r0, [pc, #256]	@ (800387c <__mdiff+0x12c>)
 800377a:	f000 f9a3 	bl	8003ac4 <__assert_func>
 800377e:	2301      	movs	r3, #1
 8003780:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8003784:	4610      	mov	r0, r2
 8003786:	b003      	add	sp, #12
 8003788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800378c:	bfbc      	itt	lt
 800378e:	464b      	movlt	r3, r9
 8003790:	46a1      	movlt	r9, r4
 8003792:	4630      	mov	r0, r6
 8003794:	bfb8      	it	lt
 8003796:	2501      	movlt	r5, #1
 8003798:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800379c:	bfb4      	ite	lt
 800379e:	461c      	movlt	r4, r3
 80037a0:	2500      	movge	r5, #0
 80037a2:	f7ff fd3d 	bl	8003220 <_Balloc>
 80037a6:	4602      	mov	r2, r0
 80037a8:	b918      	cbnz	r0, 80037b2 <__mdiff+0x62>
 80037aa:	4b33      	ldr	r3, [pc, #204]	@ (8003878 <__mdiff+0x128>)
 80037ac:	f240 2145 	movw	r1, #581	@ 0x245
 80037b0:	e7e2      	b.n	8003778 <__mdiff+0x28>
 80037b2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80037b6:	f104 0e14 	add.w	lr, r4, #20
 80037ba:	6926      	ldr	r6, [r4, #16]
 80037bc:	f100 0b14 	add.w	fp, r0, #20
 80037c0:	60c5      	str	r5, [r0, #12]
 80037c2:	f109 0514 	add.w	r5, r9, #20
 80037c6:	f109 0310 	add.w	r3, r9, #16
 80037ca:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80037ce:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80037d2:	46d9      	mov	r9, fp
 80037d4:	f04f 0c00 	mov.w	ip, #0
 80037d8:	9301      	str	r3, [sp, #4]
 80037da:	9b01      	ldr	r3, [sp, #4]
 80037dc:	f85e 0b04 	ldr.w	r0, [lr], #4
 80037e0:	f853 af04 	ldr.w	sl, [r3, #4]!
 80037e4:	4576      	cmp	r6, lr
 80037e6:	9301      	str	r3, [sp, #4]
 80037e8:	fa1f f38a 	uxth.w	r3, sl
 80037ec:	4619      	mov	r1, r3
 80037ee:	b283      	uxth	r3, r0
 80037f0:	ea4f 4010 	mov.w	r0, r0, lsr #16
 80037f4:	eba1 0303 	sub.w	r3, r1, r3
 80037f8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80037fc:	4463      	add	r3, ip
 80037fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8003802:	b29b      	uxth	r3, r3
 8003804:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8003808:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800380c:	f849 3b04 	str.w	r3, [r9], #4
 8003810:	d8e3      	bhi.n	80037da <__mdiff+0x8a>
 8003812:	1b33      	subs	r3, r6, r4
 8003814:	3415      	adds	r4, #21
 8003816:	3b15      	subs	r3, #21
 8003818:	f023 0303 	bic.w	r3, r3, #3
 800381c:	3304      	adds	r3, #4
 800381e:	42a6      	cmp	r6, r4
 8003820:	bf38      	it	cc
 8003822:	2304      	movcc	r3, #4
 8003824:	441d      	add	r5, r3
 8003826:	445b      	add	r3, fp
 8003828:	462c      	mov	r4, r5
 800382a:	461e      	mov	r6, r3
 800382c:	4544      	cmp	r4, r8
 800382e:	d30e      	bcc.n	800384e <__mdiff+0xfe>
 8003830:	f108 0103 	add.w	r1, r8, #3
 8003834:	1b49      	subs	r1, r1, r5
 8003836:	3d03      	subs	r5, #3
 8003838:	f021 0103 	bic.w	r1, r1, #3
 800383c:	45a8      	cmp	r8, r5
 800383e:	bf38      	it	cc
 8003840:	2100      	movcc	r1, #0
 8003842:	440b      	add	r3, r1
 8003844:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8003848:	b199      	cbz	r1, 8003872 <__mdiff+0x122>
 800384a:	6117      	str	r7, [r2, #16]
 800384c:	e79a      	b.n	8003784 <__mdiff+0x34>
 800384e:	f854 1b04 	ldr.w	r1, [r4], #4
 8003852:	46e6      	mov	lr, ip
 8003854:	fa1f fc81 	uxth.w	ip, r1
 8003858:	0c08      	lsrs	r0, r1, #16
 800385a:	4471      	add	r1, lr
 800385c:	44f4      	add	ip, lr
 800385e:	b289      	uxth	r1, r1
 8003860:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8003864:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003868:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800386c:	f846 1b04 	str.w	r1, [r6], #4
 8003870:	e7dc      	b.n	800382c <__mdiff+0xdc>
 8003872:	3f01      	subs	r7, #1
 8003874:	e7e6      	b.n	8003844 <__mdiff+0xf4>
 8003876:	bf00      	nop
 8003878:	080041a0 	.word	0x080041a0
 800387c:	080041b1 	.word	0x080041b1

08003880 <__d2b>:
 8003880:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003884:	460f      	mov	r7, r1
 8003886:	2101      	movs	r1, #1
 8003888:	4616      	mov	r6, r2
 800388a:	ec59 8b10 	vmov	r8, r9, d0
 800388e:	f7ff fcc7 	bl	8003220 <_Balloc>
 8003892:	4604      	mov	r4, r0
 8003894:	b930      	cbnz	r0, 80038a4 <__d2b+0x24>
 8003896:	4602      	mov	r2, r0
 8003898:	4b23      	ldr	r3, [pc, #140]	@ (8003928 <__d2b+0xa8>)
 800389a:	f240 310f 	movw	r1, #783	@ 0x30f
 800389e:	4823      	ldr	r0, [pc, #140]	@ (800392c <__d2b+0xac>)
 80038a0:	f000 f910 	bl	8003ac4 <__assert_func>
 80038a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80038a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80038ac:	b10d      	cbz	r5, 80038b2 <__d2b+0x32>
 80038ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038b2:	9301      	str	r3, [sp, #4]
 80038b4:	f1b8 0300 	subs.w	r3, r8, #0
 80038b8:	d023      	beq.n	8003902 <__d2b+0x82>
 80038ba:	4668      	mov	r0, sp
 80038bc:	9300      	str	r3, [sp, #0]
 80038be:	f7ff fd78 	bl	80033b2 <__lo0bits>
 80038c2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80038c6:	b1d0      	cbz	r0, 80038fe <__d2b+0x7e>
 80038c8:	f1c0 0320 	rsb	r3, r0, #32
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	40c2      	lsrs	r2, r0
 80038d2:	430b      	orrs	r3, r1
 80038d4:	9201      	str	r2, [sp, #4]
 80038d6:	6163      	str	r3, [r4, #20]
 80038d8:	9b01      	ldr	r3, [sp, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	61a3      	str	r3, [r4, #24]
 80038de:	bf0c      	ite	eq
 80038e0:	2201      	moveq	r2, #1
 80038e2:	2202      	movne	r2, #2
 80038e4:	6122      	str	r2, [r4, #16]
 80038e6:	b1a5      	cbz	r5, 8003912 <__d2b+0x92>
 80038e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80038ec:	4405      	add	r5, r0
 80038ee:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80038f2:	603d      	str	r5, [r7, #0]
 80038f4:	6030      	str	r0, [r6, #0]
 80038f6:	4620      	mov	r0, r4
 80038f8:	b003      	add	sp, #12
 80038fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80038fe:	6161      	str	r1, [r4, #20]
 8003900:	e7ea      	b.n	80038d8 <__d2b+0x58>
 8003902:	a801      	add	r0, sp, #4
 8003904:	f7ff fd55 	bl	80033b2 <__lo0bits>
 8003908:	9b01      	ldr	r3, [sp, #4]
 800390a:	3020      	adds	r0, #32
 800390c:	2201      	movs	r2, #1
 800390e:	6163      	str	r3, [r4, #20]
 8003910:	e7e8      	b.n	80038e4 <__d2b+0x64>
 8003912:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8003916:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800391a:	6038      	str	r0, [r7, #0]
 800391c:	6918      	ldr	r0, [r3, #16]
 800391e:	f7ff fd29 	bl	8003374 <__hi0bits>
 8003922:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8003926:	e7e5      	b.n	80038f4 <__d2b+0x74>
 8003928:	080041a0 	.word	0x080041a0
 800392c:	080041b1 	.word	0x080041b1

08003930 <__sflush_r>:
 8003930:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003938:	0716      	lsls	r6, r2, #28
 800393a:	4605      	mov	r5, r0
 800393c:	460c      	mov	r4, r1
 800393e:	d454      	bmi.n	80039ea <__sflush_r+0xba>
 8003940:	684b      	ldr	r3, [r1, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	dc02      	bgt.n	800394c <__sflush_r+0x1c>
 8003946:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003948:	2b00      	cmp	r3, #0
 800394a:	dd48      	ble.n	80039de <__sflush_r+0xae>
 800394c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800394e:	2e00      	cmp	r6, #0
 8003950:	d045      	beq.n	80039de <__sflush_r+0xae>
 8003952:	2300      	movs	r3, #0
 8003954:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003958:	682f      	ldr	r7, [r5, #0]
 800395a:	6a21      	ldr	r1, [r4, #32]
 800395c:	602b      	str	r3, [r5, #0]
 800395e:	d030      	beq.n	80039c2 <__sflush_r+0x92>
 8003960:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003962:	89a3      	ldrh	r3, [r4, #12]
 8003964:	0759      	lsls	r1, r3, #29
 8003966:	d505      	bpl.n	8003974 <__sflush_r+0x44>
 8003968:	6863      	ldr	r3, [r4, #4]
 800396a:	1ad2      	subs	r2, r2, r3
 800396c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800396e:	b10b      	cbz	r3, 8003974 <__sflush_r+0x44>
 8003970:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003972:	1ad2      	subs	r2, r2, r3
 8003974:	2300      	movs	r3, #0
 8003976:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003978:	6a21      	ldr	r1, [r4, #32]
 800397a:	4628      	mov	r0, r5
 800397c:	47b0      	blx	r6
 800397e:	1c43      	adds	r3, r0, #1
 8003980:	89a3      	ldrh	r3, [r4, #12]
 8003982:	d106      	bne.n	8003992 <__sflush_r+0x62>
 8003984:	6829      	ldr	r1, [r5, #0]
 8003986:	291d      	cmp	r1, #29
 8003988:	d82b      	bhi.n	80039e2 <__sflush_r+0xb2>
 800398a:	4a2a      	ldr	r2, [pc, #168]	@ (8003a34 <__sflush_r+0x104>)
 800398c:	410a      	asrs	r2, r1
 800398e:	07d6      	lsls	r6, r2, #31
 8003990:	d427      	bmi.n	80039e2 <__sflush_r+0xb2>
 8003992:	2200      	movs	r2, #0
 8003994:	04d9      	lsls	r1, r3, #19
 8003996:	6062      	str	r2, [r4, #4]
 8003998:	6922      	ldr	r2, [r4, #16]
 800399a:	6022      	str	r2, [r4, #0]
 800399c:	d504      	bpl.n	80039a8 <__sflush_r+0x78>
 800399e:	1c42      	adds	r2, r0, #1
 80039a0:	d101      	bne.n	80039a6 <__sflush_r+0x76>
 80039a2:	682b      	ldr	r3, [r5, #0]
 80039a4:	b903      	cbnz	r3, 80039a8 <__sflush_r+0x78>
 80039a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80039a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80039aa:	602f      	str	r7, [r5, #0]
 80039ac:	b1b9      	cbz	r1, 80039de <__sflush_r+0xae>
 80039ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80039b2:	4299      	cmp	r1, r3
 80039b4:	d002      	beq.n	80039bc <__sflush_r+0x8c>
 80039b6:	4628      	mov	r0, r5
 80039b8:	f7ff fb32 	bl	8003020 <_free_r>
 80039bc:	2300      	movs	r3, #0
 80039be:	6363      	str	r3, [r4, #52]	@ 0x34
 80039c0:	e00d      	b.n	80039de <__sflush_r+0xae>
 80039c2:	2301      	movs	r3, #1
 80039c4:	4628      	mov	r0, r5
 80039c6:	47b0      	blx	r6
 80039c8:	4602      	mov	r2, r0
 80039ca:	1c50      	adds	r0, r2, #1
 80039cc:	d1c9      	bne.n	8003962 <__sflush_r+0x32>
 80039ce:	682b      	ldr	r3, [r5, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d0c6      	beq.n	8003962 <__sflush_r+0x32>
 80039d4:	2b1d      	cmp	r3, #29
 80039d6:	d001      	beq.n	80039dc <__sflush_r+0xac>
 80039d8:	2b16      	cmp	r3, #22
 80039da:	d11d      	bne.n	8003a18 <__sflush_r+0xe8>
 80039dc:	602f      	str	r7, [r5, #0]
 80039de:	2000      	movs	r0, #0
 80039e0:	e021      	b.n	8003a26 <__sflush_r+0xf6>
 80039e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039e6:	b21b      	sxth	r3, r3
 80039e8:	e01a      	b.n	8003a20 <__sflush_r+0xf0>
 80039ea:	690f      	ldr	r7, [r1, #16]
 80039ec:	2f00      	cmp	r7, #0
 80039ee:	d0f6      	beq.n	80039de <__sflush_r+0xae>
 80039f0:	0793      	lsls	r3, r2, #30
 80039f2:	680e      	ldr	r6, [r1, #0]
 80039f4:	600f      	str	r7, [r1, #0]
 80039f6:	bf0c      	ite	eq
 80039f8:	694b      	ldreq	r3, [r1, #20]
 80039fa:	2300      	movne	r3, #0
 80039fc:	eba6 0807 	sub.w	r8, r6, r7
 8003a00:	608b      	str	r3, [r1, #8]
 8003a02:	f1b8 0f00 	cmp.w	r8, #0
 8003a06:	ddea      	ble.n	80039de <__sflush_r+0xae>
 8003a08:	4643      	mov	r3, r8
 8003a0a:	463a      	mov	r2, r7
 8003a0c:	6a21      	ldr	r1, [r4, #32]
 8003a0e:	4628      	mov	r0, r5
 8003a10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003a12:	47b0      	blx	r6
 8003a14:	2800      	cmp	r0, #0
 8003a16:	dc08      	bgt.n	8003a2a <__sflush_r+0xfa>
 8003a18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a20:	f04f 30ff 	mov.w	r0, #4294967295
 8003a24:	81a3      	strh	r3, [r4, #12]
 8003a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a2a:	4407      	add	r7, r0
 8003a2c:	eba8 0800 	sub.w	r8, r8, r0
 8003a30:	e7e7      	b.n	8003a02 <__sflush_r+0xd2>
 8003a32:	bf00      	nop
 8003a34:	dfbffffe 	.word	0xdfbffffe

08003a38 <_fflush_r>:
 8003a38:	b538      	push	{r3, r4, r5, lr}
 8003a3a:	690b      	ldr	r3, [r1, #16]
 8003a3c:	4605      	mov	r5, r0
 8003a3e:	460c      	mov	r4, r1
 8003a40:	b913      	cbnz	r3, 8003a48 <_fflush_r+0x10>
 8003a42:	2500      	movs	r5, #0
 8003a44:	4628      	mov	r0, r5
 8003a46:	bd38      	pop	{r3, r4, r5, pc}
 8003a48:	b118      	cbz	r0, 8003a52 <_fflush_r+0x1a>
 8003a4a:	6a03      	ldr	r3, [r0, #32]
 8003a4c:	b90b      	cbnz	r3, 8003a52 <_fflush_r+0x1a>
 8003a4e:	f7fe fb8d 	bl	800216c <__sinit>
 8003a52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d0f3      	beq.n	8003a42 <_fflush_r+0xa>
 8003a5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003a5c:	07d0      	lsls	r0, r2, #31
 8003a5e:	d404      	bmi.n	8003a6a <_fflush_r+0x32>
 8003a60:	0599      	lsls	r1, r3, #22
 8003a62:	d402      	bmi.n	8003a6a <_fflush_r+0x32>
 8003a64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a66:	f7fe fc78 	bl	800235a <__retarget_lock_acquire_recursive>
 8003a6a:	4628      	mov	r0, r5
 8003a6c:	4621      	mov	r1, r4
 8003a6e:	f7ff ff5f 	bl	8003930 <__sflush_r>
 8003a72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a74:	4605      	mov	r5, r0
 8003a76:	07da      	lsls	r2, r3, #31
 8003a78:	d4e4      	bmi.n	8003a44 <_fflush_r+0xc>
 8003a7a:	89a3      	ldrh	r3, [r4, #12]
 8003a7c:	059b      	lsls	r3, r3, #22
 8003a7e:	d4e1      	bmi.n	8003a44 <_fflush_r+0xc>
 8003a80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a82:	f7fe fc6b 	bl	800235c <__retarget_lock_release_recursive>
 8003a86:	e7dd      	b.n	8003a44 <_fflush_r+0xc>

08003a88 <_sbrk_r>:
 8003a88:	b538      	push	{r3, r4, r5, lr}
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	4d05      	ldr	r5, [pc, #20]	@ (8003aa4 <_sbrk_r+0x1c>)
 8003a8e:	4604      	mov	r4, r0
 8003a90:	4608      	mov	r0, r1
 8003a92:	602b      	str	r3, [r5, #0]
 8003a94:	f7fd fc16 	bl	80012c4 <_sbrk>
 8003a98:	1c43      	adds	r3, r0, #1
 8003a9a:	d102      	bne.n	8003aa2 <_sbrk_r+0x1a>
 8003a9c:	682b      	ldr	r3, [r5, #0]
 8003a9e:	b103      	cbz	r3, 8003aa2 <_sbrk_r+0x1a>
 8003aa0:	6023      	str	r3, [r4, #0]
 8003aa2:	bd38      	pop	{r3, r4, r5, pc}
 8003aa4:	20000464 	.word	0x20000464

08003aa8 <memcpy>:
 8003aa8:	440a      	add	r2, r1
 8003aaa:	1e43      	subs	r3, r0, #1
 8003aac:	4291      	cmp	r1, r2
 8003aae:	d100      	bne.n	8003ab2 <memcpy+0xa>
 8003ab0:	4770      	bx	lr
 8003ab2:	b510      	push	{r4, lr}
 8003ab4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ab8:	4291      	cmp	r1, r2
 8003aba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003abe:	d1f9      	bne.n	8003ab4 <memcpy+0xc>
 8003ac0:	bd10      	pop	{r4, pc}
	...

08003ac4 <__assert_func>:
 8003ac4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003ac6:	4614      	mov	r4, r2
 8003ac8:	461a      	mov	r2, r3
 8003aca:	4b09      	ldr	r3, [pc, #36]	@ (8003af0 <__assert_func+0x2c>)
 8003acc:	4605      	mov	r5, r0
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68d8      	ldr	r0, [r3, #12]
 8003ad2:	b954      	cbnz	r4, 8003aea <__assert_func+0x26>
 8003ad4:	4b07      	ldr	r3, [pc, #28]	@ (8003af4 <__assert_func+0x30>)
 8003ad6:	461c      	mov	r4, r3
 8003ad8:	9100      	str	r1, [sp, #0]
 8003ada:	4907      	ldr	r1, [pc, #28]	@ (8003af8 <__assert_func+0x34>)
 8003adc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003ae0:	462b      	mov	r3, r5
 8003ae2:	f000 f841 	bl	8003b68 <fiprintf>
 8003ae6:	f000 f851 	bl	8003b8c <abort>
 8003aea:	4b04      	ldr	r3, [pc, #16]	@ (8003afc <__assert_func+0x38>)
 8003aec:	e7f4      	b.n	8003ad8 <__assert_func+0x14>
 8003aee:	bf00      	nop
 8003af0:	20000010 	.word	0x20000010
 8003af4:	0800434d 	.word	0x0800434d
 8003af8:	0800431f 	.word	0x0800431f
 8003afc:	08004312 	.word	0x08004312

08003b00 <_calloc_r>:
 8003b00:	b570      	push	{r4, r5, r6, lr}
 8003b02:	fba1 5402 	umull	r5, r4, r1, r2
 8003b06:	b93c      	cbnz	r4, 8003b18 <_calloc_r+0x18>
 8003b08:	4629      	mov	r1, r5
 8003b0a:	f7ff fafd 	bl	8003108 <_malloc_r>
 8003b0e:	4606      	mov	r6, r0
 8003b10:	b928      	cbnz	r0, 8003b1e <_calloc_r+0x1e>
 8003b12:	2600      	movs	r6, #0
 8003b14:	4630      	mov	r0, r6
 8003b16:	bd70      	pop	{r4, r5, r6, pc}
 8003b18:	220c      	movs	r2, #12
 8003b1a:	6002      	str	r2, [r0, #0]
 8003b1c:	e7f9      	b.n	8003b12 <_calloc_r+0x12>
 8003b1e:	462a      	mov	r2, r5
 8003b20:	4621      	mov	r1, r4
 8003b22:	f7fe fb9c 	bl	800225e <memset>
 8003b26:	e7f5      	b.n	8003b14 <_calloc_r+0x14>

08003b28 <__ascii_mbtowc>:
 8003b28:	b082      	sub	sp, #8
 8003b2a:	b901      	cbnz	r1, 8003b2e <__ascii_mbtowc+0x6>
 8003b2c:	a901      	add	r1, sp, #4
 8003b2e:	b142      	cbz	r2, 8003b42 <__ascii_mbtowc+0x1a>
 8003b30:	b14b      	cbz	r3, 8003b46 <__ascii_mbtowc+0x1e>
 8003b32:	7813      	ldrb	r3, [r2, #0]
 8003b34:	600b      	str	r3, [r1, #0]
 8003b36:	7812      	ldrb	r2, [r2, #0]
 8003b38:	1e10      	subs	r0, r2, #0
 8003b3a:	bf18      	it	ne
 8003b3c:	2001      	movne	r0, #1
 8003b3e:	b002      	add	sp, #8
 8003b40:	4770      	bx	lr
 8003b42:	4610      	mov	r0, r2
 8003b44:	e7fb      	b.n	8003b3e <__ascii_mbtowc+0x16>
 8003b46:	f06f 0001 	mvn.w	r0, #1
 8003b4a:	e7f8      	b.n	8003b3e <__ascii_mbtowc+0x16>

08003b4c <__ascii_wctomb>:
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	4608      	mov	r0, r1
 8003b50:	b141      	cbz	r1, 8003b64 <__ascii_wctomb+0x18>
 8003b52:	2aff      	cmp	r2, #255	@ 0xff
 8003b54:	d904      	bls.n	8003b60 <__ascii_wctomb+0x14>
 8003b56:	228a      	movs	r2, #138	@ 0x8a
 8003b58:	f04f 30ff 	mov.w	r0, #4294967295
 8003b5c:	601a      	str	r2, [r3, #0]
 8003b5e:	4770      	bx	lr
 8003b60:	2001      	movs	r0, #1
 8003b62:	700a      	strb	r2, [r1, #0]
 8003b64:	4770      	bx	lr
	...

08003b68 <fiprintf>:
 8003b68:	b40e      	push	{r1, r2, r3}
 8003b6a:	b503      	push	{r0, r1, lr}
 8003b6c:	ab03      	add	r3, sp, #12
 8003b6e:	4601      	mov	r1, r0
 8003b70:	4805      	ldr	r0, [pc, #20]	@ (8003b88 <fiprintf+0x20>)
 8003b72:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b76:	6800      	ldr	r0, [r0, #0]
 8003b78:	9301      	str	r3, [sp, #4]
 8003b7a:	f000 f837 	bl	8003bec <_vfiprintf_r>
 8003b7e:	b002      	add	sp, #8
 8003b80:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b84:	b003      	add	sp, #12
 8003b86:	4770      	bx	lr
 8003b88:	20000010 	.word	0x20000010

08003b8c <abort>:
 8003b8c:	2006      	movs	r0, #6
 8003b8e:	b508      	push	{r3, lr}
 8003b90:	f000 fa00 	bl	8003f94 <raise>
 8003b94:	2001      	movs	r0, #1
 8003b96:	f7fd fb1d 	bl	80011d4 <_exit>

08003b9a <__sfputc_r>:
 8003b9a:	6893      	ldr	r3, [r2, #8]
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	6093      	str	r3, [r2, #8]
 8003ba2:	b410      	push	{r4}
 8003ba4:	da08      	bge.n	8003bb8 <__sfputc_r+0x1e>
 8003ba6:	6994      	ldr	r4, [r2, #24]
 8003ba8:	42a3      	cmp	r3, r4
 8003baa:	db01      	blt.n	8003bb0 <__sfputc_r+0x16>
 8003bac:	290a      	cmp	r1, #10
 8003bae:	d103      	bne.n	8003bb8 <__sfputc_r+0x1e>
 8003bb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bb4:	f000 b932 	b.w	8003e1c <__swbuf_r>
 8003bb8:	6813      	ldr	r3, [r2, #0]
 8003bba:	1c58      	adds	r0, r3, #1
 8003bbc:	6010      	str	r0, [r2, #0]
 8003bbe:	4608      	mov	r0, r1
 8003bc0:	7019      	strb	r1, [r3, #0]
 8003bc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <__sfputs_r>:
 8003bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bca:	4606      	mov	r6, r0
 8003bcc:	460f      	mov	r7, r1
 8003bce:	4614      	mov	r4, r2
 8003bd0:	18d5      	adds	r5, r2, r3
 8003bd2:	42ac      	cmp	r4, r5
 8003bd4:	d101      	bne.n	8003bda <__sfputs_r+0x12>
 8003bd6:	2000      	movs	r0, #0
 8003bd8:	e007      	b.n	8003bea <__sfputs_r+0x22>
 8003bda:	463a      	mov	r2, r7
 8003bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003be0:	4630      	mov	r0, r6
 8003be2:	f7ff ffda 	bl	8003b9a <__sfputc_r>
 8003be6:	1c43      	adds	r3, r0, #1
 8003be8:	d1f3      	bne.n	8003bd2 <__sfputs_r+0xa>
 8003bea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003bec <_vfiprintf_r>:
 8003bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bf0:	460d      	mov	r5, r1
 8003bf2:	b09d      	sub	sp, #116	@ 0x74
 8003bf4:	4614      	mov	r4, r2
 8003bf6:	4698      	mov	r8, r3
 8003bf8:	4606      	mov	r6, r0
 8003bfa:	b118      	cbz	r0, 8003c04 <_vfiprintf_r+0x18>
 8003bfc:	6a03      	ldr	r3, [r0, #32]
 8003bfe:	b90b      	cbnz	r3, 8003c04 <_vfiprintf_r+0x18>
 8003c00:	f7fe fab4 	bl	800216c <__sinit>
 8003c04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003c06:	07d9      	lsls	r1, r3, #31
 8003c08:	d405      	bmi.n	8003c16 <_vfiprintf_r+0x2a>
 8003c0a:	89ab      	ldrh	r3, [r5, #12]
 8003c0c:	059a      	lsls	r2, r3, #22
 8003c0e:	d402      	bmi.n	8003c16 <_vfiprintf_r+0x2a>
 8003c10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003c12:	f7fe fba2 	bl	800235a <__retarget_lock_acquire_recursive>
 8003c16:	89ab      	ldrh	r3, [r5, #12]
 8003c18:	071b      	lsls	r3, r3, #28
 8003c1a:	d501      	bpl.n	8003c20 <_vfiprintf_r+0x34>
 8003c1c:	692b      	ldr	r3, [r5, #16]
 8003c1e:	b99b      	cbnz	r3, 8003c48 <_vfiprintf_r+0x5c>
 8003c20:	4629      	mov	r1, r5
 8003c22:	4630      	mov	r0, r6
 8003c24:	f000 f938 	bl	8003e98 <__swsetup_r>
 8003c28:	b170      	cbz	r0, 8003c48 <_vfiprintf_r+0x5c>
 8003c2a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003c2c:	07dc      	lsls	r4, r3, #31
 8003c2e:	d504      	bpl.n	8003c3a <_vfiprintf_r+0x4e>
 8003c30:	f04f 30ff 	mov.w	r0, #4294967295
 8003c34:	b01d      	add	sp, #116	@ 0x74
 8003c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c3a:	89ab      	ldrh	r3, [r5, #12]
 8003c3c:	0598      	lsls	r0, r3, #22
 8003c3e:	d4f7      	bmi.n	8003c30 <_vfiprintf_r+0x44>
 8003c40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003c42:	f7fe fb8b 	bl	800235c <__retarget_lock_release_recursive>
 8003c46:	e7f3      	b.n	8003c30 <_vfiprintf_r+0x44>
 8003c48:	2300      	movs	r3, #0
 8003c4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c4e:	f04f 0901 	mov.w	r9, #1
 8003c52:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8003e08 <_vfiprintf_r+0x21c>
 8003c56:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c58:	2320      	movs	r3, #32
 8003c5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003c5e:	2330      	movs	r3, #48	@ 0x30
 8003c60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003c64:	4623      	mov	r3, r4
 8003c66:	469a      	mov	sl, r3
 8003c68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c6c:	b10a      	cbz	r2, 8003c72 <_vfiprintf_r+0x86>
 8003c6e:	2a25      	cmp	r2, #37	@ 0x25
 8003c70:	d1f9      	bne.n	8003c66 <_vfiprintf_r+0x7a>
 8003c72:	ebba 0b04 	subs.w	fp, sl, r4
 8003c76:	d00b      	beq.n	8003c90 <_vfiprintf_r+0xa4>
 8003c78:	465b      	mov	r3, fp
 8003c7a:	4622      	mov	r2, r4
 8003c7c:	4629      	mov	r1, r5
 8003c7e:	4630      	mov	r0, r6
 8003c80:	f7ff ffa2 	bl	8003bc8 <__sfputs_r>
 8003c84:	3001      	adds	r0, #1
 8003c86:	f000 80a7 	beq.w	8003dd8 <_vfiprintf_r+0x1ec>
 8003c8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c8c:	445a      	add	r2, fp
 8003c8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c90:	f89a 3000 	ldrb.w	r3, [sl]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	f000 809f 	beq.w	8003dd8 <_vfiprintf_r+0x1ec>
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca0:	f10a 0a01 	add.w	sl, sl, #1
 8003ca4:	9304      	str	r3, [sp, #16]
 8003ca6:	9307      	str	r3, [sp, #28]
 8003ca8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003cac:	931a      	str	r3, [sp, #104]	@ 0x68
 8003cae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003cb2:	4654      	mov	r4, sl
 8003cb4:	2205      	movs	r2, #5
 8003cb6:	4854      	ldr	r0, [pc, #336]	@ (8003e08 <_vfiprintf_r+0x21c>)
 8003cb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cbc:	f7fe fb4f 	bl	800235e <memchr>
 8003cc0:	9a04      	ldr	r2, [sp, #16]
 8003cc2:	b9d8      	cbnz	r0, 8003cfc <_vfiprintf_r+0x110>
 8003cc4:	06d1      	lsls	r1, r2, #27
 8003cc6:	bf44      	itt	mi
 8003cc8:	2320      	movmi	r3, #32
 8003cca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003cce:	0713      	lsls	r3, r2, #28
 8003cd0:	bf44      	itt	mi
 8003cd2:	232b      	movmi	r3, #43	@ 0x2b
 8003cd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003cd8:	f89a 3000 	ldrb.w	r3, [sl]
 8003cdc:	2b2a      	cmp	r3, #42	@ 0x2a
 8003cde:	d015      	beq.n	8003d0c <_vfiprintf_r+0x120>
 8003ce0:	9a07      	ldr	r2, [sp, #28]
 8003ce2:	4654      	mov	r4, sl
 8003ce4:	2000      	movs	r0, #0
 8003ce6:	f04f 0c0a 	mov.w	ip, #10
 8003cea:	4621      	mov	r1, r4
 8003cec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003cf0:	3b30      	subs	r3, #48	@ 0x30
 8003cf2:	2b09      	cmp	r3, #9
 8003cf4:	d94b      	bls.n	8003d8e <_vfiprintf_r+0x1a2>
 8003cf6:	b1b0      	cbz	r0, 8003d26 <_vfiprintf_r+0x13a>
 8003cf8:	9207      	str	r2, [sp, #28]
 8003cfa:	e014      	b.n	8003d26 <_vfiprintf_r+0x13a>
 8003cfc:	eba0 0308 	sub.w	r3, r0, r8
 8003d00:	46a2      	mov	sl, r4
 8003d02:	fa09 f303 	lsl.w	r3, r9, r3
 8003d06:	4313      	orrs	r3, r2
 8003d08:	9304      	str	r3, [sp, #16]
 8003d0a:	e7d2      	b.n	8003cb2 <_vfiprintf_r+0xc6>
 8003d0c:	9b03      	ldr	r3, [sp, #12]
 8003d0e:	1d19      	adds	r1, r3, #4
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	9103      	str	r1, [sp, #12]
 8003d16:	bfbb      	ittet	lt
 8003d18:	425b      	neglt	r3, r3
 8003d1a:	f042 0202 	orrlt.w	r2, r2, #2
 8003d1e:	9307      	strge	r3, [sp, #28]
 8003d20:	9307      	strlt	r3, [sp, #28]
 8003d22:	bfb8      	it	lt
 8003d24:	9204      	strlt	r2, [sp, #16]
 8003d26:	7823      	ldrb	r3, [r4, #0]
 8003d28:	2b2e      	cmp	r3, #46	@ 0x2e
 8003d2a:	d10a      	bne.n	8003d42 <_vfiprintf_r+0x156>
 8003d2c:	7863      	ldrb	r3, [r4, #1]
 8003d2e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d30:	d132      	bne.n	8003d98 <_vfiprintf_r+0x1ac>
 8003d32:	9b03      	ldr	r3, [sp, #12]
 8003d34:	3402      	adds	r4, #2
 8003d36:	1d1a      	adds	r2, r3, #4
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003d3e:	9203      	str	r2, [sp, #12]
 8003d40:	9305      	str	r3, [sp, #20]
 8003d42:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003e18 <_vfiprintf_r+0x22c>
 8003d46:	2203      	movs	r2, #3
 8003d48:	7821      	ldrb	r1, [r4, #0]
 8003d4a:	4650      	mov	r0, sl
 8003d4c:	f7fe fb07 	bl	800235e <memchr>
 8003d50:	b138      	cbz	r0, 8003d62 <_vfiprintf_r+0x176>
 8003d52:	eba0 000a 	sub.w	r0, r0, sl
 8003d56:	2240      	movs	r2, #64	@ 0x40
 8003d58:	9b04      	ldr	r3, [sp, #16]
 8003d5a:	3401      	adds	r4, #1
 8003d5c:	4082      	lsls	r2, r0
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	9304      	str	r3, [sp, #16]
 8003d62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d66:	2206      	movs	r2, #6
 8003d68:	4828      	ldr	r0, [pc, #160]	@ (8003e0c <_vfiprintf_r+0x220>)
 8003d6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003d6e:	f7fe faf6 	bl	800235e <memchr>
 8003d72:	2800      	cmp	r0, #0
 8003d74:	d03f      	beq.n	8003df6 <_vfiprintf_r+0x20a>
 8003d76:	4b26      	ldr	r3, [pc, #152]	@ (8003e10 <_vfiprintf_r+0x224>)
 8003d78:	bb1b      	cbnz	r3, 8003dc2 <_vfiprintf_r+0x1d6>
 8003d7a:	9b03      	ldr	r3, [sp, #12]
 8003d7c:	3307      	adds	r3, #7
 8003d7e:	f023 0307 	bic.w	r3, r3, #7
 8003d82:	3308      	adds	r3, #8
 8003d84:	9303      	str	r3, [sp, #12]
 8003d86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d88:	443b      	add	r3, r7
 8003d8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d8c:	e76a      	b.n	8003c64 <_vfiprintf_r+0x78>
 8003d8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d92:	460c      	mov	r4, r1
 8003d94:	2001      	movs	r0, #1
 8003d96:	e7a8      	b.n	8003cea <_vfiprintf_r+0xfe>
 8003d98:	2300      	movs	r3, #0
 8003d9a:	3401      	adds	r4, #1
 8003d9c:	f04f 0c0a 	mov.w	ip, #10
 8003da0:	4619      	mov	r1, r3
 8003da2:	9305      	str	r3, [sp, #20]
 8003da4:	4620      	mov	r0, r4
 8003da6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003daa:	3a30      	subs	r2, #48	@ 0x30
 8003dac:	2a09      	cmp	r2, #9
 8003dae:	d903      	bls.n	8003db8 <_vfiprintf_r+0x1cc>
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d0c6      	beq.n	8003d42 <_vfiprintf_r+0x156>
 8003db4:	9105      	str	r1, [sp, #20]
 8003db6:	e7c4      	b.n	8003d42 <_vfiprintf_r+0x156>
 8003db8:	fb0c 2101 	mla	r1, ip, r1, r2
 8003dbc:	4604      	mov	r4, r0
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e7f0      	b.n	8003da4 <_vfiprintf_r+0x1b8>
 8003dc2:	ab03      	add	r3, sp, #12
 8003dc4:	462a      	mov	r2, r5
 8003dc6:	a904      	add	r1, sp, #16
 8003dc8:	4630      	mov	r0, r6
 8003dca:	9300      	str	r3, [sp, #0]
 8003dcc:	4b11      	ldr	r3, [pc, #68]	@ (8003e14 <_vfiprintf_r+0x228>)
 8003dce:	f7fd fd85 	bl	80018dc <_printf_float>
 8003dd2:	4607      	mov	r7, r0
 8003dd4:	1c78      	adds	r0, r7, #1
 8003dd6:	d1d6      	bne.n	8003d86 <_vfiprintf_r+0x19a>
 8003dd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003dda:	07d9      	lsls	r1, r3, #31
 8003ddc:	d405      	bmi.n	8003dea <_vfiprintf_r+0x1fe>
 8003dde:	89ab      	ldrh	r3, [r5, #12]
 8003de0:	059a      	lsls	r2, r3, #22
 8003de2:	d402      	bmi.n	8003dea <_vfiprintf_r+0x1fe>
 8003de4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003de6:	f7fe fab9 	bl	800235c <__retarget_lock_release_recursive>
 8003dea:	89ab      	ldrh	r3, [r5, #12]
 8003dec:	065b      	lsls	r3, r3, #25
 8003dee:	f53f af1f 	bmi.w	8003c30 <_vfiprintf_r+0x44>
 8003df2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003df4:	e71e      	b.n	8003c34 <_vfiprintf_r+0x48>
 8003df6:	ab03      	add	r3, sp, #12
 8003df8:	462a      	mov	r2, r5
 8003dfa:	a904      	add	r1, sp, #16
 8003dfc:	4630      	mov	r0, r6
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	4b04      	ldr	r3, [pc, #16]	@ (8003e14 <_vfiprintf_r+0x228>)
 8003e02:	f7fe f807 	bl	8001e14 <_printf_i>
 8003e06:	e7e4      	b.n	8003dd2 <_vfiprintf_r+0x1e6>
 8003e08:	0800444f 	.word	0x0800444f
 8003e0c:	08004459 	.word	0x08004459
 8003e10:	080018dd 	.word	0x080018dd
 8003e14:	08003bc9 	.word	0x08003bc9
 8003e18:	08004455 	.word	0x08004455

08003e1c <__swbuf_r>:
 8003e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e1e:	460e      	mov	r6, r1
 8003e20:	4614      	mov	r4, r2
 8003e22:	4605      	mov	r5, r0
 8003e24:	b118      	cbz	r0, 8003e2e <__swbuf_r+0x12>
 8003e26:	6a03      	ldr	r3, [r0, #32]
 8003e28:	b90b      	cbnz	r3, 8003e2e <__swbuf_r+0x12>
 8003e2a:	f7fe f99f 	bl	800216c <__sinit>
 8003e2e:	69a3      	ldr	r3, [r4, #24]
 8003e30:	60a3      	str	r3, [r4, #8]
 8003e32:	89a3      	ldrh	r3, [r4, #12]
 8003e34:	071a      	lsls	r2, r3, #28
 8003e36:	d501      	bpl.n	8003e3c <__swbuf_r+0x20>
 8003e38:	6923      	ldr	r3, [r4, #16]
 8003e3a:	b943      	cbnz	r3, 8003e4e <__swbuf_r+0x32>
 8003e3c:	4621      	mov	r1, r4
 8003e3e:	4628      	mov	r0, r5
 8003e40:	f000 f82a 	bl	8003e98 <__swsetup_r>
 8003e44:	b118      	cbz	r0, 8003e4e <__swbuf_r+0x32>
 8003e46:	f04f 37ff 	mov.w	r7, #4294967295
 8003e4a:	4638      	mov	r0, r7
 8003e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e4e:	6823      	ldr	r3, [r4, #0]
 8003e50:	b2f6      	uxtb	r6, r6
 8003e52:	6922      	ldr	r2, [r4, #16]
 8003e54:	4637      	mov	r7, r6
 8003e56:	1a98      	subs	r0, r3, r2
 8003e58:	6963      	ldr	r3, [r4, #20]
 8003e5a:	4283      	cmp	r3, r0
 8003e5c:	dc05      	bgt.n	8003e6a <__swbuf_r+0x4e>
 8003e5e:	4621      	mov	r1, r4
 8003e60:	4628      	mov	r0, r5
 8003e62:	f7ff fde9 	bl	8003a38 <_fflush_r>
 8003e66:	2800      	cmp	r0, #0
 8003e68:	d1ed      	bne.n	8003e46 <__swbuf_r+0x2a>
 8003e6a:	68a3      	ldr	r3, [r4, #8]
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	60a3      	str	r3, [r4, #8]
 8003e70:	6823      	ldr	r3, [r4, #0]
 8003e72:	1c5a      	adds	r2, r3, #1
 8003e74:	6022      	str	r2, [r4, #0]
 8003e76:	701e      	strb	r6, [r3, #0]
 8003e78:	1c43      	adds	r3, r0, #1
 8003e7a:	6962      	ldr	r2, [r4, #20]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d004      	beq.n	8003e8a <__swbuf_r+0x6e>
 8003e80:	89a3      	ldrh	r3, [r4, #12]
 8003e82:	07db      	lsls	r3, r3, #31
 8003e84:	d5e1      	bpl.n	8003e4a <__swbuf_r+0x2e>
 8003e86:	2e0a      	cmp	r6, #10
 8003e88:	d1df      	bne.n	8003e4a <__swbuf_r+0x2e>
 8003e8a:	4621      	mov	r1, r4
 8003e8c:	4628      	mov	r0, r5
 8003e8e:	f7ff fdd3 	bl	8003a38 <_fflush_r>
 8003e92:	2800      	cmp	r0, #0
 8003e94:	d0d9      	beq.n	8003e4a <__swbuf_r+0x2e>
 8003e96:	e7d6      	b.n	8003e46 <__swbuf_r+0x2a>

08003e98 <__swsetup_r>:
 8003e98:	b538      	push	{r3, r4, r5, lr}
 8003e9a:	4b29      	ldr	r3, [pc, #164]	@ (8003f40 <__swsetup_r+0xa8>)
 8003e9c:	4605      	mov	r5, r0
 8003e9e:	460c      	mov	r4, r1
 8003ea0:	6818      	ldr	r0, [r3, #0]
 8003ea2:	b118      	cbz	r0, 8003eac <__swsetup_r+0x14>
 8003ea4:	6a03      	ldr	r3, [r0, #32]
 8003ea6:	b90b      	cbnz	r3, 8003eac <__swsetup_r+0x14>
 8003ea8:	f7fe f960 	bl	800216c <__sinit>
 8003eac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003eb0:	0719      	lsls	r1, r3, #28
 8003eb2:	d422      	bmi.n	8003efa <__swsetup_r+0x62>
 8003eb4:	06da      	lsls	r2, r3, #27
 8003eb6:	d407      	bmi.n	8003ec8 <__swsetup_r+0x30>
 8003eb8:	2209      	movs	r2, #9
 8003eba:	602a      	str	r2, [r5, #0]
 8003ebc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ec4:	81a3      	strh	r3, [r4, #12]
 8003ec6:	e033      	b.n	8003f30 <__swsetup_r+0x98>
 8003ec8:	0758      	lsls	r0, r3, #29
 8003eca:	d512      	bpl.n	8003ef2 <__swsetup_r+0x5a>
 8003ecc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003ece:	b141      	cbz	r1, 8003ee2 <__swsetup_r+0x4a>
 8003ed0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003ed4:	4299      	cmp	r1, r3
 8003ed6:	d002      	beq.n	8003ede <__swsetup_r+0x46>
 8003ed8:	4628      	mov	r0, r5
 8003eda:	f7ff f8a1 	bl	8003020 <_free_r>
 8003ede:	2300      	movs	r3, #0
 8003ee0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003ee2:	89a3      	ldrh	r3, [r4, #12]
 8003ee4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003ee8:	81a3      	strh	r3, [r4, #12]
 8003eea:	2300      	movs	r3, #0
 8003eec:	6063      	str	r3, [r4, #4]
 8003eee:	6923      	ldr	r3, [r4, #16]
 8003ef0:	6023      	str	r3, [r4, #0]
 8003ef2:	89a3      	ldrh	r3, [r4, #12]
 8003ef4:	f043 0308 	orr.w	r3, r3, #8
 8003ef8:	81a3      	strh	r3, [r4, #12]
 8003efa:	6923      	ldr	r3, [r4, #16]
 8003efc:	b94b      	cbnz	r3, 8003f12 <__swsetup_r+0x7a>
 8003efe:	89a3      	ldrh	r3, [r4, #12]
 8003f00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003f04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f08:	d003      	beq.n	8003f12 <__swsetup_r+0x7a>
 8003f0a:	4621      	mov	r1, r4
 8003f0c:	4628      	mov	r0, r5
 8003f0e:	f000 f882 	bl	8004016 <__smakebuf_r>
 8003f12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f16:	f013 0201 	ands.w	r2, r3, #1
 8003f1a:	d00a      	beq.n	8003f32 <__swsetup_r+0x9a>
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	60a2      	str	r2, [r4, #8]
 8003f20:	6962      	ldr	r2, [r4, #20]
 8003f22:	4252      	negs	r2, r2
 8003f24:	61a2      	str	r2, [r4, #24]
 8003f26:	6922      	ldr	r2, [r4, #16]
 8003f28:	b942      	cbnz	r2, 8003f3c <__swsetup_r+0xa4>
 8003f2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003f2e:	d1c5      	bne.n	8003ebc <__swsetup_r+0x24>
 8003f30:	bd38      	pop	{r3, r4, r5, pc}
 8003f32:	0799      	lsls	r1, r3, #30
 8003f34:	bf58      	it	pl
 8003f36:	6962      	ldrpl	r2, [r4, #20]
 8003f38:	60a2      	str	r2, [r4, #8]
 8003f3a:	e7f4      	b.n	8003f26 <__swsetup_r+0x8e>
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	e7f7      	b.n	8003f30 <__swsetup_r+0x98>
 8003f40:	20000010 	.word	0x20000010

08003f44 <_raise_r>:
 8003f44:	291f      	cmp	r1, #31
 8003f46:	b538      	push	{r3, r4, r5, lr}
 8003f48:	4605      	mov	r5, r0
 8003f4a:	460c      	mov	r4, r1
 8003f4c:	d904      	bls.n	8003f58 <_raise_r+0x14>
 8003f4e:	2316      	movs	r3, #22
 8003f50:	6003      	str	r3, [r0, #0]
 8003f52:	f04f 30ff 	mov.w	r0, #4294967295
 8003f56:	bd38      	pop	{r3, r4, r5, pc}
 8003f58:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003f5a:	b112      	cbz	r2, 8003f62 <_raise_r+0x1e>
 8003f5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003f60:	b94b      	cbnz	r3, 8003f76 <_raise_r+0x32>
 8003f62:	4628      	mov	r0, r5
 8003f64:	f000 f830 	bl	8003fc8 <_getpid_r>
 8003f68:	4622      	mov	r2, r4
 8003f6a:	4601      	mov	r1, r0
 8003f6c:	4628      	mov	r0, r5
 8003f6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f72:	f000 b817 	b.w	8003fa4 <_kill_r>
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d00a      	beq.n	8003f90 <_raise_r+0x4c>
 8003f7a:	1c59      	adds	r1, r3, #1
 8003f7c:	d103      	bne.n	8003f86 <_raise_r+0x42>
 8003f7e:	2316      	movs	r3, #22
 8003f80:	6003      	str	r3, [r0, #0]
 8003f82:	2001      	movs	r0, #1
 8003f84:	e7e7      	b.n	8003f56 <_raise_r+0x12>
 8003f86:	2100      	movs	r1, #0
 8003f88:	4620      	mov	r0, r4
 8003f8a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8003f8e:	4798      	blx	r3
 8003f90:	2000      	movs	r0, #0
 8003f92:	e7e0      	b.n	8003f56 <_raise_r+0x12>

08003f94 <raise>:
 8003f94:	4b02      	ldr	r3, [pc, #8]	@ (8003fa0 <raise+0xc>)
 8003f96:	4601      	mov	r1, r0
 8003f98:	6818      	ldr	r0, [r3, #0]
 8003f9a:	f7ff bfd3 	b.w	8003f44 <_raise_r>
 8003f9e:	bf00      	nop
 8003fa0:	20000010 	.word	0x20000010

08003fa4 <_kill_r>:
 8003fa4:	b538      	push	{r3, r4, r5, lr}
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	4d06      	ldr	r5, [pc, #24]	@ (8003fc4 <_kill_r+0x20>)
 8003faa:	4604      	mov	r4, r0
 8003fac:	4608      	mov	r0, r1
 8003fae:	4611      	mov	r1, r2
 8003fb0:	602b      	str	r3, [r5, #0]
 8003fb2:	f7fd f8ff 	bl	80011b4 <_kill>
 8003fb6:	1c43      	adds	r3, r0, #1
 8003fb8:	d102      	bne.n	8003fc0 <_kill_r+0x1c>
 8003fba:	682b      	ldr	r3, [r5, #0]
 8003fbc:	b103      	cbz	r3, 8003fc0 <_kill_r+0x1c>
 8003fbe:	6023      	str	r3, [r4, #0]
 8003fc0:	bd38      	pop	{r3, r4, r5, pc}
 8003fc2:	bf00      	nop
 8003fc4:	20000464 	.word	0x20000464

08003fc8 <_getpid_r>:
 8003fc8:	f7fd b8ec 	b.w	80011a4 <_getpid>

08003fcc <__swhatbuf_r>:
 8003fcc:	b570      	push	{r4, r5, r6, lr}
 8003fce:	460c      	mov	r4, r1
 8003fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fd4:	b096      	sub	sp, #88	@ 0x58
 8003fd6:	4615      	mov	r5, r2
 8003fd8:	2900      	cmp	r1, #0
 8003fda:	461e      	mov	r6, r3
 8003fdc:	da0c      	bge.n	8003ff8 <__swhatbuf_r+0x2c>
 8003fde:	89a3      	ldrh	r3, [r4, #12]
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003fe6:	bf14      	ite	ne
 8003fe8:	2340      	movne	r3, #64	@ 0x40
 8003fea:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003fee:	2000      	movs	r0, #0
 8003ff0:	6031      	str	r1, [r6, #0]
 8003ff2:	602b      	str	r3, [r5, #0]
 8003ff4:	b016      	add	sp, #88	@ 0x58
 8003ff6:	bd70      	pop	{r4, r5, r6, pc}
 8003ff8:	466a      	mov	r2, sp
 8003ffa:	f000 f849 	bl	8004090 <_fstat_r>
 8003ffe:	2800      	cmp	r0, #0
 8004000:	dbed      	blt.n	8003fde <__swhatbuf_r+0x12>
 8004002:	9901      	ldr	r1, [sp, #4]
 8004004:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004008:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800400c:	4259      	negs	r1, r3
 800400e:	4159      	adcs	r1, r3
 8004010:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004014:	e7eb      	b.n	8003fee <__swhatbuf_r+0x22>

08004016 <__smakebuf_r>:
 8004016:	898b      	ldrh	r3, [r1, #12]
 8004018:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800401a:	079d      	lsls	r5, r3, #30
 800401c:	4606      	mov	r6, r0
 800401e:	460c      	mov	r4, r1
 8004020:	d507      	bpl.n	8004032 <__smakebuf_r+0x1c>
 8004022:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004026:	6023      	str	r3, [r4, #0]
 8004028:	6123      	str	r3, [r4, #16]
 800402a:	2301      	movs	r3, #1
 800402c:	6163      	str	r3, [r4, #20]
 800402e:	b003      	add	sp, #12
 8004030:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004032:	ab01      	add	r3, sp, #4
 8004034:	466a      	mov	r2, sp
 8004036:	f7ff ffc9 	bl	8003fcc <__swhatbuf_r>
 800403a:	9f00      	ldr	r7, [sp, #0]
 800403c:	4605      	mov	r5, r0
 800403e:	4630      	mov	r0, r6
 8004040:	4639      	mov	r1, r7
 8004042:	f7ff f861 	bl	8003108 <_malloc_r>
 8004046:	b948      	cbnz	r0, 800405c <__smakebuf_r+0x46>
 8004048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800404c:	059a      	lsls	r2, r3, #22
 800404e:	d4ee      	bmi.n	800402e <__smakebuf_r+0x18>
 8004050:	f023 0303 	bic.w	r3, r3, #3
 8004054:	f043 0302 	orr.w	r3, r3, #2
 8004058:	81a3      	strh	r3, [r4, #12]
 800405a:	e7e2      	b.n	8004022 <__smakebuf_r+0xc>
 800405c:	89a3      	ldrh	r3, [r4, #12]
 800405e:	6020      	str	r0, [r4, #0]
 8004060:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004064:	81a3      	strh	r3, [r4, #12]
 8004066:	9b01      	ldr	r3, [sp, #4]
 8004068:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800406c:	b15b      	cbz	r3, 8004086 <__smakebuf_r+0x70>
 800406e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004072:	4630      	mov	r0, r6
 8004074:	f000 f81e 	bl	80040b4 <_isatty_r>
 8004078:	b128      	cbz	r0, 8004086 <__smakebuf_r+0x70>
 800407a:	89a3      	ldrh	r3, [r4, #12]
 800407c:	f023 0303 	bic.w	r3, r3, #3
 8004080:	f043 0301 	orr.w	r3, r3, #1
 8004084:	81a3      	strh	r3, [r4, #12]
 8004086:	89a3      	ldrh	r3, [r4, #12]
 8004088:	431d      	orrs	r5, r3
 800408a:	81a5      	strh	r5, [r4, #12]
 800408c:	e7cf      	b.n	800402e <__smakebuf_r+0x18>
	...

08004090 <_fstat_r>:
 8004090:	b538      	push	{r3, r4, r5, lr}
 8004092:	2300      	movs	r3, #0
 8004094:	4d06      	ldr	r5, [pc, #24]	@ (80040b0 <_fstat_r+0x20>)
 8004096:	4604      	mov	r4, r0
 8004098:	4608      	mov	r0, r1
 800409a:	4611      	mov	r1, r2
 800409c:	602b      	str	r3, [r5, #0]
 800409e:	f7fd f8e9 	bl	8001274 <_fstat>
 80040a2:	1c43      	adds	r3, r0, #1
 80040a4:	d102      	bne.n	80040ac <_fstat_r+0x1c>
 80040a6:	682b      	ldr	r3, [r5, #0]
 80040a8:	b103      	cbz	r3, 80040ac <_fstat_r+0x1c>
 80040aa:	6023      	str	r3, [r4, #0]
 80040ac:	bd38      	pop	{r3, r4, r5, pc}
 80040ae:	bf00      	nop
 80040b0:	20000464 	.word	0x20000464

080040b4 <_isatty_r>:
 80040b4:	b538      	push	{r3, r4, r5, lr}
 80040b6:	2300      	movs	r3, #0
 80040b8:	4d05      	ldr	r5, [pc, #20]	@ (80040d0 <_isatty_r+0x1c>)
 80040ba:	4604      	mov	r4, r0
 80040bc:	4608      	mov	r0, r1
 80040be:	602b      	str	r3, [r5, #0]
 80040c0:	f7fd f8e8 	bl	8001294 <_isatty>
 80040c4:	1c43      	adds	r3, r0, #1
 80040c6:	d102      	bne.n	80040ce <_isatty_r+0x1a>
 80040c8:	682b      	ldr	r3, [r5, #0]
 80040ca:	b103      	cbz	r3, 80040ce <_isatty_r+0x1a>
 80040cc:	6023      	str	r3, [r4, #0]
 80040ce:	bd38      	pop	{r3, r4, r5, pc}
 80040d0:	20000464 	.word	0x20000464

080040d4 <_init>:
 80040d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040d6:	bf00      	nop
 80040d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040da:	bc08      	pop	{r3}
 80040dc:	469e      	mov	lr, r3
 80040de:	4770      	bx	lr

080040e0 <_fini>:
 80040e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040e2:	bf00      	nop
 80040e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040e6:	bc08      	pop	{r3}
 80040e8:	469e      	mov	lr, r3
 80040ea:	4770      	bx	lr
