

================================================================
== Vivado HLS Report for 'Stream2Mem_Batch'
================================================================
* Date:           Fri Dec 13 11:11:34 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+---------+---------+---------+---------+---------+
        |                        |              |      Latency      |      Interval     | Pipeline|
        |        Instance        |    Module    |   min   |   max   |   min   |   max   |   Type  |
        +------------------------+--------------+---------+---------+---------+---------+---------+
        |grp_Stream2Mem_fu_76    |Stream2Mem    |  4194312|  4194312|  4194312|  4194312|   none  |
        |grp_Stream2Mem_1_fu_86  |Stream2Mem_1  |   262152|   262152|   262152|   262152|   none  |
        +------------------------+--------------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+-----+-----+------------------+-----------+-----------+------+----------+
        |          |  Latency  |     Iteration    |  Initiation Interval  | Trip |          |
        | Loop Name| min | max |      Latency     |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+------------------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?| 262154 ~ 4194314 |          -|          -|     ?|    no    |
        +----------+-----+-----+------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    121|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     200|    518|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    354|
|Register         |        -|      -|      83|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     283|    993|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+-----+-----+
    |        Instance        |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+--------------+---------+-------+-----+-----+
    |grp_Stream2Mem_fu_76    |Stream2Mem    |        0|      0|  102|  261|
    |grp_Stream2Mem_1_fu_86  |Stream2Mem_1  |        0|      0|   98|  257|
    +------------------------+--------------+---------+-------+-----+-----+
    |Total                   |              |        0|      0|  200|  518|
    +------------------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |rep_1_fu_149_p2                  |     +    |      0|  0|  39|          32|           5|
    |rep_2_fu_138_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp_i_89_fu_124_p2               |   icmp   |      0|  0|   9|           4|           1|
    |tmp_i_fu_114_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1                  |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_on_subcall_done  |    or    |      0|  0|   8|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 121|         102|          10|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  21|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |in_V_V_read           |  15|          3|    1|          3|
    |m_axi_out_V_AWADDR    |  15|          3|   32|         96|
    |m_axi_out_V_AWBURST   |  15|          3|    2|          6|
    |m_axi_out_V_AWCACHE   |  15|          3|    4|         12|
    |m_axi_out_V_AWID      |  15|          3|    1|          3|
    |m_axi_out_V_AWLEN     |  15|          3|   32|         96|
    |m_axi_out_V_AWLOCK    |  15|          3|    2|          6|
    |m_axi_out_V_AWPROT    |  15|          3|    3|          9|
    |m_axi_out_V_AWQOS     |  15|          3|    4|         12|
    |m_axi_out_V_AWREGION  |  15|          3|    4|         12|
    |m_axi_out_V_AWSIZE    |  15|          3|    3|          9|
    |m_axi_out_V_AWUSER    |  15|          3|    1|          3|
    |m_axi_out_V_AWVALID   |  15|          3|    1|          3|
    |m_axi_out_V_BREADY    |  15|          3|    1|          3|
    |m_axi_out_V_WDATA     |  15|          3|   32|         96|
    |m_axi_out_V_WID       |  15|          3|    1|          3|
    |m_axi_out_V_WLAST     |  15|          3|    1|          3|
    |m_axi_out_V_WSTRB     |  15|          3|    4|         12|
    |m_axi_out_V_WUSER     |  15|          3|    1|          3|
    |m_axi_out_V_WVALID    |  15|          3|    1|          3|
    |out_V_offset_blk_n    |   9|          2|    1|          2|
    |rep_fu_66             |  15|          3|   32|         96|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 354|         71|  166|        497|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_reg_grp_Stream2Mem_1_fu_86_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_Stream2Mem_fu_76_ap_start    |   1|   0|    1|          0|
    |out_V_offset1_i_reg_168                 |  30|   0|   30|          0|
    |rep_fu_66                               |  32|   0|   32|          0|
    |tmp_48_reg_181                          |  14|   0|   32|         18|
    |tmp_i_89_reg_177                        |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  83|   0|  101|         18|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_done               | out |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Stream2Mem_Batch | return value |
|in_V_V_dout           |  in |   32|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n        |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read           | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|m_axi_out_V_AWVALID   | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWREADY   |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWADDR    | out |   32|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWID      | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWLEN     | out |   32|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWSIZE    | out |    3|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWBURST   | out |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWLOCK    | out |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWCACHE   | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWPROT    | out |    3|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWQOS     | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWREGION  | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_AWUSER    | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WVALID    | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WREADY    |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WDATA     | out |   32|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WSTRB     | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WLAST     | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WID       | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_WUSER     | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARVALID   | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARREADY   |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARADDR    | out |   32|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARID      | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARLEN     | out |   32|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARSIZE    | out |    3|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARBURST   | out |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARLOCK    | out |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARCACHE   | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARPROT    | out |    3|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARQOS     | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARREGION  | out |    4|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_ARUSER    | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RVALID    |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RREADY    | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RDATA     |  in |   32|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RLAST     |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RID       |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RUSER     |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_RRESP     |  in |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_BVALID    |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_BREADY    | out |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_BRESP     |  in |    2|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_BID       |  in |    1|    m_axi   |       out_V      |    pointer   |
|m_axi_out_V_BUSER     |  in |    1|    m_axi   |       out_V      |    pointer   |
|out_V_offset_dout     |  in |   32|   ap_fifo  |   out_V_offset   |    pointer   |
|out_V_offset_empty_n  |  in |    1|   ap_fifo  |   out_V_offset   |    pointer   |
|out_V_offset_read     | out |    1|   ap_fifo  |   out_V_offset   |    pointer   |
+----------------------+-----+-----+------------+------------------+--------------+

