Fitter report for an9134_test
Thu Nov 02 09:57:21 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Thu Nov 02 09:57:21 2017     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; an9134_test                               ;
; Top-level Entity Name              ; an9134_test                               ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE6F17C8                               ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 939 / 6,272 ( 15 % )                      ;
;     Total combinational functions  ; 917 / 6,272 ( 15 % )                      ;
;     Dedicated logic registers      ; 477 / 6,272 ( 8 % )                       ;
; Total registers                    ; 505                                       ;
; Total pins                         ; 36 / 180 ( 20 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                            ;
; Total PLLs                         ; 1 / 2 ( 50 % )                            ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE6F17C8         ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL         ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                     ;
+-------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+-------------------------------------------------------+------------------+-----------------------+
; Node                                      ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                      ; Destination Port ; Destination Port Name ;
+-------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+-------------------------------------------------------+------------------+-----------------------+
; mv_pattern:mv_pattern_m0|pattern_de       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_de~output                                        ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_hs       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_hs~output                                        ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_b[0] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[0]~output                                      ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_b[1] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[1]~output                                      ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_b[2] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[2]~output                                      ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_b[3] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[3]~output                                      ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_b[4] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[4]~output                                      ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_b[5] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[5]~output                                      ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_b[6] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[6]~output                                      ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_b[7] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[7]~output                                      ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_g[0] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[8]~output                                      ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_g[1] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[9]~output                                      ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_g[2] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[10]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_g[3] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[11]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_g[4] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[12]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_g[5] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[13]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_g[6] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[14]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_g[7] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[15]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_r[0] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[16]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_r[1] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[17]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_r[2] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[18]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_r[3] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[19]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_r[4] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[20]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_r[5] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[21]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_r[6] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[22]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_r[7] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_d[23]~output                                     ; I                ;                       ;
; mv_pattern:mv_pattern_m0|pattern_vs       ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_vs~output                                        ; I                ;                       ;
; reset_power_on:reset_power_on_m0|rst_reg  ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; reset_power_on:reset_power_on_m0|rst_reg~_Duplicate_1 ; Q                ;                       ;
; reset_power_on:reset_power_on_m0|rst_reg  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; hdmi_nreset~output                                    ; I                ;                       ;
; reset_power_on:reset_power_on_m0|rst_reg  ; Inverted        ; Register Packing ; Fast Output Register assignment ; Q         ;                ;                                                       ;                  ;                       ;
+-------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+-------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Location     ;                ;              ; hdmi_int   ; PIN_P2        ; QSF Assignment ;
; I/O Standard ;                ;              ; hdmi_int   ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1497 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1497 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1495    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 2       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/output_files/an9134_test.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 939 / 6,272 ( 15 % ) ;
;     -- Combinational with no register       ; 462                  ;
;     -- Register only                        ; 22                   ;
;     -- Combinational with a register        ; 455                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 400                  ;
;     -- 3 input functions                    ; 216                  ;
;     -- <=2 input functions                  ; 301                  ;
;     -- Register only                        ; 22                   ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 660                  ;
;     -- arithmetic mode                      ; 257                  ;
;                                             ;                      ;
; Total registers*                            ; 505 / 7,124 ( 7 % )  ;
;     -- Dedicated logic registers            ; 477 / 6,272 ( 8 % )  ;
;     -- I/O registers                        ; 28 / 852 ( 3 % )     ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 72 / 392 ( 18 % )    ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 36 / 180 ( 20 % )    ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )      ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
;                                             ;                      ;
; Global signals                              ; 3                    ;
; M9Ks                                        ; 0 / 30 ( 0 % )       ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ;
; PLLs                                        ; 1 / 2 ( 50 % )       ;
; Global clocks                               ; 3 / 10 ( 30 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%         ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 5%         ;
; Maximum fan-out                             ; 330                  ;
; Highest non-global fan-out                  ; 62                   ;
; Total fan-out                               ; 4455                 ;
; Average fan-out                             ; 2.94                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 939 / 6272 ( 15 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 462                 ; 0                              ;
;     -- Register only                        ; 22                  ; 0                              ;
;     -- Combinational with a register        ; 455                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 400                 ; 0                              ;
;     -- 3 input functions                    ; 216                 ; 0                              ;
;     -- <=2 input functions                  ; 301                 ; 0                              ;
;     -- Register only                        ; 22                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 660                 ; 0                              ;
;     -- arithmetic mode                      ; 257                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 505                 ; 0                              ;
;     -- Dedicated logic registers            ; 477 / 6272 ( 8 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 56                  ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 72 / 392 ( 18 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 36                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )      ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )     ; 1 / 12 ( 8 % )                 ;
; Double Data Rate I/O output circuitry       ; 28 / 185 ( 15 % )   ; 0 / 185 ( 0 % )                ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 304                 ; 1                              ;
;     -- Registered Input Connections         ; 301                 ; 0                              ;
;     -- Output Connections                   ; 3                   ; 302                            ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 4453                ; 305                            ;
;     -- Registered Connections               ; 2226                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 4                   ; 303                            ;
;     -- hard_block:auto_generated_inst       ; 303                 ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 5                   ; 1                              ;
;     -- Output Ports                         ; 29                  ; 1                              ;
;     -- Bidir Ports                          ; 2                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk    ; E1    ; 1        ; 0            ; 11           ; 7            ; 205                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; key[0] ; N13   ; 5        ; 34           ; 2            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; key[1] ; M15   ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; key[2] ; M16   ; 5        ; 34           ; 12           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; key[3] ; E16   ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; hdmi_clk    ; T4    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[0]   ; L9    ; 4        ; 18           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[10]  ; T7    ; 3        ; 13           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[11]  ; R6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[12]  ; T8    ; 3        ; 16           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[13]  ; R7    ; 3        ; 11           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[14]  ; T9    ; 4        ; 18           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[15]  ; R8    ; 3        ; 16           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[16]  ; T10   ; 4        ; 21           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[17]  ; R9    ; 4        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[18]  ; T11   ; 4        ; 23           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[19]  ; R10   ; 4        ; 21           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[1]   ; T2    ; 3        ; 3            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[20]  ; T12   ; 4        ; 25           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[21]  ; R11   ; 4        ; 23           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[22]  ; T13   ; 4        ; 28           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[23]  ; R12   ; 4        ; 23           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[2]   ; M9    ; 4        ; 21           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[3]   ; T3    ; 3        ; 1            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[4]   ; P3    ; 3        ; 1            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[5]   ; R3    ; 3        ; 1            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[6]   ; T5    ; 3        ; 9            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[7]   ; R4    ; 3        ; 5            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[8]   ; T6    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_d[9]   ; R5    ; 3        ; 9            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_de     ; L10   ; 4        ; 25           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_hs     ; P8    ; 3        ; 16           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_nreset ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hdmi_vs     ; K9    ; 4        ; 18           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                                                                 ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; hdmi_scl ; T14   ; 4        ; 30           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen (inverted) ; -                   ;
; hdmi_sda ; R13   ; 4        ; 28           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen (inverted) ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; F4       ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; J3       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; H14      ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 1 / 17 ( 6 % )   ; 3.3V          ; --           ;
; 2        ; 1 / 19 ( 5 % )   ; 3.3V          ; --           ;
; 3        ; 15 / 26 ( 58 % ) ; 3.3V          ; --           ;
; 4        ; 15 / 27 ( 56 % ) ; 3.3V          ; --           ;
; 5        ; 3 / 25 ( 12 % )  ; 3.3V          ; --           ;
; 6        ; 1 / 14 ( 7 % )   ; 3.3V          ; --           ;
; 7        ; 0 / 26 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 26 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 196        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 192        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 188        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 183        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 177        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 175        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 168        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 161        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 159        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 155        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 167        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 197        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 195        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 189        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 184        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 178        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 176        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 169        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 162        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 160        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 156        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 4          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 147        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 146        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 203        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 0          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 198        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 199        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 144        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 143        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 24         ; 1        ; clk            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 190        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 158        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 157        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ;            ;          ; GNDA2          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; key[3]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 11         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 166        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 142        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F15      ; 140        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 139        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; H2       ; 16         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 19         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J12      ; 123        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J13      ; 124        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J14      ; 122        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 121        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ; 120        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 32         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 30         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K9       ; 76         ; 4        ; hdmi_vs        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K11      ; 110        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K12      ; 105        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 118        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 34         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 40         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 77         ; 4        ; hdmi_d[0]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; hdmi_de        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L12      ; 104        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L13      ; 114        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 113        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L15      ; 116        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 115        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 59         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M9       ; 78         ; 4        ; hdmi_d[2]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 103        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; key[1]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; key[2]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 79         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ; 102        ; 5        ; key[0]         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 111        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 46         ; 3        ; hdmi_d[4]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; hdmi_hs        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 108        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 42         ; 2        ; hdmi_nreset    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; hdmi_d[5]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; hdmi_d[7]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; hdmi_d[9]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; hdmi_d[11]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; hdmi_d[13]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; hdmi_d[15]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; hdmi_d[17]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; hdmi_d[19]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; hdmi_d[21]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; hdmi_d[23]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; hdmi_sda       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; hdmi_d[1]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; hdmi_d[3]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; hdmi_clk       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; hdmi_d[6]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; hdmi_d[8]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; hdmi_d[10]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; hdmi_d[12]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; hdmi_d[14]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; hdmi_d[16]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; hdmi_d[18]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; hdmi_d[20]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; hdmi_d[22]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; hdmi_scl       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------+
; Name                          ; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------+
; SDC pin name                  ; video_pll_m0|altpll_component|auto_generated|pll1                                   ;
; PLL mode                      ; Normal                                                                              ;
; Compensate clock              ; clock0                                                                              ;
; Compensated input/output pins ; --                                                                                  ;
; Switchover type               ; --                                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                                            ;
; Input frequency 1             ; --                                                                                  ;
; Nominal PFD frequency         ; 6.3 MHz                                                                             ;
; Nominal VCO frequency         ; 593.8 MHz                                                                           ;
; VCO post scale K counter      ; 2                                                                                   ;
; VCO frequency control         ; Auto                                                                                ;
; VCO phase shift step          ; 210 ps                                                                              ;
; VCO multiply                  ; --                                                                                  ;
; VCO divide                    ; --                                                                                  ;
; Freq min lock                 ; 43.2 MHz                                                                            ;
; Freq max lock                 ; 54.76 MHz                                                                           ;
; M VCO Tap                     ; 0                                                                                   ;
; M Initial                     ; 1                                                                                   ;
; M value                       ; 95                                                                                  ;
; N value                       ; 8                                                                                   ;
; Charge pump current           ; setting 1                                                                           ;
; Loop filter resistance        ; setting 16                                                                          ;
; Loop filter capacitance       ; setting 0                                                                           ;
; Bandwidth                     ; 340 kHz to 540 kHz                                                                  ;
; Bandwidth type                ; Medium                                                                              ;
; Real time reconfigurable      ; Off                                                                                 ;
; Scan chain MIF file           ; --                                                                                  ;
; Preserve PLL counter order    ; Off                                                                                 ;
; PLL location                  ; PLL_1                                                                               ;
; Inclk0 signal                 ; clk                                                                                 ;
; Inclk1 signal                 ; --                                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                                       ;
; Inclk1 signal type            ; --                                                                                  ;
+-------------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 95   ; 32  ; 148.44 MHz       ; 0 (0 ps)    ; 11.25 (210 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |an9134_test                                     ; 939 (6)     ; 477 (3)                   ; 28 (28)       ; 0           ; 0    ; 0            ; 0       ; 0         ; 36   ; 0            ; 462 (3)      ; 22 (0)            ; 455 (1)          ; |an9134_test                                                                                                                                   ;              ;
;    |ax_debounce:ax_debounce_m0|                  ; 80 (80)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 3 (3)             ; 34 (34)          ; |an9134_test|ax_debounce:ax_debounce_m0                                                                                                        ;              ;
;    |i2c_config:i2c_config_m0|                    ; 244 (27)    ; 130 (14)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (13)     ; 5 (0)             ; 125 (14)         ; |an9134_test|i2c_config:i2c_config_m0                                                                                                          ;              ;
;       |i2c_master_top:i2c_master_top_m0|         ; 217 (23)    ; 116 (20)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (3)      ; 5 (3)             ; 111 (17)         ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0                                                                         ;              ;
;          |i2c_master_byte_ctrl:byte_controller|  ; 194 (50)    ; 96 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (25)      ; 2 (0)             ; 94 (25)          ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller                                    ;              ;
;             |i2c_master_bit_ctrl:bit_controller| ; 144 (144)   ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (73)      ; 2 (2)             ; 69 (69)          ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;              ;
;    |lut_9134:lut_9134_m0|                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |an9134_test|lut_9134:lut_9134_m0                                                                                                              ;              ;
;    |mv_pattern:mv_pattern_m0|                    ; 564 (85)    ; 274 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 287 (81)     ; 13 (0)            ; 264 (5)          ; |an9134_test|mv_pattern:mv_pattern_m0                                                                                                          ;              ;
;       |mv_pattern0:mv_pattern0_m0|               ; 113 (113)   ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 2 (2)             ; 55 (55)          ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0                                                                               ;              ;
;       |mv_pattern1:mv_pattern1_m0|               ; 120 (120)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 69 (69)          ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0                                                                               ;              ;
;       |mv_pattern2:mv_pattern2_m0|               ; 27 (27)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 24 (24)          ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0                                                                               ;              ;
;       |mv_pattern3:mv_pattern3_m0|               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0                                                                               ;              ;
;       |mv_pattern5:mv_pattern5_m0|               ; 109 (109)   ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 3 (3)             ; 48 (48)          ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0                                                                               ;              ;
;       |mv_pattern6:mv_pattern6_m0|               ; 13 (13)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 3 (3)            ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0                                                                               ;              ;
;       |mv_timing_xy:mv_timing_xy_m0|             ; 29 (29)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 25 (25)          ; |an9134_test|mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0                                                                             ;              ;
;       |mv_video_timing:mv_video_timing_m0|       ; 69 (69)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 2 (2)             ; 37 (37)          ; |an9134_test|mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0                                                                       ;              ;
;    |reset_power_on:reset_power_on_m0|            ; 44 (44)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 32 (32)          ; |an9134_test|reset_power_on:reset_power_on_m0                                                                                                  ;              ;
;    |video_pll:video_pll_m0|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |an9134_test|video_pll:video_pll_m0                                                                                                            ;              ;
;       |altpll:altpll_component|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |an9134_test|video_pll:video_pll_m0|altpll:altpll_component                                                                                    ;              ;
;          |video_pll_altpll:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |an9134_test|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                                    ;              ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+-------------+----------+---------------+---------------+-----------------------+----------+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+----------+------+
; key[0]      ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; key[2]      ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; key[3]      ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; hdmi_nreset ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_clk    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; hdmi_hs     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_vs     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_de     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[4]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[5]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[6]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[7]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[8]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[9]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[10]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[11]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[12]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[13]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[14]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[15]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[16]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[17]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[18]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[19]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[20]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[21]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[22]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_d[23]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; hdmi_scl    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; hdmi_sda    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; clk         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; key[1]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
+-------------+----------+---------------+---------------+-----------------------+----------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; key[0]                                                                                                                                          ;                   ;         ;
; key[2]                                                                                                                                          ;                   ;         ;
; key[3]                                                                                                                                          ;                   ;         ;
; hdmi_scl                                                                                                                                        ;                   ;         ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL~1 ; 0                 ; 6       ;
; hdmi_sda                                                                                                                                        ;                   ;         ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA~1 ; 1                 ; 6       ;
; clk                                                                                                                                             ;                   ;         ;
; key[1]                                                                                                                                          ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                        ; Location          ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; ax_debounce:ax_debounce_m0|button_negedge                                                                                                   ; FF_X23_Y14_N21    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                         ; PIN_E1            ; 2       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                         ; PIN_E1            ; 204     ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                      ; FF_X4_Y10_N5      ; 13      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~5                                ; LCCOMB_X5_Y10_N22 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[2]~0                                    ; LCCOMB_X6_Y11_N16 ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]~0 ; LCCOMB_X9_Y9_N10  ; 20      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~6 ; LCCOMB_X5_Y9_N6   ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|always1~0                                                                               ; LCCOMB_X18_Y6_N2  ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|vs_edge                                                                               ; LCCOMB_X18_Y6_N0  ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[8]~14                                                                           ; LCCOMB_X18_Y6_N28 ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal1~4                                                                        ; LCCOMB_X18_Y9_N6  ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|de_out                                                                          ; FF_X18_Y9_N21     ; 54      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; reset_power_on:reset_power_on_m0|LessThan0~9                                                                                                ; LCCOMB_X1_Y11_N26 ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; reset_power_on:reset_power_on_m0|rst_reg~_Duplicate_1                                                                                       ; FF_X1_Y11_N29     ; 46      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; reset_power_on:reset_power_on_m0|rst_reg~_Duplicate_1                                                                                       ; FF_X1_Y11_N29     ; 330     ; Async. clear              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0]                                             ; PLL_1             ; 302     ; Clock                     ; yes    ; Global Clock         ; GCLK3            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                                                             ; PIN_E1        ; 204     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; reset_power_on:reset_power_on_m0|rst_reg~_Duplicate_1                                           ; FF_X1_Y11_N29 ; 330     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1         ; 302     ; 9                                    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mv_pattern:mv_pattern_m0|hactive[10]                                                                                                              ; 62      ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|de_out                                                                                ; 54      ;
; mode[2]                                                                                                                                           ; 46      ;
; reset_power_on:reset_power_on_m0|rst_reg~_Duplicate_1                                                                                             ; 45      ;
; mode[1]                                                                                                                                           ; 40      ;
; mode[0]                                                                                                                                           ; 34      ;
; reset_power_on:reset_power_on_m0|LessThan0~9                                                                                                      ; 34      ;
; ax_debounce:ax_debounce_m0|DFF1                                                                                                                   ; 33      ;
; ax_debounce:ax_debounce_m0|DFF2                                                                                                                   ; 33      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|always2~0                                          ; 21      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[6]                                                                                    ; 21      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]~0       ; 20      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[7]                                                                                    ; 20      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[2]                                                                                    ; 20      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[1]                                                                                    ; 20      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[3]                                                                                    ; 20      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[5]                                                                                    ; 20      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[0]                                                                                    ; 20      ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal1~4                                                                              ; 19      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~6       ; 19      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[4]                                                                                    ; 19      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait      ; 17      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always2~1       ; 17      ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[7]                                                                                ; 16      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[8]                                                                                    ; 16      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[9]                                                                                    ; 15      ;
; i2c_config:i2c_config_m0|state.S_WR_I2C                                                                                                           ; 14      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack         ; 14      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[11]                                                                                   ; 14      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[10]                                                                                   ; 14      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                            ; 13      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                     ; 12      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld                                                 ; 12      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[8]~14                                                                                 ; 12      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|vs_edge                                                                                     ; 12      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al              ; 12      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[6]                                                                                    ; 12      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[2]~0                                          ; 11      ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound.011                                                                                   ; 11      ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound.010                                                                                   ; 11      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[5]                                                                                    ; 11      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[7]                                                                                    ; 11      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[3]                                                                                    ; 11      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[2]                                                                                    ; 11      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[1]                                                                                    ; 11      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[0]                                                                                    ; 11      ;
; i2c_config:i2c_config_m0|lut_index~0                                                                                                              ; 10      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_DATA                                                                         ; 10      ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                    ; 10      ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound.101                                                                                   ; 10      ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound.001                                                                                   ; 10      ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[4]                                                                                    ; 10      ;
; i2c_config:i2c_config_m0|Equal0~0                                                                                                                 ; 9       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~4        ; 9       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound.111                                                                                   ; 9       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_b[3]~1                                                                                                       ; 9       ;
; mv_pattern:mv_pattern_m0|pattern_rgb_b[3]~0                                                                                                       ; 9       ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[8]                                                                                    ; 9       ;
; ~GND                                                                                                                                              ; 8       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                     ; 8       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]     ; 8       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]      ; 8       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[7]                                                                                ; 8       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|WideOr9~0                                                                                     ; 8       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|WideOr8~0                                                                                     ; 8       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|WideOr10~0                                                                                    ; 8       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[8]                                                                                ; 8       ;
; mv_pattern:mv_pattern_m0|Mux26~16                                                                                                                 ; 8       ;
; mv_pattern:mv_pattern_m0|Mux26~15                                                                                                                 ; 8       ;
; mv_pattern:mv_pattern_m0|Mux26~14                                                                                                                 ; 8       ;
; mv_pattern:mv_pattern_m0|Mux26~13                                                                                                                 ; 8       ;
; mv_pattern:mv_pattern_m0|Mux26~2                                                                                                                  ; 8       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|stop                                                                                    ; 8       ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[11]                                                                                   ; 8       ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[10]                                                                                   ; 8       ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|x_cnt[9]                                                                                    ; 8       ;
; mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|rgb_b_out[0]                                                                                  ; 8       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_REG_ADDR                                                                     ; 7       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                   ; 7       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                        ; 7       ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|always1~0                                                                                     ; 7       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]     ; 7       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]     ; 7       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal0~6                                                                                      ; 7       ;
; reset_power_on:reset_power_on_m0|rst_reg~_wirecell                                                                                                ; 6       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                        ; 6       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal2~4                                                                              ; 6       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~2        ; 6       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk         ; 6       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]     ; 6       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]      ; 6       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]      ; 6       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]      ; 6       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]      ; 6       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|always11~2                                                                                    ; 6       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_6th[8]                                                                                ; 6       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[0]                                                                                ; 6       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[0]                                                                                ; 6       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[0]                                                                                ; 6       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[0]                                                                                ; 6       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_de_d0                                                                                  ; 6       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|start                                                                                   ; 6       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|write                                                                                   ; 6       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_ACK                                                                          ; 5       ;
; i2c_config:i2c_config_m0|lut_index[1]                                                                                                             ; 5       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                   ; 5       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                            ; 5       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                            ; 5       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                        ; 5       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[2]                                                                               ; 5       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal5~0                                                                              ; 5       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~1       ; 5       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal2~0        ; 5       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[2]                                                                                ; 5       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[8]                                                                                ; 5       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_6th[9]                                                                                ; 5       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_5th[8]                                                                                ; 5       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen         ; 5       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_8th[0]                                                                                ; 5       ;
; mv_pattern:mv_pattern_m0|Mux26~0                                                                                                                  ; 5       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL            ; 5       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|always11~7                                                                                    ; 4       ;
; lut_9134:lut_9134_m0|Equal0~2                                                                                                                     ; 4       ;
; i2c_config:i2c_config_m0|state.S_WR_I2C_CHECK                                                                                                     ; 4       ;
; i2c_config:i2c_config_m0|lut_index[0]                                                                                                             ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                    ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                            ; 4       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[6]                                                                               ; 4       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[10]                                                                              ; 4       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[2]                                                                               ; 4       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[7]                                                                               ; 4       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[11]                                                                              ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal15~0       ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~2       ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal5~0        ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~1        ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]     ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]      ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]      ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]     ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]      ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]      ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]      ; 4       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|always11~4                                                                                    ; 4       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[7]                                                                                ; 4       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal5~7                                                                                      ; 4       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_6th[10]                                                                               ; 4       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_5th[9]                                                                                ; 4       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal0~3                                                                                      ; 4       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound.000                                                                                   ; 4       ;
; mv_pattern:mv_pattern_m0|Mux26~1                                                                                                                  ; 4       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_vs_d0                                                                                  ; 4       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA            ; 4       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal3~9                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal0~7                                                                                      ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector18~0                                                                            ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout            ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                            ; 3       ;
; i2c_config:i2c_config_m0|i2c_write_req                                                                                                            ; 3       ;
; lut_9134:lut_9134_m0|Equal0~1                                                                                                                     ; 3       ;
; i2c_config:i2c_config_m0|lut_index[2]                                                                                                             ; 3       ;
; i2c_config:i2c_config_m0|lut_index[3]                                                                                                             ; 3       ;
; i2c_config:i2c_config_m0|lut_index[4]                                                                                                             ; 3       ;
; i2c_config:i2c_config_m0|lut_index[5]                                                                                                             ; 3       ;
; lut_9134:lut_9134_m0|Equal0~0                                                                                                                     ; 3       ;
; i2c_config:i2c_config_m0|lut_index[6]                                                                                                             ; 3       ;
; i2c_config:i2c_config_m0|lut_index[7]                                                                                                             ; 3       ;
; i2c_config:i2c_config_m0|lut_index[8]                                                                                                             ; 3       ;
; i2c_config:i2c_config_m0|lut_index[9]                                                                                                             ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                         ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|WideOr0~0                                          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|go~0                                               ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|Selector10~0                                       ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]         ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]         ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]         ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]         ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]         ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]         ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~10      ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                        ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|always4~0                                                                             ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[0]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[1]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[3]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[4]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[5]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[4]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[6]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[0]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[3]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[5]                                                                               ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en          ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal9~1        ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack~0       ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~0       ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~0       ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~0        ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal9~0        ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|frame_cnt[0]                                                                                  ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal6~7                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal7~8                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal2~2                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|always11~2                                                                                    ; 3       ;
; ax_debounce:ax_debounce_m0|button_out                                                                                                             ; 3       ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|vs_d0                                                                                       ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal6~6                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_7th[8]                                                                                ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal5~5                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_6th[11]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|always11~1                                                                                    ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_5th[10]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal2~2                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal1~1                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|always11~0                                                                                    ; 3       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hactive                                                                               ; 3       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen         ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound.001                                                                                   ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound.000                                                                                   ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound.110                                                                                   ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal0~4                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|always11~2                                                                                    ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal1~3                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal3~6                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal2~5                                                                                      ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[8]                                                                                ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[15]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound.100                                                                                   ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound.010                                                                                   ; 3       ;
; ax_debounce:ax_debounce_m0|button_negedge                                                                                                         ; 3       ;
; mv_pattern:mv_pattern_m0|Mux26~12                                                                                                                 ; 3       ;
; mv_pattern:mv_pattern_m0|Mux26~11                                                                                                                 ; 3       ;
; mv_pattern:mv_pattern_m0|Mux26~10                                                                                                                 ; 3       ;
; mv_pattern:mv_pattern_m0|Mux26~9                                                                                                                  ; 3       ;
; mv_pattern:mv_pattern_m0|Mux26~8                                                                                                                  ; 3       ;
; mv_pattern:mv_pattern_m0|Mux26~7                                                                                                                  ; 3       ;
; mv_pattern:mv_pattern_m0|Mux26~6                                                                                                                  ; 3       ;
; mv_pattern:mv_pattern_m0|Mux26~4                                                                                                                  ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[15]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[15]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[15]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[15]                                                                               ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|rgb_r_out[0]                                                                                  ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|rgb_g_out[0]                                                                                  ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|rgb_b_out[0]                                                                                  ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|rgb_b_out[0]                                                                                  ; 3       ;
; reset_power_on:reset_power_on_m0|cnt[14]                                                                                                          ; 3       ;
; reset_power_on:reset_power_on_m0|cnt[13]                                                                                                          ; 3       ;
; reset_power_on:reset_power_on_m0|cnt[22]                                                                                                          ; 3       ;
; reset_power_on:reset_power_on_m0|cnt[21]                                                                                                          ; 3       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|always11~3                                                                                    ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector18~1                                                                            ; 2       ;
; i2c_config:i2c_config_m0|state.S_WR_I2C_DONE                                                                                                      ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                            ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|shift~0                                            ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~19                                         ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]         ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]         ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]         ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]         ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~16                                         ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~5                                      ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|ack_in                                                                                  ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL            ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|timing_vs_d1                                                                                  ; 2       ;
; ax_debounce:ax_debounce_m0|Equal2~10                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[0]                                                                                                               ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[1]                                                                                                               ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[2]                                                                                                               ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[3]                                                                                                               ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[4]                                                                                                               ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[5]                                                                                                               ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[7]                                                                                                               ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[6]                                                                                                               ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[10]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[11]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[8]                                                                                                               ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[9]                                                                                                               ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[12]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[13]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[15]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[14]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[16]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[17]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[18]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[19]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[20]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[21]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[22]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[23]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[24]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[25]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[26]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[27]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[28]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[29]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[30]                                                                                                              ; 2       ;
; ax_debounce:ax_debounce_m0|q_reg[31]                                                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|always5~2                                                                             ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|always5~0                                                                             ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal2~2                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[7]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[8]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[9]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[11]                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[12]                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[13]                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[14]                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt[15]                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal3~1                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal1~1                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[8]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[9]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[10]                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[1]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal1~0                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[12]                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[13]                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[14]                                                                              ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt[15]                                                                              ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~3       ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal14~2       ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal18~0       ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal5~1        ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~1       ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal10~0       ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal3~0        ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal12~0       ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~1       ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal16~1       ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal1~3        ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal2~1        ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|always11~5                                                                                    ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal4~6                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[9]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[8]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[4]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[3]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[2]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[1]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|always11~3                                                                                    ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound.110~0                                                                                 ; 2       ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|de_d0                                                                                       ; 2       ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|vs_d1                                                                                       ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_7th[10]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_7th[11]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_7th[9]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_7th[12]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal3~5                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal3~0                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal7~6                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal1~4                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal1~3                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal1~2                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vactive                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vsync_reg                                                                             ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hsync_reg                                                                             ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound.101                                                                                   ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound.011                                                                                   ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal0~3                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Selector15~0                                                                                  ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal5~6                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal5~5                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal5~4                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal6~7                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal4~6                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[5]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal0~0                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal2~0                                                                                      ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound.110                                                                                   ; 2       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vs_out                                                                                ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[0]                                                                                                           ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[13]  ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12]  ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[11]  ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[10]  ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[9]   ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[8]   ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[7]   ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]   ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]   ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]   ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]   ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]   ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]   ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]   ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop        ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|frame_cnt[7]                                                                                  ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|frame_cnt[6]                                                                                  ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|frame_cnt[5]                                                                                  ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|frame_cnt[4]                                                                                  ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|frame_cnt[3]                                                                                  ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|frame_cnt[2]                                                                                  ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|frame_cnt[1]                                                                                  ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[9]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[10]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[8]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[7]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[5]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[4]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[3]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[2]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[0]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[1]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[12]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[10]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[11]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[9]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[8]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[6]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[7]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[5]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[4]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[3]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[2]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[0]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[1]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[10]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[11]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[9]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[8]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[6]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[7]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[5]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[4]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[3]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[2]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[0]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[1]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[9]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[7]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[8]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[6]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[5]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[4]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[11]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[9]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[10]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[7]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[8]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[6]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[5]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[4]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[12]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[11]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[9]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[10]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[7]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[8]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[6]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[5]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[4]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[9]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[10]                                                                               ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[7]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[8]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[6]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[5]                                                                                ; 2       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[4]                                                                                ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[23]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[20]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[19]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[18]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[15]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[12]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[11]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[10]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[9]                                                                                                           ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[8]                                                                                                           ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[7]                                                                                                           ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[17]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[16]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[31]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[30]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[29]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[28]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[27]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[26]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[25]                                                                                                          ; 2       ;
; reset_power_on:reset_power_on_m0|cnt[24]                                                                                                          ; 2       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|ack_in~feeder                                                                           ; 1       ;
; mv_pattern:mv_pattern_m0|hactive[10]~feeder                                                                                                       ; 1       ;
; reset_power_on:reset_power_on_m0|rst_reg                                                                                                          ; 1       ;
; key[1]~input                                                                                                                                      ; 1       ;
; clk~input                                                                                                                                         ; 1       ;
; hdmi_sda~input                                                                                                                                    ; 1       ;
; hdmi_scl~input                                                                                                                                    ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_7th[8]~0                                                                              ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_6th[8]~0                                                                              ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_5th[8]~0                                                                              ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_8th[8]~15                                                                             ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[8]~0                                                                              ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out~3                                          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~15                                        ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~14                                        ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_txd~3                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~29      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~28      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~27      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~26      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~25      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr~7                                               ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[0]                                                                                  ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector19~1                                                                            ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector19~0                                                                            ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr~6                                               ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[1]                                                                                  ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector18~2                                                                            ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr~5                                               ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[2]                                                                                  ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector17~0                                                                            ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr~4                                               ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[3]                                                                                  ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector16~0                                                                            ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout~0          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr~3                                               ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[4]                                                                                  ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector15~0                                                                            ; 1       ;
; lut_9134:lut_9134_m0|Equal1~0                                                                                                                     ; 1       ;
; i2c_config:i2c_config_m0|state.S_WR_I2C_DONE~0                                                                                                    ; 1       ;
; i2c_config:i2c_config_m0|Selector0~0                                                                                                              ; 1       ;
; i2c_config:i2c_config_m0|Selector13~0                                                                                                             ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|next_state.S_WR_ACK~0                                                                   ; 1       ;
; i2c_config:i2c_config_m0|Selector1~0                                                                                                              ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL~1          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA~1          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out~2                                          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector0~0                                                                             ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WAIT                                                                            ; 1       ;
; i2c_config:i2c_config_m0|i2c_write_req~1                                                                                                          ; 1       ;
; i2c_config:i2c_config_m0|i2c_write_req~0                                                                                                          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector4~0                                                                             ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr~2                                               ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[5]                                                                                  ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector14~0                                                                            ; 1       ;
; i2c_config:i2c_config_m0|Selector11~0                                                                                                             ; 1       ;
; i2c_config:i2c_config_m0|Selector10~0                                                                                                             ; 1       ;
; i2c_config:i2c_config_m0|Selector9~0                                                                                                              ; 1       ;
; i2c_config:i2c_config_m0|Selector8~0                                                                                                              ; 1       ;
; i2c_config:i2c_config_m0|Selector7~0                                                                                                              ; 1       ;
; i2c_config:i2c_config_m0|Selector6~0                                                                                                              ; 1       ;
; i2c_config:i2c_config_m0|Selector5~0                                                                                                              ; 1       ;
; i2c_config:i2c_config_m0|Selector4~0                                                                                                              ; 1       ;
; i2c_config:i2c_config_m0|Selector12~0                                                                                                             ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL~0          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA~0          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector2~0                                                                             ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector1~0                                                                             ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector10~0                                                                            ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                     ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|shift~1                                            ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ld~0                                               ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr~1                                               ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[6]                                                                                  ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|Selector13~0                                                                            ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL~3          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL~2          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL~1          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait~0    ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen        ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA~2          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA~1          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|WideNor1~3      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|WideNor1~2      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|WideNor1~1      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|WideNor1~0      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA~0          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA~0          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~29                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~28                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~27                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~26                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|start~0                                                                                 ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack~0                                          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~25                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~24                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|write~0                                                                                 ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|stop~0                                                                                  ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~23                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~22                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~21                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt~3                                             ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt~2                                             ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt~1                                             ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack~3       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack~2       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack~1       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~20                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~18                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|shift                                              ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr~0                                               ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[7]                                                                                  ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL~0          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]~15       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]~14       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]~13       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]~12       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]~11       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]~10       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]~9        ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]~8        ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]~7        ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]~6        ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]~5       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]~4       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]~3       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]~2       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]~1       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]~0       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0          ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop~0      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition~0 ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA            ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~13                                        ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~12                                        ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state~17                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~11                                        ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~10                                        ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~9                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~8                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~7                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~6                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~4                                         ; 1       ;
; ax_debounce:ax_debounce_m0|Selector31~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector30~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector29~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector28~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector27~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector26~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector24~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector25~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector21~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector20~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector23~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector22~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector19~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector18~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector16~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector17~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector15~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector14~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector13~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector12~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector11~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector10~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Selector9~0                                                                                                            ; 1       ;
; ax_debounce:ax_debounce_m0|Selector8~0                                                                                                            ; 1       ;
; ax_debounce:ax_debounce_m0|Selector7~0                                                                                                            ; 1       ;
; ax_debounce:ax_debounce_m0|Selector6~0                                                                                                            ; 1       ;
; ax_debounce:ax_debounce_m0|Selector5~0                                                                                                            ; 1       ;
; ax_debounce:ax_debounce_m0|Selector4~0                                                                                                            ; 1       ;
; ax_debounce:ax_debounce_m0|Selector3~0                                                                                                            ; 1       ;
; ax_debounce:ax_debounce_m0|Selector2~0                                                                                                            ; 1       ;
; ax_debounce:ax_debounce_m0|Selector1~0                                                                                                            ; 1       ;
; ax_debounce:ax_debounce_m0|Selector0~0                                                                                                            ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt~4                                                                                ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt~3                                                                                ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt~2                                                                                ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt~1                                                                                ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vcnt~0                                                                                ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt~3                                                                                ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt~2                                                                                ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt~1                                                                                ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hcnt~0                                                                                ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_txd~2                                         ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always2~0       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|WideNor0~4      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|WideNor0~3      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|WideNor0~2      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|WideNor0~1      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|WideNor0~0      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al~1            ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al~0            ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk~0       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~24      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~23      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~22      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~21      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~20      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~19      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~18      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~17      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~16      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~15      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~14      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~13      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~12      ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~11      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|frame_cnt[0]~7                                                                                ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Add2~6                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Add2~5                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Add2~4                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Add2~3                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Add2~2                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Add2~1                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Add2~0                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Add1~2                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Add1~1                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Add1~0                                                                                        ; 1       ;
; ax_debounce:ax_debounce_m0|button_out~0                                                                                                           ; 1       ;
; ax_debounce:ax_debounce_m0|Equal2~9                                                                                                               ; 1       ;
; ax_debounce:ax_debounce_m0|Equal2~8                                                                                                               ; 1       ;
; ax_debounce:ax_debounce_m0|Equal2~7                                                                                                               ; 1       ;
; ax_debounce:ax_debounce_m0|Equal2~6                                                                                                               ; 1       ;
; ax_debounce:ax_debounce_m0|Equal2~5                                                                                                               ; 1       ;
; ax_debounce:ax_debounce_m0|Equal2~4                                                                                                               ; 1       ;
; ax_debounce:ax_debounce_m0|Equal2~3                                                                                                               ; 1       ;
; ax_debounce:ax_debounce_m0|Equal2~2                                                                                                               ; 1       ;
; ax_debounce:ax_debounce_m0|Equal2~1                                                                                                               ; 1       ;
; ax_debounce:ax_debounce_m0|Equal2~0                                                                                                               ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Add6~3                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Add6~2                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Add6~1                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Add6~0                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Add5~2                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Add5~1                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Add5~0                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Add4~1                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Add4~0                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vactive~1                                                                             ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|always5~3                                                                             ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vactive~0                                                                             ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hactive~1                                                                             ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hactive~0                                                                             ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vsync_reg~1                                                                           ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|always5~1                                                                             ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|vsync_reg~0                                                                           ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal2~3                                                                              ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal2~1                                                                              ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal2~0                                                                              ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hsync_reg~0                                                                           ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal3~0                                                                              ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal1~3                                                                              ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|Equal1~2                                                                              ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~5       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~4       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~3       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~2       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_txd                                           ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~5       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~4       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~3       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal13~0       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen~0       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal11~1       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~2       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|Equal16~0       ; 1       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~0       ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Selector5~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Selector3~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Selector1~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|always11~6                                                                                    ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector0~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound.110~1                                                                                 ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector5~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector1~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|always11~4                                                                                    ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Add2~2                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Add2~1                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Add2~0                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Selector0~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Selector6~1                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Selector6~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Selector4~1                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Selector4~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Selector2~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal4~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal4~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal4~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal4~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal4~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal4~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal3~8                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal3~7                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal3~6                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal3~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal3~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal6~6                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal6~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal6~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal6~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal6~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal6~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal6~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal7~7                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal7~6                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal7~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal7~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal7~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal7~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal7~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal7~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal5~6                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal5~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal5~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal5~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal5~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal5~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal5~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal2~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal2~0                                                                                      ; 1       ;
; ax_debounce:ax_debounce_m0|button_negedge~0                                                                                                       ; 1       ;
; ax_debounce:ax_debounce_m0|button_out_d0                                                                                                          ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector7~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|de_d1                                                                                       ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector3~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|always11~3                                                                                    ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector2~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal6~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal6~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal6~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal6~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal6~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal6~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal5~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal5~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal5~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal5~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal5~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal3~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal3~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal3~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal3~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal4~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal4~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal4~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal4~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal4~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal4~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal7~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal7~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal7~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal7~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_8th[8]                                                                                ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal7~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal7~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal2~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|Equal1~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal2~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal1~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal1~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal1~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|de_out~0                                                                              ; 1       ;
; reset_power_on:reset_power_on_m0|cnt[0]~93                                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector8~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector9~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector10~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector11~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector12~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector13~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector14~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|WideOr8~0                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector15~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Selector7~1                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Selector7~0                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector16~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector17~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector18~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector19~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector20~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector21~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector22~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Selector15~1                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|WideOr9~0                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector23~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector24~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector25~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector26~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector27~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector28~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector29~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector30~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|Add0~0                                                                                        ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|always3~9                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|always3~8                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|always3~7                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|always3~6                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|always3~5                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|always3~4                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|always3~3                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|always3~2                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|always3~1                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|always3~0                                                                                     ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal0~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Equal0~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Selector23~2                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal7~7                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal7~6                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal7~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal7~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal7~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal7~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal7~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal7~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Selector23~1                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal1~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal1~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal1~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal3~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal3~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal3~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal3~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal3~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal3~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Selector23~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal5~7                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal5~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal5~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal5~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal5~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal6~6                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal6~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal6~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal6~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal6~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal6~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal6~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal4~5                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal4~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal4~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal4~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal4~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal4~0                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal2~4                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal2~3                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal2~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal2~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal0~2                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|Equal0~1                                                                                      ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|WideOr10~0                                                                                    ; 1       ;
; mode~2                                                                                                                                            ; 1       ;
; mode~1                                                                                                                                            ; 1       ;
; mode~0                                                                                                                                            ; 1       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|Selector31~0                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0|hs_out                                                                                ; 1       ;
; mv_pattern:mv_pattern_m0|Mux3~2                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux3~1                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux3~0                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux4~2                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux4~1                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux4~0                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux5~2                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux5~1                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux5~0                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux6~2                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux6~1                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux6~0                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux7~2                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux7~1                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux7~0                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux8~2                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux8~1                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux8~0                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux9~2                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux9~1                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux9~0                                                                                                                   ; 1       ;
; mv_pattern:mv_pattern_m0|Mux10~2                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux10~1                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux10~0                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux11~2                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux11~1                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux11~0                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux12~2                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux12~1                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux12~0                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux13~2                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux13~1                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux13~0                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux14~2                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux14~1                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux14~0                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux15~2                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux15~1                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux15~0                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux16~2                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux16~1                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux16~0                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux17~2                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux17~1                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux17~0                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux18~2                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux18~1                                                                                                                  ; 1       ;
; mv_pattern:mv_pattern_m0|Mux18~0                                                                                                                  ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,120 / 32,401 ( 3 % ) ;
; C16 interconnects           ; 3 / 1,326 ( < 1 % )    ;
; C4 interconnects            ; 375 / 21,816 ( 2 % )   ;
; Direct links                ; 366 / 32,401 ( 1 % )   ;
; Global clocks               ; 3 / 10 ( 30 % )        ;
; Local interconnects         ; 558 / 10,320 ( 5 % )   ;
; R24 interconnects           ; 12 / 1,289 ( < 1 % )   ;
; R4 interconnects            ; 413 / 28,186 ( 1 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.04) ; Number of LABs  (Total = 72) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 2                            ;
; 3                                           ; 3                            ;
; 4                                           ; 1                            ;
; 5                                           ; 2                            ;
; 6                                           ; 2                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 2                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 3                            ;
; 14                                          ; 5                            ;
; 15                                          ; 3                            ;
; 16                                          ; 44                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.88) ; Number of LABs  (Total = 72) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 44                           ;
; 1 Clock                            ; 63                           ;
; 1 Clock enable                     ; 12                           ;
; 1 Sync. clear                      ; 14                           ;
; 1 Sync. load                       ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.57) ; Number of LABs  (Total = 72) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 1                            ;
; 3                                            ; 3                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 4                            ;
; 17                                           ; 5                            ;
; 18                                           ; 4                            ;
; 19                                           ; 5                            ;
; 20                                           ; 2                            ;
; 21                                           ; 3                            ;
; 22                                           ; 1                            ;
; 23                                           ; 6                            ;
; 24                                           ; 2                            ;
; 25                                           ; 1                            ;
; 26                                           ; 2                            ;
; 27                                           ; 5                            ;
; 28                                           ; 8                            ;
; 29                                           ; 2                            ;
; 30                                           ; 2                            ;
; 31                                           ; 3                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.22) ; Number of LABs  (Total = 72) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 3                            ;
; 3                                               ; 4                            ;
; 4                                               ; 2                            ;
; 5                                               ; 2                            ;
; 6                                               ; 2                            ;
; 7                                               ; 6                            ;
; 8                                               ; 4                            ;
; 9                                               ; 10                           ;
; 10                                              ; 6                            ;
; 11                                              ; 6                            ;
; 12                                              ; 4                            ;
; 13                                              ; 2                            ;
; 14                                              ; 3                            ;
; 15                                              ; 3                            ;
; 16                                              ; 10                           ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 15.17) ; Number of LABs  (Total = 72) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 2                            ;
; 4                                            ; 4                            ;
; 5                                            ; 1                            ;
; 6                                            ; 2                            ;
; 7                                            ; 3                            ;
; 8                                            ; 5                            ;
; 9                                            ; 3                            ;
; 10                                           ; 2                            ;
; 11                                           ; 3                            ;
; 12                                           ; 3                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 3                            ;
; 16                                           ; 5                            ;
; 17                                           ; 4                            ;
; 18                                           ; 3                            ;
; 19                                           ; 3                            ;
; 20                                           ; 5                            ;
; 21                                           ; 2                            ;
; 22                                           ; 3                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 2                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
; 34                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 36        ; 28           ; 36        ; 0            ; 0            ; 36        ; 36        ; 0            ; 36        ; 36        ; 35           ; 0            ; 0            ; 0            ; 7            ; 35           ; 0            ; 7            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 8            ; 0         ; 36           ; 36           ; 0         ; 0         ; 36           ; 0         ; 0         ; 1            ; 36           ; 36           ; 36           ; 29           ; 1            ; 36           ; 29           ; 36           ; 36           ; 34           ; 36           ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; key[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_nreset        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_clk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_hs            ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_vs            ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_de            ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[0]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[1]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[2]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[3]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[4]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[5]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[6]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[7]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[8]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[9]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[10]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[11]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[12]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[13]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[14]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[15]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[16]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[17]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[18]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[19]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[20]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[21]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[22]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_d[23]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_scl           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hdmi_sda           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu Nov 02 09:57:11 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off an9134_test -c an9134_test
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6F17C8 for design "an9134_test"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings
    Warning (15559): Can't achieve requested value multiplication of 297 for clock output video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] of parameter multiplication factor -- achieved value of multiplication of 95
    Warning (15559): Can't achieve requested value division of 100 for clock output video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] of parameter division factor -- achieved value of division of 32
    Info (15099): Implementing clock multiplication of 95, clock division of 32, and phase shift of 0 degrees (0 ps) for video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Critical Warning (332012): Synopsys Design Constraints File file not found: 'an9134_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node reset_power_on:reset_power_on_m0|rst_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al
        Info (176357): Destination node i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA
        Info (176357): Destination node i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition
        Info (176357): Destination node i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop
        Info (176357): Destination node i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL
        Info (176357): Destination node i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[7]
        Info (176357): Destination node i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6]
        Info (176357): Destination node i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]
        Info (176357): Destination node i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]
        Info (176357): Destination node i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 28 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 1 register duplicates
Warning (15064): PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "hdmi_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "hdmi_int"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "hdmi_int" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin key[0] uses I/O standard 3.3-V LVTTL at N13
    Info (169178): Pin key[2] uses I/O standard 3.3-V LVTTL at M16
    Info (169178): Pin key[3] uses I/O standard 3.3-V LVTTL at E16
    Info (169178): Pin hdmi_scl uses I/O standard 3.3-V LVTTL at T14
    Info (169178): Pin hdmi_sda uses I/O standard 3.3-V LVTTL at R13
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at E1
    Info (169178): Pin key[1] uses I/O standard 3.3-V LVTTL at M15
Info (144001): Generated suppressed messages file Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/output_files/an9134_test.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 702 megabytes
    Info: Processing ended: Thu Nov 02 09:57:23 2017
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in Y:/project/AN/AN9134/CD/02_demo/altera/an9134_ax301_J1_test/output_files/an9134_test.fit.smsg.


