use pgl_defs,pgl35es_defs;


/******************************************************************************


  Author    []
  
  plg22g contain logic column(27),apm column(1),drm column(2),iol column(2),iob column(2), hard memory(1) and a BLSR column
                 Hard memory control column occupies 12 grids. For all other columns,every column occupies 4 grids
                 So MAX_X = 152
          contain 90 logic tiles,and 3 WLSR tiles,every logic tile occupies 4 grids, WLSR tile occupies 8 grids
                 So MAX_Y = 384
 
********************************************************************************/

architecture
device PGL35ES
{
    property
    (
      enum DEVICE_PACKAGES PKG = "BG256",
      enum DEVICE_SPEEDGRADE SPEED = "-6"
    );

    port 
    (
       inout VDD11,
       inout VSS,
       inout VSSA,
       inout VSSA_PLL0,
       inout VSSA_PLL1,
       inout VSSA_PLL2,
       inout VSSA_PLL3,
       inout VSSA_PLL4,
       inout VSSA_PLL5,
       inout VDD33,
       inout VDD33A,
       inout VDD33A_PLL,
       inout VDDIOL1,
       inout VDDIOL2,
       inout VDDIOL0,
       inout VSSIOL1,
       inout VSSIOL2,
       inout VSSIOL0,
//       inout VDDIOCFG,
 
       input BUS_CLK,
       input BUS_RST,
       output CFG_DONE,
       input RST_N,
       input TCK,
       input TMS,
       input TDI,
       output TDO,
       output TDO_TS,
       inout REXT,
       output INIT_FLAG_N,
       input CFG_CLK,
       input DIN_0,
       input DIN_1,
       input DIN_2,
       input DIN_3,
       input DIN_4,
       input DIN_5,
       input DIN_6,
       input DIN_7,
       input DIN_8,
       input DIN_9,
       input DIN_10,
       input DIN_11,
       input DIN_12,
       input DIN_13,
       input DIN_14,
       input DIN_15,
       input DIN_16,
       input DIN_17,
       input DIN_18,
       input DIN_19,
       input DIN_20,
       input DIN_21,
       input DIN_22,
       input DIN_23,
       input DIN_24,
       input DIN_25,
       input DIN_26,
       input DIN_27,
       input DIN_28,
       input DIN_29,
       input DIN_30,
       input DIN_31,

       input CS_N,
       input RWSEL,
       output BUSY,

       output DOUT_0,
       output DOUT_1,
       output DOUT_2,
       output DOUT_3,
       output DOUT_4,
       output DOUT_5,
       output DOUT_6,
       output DOUT_7,
       output DOUT_8,
       output DOUT_9,
       output DOUT_10,
       output DOUT_11,
       output DOUT_12,
       output DOUT_13,
       output DOUT_14,
       output DOUT_15,
       output DOUT_16,
       output DOUT_17,
       output DOUT_18,
       output DOUT_19,
       output DOUT_20,
       output DOUT_21,
       output DOUT_22,
       output DOUT_23,
       output DOUT_24,
       output DOUT_25,
       output DOUT_26,
       output DOUT_27,
       output DOUT_28,
       output DOUT_29,
       output DOUT_30,
       output DOUT_31,

       inout L0_PAD0,
       inout L0_PAD1,
       inout L0_PAD2,
       inout L0_PAD3,
       inout L0_PAD4,
       inout L0_PAD5,
       inout L0_PAD6,
       inout L0_PAD7,
       inout L0_PAD8,
       inout L0_PAD9,
       inout L0_PAD10,
       inout L0_PAD11,
       inout L0_PAD12,
       inout L0_PAD13,
       inout L0_PAD14,
       inout L0_PAD15,
       inout L0_PAD16,
       inout L0_PAD17,
       inout L0_PAD18,
       inout L0_PAD19,
       inout L0_PAD20,
       inout L0_PAD21,
       inout L0_PAD22,
       inout L0_PAD23,
       inout L0_PAD24,
       inout L0_PAD25,
       inout L0_PAD26,
       inout L0_PAD27,
       inout L0_PAD28,
       inout L0_PAD29,
       inout L0_PAD30,
       inout L0_PAD31,
       inout L0_PAD32,
       inout L0_PAD33,
       inout L0_PAD34,
       inout L0_PAD35,
       inout L0_PAD36,
       inout L0_PAD37,
       inout L0_PAD38,
       inout L0_PAD39,
       inout L1_PAD0,
       inout L1_PAD1,
       inout L1_PAD2,
       inout L1_PAD3,
       inout L1_PAD4,
       inout L1_PAD5,
       inout L1_PAD6,
       inout L1_PAD7,
       inout L1_PAD8,
       inout L1_PAD9,
       inout L1_PAD10,
       inout L1_PAD11,
       inout L1_PAD12,
       inout L1_PAD13,
       inout L1_PAD14,
       inout L1_PAD15,
       inout L1_PAD16,
       inout L1_PAD17,
       inout L1_PAD18,
       inout L1_PAD19,
       inout L1_PAD20,
       inout L1_PAD21,
       inout L1_PAD22,
       inout L1_PAD23,
       inout L1_PAD24,
       inout L1_PAD25,
       inout L1_PAD26,
       inout L1_PAD27,
       inout L1_PAD28,
       inout L1_PAD29,
       inout L1_PAD30,
       inout L1_PAD31,
       inout L1_PAD32,
       inout L1_PAD33,
       inout L1_PAD34,
       inout L1_PAD35,
       inout L1_PAD36,
       inout L1_PAD37,
       inout L1_PAD38,
       inout L1_PAD39,
       inout L2_PAD0,
       inout L2_PAD1,
       inout L2_PAD2,
       inout L2_PAD3,
       inout L2_PAD4,
       inout L2_PAD5,
       inout L2_PAD6,
       inout L2_PAD7,
       inout L2_PAD8,
       inout L2_PAD9,
       inout L2_PAD10,
       inout L2_PAD11,
       inout L2_PAD12,
       inout L2_PAD13,
       inout L2_PAD14,
       inout L2_PAD15,
       inout L2_PAD16,
       inout L2_PAD17,
       inout L2_PAD18,
       inout L2_PAD19,
       inout L2_PAD20,
       inout L2_PAD21,
       inout L2_PAD22,
       inout L2_PAD23,
       inout L2_PAD24,
       inout L2_PAD25,
       inout L2_PAD26,
       inout L2_PAD27,
       inout L2_PAD28,
       inout L2_PAD29,
       inout L2_PAD30,
       inout L2_PAD31,
       inout L2_PAD32,
       inout L2_PAD33,
       inout L2_PAD34,
       inout L2_PAD35,
       inout L2_PAD36,
       inout L2_PAD37,
       inout L2_PAD38,
       inout L2_PAD39,

       output SRB30_DATA_OUT[47:0],
       output SRB30_CTL_OUT[5:0],
       input  SRB30_DATA_IN[19:0],
       output SRB31_DATA_OUT[47:0],
       output SRB31_CTL_OUT[5:0],
       input  SRB31_DATA_IN[19:0],
       output SRB32_DATA_OUT[47:0],
       output SRB32_CTL_OUT[5:0],
       input  SRB32_DATA_IN[19:0],
       output SRB33_DATA_OUT[47:0],
       output SRB33_CTL_OUT[5:0],
       input  SRB33_DATA_IN[19:0],
       output SRB34_DATA_OUT[47:0],
       output SRB34_CTL_OUT[5:0],
       input  SRB34_DATA_IN[19:0],
       output SRB35_DATA_OUT[47:0],
       output SRB35_CTL_OUT[5:0],
       input  SRB35_DATA_IN[19:0],
       output SRB36_DATA_OUT[47:0],
       output SRB36_CTL_OUT[5:0],
       input  SRB36_DATA_IN[19:0],
       output SRB37_DATA_OUT[47:0],
       output SRB37_CTL_OUT[5:0],
       input  SRB37_DATA_IN[19:0],
       output SRB38_DATA_OUT[47:0],
       output SRB38_CTL_OUT[5:0],
       input  SRB38_DATA_IN[19:0],
       output SRB39_DATA_OUT[47:0],
       output SRB39_CTL_OUT[5:0],
       input  SRB39_DATA_IN[19:0],
       output SRB40_DATA_OUT[47:0],
       output SRB40_CTL_OUT[5:0],
       input  SRB40_DATA_IN[19:0],
       output SRB41_DATA_OUT[47:0],
       output SRB41_CTL_OUT[5:0],
       input  SRB41_DATA_IN[19:0],
       output SRB42_DATA_OUT[47:0],
       output SRB42_CTL_OUT[5:0],
       input  SRB42_DATA_IN[19:0],
       output SRB43_DATA_OUT[47:0],
       output SRB43_CTL_OUT[5:0],
       input  SRB43_DATA_IN[19:0],
       output SRB44_DATA_OUT[47:0],
       output SRB44_CTL_OUT[5:0],
       input  SRB44_DATA_IN[19:0],
       output SRB45_DATA_OUT[47:0],
       output SRB45_CTL_OUT[5:0],
       input  SRB45_DATA_IN[19:0],
       output SRB46_DATA_OUT[47:0],
       output SRB46_CTL_OUT[5:0],
       input  SRB46_DATA_IN[19:0],
       output SRB47_DATA_OUT[47:0],
       output SRB47_CTL_OUT[5:0],
       input  SRB47_DATA_IN[19:0],
       output SRB48_DATA_OUT[47:0],
       output SRB48_CTL_OUT[5:0],
       input  SRB48_DATA_IN[19:0],
       output SRB49_DATA_OUT[47:0],
       output SRB49_CTL_OUT[5:0],
       input  SRB49_DATA_IN[19:0],
       output SRB50_DATA_OUT[47:0],
       output SRB50_CTL_OUT[5:0],
       input  SRB50_DATA_IN[19:0],
       output SRB51_DATA_OUT[47:0],
       output SRB51_CTL_OUT[5:0],
       input  SRB51_DATA_IN[19:0],
       output SRB52_DATA_OUT[47:0],
       output SRB52_CTL_OUT[5:0],
       input  SRB52_DATA_IN[19:0],
       output SRB53_DATA_OUT[47:0],
       output SRB53_CTL_OUT[5:0],
       input  SRB53_DATA_IN[19:0],
       output SRB54_DATA_OUT[47:0],
       output SRB54_CTL_OUT[5:0],
       input  SRB54_DATA_IN[19:0],
       output SRB55_DATA_OUT[47:0],
       output SRB55_CTL_OUT[5:0],
       input  SRB55_DATA_IN[19:0],
       output SRB56_DATA_OUT[47:0],
       output SRB56_CTL_OUT[5:0],
       input  SRB56_DATA_IN[19:0],
       output SRB57_DATA_OUT[47:0],
       output SRB57_CTL_OUT[5:0],
       input  SRB57_DATA_IN[19:0],
       output SRB58_DATA_OUT[47:0],
       output SRB58_CTL_OUT[5:0],
       input  SRB58_DATA_IN[19:0],
       output SRB59_DATA_OUT[47:0],
       output SRB59_CTL_OUT[5:0],
       input  SRB59_DATA_IN[19:0]

     ) 

}; // end of architecture device PGL35ES

library work;
use pgl_defs,pgl35es_defs;

structure arch_nl generate_grid of PGL35ES
{
    unsigned int X,Y;
    X = NUM_GRID_X * 59;
    Y = NUM_GRID_Y * 94;
   
    generate ( X # Y ) of site stARCH
        {
            // DEBUG
            // printf("***");
            // printf("*** Generating architectural grid (%d by %d).", MAX_X, MAX_Y);
            // printf("***");
        };

    wire ntVDD11, ntVSS, ntVSSA, ntVSSA_PLL0, ntVSSA_PLL1, ntVSSA_PLL2, ntVSSA_PLL3, ntVSSA_PLL4, ntVSSA_PLL5;
    wire ntVDD33, ntVDD33A, ntVDD33A_PLL; 
    wire ntVDDIOL1, ntVDDIOL2, ntVDDIOL0;
    wire ntVSSIOL1, ntVSSIOL2, ntVSSIOL0;
//    wire ntVDDIOCFG;
    wire ntCFG_DONE, ntRST_N;
    wire ntTCK, ntTMS, ntTDI, ntTDO, ntTDO_TS;
    wire ntREXT;

    wire ntINIT_FLAG_N;
    wire ntCFG_CLK;

    wire ntDIN_0;
    wire ntDIN_1;
    wire ntDIN_2;
    wire ntDIN_3;
    wire ntDIN_4;
    wire ntDIN_5;
    wire ntDIN_6;
    wire ntDIN_7;
    wire ntDIN_8;
    wire ntDIN_9;
    wire ntDIN_10;
    wire ntDIN_11;
    wire ntDIN_12;
    wire ntDIN_13;
    wire ntDIN_14;
    wire ntDIN_15;
    wire ntDIN_16;
    wire ntDIN_17;
    wire ntDIN_18;
    wire ntDIN_19;
    wire ntDIN_20;
    wire ntDIN_21;
    wire ntDIN_22;
    wire ntDIN_23;
    wire ntDIN_24;
    wire ntDIN_25;
    wire ntDIN_26;
    wire ntDIN_27;
    wire ntDIN_28;
    wire ntDIN_29;
    wire ntDIN_30;
    wire ntDIN_31;


    wire ntDOUT_0;
    wire ntDOUT_1;
    wire ntDOUT_2;
    wire ntDOUT_3;
    wire ntDOUT_4;
    wire ntDOUT_5;
    wire ntDOUT_6;
    wire ntDOUT_7;
    wire ntDOUT_8;
    wire ntDOUT_9;
    wire ntDOUT_10;
    wire ntDOUT_11;
    wire ntDOUT_12;
    wire ntDOUT_13;
    wire ntDOUT_14;
    wire ntDOUT_15;
    wire ntDOUT_16;
    wire ntDOUT_17;
    wire ntDOUT_18;
    wire ntDOUT_19;
    wire ntDOUT_20;
    wire ntDOUT_21;
    wire ntDOUT_22;
    wire ntDOUT_23;
    wire ntDOUT_24;
    wire ntDOUT_25;
    wire ntDOUT_26;
    wire ntDOUT_27;
    wire ntDOUT_28;
    wire ntDOUT_29;
    wire ntDOUT_30;
    wire ntDOUT_31;
    wire ntCS_N;
    wire ntRWSEL;
    wire ntBUSY;

    wire ntL0_PAD0;
    wire ntL0_PAD1;
    wire ntL0_PAD2;
    wire ntL0_PAD3;
    wire ntL0_PAD4;
    wire ntL0_PAD5;
    wire ntL0_PAD6;
    wire ntL0_PAD7;
    wire ntL0_PAD8;
    wire ntL0_PAD9;
    wire ntL0_PAD10;
    wire ntL0_PAD11;
    wire ntL0_PAD12;
    wire ntL0_PAD13;
    wire ntL0_PAD14;
    wire ntL0_PAD15;
    wire ntL0_PAD16;
    wire ntL0_PAD17;
    wire ntL0_PAD18;
    wire ntL0_PAD19;
    wire ntL0_PAD20;
    wire ntL0_PAD21;
    wire ntL0_PAD22;
    wire ntL0_PAD23;
    wire ntL0_PAD24;
    wire ntL0_PAD25;
    wire ntL0_PAD26;
    wire ntL0_PAD27;
    wire ntL0_PAD28;
    wire ntL0_PAD29;
    wire ntL0_PAD30;
    wire ntL0_PAD31;
    wire ntL0_PAD32;
    wire ntL0_PAD33;
    wire ntL0_PAD34;
    wire ntL0_PAD35;
    wire ntL0_PAD36;
    wire ntL0_PAD37;
    wire ntL0_PAD38;
    wire ntL0_PAD39;
    wire ntL1_PAD0;
    wire ntL1_PAD1;
    wire ntL1_PAD2;
    wire ntL1_PAD3;
    wire ntL1_PAD4;
    wire ntL1_PAD5;
    wire ntL1_PAD6;
    wire ntL1_PAD7;
    wire ntL1_PAD8;
    wire ntL1_PAD9;
    wire ntL1_PAD10;
    wire ntL1_PAD11;
    wire ntL1_PAD12;
    wire ntL1_PAD13;
    wire ntL1_PAD14;
    wire ntL1_PAD15;
    wire ntL1_PAD16;
    wire ntL1_PAD17;
    wire ntL1_PAD18;
    wire ntL1_PAD19;
    wire ntL1_PAD20;
    wire ntL1_PAD21;
    wire ntL1_PAD22;
    wire ntL1_PAD23;
    wire ntL1_PAD24;
    wire ntL1_PAD25;
    wire ntL1_PAD26;
    wire ntL1_PAD27;
    wire ntL1_PAD28;
    wire ntL1_PAD29;
    wire ntL1_PAD30;
    wire ntL1_PAD31;
    wire ntL1_PAD32;
    wire ntL1_PAD33;
    wire ntL1_PAD34;
    wire ntL1_PAD35;
    wire ntL1_PAD36;
    wire ntL1_PAD37;
    wire ntL1_PAD38;
    wire ntL1_PAD39;
    wire ntL2_PAD0;
    wire ntL2_PAD1;
    wire ntL2_PAD2;
    wire ntL2_PAD3;
    wire ntL2_PAD4;
    wire ntL2_PAD5;
    wire ntL2_PAD6;
    wire ntL2_PAD7;
    wire ntL2_PAD8;
    wire ntL2_PAD9;
    wire ntL2_PAD10;
    wire ntL2_PAD11;
    wire ntL2_PAD12;
    wire ntL2_PAD13;
    wire ntL2_PAD14;
    wire ntL2_PAD15;
    wire ntL2_PAD16;
    wire ntL2_PAD17;
    wire ntL2_PAD18;
    wire ntL2_PAD19;
    wire ntL2_PAD20;
    wire ntL2_PAD21;
    wire ntL2_PAD22;
    wire ntL2_PAD23;
    wire ntL2_PAD24;
    wire ntL2_PAD25;
    wire ntL2_PAD26;
    wire ntL2_PAD27;
    wire ntL2_PAD28;
    wire ntL2_PAD29;
    wire ntL2_PAD30;
    wire ntL2_PAD31;
    wire ntL2_PAD32;
    wire ntL2_PAD33;
    wire ntL2_PAD34;
    wire ntL2_PAD35;
    wire ntL2_PAD36;
    wire ntL2_PAD37;
    wire ntL2_PAD38;
    wire ntL2_PAD39;

    wire ntBUS_CLK;
    wire ntBUS_RST;

    ntVDD11          <= VDD11;
    ntVSS            <= VSS;
    ntVSSA           <= VSSA;
    ntVSSA_PLL0      <= VSSA_PLL0;
    ntVSSA_PLL1      <= VSSA_PLL1;
    ntVSSA_PLL2      <= VSSA_PLL2;
    ntVSSA_PLL3      <= VSSA_PLL3;
    ntVSSA_PLL4      <= VSSA_PLL4;
    ntVSSA_PLL5      <= VSSA_PLL5;
    ntVDD33          <= VDD33;
    ntVDD33A         <= VDD33A;
    ntVDD33A_PLL     <= VDD33A_PLL;
    ntBUS_CLK        <= BUS_CLK;
    ntBUS_RST        <= BUS_RST;

    ntVDDIOL1        <= VDDIOL1;
    ntVDDIOL2        <= VDDIOL2;
    ntVDDIOL0        <= VDDIOL0;
    ntVSSIOL1        <= VSSIOL1;
    ntVSSIOL2        <= VSSIOL2;
    ntVSSIOL0        <= VSSIOL0;
//    ntVDDIOCFG       <= VDDIOCFG;

    ntCFG_DONE       <= CFG_DONE;
    ntRST_N          <= RST_N;
    ntTCK            <= TCK;
    ntTMS            <= TMS;
    ntTDI            <= TDI;
    ntTDO            <= TDO;
    ntTDO_TS         <= TDO_TS;
    ntREXT           <= REXT;

    ntINIT_FLAG_N   <= INIT_FLAG_N;
    ntCFG_CLK       <= CFG_CLK;
    ntDIN_0          <= DIN_0;
    ntDIN_1          <= DIN_1;
    ntDIN_2          <= DIN_2;
    ntDIN_3          <= DIN_3;
    ntDIN_4          <= DIN_4;
    ntDIN_5          <= DIN_5;
    ntDIN_6          <= DIN_6;
    ntDIN_7          <= DIN_7;
    ntDIN_8          <= DIN_8;
    ntDIN_9          <= DIN_9;
    ntDIN_10         <= DIN_10;
    ntDIN_11         <= DIN_11;
    ntDIN_12         <= DIN_12;
    ntDIN_13         <= DIN_13;
    ntDIN_14         <= DIN_14;
    ntDIN_15         <= DIN_15;
    ntDIN_16         <= DIN_16;
    ntDIN_17         <= DIN_17;
    ntDIN_18         <= DIN_18;
    ntDIN_19         <= DIN_19;
    ntDIN_20         <= DIN_20;
    ntDIN_21         <= DIN_21;
    ntDIN_22         <= DIN_22;
    ntDIN_23         <= DIN_23;
    ntDIN_24         <= DIN_24;
    ntDIN_25         <= DIN_25;
    ntDIN_26         <= DIN_26;
    ntDIN_27         <= DIN_27;
    ntDIN_28         <= DIN_28;
    ntDIN_29         <= DIN_29;
    ntDIN_30         <= DIN_30;
    ntDIN_31         <= DIN_31;

    ntDOUT_0         <= DOUT_0;
    ntDOUT_1         <= DOUT_1;
    ntDOUT_2         <= DOUT_2;
    ntDOUT_3         <= DOUT_3;
    ntDOUT_4         <= DOUT_4;
    ntDOUT_5         <= DOUT_5;
    ntDOUT_6         <= DOUT_6;
    ntDOUT_7         <= DOUT_7;
    ntDOUT_8         <= DOUT_8;
    ntDOUT_9         <= DOUT_9;
    ntDOUT_10        <= DOUT_10;
    ntDOUT_11        <= DOUT_11;
    ntDOUT_12        <= DOUT_12;
    ntDOUT_13        <= DOUT_13;
    ntDOUT_14        <= DOUT_14;
    ntDOUT_15        <= DOUT_15;
    ntDOUT_16        <= DOUT_16;
    ntDOUT_17        <= DOUT_17;
    ntDOUT_18        <= DOUT_18;
    ntDOUT_19        <= DOUT_19;
    ntDOUT_20        <= DOUT_20;
    ntDOUT_21        <= DOUT_21;
    ntDOUT_22        <= DOUT_22;
    ntDOUT_23        <= DOUT_23;
    ntDOUT_24        <= DOUT_24;
    ntDOUT_25        <= DOUT_25;
    ntDOUT_26        <= DOUT_26;
    ntDOUT_27        <= DOUT_27;
    ntDOUT_28        <= DOUT_28;
    ntDOUT_29        <= DOUT_29;
    ntDOUT_30        <= DOUT_30;
    ntDOUT_31        <= DOUT_31;


    ntCS_N          <= CS_N;
    ntRWSEL         <= RWSEL;
    ntBUSY          <= BUSY;

    ntL0_PAD0          <= L0_PAD0;
    ntL0_PAD1          <= L0_PAD1;
    ntL0_PAD2          <= L0_PAD2;
    ntL0_PAD3          <= L0_PAD3;
    ntL0_PAD4          <= L0_PAD4;
    ntL0_PAD5          <= L0_PAD5;
    ntL0_PAD6          <= L0_PAD6;
    ntL0_PAD7          <= L0_PAD7;
    ntL0_PAD8          <= L0_PAD8;
    ntL0_PAD9          <= L0_PAD9;
    ntL0_PAD10          <= L0_PAD10;
    ntL0_PAD11          <= L0_PAD11;
    ntL0_PAD12          <= L0_PAD12;
    ntL0_PAD13          <= L0_PAD13;
    ntL0_PAD14          <= L0_PAD14;
    ntL0_PAD15          <= L0_PAD15;
    ntL0_PAD16          <= L0_PAD16;
    ntL0_PAD17          <= L0_PAD17;
    ntL0_PAD18          <= L0_PAD18;
    ntL0_PAD19          <= L0_PAD19;
    ntL0_PAD20          <= L0_PAD20;
    ntL0_PAD21          <= L0_PAD21;
    ntL0_PAD22          <= L0_PAD22;
    ntL0_PAD23          <= L0_PAD23;
    ntL0_PAD24          <= L0_PAD24;
    ntL0_PAD25          <= L0_PAD25;
    ntL0_PAD26          <= L0_PAD26;
    ntL0_PAD27          <= L0_PAD27;
    ntL0_PAD28          <= L0_PAD28;
    ntL0_PAD29          <= L0_PAD29;
    ntL0_PAD30          <= L0_PAD30;
    ntL0_PAD31          <= L0_PAD31;
    ntL0_PAD32          <= L0_PAD32;
    ntL0_PAD33          <= L0_PAD33;
    ntL0_PAD34          <= L0_PAD34;
    ntL0_PAD35          <= L0_PAD35;
    ntL0_PAD36          <= L0_PAD36;
    ntL0_PAD37          <= L0_PAD37;
    ntL0_PAD38          <= L0_PAD38;
    ntL0_PAD39          <= L0_PAD39;
    ntL1_PAD0          <= L1_PAD0;
    ntL1_PAD1          <= L1_PAD1;
    ntL1_PAD2          <= L1_PAD2;
    ntL1_PAD3          <= L1_PAD3;
    ntL1_PAD4          <= L1_PAD4;
    ntL1_PAD5          <= L1_PAD5;
    ntL1_PAD6          <= L1_PAD6;
    ntL1_PAD7          <= L1_PAD7;
    ntL1_PAD8          <= L1_PAD8;
    ntL1_PAD9          <= L1_PAD9;
    ntL1_PAD10          <= L1_PAD10;
    ntL1_PAD11          <= L1_PAD11;
    ntL1_PAD12          <= L1_PAD12;
    ntL1_PAD13          <= L1_PAD13;
    ntL1_PAD14          <= L1_PAD14;
    ntL1_PAD15          <= L1_PAD15;
    ntL1_PAD16          <= L1_PAD16;
    ntL1_PAD17          <= L1_PAD17;
    ntL1_PAD18          <= L1_PAD18;
    ntL1_PAD19          <= L1_PAD19;
    ntL1_PAD20          <= L1_PAD20;
    ntL1_PAD21          <= L1_PAD21;
    ntL1_PAD22          <= L1_PAD22;
    ntL1_PAD23          <= L1_PAD23;
    ntL1_PAD24          <= L1_PAD24;
    ntL1_PAD25          <= L1_PAD25;
    ntL1_PAD26          <= L1_PAD26;
    ntL1_PAD27          <= L1_PAD27;
    ntL1_PAD28          <= L1_PAD28;
    ntL1_PAD29          <= L1_PAD29;
    ntL1_PAD30          <= L1_PAD30;
    ntL1_PAD31          <= L1_PAD31;
    ntL1_PAD32          <= L1_PAD32;
    ntL1_PAD33          <= L1_PAD33;
    ntL1_PAD34          <= L1_PAD34;
    ntL1_PAD35          <= L1_PAD35;
    ntL1_PAD36          <= L1_PAD36;
    ntL1_PAD37          <= L1_PAD37;
    ntL1_PAD38          <= L1_PAD38;
    ntL1_PAD39          <= L1_PAD39;
    ntL2_PAD0          <= L2_PAD0;
    ntL2_PAD1          <= L2_PAD1;
    ntL2_PAD2          <= L2_PAD2;
    ntL2_PAD3          <= L2_PAD3;
    ntL2_PAD4          <= L2_PAD4;
    ntL2_PAD5          <= L2_PAD5;
    ntL2_PAD6          <= L2_PAD6;
    ntL2_PAD7          <= L2_PAD7;
    ntL2_PAD8          <= L2_PAD8;
    ntL2_PAD9          <= L2_PAD9;
    ntL2_PAD10          <= L2_PAD10;
    ntL2_PAD11          <= L2_PAD11;
    ntL2_PAD12          <= L2_PAD12;
    ntL2_PAD13          <= L2_PAD13;
    ntL2_PAD14          <= L2_PAD14;
    ntL2_PAD15          <= L2_PAD15;
    ntL2_PAD16          <= L2_PAD16;
    ntL2_PAD17          <= L2_PAD17;
    ntL2_PAD18          <= L2_PAD18;
    ntL2_PAD19          <= L2_PAD19;
    ntL2_PAD20          <= L2_PAD20;
    ntL2_PAD21          <= L2_PAD21;
    ntL2_PAD22          <= L2_PAD22;
    ntL2_PAD23          <= L2_PAD23;
    ntL2_PAD24          <= L2_PAD24;
    ntL2_PAD25          <= L2_PAD25;
    ntL2_PAD26          <= L2_PAD26;
    ntL2_PAD27          <= L2_PAD27;
    ntL2_PAD28          <= L2_PAD28;
    ntL2_PAD29          <= L2_PAD29;
    ntL2_PAD30          <= L2_PAD30;
    ntL2_PAD31          <= L2_PAD31;
    ntL2_PAD32          <= L2_PAD32;
    ntL2_PAD33          <= L2_PAD33;
    ntL2_PAD34          <= L2_PAD34;
    ntL2_PAD35          <= L2_PAD35;
    ntL2_PAD36          <= L2_PAD36;
    ntL2_PAD37          <= L2_PAD37;
    ntL2_PAD38          <= L2_PAD38;
    ntL2_PAD39          <= L2_PAD39;


};
/**********************************************************************************
***********************************************************************************/

