
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ./vivado_runs/M24_W16/run.tcl
# read_verilog -sv ./vivado_runs/M24_W16/sum_signed.sv
# read_xdc ./vivado_runs/M24_W16/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-i
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 229035
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.039 ; gain = 239.832 ; free physical = 36803 ; free virtual = 210524
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.700; parent = 2372.456; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.082; parent = 3040.012; children = 973.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M24_W16/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M24_W16/sum_signed.sv:7]
WARNING: [Synth 8-7129] Port inp[24][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][8] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][7] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][5] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][4] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][3] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][2] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][1] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[24][0] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][8] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][7] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][5] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][4] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][3] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][2] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][1] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[25][0] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][8] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][7] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][5] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][4] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][3] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][2] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][1] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[26][0] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][8] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][7] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][5] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][4] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][3] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][2] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][1] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[27][0] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][8] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][7] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][5] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][4] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][3] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][2] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][1] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[28][0] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][8] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][7] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][5] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][4] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][3] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][2] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][1] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[29][0] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[30][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[30][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[30][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[30][12] in module sum_signed is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3105.977 ; gain = 308.770 ; free physical = 36710 ; free virtual = 210433
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.700; parent = 2372.456; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.051; parent = 3105.980; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3123.789 ; gain = 326.582 ; free physical = 36719 ; free virtual = 210441
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.700; parent = 2372.456; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4096.863; parent = 3123.793; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3123.789 ; gain = 326.582 ; free physical = 36719 ; free virtual = 210441
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.700; parent = 2372.456; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4096.863; parent = 3123.793; children = 973.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.789 ; gain = 0.000 ; free physical = 36720 ; free virtual = 210442
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M24_W16/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M24_W16/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.508 ; gain = 0.000 ; free physical = 36768 ; free virtual = 210490
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3291.508 ; gain = 0.000 ; free physical = 36768 ; free virtual = 210490
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3291.508 ; gain = 494.301 ; free physical = 36818 ; free virtual = 210539
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.700; parent = 2372.456; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.566; parent = 3259.496; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3291.508 ; gain = 494.301 ; free physical = 36826 ; free virtual = 210548
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.700; parent = 2372.456; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.566; parent = 3259.496; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3291.508 ; gain = 494.301 ; free physical = 36826 ; free virtual = 210548
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.700; parent = 2372.456; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.566; parent = 3259.496; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3291.508 ; gain = 494.301 ; free physical = 36827 ; free virtual = 210550
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.700; parent = 2372.456; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.566; parent = 3259.496; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 12    
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 12    
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3291.508 ; gain = 494.301 ; free physical = 36846 ; free virtual = 210573
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.700; parent = 2372.456; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.566; parent = 3259.496; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3668.852 ; gain = 871.645 ; free physical = 36418 ; free virtual = 210145
Synthesis current peak Physical Memory [PSS] (MB): peak = 3204.925; parent = 2950.712; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4641.926; parent = 3668.855; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3669.852 ; gain = 872.645 ; free physical = 36418 ; free virtual = 210144
Synthesis current peak Physical Memory [PSS] (MB): peak = 3206.655; parent = 2952.442; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4642.926; parent = 3669.855; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3688.883 ; gain = 891.676 ; free physical = 36395 ; free virtual = 210122
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.206; parent = 2953.993; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4661.957; parent = 3688.887; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3697.789 ; gain = 900.582 ; free physical = 36392 ; free virtual = 210119
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.854; parent = 2954.642; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4670.863; parent = 3697.793; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3697.789 ; gain = 900.582 ; free physical = 36392 ; free virtual = 210119
Synthesis current peak Physical Memory [PSS] (MB): peak = 3208.854; parent = 2954.642; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4670.863; parent = 3697.793; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3697.789 ; gain = 900.582 ; free physical = 36392 ; free virtual = 210119
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.003; parent = 2954.790; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4670.863; parent = 3697.793; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3697.789 ; gain = 900.582 ; free physical = 36392 ; free virtual = 210119
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.065; parent = 2954.853; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4670.863; parent = 3697.793; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3697.789 ; gain = 900.582 ; free physical = 36392 ; free virtual = 210119
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.065; parent = 2954.853; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4670.863; parent = 3697.793; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3697.789 ; gain = 900.582 ; free physical = 36392 ; free virtual = 210119
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.065; parent = 2954.853; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4670.863; parent = 3697.793; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    69|
|3     |LUT1   |    23|
|4     |LUT2   |   387|
|5     |FDRE   |   434|
|6     |IBUF   |   387|
|7     |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3697.789 ; gain = 900.582 ; free physical = 36392 ; free virtual = 210119
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.065; parent = 2954.853; children = 254.244
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4670.863; parent = 3697.793; children = 973.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 129 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3697.789 ; gain = 732.863 ; free physical = 36392 ; free virtual = 210119
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3697.797 ; gain = 900.582 ; free physical = 36394 ; free virtual = 210121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3703.727 ; gain = 0.000 ; free physical = 36511 ; free virtual = 210238
INFO: [Netlist 29-17] Analyzing 457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M24_W16/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M24_W16/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3757.258 ; gain = 0.000 ; free physical = 36483 ; free virtual = 210209
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 388 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 387 instances

Synth Design complete, checksum: 34493589
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 3757.258 ; gain = 2052.840 ; free physical = 36589 ; free virtual = 210316
# report_utilization -file ./vivado_runs/M24_W16/util.rpt
# report_timing_summary -file ./vivado_runs/M24_W16/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4692.957 ; gain = 935.699 ; free physical = 36040 ; free virtual = 209767
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 16:48:25 2025...
