Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  3 14:37:20 2019
| Host         : LAPTOP-A59CMCCM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab7_timing_summary_routed.rpt -pb Lab7_timing_summary_routed.pb -rpx Lab7_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab7
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.915        0.000                      0                  548        0.090        0.000                      0                  548        3.000        0.000                       0                   328  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       28.915        0.000                      0                  548        0.090        0.000                      0                  548       19.500        0.000                       0                   324  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.915ns  (required time - arrival time)
  Source:                 Vcount/count5_2/ff2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird4/Vert/H/count5_2/ff4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.910ns  (logic 1.447ns (13.263%)  route 9.463ns (86.737%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.638    -0.874    Vcount/count5_2/clk_out
    SLICE_X58Y49         FDRE                                         r  Vcount/count5_2/ff2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.455 r  Vcount/count5_2/ff2/Q
                         net (fo=47, routed)          0.932     0.478    Vcount/count5_2/ff2_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.324     0.802 f  Vcount/count5_2/vgaGreen_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.868     1.669    Hcount/count5_1/ff4_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.332     2.001 f  Hcount/count5_1/ff0_i_3__9/O
                         net (fo=116, routed)         6.368     8.369    bird4/Vert/H/count5_1/frameCount
    SLICE_X45Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.493 r  bird4/Vert/H/count5_1/ff0_i_4__3/O
                         net (fo=3, routed)           0.675     9.168    bird4/Vert/H/count5_2/ff3_1
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.292 r  bird4/Vert/H/count5_2/ff4_i_2__15/O
                         net (fo=1, routed)           0.621     9.913    bird4/Vert/H/count5_2/ff4_i_2__15_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  bird4/Vert/H/count5_2/ff4_i_1__22/O
                         net (fo=1, routed)           0.000    10.037    bird4/Vert/H/count5_2/D_4
    SLICE_X45Y42         FDRE                                         r  bird4/Vert/H/count5_2/ff4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.447    38.452    bird4/Vert/H/count5_2/clk_out
    SLICE_X45Y42         FDRE                                         r  bird4/Vert/H/count5_2/ff4/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X45Y42         FDRE (Setup_fdre_C_D)        0.031    38.952    bird4/Vert/H/count5_2/ff4
  -------------------------------------------------------------------
                         required time                         38.952    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                 28.915    

Slack (MET) :             28.965ns  (required time - arrival time)
  Source:                 Vcount/count5_2/ff2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird4/Vert/H/count5_2/ff0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.625ns  (logic 1.323ns (12.452%)  route 9.302ns (87.548%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.638    -0.874    Vcount/count5_2/clk_out
    SLICE_X58Y49         FDRE                                         r  Vcount/count5_2/ff2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  Vcount/count5_2/ff2/Q
                         net (fo=47, routed)          0.932     0.478    Vcount/count5_2/ff2_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.324     0.802 r  Vcount/count5_2/vgaGreen_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.868     1.669    Hcount/count5_1/ff4_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.332     2.001 r  Hcount/count5_1/ff0_i_3__9/O
                         net (fo=116, routed)         6.368     8.369    bird4/Vert/H/count5_1/frameCount
    SLICE_X45Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.493 f  bird4/Vert/H/count5_1/ff0_i_4__3/O
                         net (fo=3, routed)           0.374     8.867    bird4/Vert/H/count5_1/Y1to2_FF[2]
    SLICE_X44Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.991 r  bird4/Vert/H/count5_1/ff0_i_1__18/O
                         net (fo=5, routed)           0.760     9.751    bird4/Vert/H/count5_2/enable
    SLICE_X44Y41         FDRE                                         r  bird4/Vert/H/count5_2/ff0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.447    38.452    bird4/Vert/H/count5_2/clk_out
    SLICE_X44Y41         FDRE                                         r  bird4/Vert/H/count5_2/ff0/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X44Y41         FDRE (Setup_fdre_C_CE)      -0.205    38.716    bird4/Vert/H/count5_2/ff0
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 28.965    

Slack (MET) :             29.154ns  (required time - arrival time)
  Source:                 Vcount/count5_2/ff2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird4/Vert/H/count5_2/ff1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 1.323ns (12.678%)  route 9.112ns (87.322%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.638    -0.874    Vcount/count5_2/clk_out
    SLICE_X58Y49         FDRE                                         r  Vcount/count5_2/ff2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  Vcount/count5_2/ff2/Q
                         net (fo=47, routed)          0.932     0.478    Vcount/count5_2/ff2_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.324     0.802 r  Vcount/count5_2/vgaGreen_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.868     1.669    Hcount/count5_1/ff4_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.332     2.001 r  Hcount/count5_1/ff0_i_3__9/O
                         net (fo=116, routed)         6.368     8.369    bird4/Vert/H/count5_1/frameCount
    SLICE_X45Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.493 f  bird4/Vert/H/count5_1/ff0_i_4__3/O
                         net (fo=3, routed)           0.374     8.867    bird4/Vert/H/count5_1/Y1to2_FF[2]
    SLICE_X44Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.991 r  bird4/Vert/H/count5_1/ff0_i_1__18/O
                         net (fo=5, routed)           0.571     9.562    bird4/Vert/H/count5_2/enable
    SLICE_X45Y41         FDRE                                         r  bird4/Vert/H/count5_2/ff1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.447    38.452    bird4/Vert/H/count5_2/clk_out
    SLICE_X45Y41         FDRE                                         r  bird4/Vert/H/count5_2/ff1/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X45Y41         FDRE (Setup_fdre_C_CE)      -0.205    38.716    bird4/Vert/H/count5_2/ff1
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                 29.154    

Slack (MET) :             29.154ns  (required time - arrival time)
  Source:                 Vcount/count5_2/ff2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird4/Vert/H/count5_2/ff2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 1.323ns (12.678%)  route 9.112ns (87.322%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.638    -0.874    Vcount/count5_2/clk_out
    SLICE_X58Y49         FDRE                                         r  Vcount/count5_2/ff2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  Vcount/count5_2/ff2/Q
                         net (fo=47, routed)          0.932     0.478    Vcount/count5_2/ff2_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.324     0.802 r  Vcount/count5_2/vgaGreen_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.868     1.669    Hcount/count5_1/ff4_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.332     2.001 r  Hcount/count5_1/ff0_i_3__9/O
                         net (fo=116, routed)         6.368     8.369    bird4/Vert/H/count5_1/frameCount
    SLICE_X45Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.493 f  bird4/Vert/H/count5_1/ff0_i_4__3/O
                         net (fo=3, routed)           0.374     8.867    bird4/Vert/H/count5_1/Y1to2_FF[2]
    SLICE_X44Y42         LUT2 (Prop_lut2_I1_O)        0.124     8.991 r  bird4/Vert/H/count5_1/ff0_i_1__18/O
                         net (fo=5, routed)           0.571     9.562    bird4/Vert/H/count5_2/enable
    SLICE_X45Y41         FDRE                                         r  bird4/Vert/H/count5_2/ff2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.447    38.452    bird4/Vert/H/count5_2/clk_out
    SLICE_X45Y41         FDRE                                         r  bird4/Vert/H/count5_2/ff2/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X45Y41         FDRE (Setup_fdre_C_CE)      -0.205    38.716    bird4/Vert/H/count5_2/ff2
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                 29.154    

Slack (MET) :             29.204ns  (required time - arrival time)
  Source:                 Vcount/count5_2/ff2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird3/Hort/H/count5_2/ff0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 1.323ns (12.851%)  route 8.972ns (87.149%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.638    -0.874    Vcount/count5_2/clk_out
    SLICE_X58Y49         FDRE                                         r  Vcount/count5_2/ff2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  Vcount/count5_2/ff2/Q
                         net (fo=47, routed)          0.932     0.478    Vcount/count5_2/ff2_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.324     0.802 r  Vcount/count5_2/vgaGreen_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.868     1.669    Hcount/count5_1/ff4_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.332     2.001 r  Hcount/count5_1/ff0_i_3__9/O
                         net (fo=116, routed)         5.587     7.588    bird3/Hort/H/count5_1/frameCount
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.712 r  bird3/Hort/H/count5_1/ff0_i_4__1/O
                         net (fo=8, routed)           0.973     8.686    bird3/Hort/H/count5_1/Up0__1
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.810 r  bird3/Hort/H/count5_1/ff0_i_1__13/O
                         net (fo=5, routed)           0.612     9.422    bird3/Hort/H/count5_2/enable
    SLICE_X29Y53         FDRE                                         r  bird3/Hort/H/count5_2/ff0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.437    38.441    bird3/Hort/H/count5_2/clk_out
    SLICE_X29Y53         FDRE                                         r  bird3/Hort/H/count5_2/ff0/C
                         clock pessimism              0.484    38.925    
                         clock uncertainty           -0.094    38.830    
    SLICE_X29Y53         FDRE (Setup_fdre_C_CE)      -0.205    38.625    bird3/Hort/H/count5_2/ff0
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                 29.204    

Slack (MET) :             29.204ns  (required time - arrival time)
  Source:                 Vcount/count5_2/ff2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird3/Hort/H/count5_2/ff1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 1.323ns (12.851%)  route 8.972ns (87.149%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.638    -0.874    Vcount/count5_2/clk_out
    SLICE_X58Y49         FDRE                                         r  Vcount/count5_2/ff2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  Vcount/count5_2/ff2/Q
                         net (fo=47, routed)          0.932     0.478    Vcount/count5_2/ff2_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.324     0.802 r  Vcount/count5_2/vgaGreen_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.868     1.669    Hcount/count5_1/ff4_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.332     2.001 r  Hcount/count5_1/ff0_i_3__9/O
                         net (fo=116, routed)         5.587     7.588    bird3/Hort/H/count5_1/frameCount
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.712 r  bird3/Hort/H/count5_1/ff0_i_4__1/O
                         net (fo=8, routed)           0.973     8.686    bird3/Hort/H/count5_1/Up0__1
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.810 r  bird3/Hort/H/count5_1/ff0_i_1__13/O
                         net (fo=5, routed)           0.612     9.422    bird3/Hort/H/count5_2/enable
    SLICE_X29Y53         FDRE                                         r  bird3/Hort/H/count5_2/ff1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.437    38.441    bird3/Hort/H/count5_2/clk_out
    SLICE_X29Y53         FDRE                                         r  bird3/Hort/H/count5_2/ff1/C
                         clock pessimism              0.484    38.925    
                         clock uncertainty           -0.094    38.830    
    SLICE_X29Y53         FDRE (Setup_fdre_C_CE)      -0.205    38.625    bird3/Hort/H/count5_2/ff1
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                 29.204    

Slack (MET) :             29.204ns  (required time - arrival time)
  Source:                 Vcount/count5_2/ff2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird3/Hort/H/count5_2/ff2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 1.323ns (12.851%)  route 8.972ns (87.149%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.638    -0.874    Vcount/count5_2/clk_out
    SLICE_X58Y49         FDRE                                         r  Vcount/count5_2/ff2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  Vcount/count5_2/ff2/Q
                         net (fo=47, routed)          0.932     0.478    Vcount/count5_2/ff2_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.324     0.802 r  Vcount/count5_2/vgaGreen_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.868     1.669    Hcount/count5_1/ff4_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.332     2.001 r  Hcount/count5_1/ff0_i_3__9/O
                         net (fo=116, routed)         5.587     7.588    bird3/Hort/H/count5_1/frameCount
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.712 r  bird3/Hort/H/count5_1/ff0_i_4__1/O
                         net (fo=8, routed)           0.973     8.686    bird3/Hort/H/count5_1/Up0__1
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.810 r  bird3/Hort/H/count5_1/ff0_i_1__13/O
                         net (fo=5, routed)           0.612     9.422    bird3/Hort/H/count5_2/enable
    SLICE_X29Y53         FDRE                                         r  bird3/Hort/H/count5_2/ff2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.437    38.441    bird3/Hort/H/count5_2/clk_out
    SLICE_X29Y53         FDRE                                         r  bird3/Hort/H/count5_2/ff2/C
                         clock pessimism              0.484    38.925    
                         clock uncertainty           -0.094    38.830    
    SLICE_X29Y53         FDRE (Setup_fdre_C_CE)      -0.205    38.625    bird3/Hort/H/count5_2/ff2
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                 29.204    

Slack (MET) :             29.256ns  (required time - arrival time)
  Source:                 Vcount/count5_2/ff2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird4/Hort/H/count5_2/ff0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 1.323ns (12.806%)  route 9.008ns (87.194%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.638    -0.874    Vcount/count5_2/clk_out
    SLICE_X58Y49         FDRE                                         r  Vcount/count5_2/ff2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  Vcount/count5_2/ff2/Q
                         net (fo=47, routed)          0.932     0.478    Vcount/count5_2/ff2_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.324     0.802 r  Vcount/count5_2/vgaGreen_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.868     1.669    Hcount/count5_1/ff4_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.332     2.001 r  Hcount/count5_1/ff0_i_3__9/O
                         net (fo=116, routed)         6.056     8.057    bird4/Hort/H/count5_1/frameCount
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.181 f  bird4/Hort/H/count5_1/ff0_i_3__17/O
                         net (fo=3, routed)           0.445     8.626    bird4/Hort/H/count5_1/X0_FF
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.750 r  bird4/Hort/H/count5_1/ff0_i_1__16/O
                         net (fo=5, routed)           0.707     9.458    bird4/Hort/H/count5_2/enable
    SLICE_X39Y42         FDRE                                         r  bird4/Hort/H/count5_2/ff0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.444    38.449    bird4/Hort/H/count5_2/clk_out
    SLICE_X39Y42         FDRE                                         r  bird4/Hort/H/count5_2/ff0/C
                         clock pessimism              0.564    39.012    
                         clock uncertainty           -0.094    38.918    
    SLICE_X39Y42         FDRE (Setup_fdre_C_CE)      -0.205    38.713    bird4/Hort/H/count5_2/ff0
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                 29.256    

Slack (MET) :             29.256ns  (required time - arrival time)
  Source:                 Vcount/count5_2/ff2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird4/Hort/H/count5_2/ff2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 1.323ns (12.806%)  route 9.008ns (87.194%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.638    -0.874    Vcount/count5_2/clk_out
    SLICE_X58Y49         FDRE                                         r  Vcount/count5_2/ff2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.455 f  Vcount/count5_2/ff2/Q
                         net (fo=47, routed)          0.932     0.478    Vcount/count5_2/ff2_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.324     0.802 r  Vcount/count5_2/vgaGreen_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.868     1.669    Hcount/count5_1/ff4_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.332     2.001 r  Hcount/count5_1/ff0_i_3__9/O
                         net (fo=116, routed)         6.056     8.057    bird4/Hort/H/count5_1/frameCount
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.181 f  bird4/Hort/H/count5_1/ff0_i_3__17/O
                         net (fo=3, routed)           0.445     8.626    bird4/Hort/H/count5_1/X0_FF
    SLICE_X41Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.750 r  bird4/Hort/H/count5_1/ff0_i_1__16/O
                         net (fo=5, routed)           0.707     9.458    bird4/Hort/H/count5_2/enable
    SLICE_X39Y42         FDRE                                         r  bird4/Hort/H/count5_2/ff2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.444    38.449    bird4/Hort/H/count5_2/clk_out
    SLICE_X39Y42         FDRE                                         r  bird4/Hort/H/count5_2/ff2/C
                         clock pessimism              0.564    39.012    
                         clock uncertainty           -0.094    38.918    
    SLICE_X39Y42         FDRE (Setup_fdre_C_CE)      -0.205    38.713    bird4/Hort/H/count5_2/ff2
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                 29.256    

Slack (MET) :             29.280ns  (required time - arrival time)
  Source:                 Vcount/count5_2/ff2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Hort/H/count5_1/ff2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.454ns  (logic 1.553ns (14.855%)  route 8.901ns (85.145%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.638    -0.874    Vcount/count5_2/clk_out
    SLICE_X58Y49         FDRE                                         r  Vcount/count5_2/ff2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.455 r  Vcount/count5_2/ff2/Q
                         net (fo=47, routed)          0.932     0.478    Vcount/count5_2/ff2_0
    SLICE_X59Y49         LUT4 (Prop_lut4_I0_O)        0.324     0.802 f  Vcount/count5_2/vgaGreen_OBUF[3]_inst_i_8/O
                         net (fo=5, routed)           0.868     1.669    Hcount/count5_1/ff4_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.332     2.001 f  Hcount/count5_1/ff0_i_3__9/O
                         net (fo=116, routed)         6.368     8.369    Hcount/count5_1/ff0_1
    SLICE_X42Y43         LUT4 (Prop_lut4_I3_O)        0.150     8.519 r  Hcount/count5_1/ff2_i_2__4/O
                         net (fo=1, routed)           0.733     9.253    bird1/Hort/H/count5_1/ff2_4
    SLICE_X44Y56         LUT6 (Prop_lut6_I3_O)        0.328     9.581 r  bird1/Hort/H/count5_1/ff2_i_1__9/O
                         net (fo=1, routed)           0.000     9.581    bird1/Hort/H/count5_1/D_2
    SLICE_X44Y56         FDRE                                         r  bird1/Hort/H/count5_1/ff2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         1.438    38.442    bird1/Hort/H/count5_1/clk_out
    SLICE_X44Y56         FDRE                                         r  bird1/Hort/H/count5_1/ff2/C
                         clock pessimism              0.484    38.926    
                         clock uncertainty           -0.094    38.831    
    SLICE_X44Y56         FDRE (Setup_fdre_C_D)        0.029    38.860    bird1/Hort/H/count5_1/ff2
  -------------------------------------------------------------------
                         required time                         38.860    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                 29.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 game/X1to3_FF[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            net/X0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.247ns (51.164%)  route 0.236ns (48.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.565    -0.616    game/clk_out
    SLICE_X52Y51         FDRE                                         r  game/X1to3_FF[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  game/X1to3_FF[3]/Q
                         net (fo=8, routed)           0.236    -0.233    game/Q_0[2]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.099    -0.134 r  game/X0_FF_i_1__0/O
                         net (fo=1, routed)           0.000    -0.134    net/X0_FF_0[0]
    SLICE_X50Y49         FDRE                                         r  net/X0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.838    -0.852    net/clk_out
    SLICE_X50Y49         FDRE                                         r  net/X0_FF/C
                         clock pessimism              0.508    -0.343    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.120    -0.223    net/X0_FF
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bird2/X0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird2/Hort/H/count5_1/ff0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.436%)  route 0.311ns (62.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.564    -0.617    bird2/clk_out
    SLICE_X32Y48         FDRE                                         r  bird2/X0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  bird2/X0_FF/Q
                         net (fo=18, routed)          0.311    -0.166    bird2/Hort/H/count5_1/ff0_5
    SLICE_X30Y52         LUT5 (Prop_lut5_I4_O)        0.045    -0.121 r  bird2/Hort/H/count5_1/ff0_i_2__12/O
                         net (fo=1, routed)           0.000    -0.121    bird2/Hort/H/count5_1/D_0_0
    SLICE_X30Y52         FDRE                                         r  bird2/Hort/H/count5_1/ff0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.830    -0.859    bird2/Hort/H/count5_1/clk_out
    SLICE_X30Y52         FDRE                                         r  bird2/Hort/H/count5_1/ff0/C
                         clock pessimism              0.508    -0.350    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.120    -0.230    bird2/Hort/H/count5_1/ff0
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bird3/Y1to2_FF[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird3/Vert/H/count5_1/ff1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.993%)  route 0.346ns (65.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.561    -0.620    bird3/clk_out
    SLICE_X37Y56         FDRE                                         r  bird3/Y1to2_FF[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bird3/Y1to2_FF[1]/Q
                         net (fo=9, routed)           0.346    -0.134    bird3/Vert/H/count5_1/Q[0]
    SLICE_X34Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.089 r  bird3/Vert/H/count5_1/ff1_i_1__20/O
                         net (fo=1, routed)           0.000    -0.089    bird3/Vert/H/count5_1/D_1_0
    SLICE_X34Y54         FDRE                                         r  bird3/Vert/H/count5_1/ff1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.828    -0.861    bird3/Vert/H/count5_1/clk_out
    SLICE_X34Y54         FDRE                                         r  bird3/Vert/H/count5_1/ff1/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.121    -0.236    bird3/Vert/H/count5_1/ff1
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bird7/Vert/H/count5_1/ff0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird7/Vert/H/count5_1/ff2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.592    -0.589    bird7/Vert/H/count5_1/clk_out
    SLICE_X61Y53         FDRE                                         r  bird7/Vert/H/count5_1/ff0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  bird7/Vert/H/count5_1/ff0/Q
                         net (fo=25, routed)          0.111    -0.337    bird7/Vert/H/count5_1/ff0_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.292 r  bird7/Vert/H/count5_1/ff2_i_1__36/O
                         net (fo=1, routed)           0.000    -0.292    bird7/Vert/H/count5_1/D_2
    SLICE_X60Y53         FDRE                                         r  bird7/Vert/H/count5_1/ff2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.861    -0.828    bird7/Vert/H/count5_1/clk_out
    SLICE_X60Y53         FDRE                                         r  bird7/Vert/H/count5_1/ff2/C
                         clock pessimism              0.252    -0.576    
    SLICE_X60Y53         FDRE (Hold_fdre_C_D)         0.120    -0.456    bird7/Vert/H/count5_1/ff2
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bird7/X1to2_FF[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird7/X1to2_FF[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.562    -0.619    bird7/clk_out
    SLICE_X31Y42         FDRE                                         r  bird7/X1to2_FF[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  bird7/X1to2_FF[1]/Q
                         net (fo=10, routed)          0.111    -0.367    bird7/Hort/H/count5_2/Q[0]
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  bird7/Hort/H/count5_2/X1to2_FF[2]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.322    bird7/X[2]
    SLICE_X30Y42         FDRE                                         r  bird7/X1to2_FF[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.831    -0.859    bird7/clk_out
    SLICE_X30Y42         FDRE                                         r  bird7/X1to2_FF[2]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.120    -0.486    bird7/X1to2_FF[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bird2/X1to2_FF[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird2/Hort/H/count5_1/ff1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.235%)  route 0.342ns (64.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.563    -0.618    bird2/clk_out
    SLICE_X35Y47         FDRE                                         r  bird2/X1to2_FF[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  bird2/X1to2_FF[2]/Q
                         net (fo=14, routed)          0.342    -0.135    bird2/Hort/H/count5_1/Q[1]
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.090 r  bird2/Hort/H/count5_1/ff1_i_1__14/O
                         net (fo=1, routed)           0.000    -0.090    bird2/Hort/H/count5_1/D_1
    SLICE_X31Y52         FDRE                                         r  bird2/Hort/H/count5_1/ff1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.830    -0.859    bird2/Hort/H/count5_1/clk_out
    SLICE_X31Y52         FDRE                                         r  bird2/Hort/H/count5_1/ff1/C
                         clock pessimism              0.508    -0.350    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.091    -0.259    bird2/Hort/H/count5_1/ff1
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bird1/Y0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Vert/H/count5_2/ff1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.223%)  route 0.123ns (39.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.564    -0.617    bird1/clk_out
    SLICE_X51Y56         FDRE                                         r  bird1/Y0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  bird1/Y0_FF/Q
                         net (fo=16, routed)          0.123    -0.353    bird1/Vert/H/count5_1/ff0_5
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.045    -0.308 r  bird1/Vert/H/count5_1/ff1_i_1__12/O
                         net (fo=1, routed)           0.000    -0.308    bird1/Vert/H/count5_2/D_1
    SLICE_X50Y56         FDRE                                         r  bird1/Vert/H/count5_2/ff1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.834    -0.855    bird1/Vert/H/count5_2/clk_out
    SLICE_X50Y56         FDRE                                         r  bird1/Vert/H/count5_2/ff1/C
                         clock pessimism              0.251    -0.604    
    SLICE_X50Y56         FDRE (Hold_fdre_C_D)         0.121    -0.483    bird1/Vert/H/count5_2/ff1
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 bird2/Y0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird2/Vert/H/count5_1/ff3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.146%)  route 0.104ns (35.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.561    -0.620    bird2/clk_out
    SLICE_X45Y57         FDRE                                         r  bird2/Y0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  bird2/Y0_FF/Q
                         net (fo=18, routed)          0.104    -0.375    bird2/Vert/H/count5_1/ff0_5
    SLICE_X44Y57         LUT6 (Prop_lut6_I2_O)        0.045    -0.330 r  bird2/Vert/H/count5_1/ff3_i_1__17/O
                         net (fo=1, routed)           0.000    -0.330    bird2/Vert/H/count5_1/D_3
    SLICE_X44Y57         FDRE                                         r  bird2/Vert/H/count5_1/ff3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.831    -0.859    bird2/Vert/H/count5_1/clk_out
    SLICE_X44Y57         FDRE                                         r  bird2/Vert/H/count5_1/ff3/C
                         clock pessimism              0.252    -0.607    
    SLICE_X44Y57         FDRE (Hold_fdre_C_D)         0.092    -0.515    bird2/Vert/H/count5_1/ff3
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bird2/Y0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird2/Vert/H/count5_1/ff2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.926%)  route 0.105ns (36.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.561    -0.620    bird2/clk_out
    SLICE_X45Y57         FDRE                                         r  bird2/Y0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  bird2/Y0_FF/Q
                         net (fo=18, routed)          0.105    -0.374    bird2/Vert/H/count5_1/ff0_5
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.045    -0.329 r  bird2/Vert/H/count5_1/ff2_i_1__16/O
                         net (fo=1, routed)           0.000    -0.329    bird2/Vert/H/count5_1/D_2
    SLICE_X44Y57         FDRE                                         r  bird2/Vert/H/count5_1/ff2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.831    -0.859    bird2/Vert/H/count5_1/clk_out
    SLICE_X44Y57         FDRE                                         r  bird2/Vert/H/count5_1/ff2/C
                         clock pessimism              0.252    -0.607    
    SLICE_X44Y57         FDRE (Hold_fdre_C_D)         0.091    -0.516    bird2/Vert/H/count5_1/ff2
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 bird5/Vert/H/count5_2/ff0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird5/Vert/H/count5_2/ff2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.518%)  route 0.137ns (42.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.565    -0.616    bird5/Vert/H/count5_2/clk_out
    SLICE_X55Y40         FDRE                                         r  bird5/Vert/H/count5_2/ff0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  bird5/Vert/H/count5_2/ff0/Q
                         net (fo=19, routed)          0.137    -0.338    bird5/Vert/H/count5_2/ff0_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I3_O)        0.045    -0.293 r  bird5/Vert/H/count5_2/ff2_i_1__28/O
                         net (fo=1, routed)           0.000    -0.293    bird5/Vert/H/count5_2/D_2
    SLICE_X54Y40         FDRE                                         r  bird5/Vert/H/count5_2/ff2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    slowit/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  slowit/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    slowit/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    slowit/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  slowit/slowclk/XLXI_401/O
                         net (fo=322, routed)         0.836    -0.854    bird5/Vert/H/count5_2/clk_out
    SLICE_X54Y40         FDRE                                         r  bird5/Vert/H/count5_2/ff2/C
                         clock pessimism              0.250    -0.603    
    SLICE_X54Y40         FDRE (Hold_fdre_C_D)         0.121    -0.482    bird5/Vert/H/count5_2/ff2
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    slowit/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y47     Hcount/count5_1/ff0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y47     Hcount/count5_1/ff1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X58Y46     Hcount/count5_1/ff2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y52     bird2/Hort/H/count5_1/ff0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y52     bird2/Hort/H/count5_1/ff1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y57     bird2/Vert/H/count5_1/ff2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X44Y57     bird2/Vert/H/count5_1/ff3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y59     bird2/Vert/H/count5_1/ff4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y47     Hcount/count5_1/ff0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y47     Hcount/count5_1/ff1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y46     Hcount/count5_1/ff2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y57     bird2/Vert/H/count5_1/ff2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y57     bird2/Vert/H/count5_1/ff3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y59     bird2/Vert/H/count5_1/ff4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y43     bird4/X0_FF/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y43     bird4/X0_FF/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y41     bird4/Y0_FF/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y41     bird4/Y1to2_FF[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y47     Hcount/count5_1/ff0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y47     Hcount/count5_1/ff0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y47     Hcount/count5_1/ff1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y47     Hcount/count5_1/ff1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y46     Hcount/count5_1/ff2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y52     bird2/Hort/H/count5_1/ff0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y52     bird2/Hort/H/count5_1/ff0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     bird2/Hort/H/count5_1/ff1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     bird2/Hort/H/count5_1/ff1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y57     bird2/Vert/H/count5_1/ff2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    slowit/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  slowit/my_clk_inst/mmcm_adv_inst/CLKFBOUT



