// Seed: 3285839491
module module_0 (
    input tri id_0,
    input wor id_1
    , id_14,
    output uwire id_2,
    input wor id_3
    , id_15,
    output tri0 id_4,
    input uwire id_5,
    output wire id_6,
    input supply1 id_7,
    input uwire id_8,
    input tri1 id_9,
    output wire id_10,
    output supply1 id_11["" : 1],
    input wor id_12
);
  wire id_16;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply0 id_2
    , id_19,
    input supply1 id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6,
    output tri id_7,
    input wor id_8,
    input wire id_9,
    input supply1 id_10,
    input wor id_11,
    output tri0 id_12[-1 'b0 +  1 : 1 'b0],
    input uwire id_13,
    output wand id_14,
    output tri1 id_15,
    input supply0 id_16,
    input tri0 id_17
);
  module_0 modCall_1 (
      id_2,
      id_10,
      id_12,
      id_5,
      id_1,
      id_3,
      id_4,
      id_9,
      id_2,
      id_3,
      id_14,
      id_15,
      id_13
  );
  assign modCall_1.id_12 = 0;
  wire id_20;
  wire id_21;
endmodule
