{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733371551479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733371551479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 23:05:51 2024 " "Processing started: Wed Dec 04 23:05:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733371551479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733371551479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wordle -c wordle " "Command: quartus_map --read_settings_files=on --write_settings_files=off wordle -c wordle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733371551479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733371551729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wordle.v(63) " "Verilog HDL information at wordle.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733371551764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wordle.v 1 1 " "Found 1 design units, including 1 entities, in source file wordle.v" { { "Info" "ISGN_ENTITY_NAME" "1 wordle " "Found entity 1: wordle" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733371551764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733371551764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wordle " "Elaborating entity \"wordle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733371551784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 wordle.v(89) " "Verilog HDL assignment warning at wordle.v(89): truncated value with size 32 to match size of target (6)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733371551789 "|wordle"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wordle.v(255) " "Verilog HDL Case Statement information at wordle.v(255): all case item expressions in this case statement are onehot" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 255 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733371551789 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG1 wordle.v(326) " "Verilog HDL Always Construct warning at wordle.v(326): variable \"UG1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551794 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW1 wordle.v(326) " "Verilog HDL Always Construct warning at wordle.v(326): variable \"SW1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551794 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG2 wordle.v(332) " "Verilog HDL Always Construct warning at wordle.v(332): variable \"UG2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551794 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW2 wordle.v(332) " "Verilog HDL Always Construct warning at wordle.v(332): variable \"SW2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551794 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG3 wordle.v(338) " "Verilog HDL Always Construct warning at wordle.v(338): variable \"UG3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551794 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW3 wordle.v(338) " "Verilog HDL Always Construct warning at wordle.v(338): variable \"SW3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551794 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG4 wordle.v(344) " "Verilog HDL Always Construct warning at wordle.v(344): variable \"UG4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551794 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW4 wordle.v(344) " "Verilog HDL Always Construct warning at wordle.v(344): variable \"SW4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551794 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count wordle.v(349) " "Verilog HDL Always Construct warning at wordle.v(349): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551794 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(395) " "Verilog HDL assignment warning at wordle.v(395): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733371551799 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(401) " "Verilog HDL assignment warning at wordle.v(401): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733371551799 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(402) " "Verilog HDL assignment warning at wordle.v(402): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733371551799 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(407) " "Verilog HDL assignment warning at wordle.v(407): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733371551799 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(408) " "Verilog HDL assignment warning at wordle.v(408): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733371551799 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(409) " "Verilog HDL assignment warning at wordle.v(409): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733371551799 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(413) " "Verilog HDL assignment warning at wordle.v(413): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(414) " "Verilog HDL assignment warning at wordle.v(414): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(415) " "Verilog HDL assignment warning at wordle.v(415): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 wordle.v(416) " "Verilog HDL assignment warning at wordle.v(416): truncated value with size 10 to match size of target (7)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG1 wordle.v(426) " "Verilog HDL Always Construct warning at wordle.v(426): variable \"UG1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 426 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW1 wordle.v(426) " "Verilog HDL Always Construct warning at wordle.v(426): variable \"SW1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 426 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG2 wordle.v(431) " "Verilog HDL Always Construct warning at wordle.v(431): variable \"UG2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 431 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW2 wordle.v(431) " "Verilog HDL Always Construct warning at wordle.v(431): variable \"SW2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 431 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG3 wordle.v(436) " "Verilog HDL Always Construct warning at wordle.v(436): variable \"UG3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 436 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW3 wordle.v(436) " "Verilog HDL Always Construct warning at wordle.v(436): variable \"SW3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 436 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "UG4 wordle.v(441) " "Verilog HDL Always Construct warning at wordle.v(441): variable \"UG4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 441 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW4 wordle.v(441) " "Verilog HDL Always Construct warning at wordle.v(441): variable \"SW4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 441 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count wordle.v(446) " "Verilog HDL Always Construct warning at wordle.v(446): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 446 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(493) " "Verilog HDL Always Construct warning at wordle.v(493): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "slow_clk wordle.v(494) " "Verilog HDL Always Construct warning at wordle.v(494): variable \"slow_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 494 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED1 wordle.v(315) " "Verilog HDL Always Construct warning at wordle.v(315): inferring latch(es) for variable \"LED1\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED2 wordle.v(315) " "Verilog HDL Always Construct warning at wordle.v(315): inferring latch(es) for variable \"LED2\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED3 wordle.v(315) " "Verilog HDL Always Construct warning at wordle.v(315): inferring latch(es) for variable \"LED3\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED4 wordle.v(315) " "Verilog HDL Always Construct warning at wordle.v(315): inferring latch(es) for variable \"LED4\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED7 wordle.v(315) " "Verilog HDL Always Construct warning at wordle.v(315): inferring latch(es) for variable \"LED7\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED8 wordle.v(315) " "Verilog HDL Always Construct warning at wordle.v(315): inferring latch(es) for variable \"LED8\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED9 wordle.v(315) " "Verilog HDL Always Construct warning at wordle.v(315): inferring latch(es) for variable \"LED9\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED0 wordle.v(315) " "Verilog HDL Always Construct warning at wordle.v(315): inferring latch(es) for variable \"LED0\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED5 wordle.v(315) " "Verilog HDL Always Construct warning at wordle.v(315): inferring latch(es) for variable \"LED5\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED6 wordle.v(315) " "Verilog HDL Always Construct warning at wordle.v(315): inferring latch(es) for variable \"LED6\", which holds its previous value in one or more paths through the always construct" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733371551800 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED6 wordle.v(315) " "Inferred latch for \"LED6\" at wordle.v(315)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733371551809 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED5 wordle.v(315) " "Inferred latch for \"LED5\" at wordle.v(315)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733371551809 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED0 wordle.v(315) " "Inferred latch for \"LED0\" at wordle.v(315)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733371551809 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED9 wordle.v(315) " "Inferred latch for \"LED9\" at wordle.v(315)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733371551809 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED8 wordle.v(315) " "Inferred latch for \"LED8\" at wordle.v(315)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733371551809 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED7 wordle.v(315) " "Inferred latch for \"LED7\" at wordle.v(315)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733371551809 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED4 wordle.v(315) " "Inferred latch for \"LED4\" at wordle.v(315)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733371551809 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED3 wordle.v(315) " "Inferred latch for \"LED3\" at wordle.v(315)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733371551809 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED2 wordle.v(315) " "Inferred latch for \"LED2\" at wordle.v(315)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733371551809 "|wordle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED1 wordle.v(315) " "Inferred latch for \"LED1\" at wordle.v(315)" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733371551809 "|wordle"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED6\$latch LED5\$latch " "Duplicate LATCH primitive \"LED6\$latch\" merged with LATCH primitive \"LED5\$latch\"" {  } { { "wordle.v" "" { Text "C:/Users/Maria/Documents/DSD-Wordle/wordle.v" 315 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733371552727 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1733371552727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733371553132 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733371553549 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Maria/Documents/DSD-Wordle/output_files/wordle.map.smsg " "Generated suppressed messages file C:/Users/Maria/Documents/DSD-Wordle/output_files/wordle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733371553624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733371553779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733371553779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "702 " "Implemented 702 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733371553879 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733371553879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "651 " "Implemented 651 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733371553879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733371553879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733371553919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 23:05:53 2024 " "Processing ended: Wed Dec 04 23:05:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733371553919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733371553919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733371553919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733371553919 ""}
