INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab17_Task1/Lab17_Task1.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab17_Task1/Lab17_Task1.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab17_Task1/Lab17_Task1.srcs/sources_1/new/Unloadable_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unloadable_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab17_Task1/Lab17_Task1.srcs/sim_1/new/Unloadable_counter_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unloadable_counter_Sim
