#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: C:\Users\FH\Documents\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: LAPTOP-NJ92LQ7L
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Tue Feb 28 11:33:05 2023
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/wino} C:/Users/FH/Desktop/wino/source/Desktop/winograd_d_fixpt.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/wino/source/Desktop/winograd_d_fixpt.v
I: Verilog-0002: [C:/Users/FH/Desktop/wino/source/Desktop/winograd_d_fixpt.v(line number: 28)] Analyzing module winograd_d_fixpt (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/wino} C:/Users/FH/Desktop/wino/source/Desktop/winograd_d_fixpt.v successfully.
Start rtl-elaborate.
I: Module "winograd_d_fixpt" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/wino/source/Desktop/winograd_d_fixpt.v(line number: 28)] Elaborating module winograd_d_fixpt
Executing : rtl-elaborate successfully.
Start rtl-prep.
Executing : rtl-prep successfully.
Start rtl-infer.
Executing : rtl-infer successfully.
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
Start FSM inference.
Executing : FSM inference successfully.
Start sdm2adm.
Executing : sdm2adm successfully.
Saving design to DB.
Action compile: Real time elapsed is 6.000 sec
Action compile: CPU time elapsed is 2.219 sec
Current time: Tue Feb 28 11:33:08 2023
Action compile: Peak memory pool usage is 124,227,584 bytes
