simSeconds 0.065474747449
simTicks 65474555200.2155
finalTick 80560901336063.53
simFreq 999999000000.0
hostSeconds 193.24557028
hostTickRate 338746885.469106
hostMemory 52603714.494672
simInsts 109999910.57615599
simOps 127613644.58656
hostInstRate 569891.856079
hostOpRate 661221.7887819998
system.clk_domain.clock 999.999
system.cpu_clk_domain.clock 499.9995
system.cpu_voltage_domain.voltage 0.9999990000000001
system.l2.demandHits::switch_cpus.inst 1409745.269043
system.l2.demandHits::switch_cpus.data 569152.3340489999
system.l2.demandHits::total 1978897.6030920001
system.l2.overallHits::switch_cpus.inst 1409745.269043
system.l2.overallHits::switch_cpus.data 569152.3340489999
system.l2.overallHits::total 1978897.6030920001
system.l2.demandMisses::cpu.inst 3.8742290000000006
system.l2.demandMisses::cpu.data 3.415385
system.l2.demandMisses::switch_cpus.inst 86.37037900000001
system.l2.demandMisses::switch_cpus.data 1667.4722000000002
system.l2.demandMisses::total 1753.842579
system.l2.overallMisses::cpu.inst 3.8742290000000006
system.l2.overallMisses::cpu.data 3.415385
system.l2.overallMisses::switch_cpus.inst 86.37037900000001
system.l2.overallMisses::switch_cpus.data 1667.4722000000002
system.l2.overallMisses::total 1753.842579
system.l2.demandMissLatency::switch_cpus.inst 6752141.28
system.l2.demandMissLatency::switch_cpus.data 138563011.6795
system.l2.demandMissLatency::total 145315152.95949998
system.l2.overallMissLatency::switch_cpus.inst 6752141.28
system.l2.overallMissLatency::switch_cpus.data 138563011.6795
system.l2.overallMissLatency::total 145315152.95949998
system.l2.demandAccesses::cpu.inst 3.8742290000000006
system.l2.demandAccesses::cpu.data 3.415385
system.l2.demandAccesses::switch_cpus.inst 1409831.639422
system.l2.demandAccesses::switch_cpus.data 570819.8062489999
system.l2.demandAccesses::total 1980651.445671
system.l2.overallAccesses::cpu.inst 3.8742290000000006
system.l2.overallAccesses::cpu.data 3.415385
system.l2.overallAccesses::switch_cpus.inst 1409831.639422
system.l2.overallAccesses::switch_cpus.data 570819.8062489999
system.l2.overallAccesses::total 1980651.445671
system.l2.demandMissRate::cpu.inst 0.9999990000000001
system.l2.demandMissRate::cpu.data 0.9999990000000001
system.l2.demandMissRate::switch_cpus.inst 6.3430362e-05
system.l2.demandMissRate::switch_cpus.data 0.0026641226309999993
system.l2.demandMissRate::total 0.0008068184190000001
system.l2.overallMissRate::cpu.inst 0.9999990000000001
system.l2.overallMissRate::cpu.data 0.9999990000000001
system.l2.overallMissRate::switch_cpus.inst 6.3430362e-05
system.l2.overallMissRate::switch_cpus.data 0.0026641226309999993
system.l2.overallMissRate::total 0.0008068184190000001
system.l2.demandAvgMissLatency::switch_cpus.inst 78764.19519613049
system.l2.demandAvgMissLatency::switch_cpus.data 83552.9235235271
system.l2.demandAvgMissLatency::total 83083.72404244899
system.l2.overallAvgMissLatency::switch_cpus.inst 78764.19519613049
system.l2.overallAvgMissLatency::switch_cpus.data 83552.9235235271
system.l2.overallAvgMissLatency::total 83083.72404244899
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 145.658392
system.l2.writebacks::total 145.658392
system.l2.demandMshrMisses::switch_cpus.inst 86.37037900000001
system.l2.demandMshrMisses::switch_cpus.data 1667.4722000000002
system.l2.demandMshrMisses::total 1753.842579
system.l2.overallMshrMisses::switch_cpus.inst 86.37037900000001
system.l2.overallMshrMisses::switch_cpus.data 1667.4722000000002
system.l2.overallMshrMisses::total 1753.842579
system.l2.demandMshrMissLatency::switch_cpus.inst 5888437.489999999
system.l2.demandMshrMissLatency::switch_cpus.data 121888288.40405601
system.l2.demandMshrMissLatency::total 127776725.894056
system.l2.overallMshrMissLatency::switch_cpus.inst 5888437.489999999
system.l2.overallMshrMissLatency::switch_cpus.data 121888288.40405601
system.l2.overallMshrMissLatency::total 127776725.894056
system.l2.demandMshrMissRate::switch_cpus.inst 6.3430362e-05
system.l2.demandMshrMissRate::switch_cpus.data 0.0026641226309999993
system.l2.demandMshrMissRate::total 0.0008068184190000001
system.l2.overallMshrMissRate::switch_cpus.inst 6.3430362e-05
system.l2.overallMshrMissRate::switch_cpus.data 0.0026641226309999993
system.l2.overallMshrMissRate::total 0.0008068184190000001
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 68764.2051961305
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73552.93349649741
system.l2.demandAvgMshrMissLatency::total 73083.73401577456
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 68764.2051961305
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73552.93349649741
system.l2.overallAvgMshrMissLatency::total 73083.73401577456
system.l2.replacements 273.036542
system.l2.ReadCleanReq.hits::switch_cpus.inst 1409745.269043
system.l2.ReadCleanReq.hits::total 1409745.269043
system.l2.ReadCleanReq.misses::cpu.inst 3.8742290000000006
system.l2.ReadCleanReq.misses::switch_cpus.inst 86.37037900000001
system.l2.ReadCleanReq.misses::total 86.37037900000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 6752141.28
system.l2.ReadCleanReq.missLatency::total 6752141.28
system.l2.ReadCleanReq.accesses::cpu.inst 3.8742290000000006
system.l2.ReadCleanReq.accesses::switch_cpus.inst 1409831.639422
system.l2.ReadCleanReq.accesses::total 1409831.639422
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 6.3430362e-05
system.l2.ReadCleanReq.missRate::total 6.3430362e-05
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 78764.19519613049
system.l2.ReadCleanReq.avgMissLatency::total 78764.19519613049
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 86.37037900000001
system.l2.ReadCleanReq.mshrMisses::total 86.37037900000001
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 5888437.489999999
system.l2.ReadCleanReq.mshrMissLatency::total 5888437.489999999
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 6.3430362e-05
system.l2.ReadCleanReq.mshrMissRate::total 6.3430362e-05
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 68764.2051961305
system.l2.ReadCleanReq.avgMshrMissLatency::total 68764.2051961305
system.l2.ReadExReq.hits::switch_cpus.data 51551.629555
system.l2.ReadExReq.hits::total 51551.629555
system.l2.ReadExReq.misses::switch_cpus.data 584.215314
system.l2.ReadExReq.misses::total 584.215314
system.l2.ReadExReq.missLatency::switch_cpus.data 45781542.885500014
system.l2.ReadExReq.missLatency::total 45781542.885500014
system.l2.ReadExReq.accesses::switch_cpus.data 52135.84486900001
system.l2.ReadExReq.accesses::total 52135.84486900001
system.l2.ReadExReq.missRate::switch_cpus.data 0.008742934953000001
system.l2.ReadExReq.missRate::total 0.008742934953000001
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 79545.861023561
system.l2.ReadExReq.avgMissLatency::total 79545.861023561
system.l2.ReadExReq.mshrMisses::switch_cpus.data 584.215314
system.l2.ReadExReq.mshrMisses::total 584.215314
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 39939388.470056005
system.l2.ReadExReq.mshrMissLatency::total 39939388.470056005
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.008742934953000001
system.l2.ReadExReq.mshrMissRate::total 0.008742934953000001
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 69545.87099404559
system.l2.ReadExReq.avgMshrMissLatency::total 69545.87099404559
system.l2.ReadSharedReq.hits::switch_cpus.data 517600.704494
system.l2.ReadSharedReq.hits::total 517600.704494
system.l2.ReadSharedReq.misses::cpu.data 3.176376
system.l2.ReadSharedReq.misses::switch_cpus.data 1083.256886
system.l2.ReadSharedReq.misses::total 1083.256886
system.l2.ReadSharedReq.missLatency::switch_cpus.data 92781468.794
system.l2.ReadSharedReq.missLatency::total 92781468.794
system.l2.ReadSharedReq.accesses::cpu.data 3.176376
system.l2.ReadSharedReq.accesses::switch_cpus.data 518683.96138
system.l2.ReadSharedReq.accesses::total 518683.96138
system.l2.ReadSharedReq.missRate::cpu.data 0.9999990000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.0019391598999999999
system.l2.ReadSharedReq.missRate::total 0.0019391598999999999
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 86666.31340484419
system.l2.ReadSharedReq.avgMissLatency::total 86666.31340484419
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 1083.256886
system.l2.ReadSharedReq.mshrMisses::total 1083.256886
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 81948899.934
system.l2.ReadSharedReq.mshrMissLatency::total 81948899.934
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.0019391598999999999
system.l2.ReadSharedReq.mshrMissRate::total 0.0019391598999999999
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 76666.32340484418
system.l2.ReadSharedReq.avgMshrMissLatency::total 76666.32340484418
system.l2.WritebackClean.hits::writebacks 1409831.639422
system.l2.WritebackClean.hits::total 1409831.639422
system.l2.WritebackClean.accesses::writebacks 1409831.639422
system.l2.WritebackClean.accesses::total 1409831.639422
system.l2.WritebackDirty.hits::writebacks 157311.698027
system.l2.WritebackDirty.hits::total 157311.698027
system.l2.WritebackDirty.accesses::writebacks 157311.698027
system.l2.WritebackDirty.accesses::total 157311.698027
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 65474555200.2155
system.l2.tags.tagsInUse 5218.106534282384
system.l2.tags.totalRefs 4358851.828373
system.l2.tags.sampledRefs 6164.21102
system.l2.tags.avgRefs 761.421214238917
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 3.8732964561800003
system.l2.tags.occupancies::cpu.data 3.412469190602
system.l2.tags.occupancies::switch_cpus.inst 1802.621721360191
system.l2.tags.occupancies::switch_cpus.data 3358.8071748199673
system.l2.tags.avgOccs::cpu.inst 0.00011822188599999999
system.l2.tags.avgOccs::cpu.data 0.00010410547299999999
system.l2.tags.avgOccs::switch_cpus.inst 0.05501193160500001
system.l2.tags.avgOccs::switch_cpus.data 0.10250272326799999
system.l2.tags.avgOccs::total 0.15924375648599998
system.l2.tags.occupanciesTaskId::1024 5886.479474
system.l2.tags.ageTaskId_1024::0 0.175739
system.l2.tags.ageTaskId_1024::1 1.3196389999999998
system.l2.tags.ageTaskId_1024::2 13.366198999999998
system.l2.tags.ageTaskId_1024::3 208.059184
system.l2.tags.ratioOccsTaskId::1024 0.179640952136
system.l2.tags.tagAccesses 31693891.087453
system.l2.tags.dataAccesses 31693891.087453
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 65474555200.2155
system.mem_ctrls.avgPriority_writebacks::samples 145.658392
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 86.37037900000001
system.mem_ctrls.avgPriority_switch_cpus.data::samples 1667.4172440000002
system.mem_ctrls.priorityMinLatency 1.874998125e-08
system.mem_ctrls.priorityMaxLatency 0.00011000773866449997
system.mem_ctrls.numReadWriteTurnArounds 8.477946
system.mem_ctrls.numWriteReadTurnArounds 8.477946
system.mem_ctrls.numStayReadState 20455.899086000005
system.mem_ctrls.numStayWriteState 137.310546
system.mem_ctrls.readReqs 1753.842579
system.mem_ctrls.writeReqs 145.658392
system.mem_ctrls.readBursts 1753.842579
system.mem_ctrls.writeBursts 145.658392
system.mem_ctrls.servicedByWrQ 0.054956000000000005
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0131201
system.mem_ctrls.avgWrQLen 0.15745696
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 1753.842579
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 145.658392
system.mem_ctrls.rdQLenPdf::0 1478.219714
system.mem_ctrls.rdQLenPdf::1 190.054561
system.mem_ctrls.rdQLenPdf::2 64.53868399999999
system.mem_ctrls.rdQLenPdf::3 20.479010000000002
system.mem_ctrls.rdQLenPdf::4 0.495654
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.0
system.mem_ctrls.wrQLenPdf::1 0.0
system.mem_ctrls.wrQLenPdf::2 0.0
system.mem_ctrls.wrQLenPdf::3 0.0
system.mem_ctrls.wrQLenPdf::4 0.00524
system.mem_ctrls.wrQLenPdf::5 0.00524
system.mem_ctrls.wrQLenPdf::6 0.00524
system.mem_ctrls.wrQLenPdf::7 0.00524
system.mem_ctrls.wrQLenPdf::8 0.00524
system.mem_ctrls.wrQLenPdf::9 0.00524
system.mem_ctrls.wrQLenPdf::10 0.00524
system.mem_ctrls.wrQLenPdf::11 0.00524
system.mem_ctrls.wrQLenPdf::12 0.00524
system.mem_ctrls.wrQLenPdf::13 0.00524
system.mem_ctrls.wrQLenPdf::14 0.00524
system.mem_ctrls.wrQLenPdf::15 4.360362
system.mem_ctrls.wrQLenPdf::16 4.392568000000001
system.mem_ctrls.wrQLenPdf::17 7.37629
system.mem_ctrls.wrQLenPdf::18 8.158702
system.mem_ctrls.wrQLenPdf::19 8.445486
system.mem_ctrls.wrQLenPdf::20 8.589262000000002
system.mem_ctrls.wrQLenPdf::21 8.551048
system.mem_ctrls.wrQLenPdf::22 8.699552
system.mem_ctrls.wrQLenPdf::23 8.66479
system.mem_ctrls.wrQLenPdf::24 8.670414000000001
system.mem_ctrls.wrQLenPdf::25 8.759618
system.mem_ctrls.wrQLenPdf::26 8.767797999999999
system.mem_ctrls.wrQLenPdf::27 8.783263999999999
system.mem_ctrls.wrQLenPdf::28 8.75323
system.mem_ctrls.wrQLenPdf::29 8.910556
system.mem_ctrls.wrQLenPdf::30 8.626324
system.mem_ctrls.wrQLenPdf::31 8.572645999999999
system.mem_ctrls.wrQLenPdf::32 8.493282
system.mem_ctrls.wrQLenPdf::33 0.016614
system.mem_ctrls.wrQLenPdf::34 0.00639
system.mem_ctrls.wrQLenPdf::35 0.002556
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 3.5171840000000003
system.mem_ctrls.bytesReadSys 112245.925056
system.mem_ctrls.bytesWrittenSys 9322.137088
system.mem_ctrls.avgRdBWSys 1628925.718830397
system.mem_ctrls.avgWrBWSys 120067.7411853088
system.mem_ctrls.totGap 65349745558.4155
system.mem_ctrls.avgGap 49454606.30628918
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 5527.704256000001
system.mem_ctrls.requestorReadBytes::switch_cpus.data 106714.70361600001
system.mem_ctrls.requestorReadRate::switch_cpus.inst 85424.90893610135
system.mem_ctrls.requestorReadRate::switch_cpus.data 1543460.4242334317
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 86.37037900000001
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 1667.4722000000002
system.mem_ctrls.requestorWriteAccesses::writebacks 145.658392
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 2335862.40425
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 53216245.76974999
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 27625.598397769994
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32359.722923199995
system.mem_ctrls.requestorWriteAvgLat::writebacks 668763.45703208
system.mem_ctrls.dram.bytesRead::cpu.inst 247.95065600000004
system.mem_ctrls.dram.bytesRead::cpu.data 218.58464
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 5527.704256000001
system.mem_ctrls.dram.bytesRead::switch_cpus.data 106718.22080000001
system.mem_ctrls.dram.bytesRead::total 112245.925056
system.mem_ctrls.dram.bytesInstRead::cpu.inst 247.95065600000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 5527.704256000001
system.mem_ctrls.dram.bytesInstRead::total 5527.704256000001
system.mem_ctrls.dram.bytesWritten::writebacks 9322.137088
system.mem_ctrls.dram.bytesWritten::total 9322.137088
system.mem_ctrls.dram.numReads::cpu.inst 3.8742290000000006
system.mem_ctrls.dram.numReads::cpu.data 3.415385
system.mem_ctrls.dram.numReads::switch_cpus.inst 86.37037900000001
system.mem_ctrls.dram.numReads::switch_cpus.data 1667.4722000000002
system.mem_ctrls.dram.numReads::total 1753.842579
system.mem_ctrls.dram.numWrites::writebacks 145.658392
system.mem_ctrls.dram.numWrites::total 145.658392
system.mem_ctrls.dram.bwRead::cpu.inst 36861.632176
system.mem_ctrls.dram.bwRead::cpu.data 32286.940952999998
system.mem_ctrls.dram.bwRead::switch_cpus.inst 85424.89452299998
system.mem_ctrls.dram.bwRead::switch_cpus.data 1543500.830948
system.mem_ctrls.dram.bwRead::total 1628925.7302
system.mem_ctrls.dram.bwInstRead::cpu.inst 36861.632176
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 85424.89452299998
system.mem_ctrls.dram.bwInstRead::total 85424.89452299998
system.mem_ctrls.dram.bwWrite::writebacks 120067.74314400001
system.mem_ctrls.dram.bwWrite::total 120067.74314400001
system.mem_ctrls.dram.bwTotal::writebacks 120067.74314400001
system.mem_ctrls.dram.bwTotal::cpu.inst 36861.632176
system.mem_ctrls.dram.bwTotal::cpu.data 32286.940952999998
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 85424.89452299998
system.mem_ctrls.dram.bwTotal::switch_cpus.data 1543500.830948
system.mem_ctrls.dram.bwTotal::total 1748993.473344
system.mem_ctrls.dram.readBursts 1753.787623
system.mem_ctrls.dram.writeBursts 145.578258
system.mem_ctrls.dram.perBankRdBursts::0 95.69755300000001
system.mem_ctrls.dram.perBankRdBursts::1 83.21717299999999
system.mem_ctrls.dram.perBankRdBursts::2 86.193003
system.mem_ctrls.dram.perBankRdBursts::3 94.751804
system.mem_ctrls.dram.perBankRdBursts::4 104.94561999999999
system.mem_ctrls.dram.perBankRdBursts::5 89.89718400000001
system.mem_ctrls.dram.perBankRdBursts::6 104.59678400000001
system.mem_ctrls.dram.perBankRdBursts::7 130.032556
system.mem_ctrls.dram.perBankRdBursts::8 141.118046
system.mem_ctrls.dram.perBankRdBursts::9 150.03495999999998
system.mem_ctrls.dram.perBankRdBursts::10 83.85796500000001
system.mem_ctrls.dram.perBankRdBursts::11 86.99903499999999
system.mem_ctrls.dram.perBankRdBursts::12 109.62156800000001
system.mem_ctrls.dram.perBankRdBursts::13 74.19911900000001
system.mem_ctrls.dram.perBankRdBursts::14 168.68235700000002
system.mem_ctrls.dram.perBankRdBursts::15 149.94289599999996
system.mem_ctrls.dram.perBankWrBursts::0 9.502152
system.mem_ctrls.dram.perBankWrBursts::1 9.566824
system.mem_ctrls.dram.perBankWrBursts::2 8.463239999999999
system.mem_ctrls.dram.perBankWrBursts::3 8.34438
system.mem_ctrls.dram.perBankWrBursts::4 8.679108
system.mem_ctrls.dram.perBankWrBursts::5 9.185596
system.mem_ctrls.dram.perBankWrBursts::6 9.154282
system.mem_ctrls.dram.perBankWrBursts::7 8.984938
system.mem_ctrls.dram.perBankWrBursts::8 10.441776
system.mem_ctrls.dram.perBankWrBursts::9 9.581774
system.mem_ctrls.dram.perBankWrBursts::10 9.267766
system.mem_ctrls.dram.perBankWrBursts::11 7.645671999999999
system.mem_ctrls.dram.perBankWrBursts::12 9.280674
system.mem_ctrls.dram.perBankWrBursts::13 8.605096
system.mem_ctrls.dram.perBankWrBursts::14 9.153258000000001
system.mem_ctrls.dram.perBankWrBursts::15 9.721722
system.mem_ctrls.dram.totQLat 22668590.24275
system.mem_ctrls.dram.totBusLat 8768938.114999998
system.mem_ctrls.dram.totMemAccLat 55552108.173999995
system.mem_ctrls.dram.avgQLat 13144.38164949
system.mem_ctrls.dram.avgBusLat 4999.995
system.mem_ctrls.dram.avgMemAccLat 31894.362899490003
system.mem_ctrls.dram.readRowHits 736.9672170000001
system.mem_ctrls.dram.writeRowHits 66.07153
system.mem_ctrls.dram.readRowHitRate 36.26185821000001
system.mem_ctrls.dram.writeRowHitRate 0.23028134
system.mem_ctrls.dram.bytesPerActivate::samples 1096.460186
system.mem_ctrls.dram.bytesPerActivate::mean 106.64315168692698
system.mem_ctrls.dram.bytesPerActivate::gmean 79.916542568334
system.mem_ctrls.dram.bytesPerActivate::stdev 135.00544310828298
system.mem_ctrls.dram.bytesPerActivate::0-127 828.4519389999999
system.mem_ctrls.dram.bytesPerActivate::128-255 170.90316199999998
system.mem_ctrls.dram.bytesPerActivate::256-383 33.83846500000001
system.mem_ctrls.dram.bytesPerActivate::384-511 11.57169
system.mem_ctrls.dram.bytesPerActivate::512-639 8.225329000000002
system.mem_ctrls.dram.bytesPerActivate::640-767 21.739418999999998
system.mem_ctrls.dram.bytesPerActivate::768-895 3.880544
system.mem_ctrls.dram.bytesPerActivate::896-1023 2.973604
system.mem_ctrls.dram.bytesPerActivate::1024-1151 22.468867999999993
system.mem_ctrls.dram.bytesPerActivate::total 1096.460186
system.mem_ctrls.dram.dramBytesRead 112242.407872
system.mem_ctrls.dram.dramBytesWritten 9317.008512
system.mem_ctrls.dram.avgRdBW 1.6288853474059999
system.mem_ctrls.dram.avgWrBW 0.120012266542
system.mem_ctrls.dram.peakBW 12799.987199999998
system.mem_ctrls.dram.busUtil 0.013938949999999999
system.mem_ctrls.dram.busUtilRead 0.012993210000000002
system.mem_ctrls.dram.busUtilWrite 0.00094574
system.mem_ctrls.dram.pageHitRate 36.23343941
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 65474555200.2155
system.mem_ctrls.dram.rank0.actEnergy 3403374.8196
system.mem_ctrls.dram.rank0.preEnergy 1809441.54864
system.mem_ctrls.dram.rank0.readEnergy 5635828.17378
system.mem_ctrls.dram.rank0.writeEnergy 375216.31440000003
system.mem_ctrls.dram.rank0.refreshEnergy 5168532991.58664
system.mem_ctrls.dram.rank0.actBackEnergy 1569540379.38663
system.mem_ctrls.dram.rank0.preBackEnergy 23820511035.422874
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 30569808267.252567
system.mem_ctrls.dram.rank0.averagePower 466.81682702186197
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 61912281234.9025
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2186350673.2599998
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1375923292.053
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 4424400.917160001
system.mem_ctrls.dram.rank1.preEnergy 2351624.85723
system.mem_ctrls.dram.rank1.readEnergy 6886215.4544400005
system.mem_ctrls.dram.rank1.writeEnergy 384702.19236
system.mem_ctrls.dram.rank1.refreshEnergy 5168532991.58664
system.mem_ctrls.dram.rank1.actBackEnergy 1787488274.8470898
system.mem_ctrls.dram.rank1.preBackEnergy 23636975965.56144
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 30607044175.41636
system.mem_ctrls.dram.rank1.averagePower 467.429556936343
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 61432548788.249756
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2186350673.2599998
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1855655738.70575
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 65474555200.2155
system.membus.transDist::ReadResp 1169.6272649999999
system.membus.transDist::WritebackDirty 145.658392
system.membus.transDist::CleanEvict 126.452224
system.membus.transDist::ReadExReq 584.215314
system.membus.transDist::ReadExResp 584.215314
system.membus.transDist::ReadSharedReq 1169.6272649999999
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 3876.0128799999998
system.membus.pktCount::total 3876.0128799999998
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 121568.06214399998
system.membus.pktSize::total 121568.06214399998
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 1850.0596849999995
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 1850.0596849999995
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 1850.0596849999995
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 65474555200.2155
system.membus.reqLayer0.occupancy 3168982.831
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 9437310.48675
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 2122.170301
system.membus.snoop_filter.hitSingleRequests 272.110616
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 130949110.40043099
system.switch_cpus.cpi 1.308516341474
system.switch_cpus.ipc 0.765538114656
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 124222964.88214199
system.switch_cpus.nonSpecInstsAdded 280.874025
system.switch_cpus.instsIssued 121399110.802393
system.switch_cpus.squashedInstsIssued 2646.584039
system.switch_cpus.squashedInstsExamined 8206778.82096
system.switch_cpus.squashedOperandsExamined 5436304.1799
system.switch_cpus.squashedNonSpecRemoved 163.58960899999997
system.switch_cpus.numIssuedDist::samples 126143659.41553599
system.switch_cpus.numIssuedDist::mean 0.963578956666
system.switch_cpus.numIssuedDist::stdev 1.1332057522140002
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 58602070.140614994
system.switch_cpus.numIssuedDist::1 31977140.532769002
system.switch_cpus.numIssuedDist::2 21794337.481654998
system.switch_cpus.numIssuedDist::3 10622922.803418
system.switch_cpus.numIssuedDist::4 2269676.5302190003
system.switch_cpus.numIssuedDist::5 553780.1031659999
system.switch_cpus.numIssuedDist::6 180245.537671
system.switch_cpus.numIssuedDist::7 112443.25485599999
system.switch_cpus.numIssuedDist::8 31043.031167
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000001
system.switch_cpus.numIssuedDist::total 126143659.41553599
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 19082.028290000002
system.switch_cpus.statFuBusy::MemWrite 3979.953154
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 147.2302
system.switch_cpus.statIssuedInstType_0::IntAlu 74534312.22141701
system.switch_cpus.statIssuedInstType_0::IntMult 227373.523169
system.switch_cpus.statIssuedInstType_0::IntDiv 2013.824206
system.switch_cpus.statIssuedInstType_0::FloatAdd 2593.492826
system.switch_cpus.statIssuedInstType_0::FloatCmp 10519.738178000003
system.switch_cpus.statIssuedInstType_0::FloatCvt 9805.453355
system.switch_cpus.statIssuedInstType_0::FloatMult 5194.922764000001
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 9.427649999999998
system.switch_cpus.statIssuedInstType_0::FloatDiv 1194.0848660000001
system.switch_cpus.statIssuedInstType_0::FloatMisc 13470.384359999998
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 1612.5618339999999
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 54977.15434
system.switch_cpus.statIssuedInstType_0::SimdCmp 108397.944128
system.switch_cpus.statIssuedInstType_0::SimdCvt 1378.585897
system.switch_cpus.statIssuedInstType_0::SimdMisc 87833.893911
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 50.021778
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 27102045.981258
system.switch_cpus.statIssuedInstType_0::MemWrite 19236180.356255997
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 121399110.802393
system.switch_cpus.issueRate 0.9284685972239999
system.switch_cpus.fuBusy 23061.981443999997
system.switch_cpus.fuBusyRate 0.00018985027199999998
system.switch_cpus.intInstQueueReads 367102814.880057
system.switch_cpus.intInstQueueWrites 131412061.97281599
system.switch_cpus.intInstQueueWakeupAccesses 119431556.533223
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1864775.416639
system.switch_cpus.vecInstQueueWrites 1017962.6043110001
system.switch_cpus.vecInstQueueWakeupAccesses 899725.1434239999
system.switch_cpus.intAluAccesses 120489538.20113298
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 932487.3525040001
system.switch_cpus.numSquashedInsts 830423.933051
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 1043094.532517
system.switch_cpus.idleCycles 4805450.984895
system.switch_cpus.MemDepUnit__0.insertedLoads 28037144.976842
system.switch_cpus.MemDepUnit__0.insertedStores 19668762.335479
system.switch_cpus.MemDepUnit__0.conflictingLoads 10133429.070307
system.switch_cpus.MemDepUnit__0.conflictingStores 286.3145
system.switch_cpus.MemDepUnit__0.MDPLookups 28037144.976842
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 8375172.8318219995
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 470672.8889850001
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1471822.559706
system.switch_cpus.branchPred.lookups_0::CallDirect 716865.5874699999
system.switch_cpus.branchPred.lookups_0::CallIndirect 860876.49713
system.switch_cpus.branchPred.lookups_0::DirectCond 14499765.490851
system.switch_cpus.branchPred.lookups_0::DirectUncond 2362541.442047
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 616764.1136939999
system.switch_cpus.branchPred.lookups_0::total 20528635.690898
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 97829.081273
system.switch_cpus.branchPred.squashes_0::CallDirect 111740.24090199999
system.switch_cpus.branchPred.squashes_0::CallIndirect 92007.56273399999
system.switch_cpus.branchPred.squashes_0::DirectCond 1204721.0412030001
system.switch_cpus.branchPred.squashes_0::DirectUncond 143191.928266
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 20354.693224
system.switch_cpus.branchPred.squashes_0::total 1669844.5476020002
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 124.29104899999999
system.switch_cpus.branchPred.corrected_0::CallDirect 33917.132262
system.switch_cpus.branchPred.corrected_0::CallIndirect 178020.41468600003
system.switch_cpus.branchPred.corrected_0::DirectCond 402008.32932200003
system.switch_cpus.branchPred.corrected_0::DirectUncond 41184.72269699999
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 69379.17088199999
system.switch_cpus.branchPred.corrected_0::total 724634.0608979999
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1373993.481757
system.switch_cpus.branchPred.committed_0::CallDirect 605125.3645889999
system.switch_cpus.branchPred.committed_0::CallIndirect 768868.94002
system.switch_cpus.branchPred.committed_0::DirectCond 13295043.069152998
system.switch_cpus.branchPred.committed_0::DirectUncond 2219349.513397
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 596409.535884
system.switch_cpus.branchPred.committed_0::total 18858789.9048
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.046008
system.switch_cpus.branchPred.mispredicted_0::CallDirect 23400.735230999995
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 177537.753064
system.switch_cpus.branchPred.mispredicted_0::DirectCond 388980.81280799996
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 32526.781981999997
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 69330.715186
system.switch_cpus.branchPred.mispredicted_0::total 691776.844279
system.switch_cpus.branchPred.targetProvider_0::NoTarget 7757943.404251
system.switch_cpus.branchPred.targetProvider_0::BTB 9920946.832371999
system.switch_cpus.branchPred.targetProvider_0::RAS 1471822.559706
system.switch_cpus.branchPred.targetProvider_0::Indirect 1377922.894569
system.switch_cpus.branchPred.targetProvider_0::total 20528635.690898
system.switch_cpus.branchPred.targetWrong_0::NoBranch 405527.46364300005
system.switch_cpus.branchPred.targetWrong_0::Return 102403.66603599998
system.switch_cpus.branchPred.targetWrong_0::CallDirect 124.29104899999999
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 216578.64016999997
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 724634.0608979999
system.switch_cpus.branchPred.condPredicted 14499765.490851
system.switch_cpus.branchPred.condPredictedTaken 7259347.055903
system.switch_cpus.branchPred.condIncorrect 724634.0608979999
system.switch_cpus.branchPred.predTakenBTBMiss 218779.79496699997
system.switch_cpus.branchPred.NotTakenMispredicted 622230.3948619999
system.switch_cpus.branchPred.TakenMispredicted 102403.66603599998
system.switch_cpus.branchPred.BTBLookups 20528635.690898
system.switch_cpus.branchPred.BTBUpdates 374706.51824500004
system.switch_cpus.branchPred.BTBHits 12277642.911176998
system.switch_cpus.branchPred.BTBHitRatio 0.597910566232
system.switch_cpus.branchPred.BTBMispredicted 234694.95623399995
system.switch_cpus.branchPred.indirectLookups 1477640.6108239999
system.switch_cpus.branchPred.indirectHits 1377922.894569
system.switch_cpus.branchPred.indirectMisses 99717.716255
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1471822.559706
system.switch_cpus.branchPred.btb.lookups::CallDirect 716865.5874699999
system.switch_cpus.branchPred.btb.lookups::CallIndirect 860876.49713
system.switch_cpus.branchPred.btb.lookups::DirectCond 14499765.490851
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2362541.442047
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 616764.1136939999
system.switch_cpus.branchPred.btb.lookups::total 20528635.690898
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1471822.559706
system.switch_cpus.branchPred.btb.misses::CallDirect 39576.27385800001
system.switch_cpus.branchPred.btb.misses::CallIndirect 860876.49713
system.switch_cpus.branchPred.btb.misses::DirectCond 5215831.730784
system.switch_cpus.branchPred.btb.misses::DirectUncond 46121.604548999996
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 616764.1136939999
system.switch_cpus.branchPred.btb.misses::total 8250992.779721
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 33917.132262
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 299604.66328599997
system.switch_cpus.branchPred.btb.updates::DirectUncond 41184.72269699999
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 374706.51824500004
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 33917.132262
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 299604.66328599997
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 41184.72269699999
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 374706.51824500004
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 65474555200.2155
system.switch_cpus.branchPred.indirectBranchPred.lookups 1477640.6108239999
system.switch_cpus.branchPred.indirectBranchPred.hits 1377922.894569
system.switch_cpus.branchPred.indirectBranchPred.misses 99717.716255
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 247399.58556800004
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1725040.1963919997
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1675571.1658729997
system.switch_cpus.branchPred.ras.pops 1675570.3633420002
system.switch_cpus.branchPred.ras.squashes 301576.884909
system.switch_cpus.branchPred.ras.used 1373993.481757
system.switch_cpus.branchPred.ras.correct 1373993.4357490002
system.switch_cpus.branchPred.ras.incorrect 0.046008
system.switch_cpus.commit.commitSquashedInsts 8238758.677635999
system.switch_cpus.commit.commitNonSpecStalls 117.284416
system.switch_cpus.commit.branchMispredicts 649601.4999650001
system.switch_cpus.commit.numCommittedDist::samples 123137785.299495
system.switch_cpus.commit.numCommittedDist::mean 0.943957509355
system.switch_cpus.commit.numCommittedDist::stdev 1.1282227311289998
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 61344192.888312005
system.switch_cpus.commit.numCommittedDist::1 28293587.074172996
system.switch_cpus.commit.numCommittedDist::2 12702174.390043998
system.switch_cpus.commit.numCommittedDist::3 20797830.946965996
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999969999999996
system.switch_cpus.commit.numCommittedDist::total 123137785.299495
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 58.487570000000005
system.switch_cpus.commit.functionCalls 1373994.304609
system.switch_cpus.commit.committedInstType_0::No_OpClass 77.918282
system.switch_cpus.commit.committedInstType_0::IntAlu 71383447.643833
system.switch_cpus.commit.committedInstType_0::IntMult 223975.74567299994
system.switch_cpus.commit.committedInstType_0::IntDiv 1985.095825
system.switch_cpus.commit.committedInstType_0::FloatAdd 2587.868085
system.switch_cpus.commit.committedInstType_0::FloatCmp 10148.547028999998
system.switch_cpus.commit.committedInstType_0::FloatCvt 9720.565213
system.switch_cpus.commit.committedInstType_0::FloatMult 3957.4468210000005
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 9.427649999999998
system.switch_cpus.commit.committedInstType_0::FloatDiv 995.3403600000001
system.switch_cpus.commit.committedInstType_0::FloatMisc 12604.845324
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 1612.5618339999999
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 54248.769068
system.switch_cpus.commit.committedInstType_0::SimdCmp 104229.468322
system.switch_cpus.commit.committedInstType_0::SimdCvt 1377.8925179999999
system.switch_cpus.commit.committedInstType_0::SimdMisc 85761.42683499999
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 50.01411
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 26301601.502101004
system.switch_cpus.commit.committedInstType_0::MemWrite 17893036.616276
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 116091428.69515899
system.switch_cpus.commit.commitEligibleSamples 20797830.946965996
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100074862.37944299
system.switch_cpus.commitStats0.numOps 116091428.69515899
system.switch_cpus.commitStats0.numInstsNotNOP 99999900.621294
system.switch_cpus.commitStats0.numOpsNotNOP 116016466.93701
system.switch_cpus.commitStats0.cpi 1.308516341474
system.switch_cpus.commitStats0.ipc 0.765538114656
system.switch_cpus.commitStats0.numMemRefs 44194638.11837699
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 106275002.07528998
system.switch_cpus.commitStats0.numLoadInsts 26301601.502101004
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 17892978.128706
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 862343.340489
system.switch_cpus.commitStats0.committedInstType::No_OpClass 77.918282
system.switch_cpus.commitStats0.committedInstType::IntAlu 71383447.643833
system.switch_cpus.commitStats0.committedInstType::IntMult 223975.74567299994
system.switch_cpus.commitStats0.committedInstType::IntDiv 1985.095825
system.switch_cpus.commitStats0.committedInstType::FloatAdd 2587.868085
system.switch_cpus.commitStats0.committedInstType::FloatCmp 10148.547028999998
system.switch_cpus.commitStats0.committedInstType::FloatCvt 9720.565213
system.switch_cpus.commitStats0.committedInstType::FloatMult 3957.4468210000005
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 9.427649999999998
system.switch_cpus.commitStats0.committedInstType::FloatDiv 995.3403600000001
system.switch_cpus.commitStats0.committedInstType::FloatMisc 12604.845324
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 1612.5618339999999
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 54248.769068
system.switch_cpus.commitStats0.committedInstType::SimdCmp 104229.468322
system.switch_cpus.commitStats0.committedInstType::SimdCvt 1377.8925179999999
system.switch_cpus.commitStats0.committedInstType::SimdMisc 85761.42683499999
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 50.01411
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 26301601.502101004
system.switch_cpus.commitStats0.committedInstType::MemWrite 17893036.616276
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 116091428.69515899
system.switch_cpus.commitStats0.committedControl::IsControl 18858789.845112
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16119517.88694
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 2739271.9581720005
system.switch_cpus.commitStats0.committedControl::IsCondControl 13295043.008954
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5563746.836158
system.switch_cpus.commitStats0.committedControl::IsCall 1373994.304609
system.switch_cpus.commitStats0.committedControl::IsReturn 1373993.482268
system.switch_cpus.decode.idleCycles 61570712.236747004
system.switch_cpus.decode.blockedCycles 4732981.5766050005
system.switch_cpus.decode.runCycles 58668579.973230004
system.switch_cpus.decode.unblockCycles 521781.33899400005
system.switch_cpus.decode.squashCycles 649604.28996
system.switch_cpus.decode.branchResolved 9874985.265114
system.switch_cpus.decode.branchMispred 76551.274404
system.switch_cpus.decode.decodedInsts 126315694.860614
system.switch_cpus.decode.squashedInsts 58333.402222000004
system.switch_cpus.executeStats0.numInsts 120568687.58023301
system.switch_cpus.executeStats0.numNop 76051.641224
system.switch_cpus.executeStats0.numBranches 19234679.880896
system.switch_cpus.executeStats0.numLoadInsts 26764395.673103
system.switch_cpus.executeStats0.numStoreInsts 19016102.845917
system.switch_cpus.executeStats0.instRate 0.9221497126629998
system.switch_cpus.executeStats0.numCCRegReads 28864025.647272
system.switch_cpus.executeStats0.numCCRegWrites 28506488.391657002
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 128001675.187858
system.switch_cpus.executeStats0.numIntRegWrites 78845738.67385201
system.switch_cpus.executeStats0.numMemRefs 45780498.51902
system.switch_cpus.executeStats0.numMiscRegReads 14707722.206159
system.switch_cpus.executeStats0.numMiscRegWrites 25408.392155
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 314734.628575
system.switch_cpus.executeStats0.numVecPredRegWrites 108188.35472999999
system.switch_cpus.executeStats0.numVecRegReads 587276.899677
system.switch_cpus.executeStats0.numVecRegWrites 369489.480663
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 12770692.286647
system.switch_cpus.fetch.cycles 61250670.34260399
system.switch_cpus.fetch.squashCycles 1449412.289838
system.switch_cpus.fetch.cacheLines 37481858.236759
system.switch_cpus.fetch.icacheSquashes 400930.80212300003
system.switch_cpus.fetch.nisnDist::samples 126143659.41553599
system.switch_cpus.fetch.nisnDist::mean 1.013298653424
system.switch_cpus.fetch.nisnDist::stdev 1.230184516424
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 65467937.065608
system.switch_cpus.fetch.nisnDist::1 22857158.879054
system.switch_cpus.fetch.nisnDist::2 8606999.611119999
system.switch_cpus.fetch.nisnDist::3 29211563.859754004
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999969999999996
system.switch_cpus.fetch.nisnDist::total 126143659.41553599
system.switch_cpus.fetchStats0.numInsts 109423478.162921
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.8365041673139999
system.switch_cpus.fetchStats0.numBranches 20528635.690898
system.switch_cpus.fetchStats0.branchRate 0.156915240533
system.switch_cpus.fetchStats0.icacheStallCycles 64167770.729787
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 649604.28996
system.switch_cpus.iew.blockCycles 2464666.016253
system.switch_cpus.iew.unblockCycles 527391.6186739999
system.switch_cpus.iew.dispatchedInsts 124299297.397391
system.switch_cpus.iew.dispSquashedInsts 146965.486979
system.switch_cpus.iew.dispLoadInsts 28037144.976842
system.switch_cpus.iew.dispStoreInsts 19668762.335479
system.switch_cpus.iew.dispNonSpecInsts 280.874025
system.switch_cpus.iew.iqFullEvents 5004.723823999999
system.switch_cpus.iew.lsqFullEvents 520713.89032999997
system.switch_cpus.iew.predictedTakenIncorrect 328020.414671
system.switch_cpus.iew.predictedNotTakenIncorrect 353209.81050799997
system.switch_cpus.iew.branchMispredicts 681230.225179
system.switch_cpus.iew.instsToCommit 120400623.925966
system.switch_cpus.iew.writebackCount 120331281.676647
system.switch_cpus.iew.producerInst 55200174.60382001
system.switch_cpus.iew.consumerInst 87407453.88702199
system.switch_cpus.iew.wbRate 0.9203432515649999
system.switch_cpus.iew.wbFanout 0.6315466022239999
system.switch_cpus.lsq0.forwLoads 186339.066069
system.switch_cpus.lsq0.squashedLoads 1735545.1400049997
system.switch_cpus.lsq0.ignoredResponses 39.252737999999994
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 1775726.153257
system.switch_cpus.lsq0.rescheduledLoads 35314.717738
system.switch_cpus.lsq0.blockedByCache 280.66644499999995
system.switch_cpus.lsq0.loadToUse::samples 26301601.570991002
system.switch_cpus.lsq0.loadToUse::mean 3.7648895560930002
system.switch_cpus.lsq0.loadToUse::stdev 3.7563305552679997
system.switch_cpus.lsq0.loadToUse::0-9 25686361.292673
system.switch_cpus.lsq0.loadToUse::10-19 38173.30437199999
system.switch_cpus.lsq0.loadToUse::20-29 562811.778945
system.switch_cpus.lsq0.loadToUse::30-39 9748.475167
system.switch_cpus.lsq0.loadToUse::40-49 1773.21588
system.switch_cpus.lsq0.loadToUse::50-59 1152.3278689999997
system.switch_cpus.lsq0.loadToUse::60-69 31.181678
system.switch_cpus.lsq0.loadToUse::70-79 24.42833
system.switch_cpus.lsq0.loadToUse::80-89 6.948494999999998
system.switch_cpus.lsq0.loadToUse::90-99 10.910638999999998
system.switch_cpus.lsq0.loadToUse::100-109 9.780671
system.switch_cpus.lsq0.loadToUse::110-119 55.656828
system.switch_cpus.lsq0.loadToUse::120-129 28.227022999999996
system.switch_cpus.lsq0.loadToUse::130-139 18.267926999999997
system.switch_cpus.lsq0.loadToUse::140-149 344.4372969999999
system.switch_cpus.lsq0.loadToUse::150-159 80.54133799999998
system.switch_cpus.lsq0.loadToUse::160-169 38.82594
system.switch_cpus.lsq0.loadToUse::170-179 843.5726850000001
system.switch_cpus.lsq0.loadToUse::180-189 13.184100999999998
system.switch_cpus.lsq0.loadToUse::190-199 10.230664
system.switch_cpus.lsq0.loadToUse::200-209 45.928158
system.switch_cpus.lsq0.loadToUse::210-219 2.680937
system.switch_cpus.lsq0.loadToUse::220-229 3.6032459999999995
system.switch_cpus.lsq0.loadToUse::230-239 2.043051
system.switch_cpus.lsq0.loadToUse::240-249 1.387755
system.switch_cpus.lsq0.loadToUse::250-259 1.452053
system.switch_cpus.lsq0.loadToUse::260-269 1.0447130000000002
system.switch_cpus.lsq0.loadToUse::270-279 0.914855
system.switch_cpus.lsq0.loadToUse::280-289 2.005598
system.switch_cpus.lsq0.loadToUse::290-299 1.738594
system.switch_cpus.lsq0.loadToUse::overflows 37.398922
system.switch_cpus.lsq0.loadToUse::min_value 0.9999990000000001
system.switch_cpus.lsq0.loadToUse::max_value 709.7634379999998
system.switch_cpus.lsq0.loadToUse::total 26301601.570991002
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.001278
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65474555200.2155
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.001278
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65474555200.2155
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.001278
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.001278
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65474555200.2155
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.001278
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 65474555200.2155
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 65474555200.2155
system.switch_cpus.rename.squashCycles 649604.28996
system.switch_cpus.rename.idleCycles 61994524.83918899
system.switch_cpus.rename.blockCycles 3093770.031697
system.switch_cpus.rename.serializeStallCycles 568341.1687450001
system.switch_cpus.rename.runCycles 58759539.186735004
system.switch_cpus.rename.unblockCycles 1077879.8992100002
system.switch_cpus.rename.renamedInsts 125654293.796021
system.switch_cpus.rename.ROBFullEvents 7402.158124999998
system.switch_cpus.rename.IQFullEvents 48334.053148000006
system.switch_cpus.rename.LQFullEvents 21625.803195
system.switch_cpus.rename.SQFullEvents 921968.2091329999
system.switch_cpus.rename.fullRegistersEvents 16009.430482
system.switch_cpus.rename.renamedOperands 121700269.59648898
system.switch_cpus.rename.lookups 177524159.028896
system.switch_cpus.rename.intLookups 133730558.11115901
system.switch_cpus.rename.vecLookups 619581.772271
system.switch_cpus.rename.vecPredLookups 216539.84355099994
system.switch_cpus.rename.committedMaps 113295958.83968498
system.switch_cpus.rename.undoneMaps 8404309.805383
system.switch_cpus.rename.serializing 42143.45441500001
system.switch_cpus.rename.tempSerializing 46.902925
system.switch_cpus.rename.skidInsts 548501.209226
system.switch_cpus.rob.reads 226670105.455389
system.switch_cpus.rob.writes 251668615.20801798
system.switch_cpus.rob.squashedLoads 1757480.637653
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1799992.709807
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999900.621294
system.switch_cpus.thread_0.numOps 116016466.93701
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1928515.6008020001
system.tol2bus.transDist::WritebackDirty 157457.35641900002
system.tol2bus.transDist::WritebackClean 1409831.639422
system.tol2bus.transDist::CleanEvict 413736.23743900005
system.tol2bus.transDist::ReadExReq 52135.84486900001
system.tol2bus.transDist::ReadExResp 52135.84486900001
system.tol2bus.transDist::ReadCleanReq 1409831.639422
system.tol2bus.transDist::ReadSharedReq 518683.96138
system.tol2bus.pktCount::total 5942256.9123
system.tol2bus.pktSize::total 227058866.11968
system.tol2bus.snoops 273.036542
system.tol2bus.snoopTraffic 9322.137088
system.tol2bus.snoopFanout::samples 1981025.3943229995
system.tol2bus.snoopFanout::mean 4.0870800000000006e-07
system.tol2bus.snoopFanout::stdev 4.2358627999999994e-05
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1981024.4683969996
system.tol2bus.snoopFanout::1 0.925926
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.0065179999999999995
system.tol2bus.snoopFanout::total 1981025.3943229995
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 65474555200.2155
system.tol2bus.reqLayer0.occupancy 3547895614.7084994
system.tol2bus.reqLayer0.utilization 0.09987209999999999
system.tol2bus.respLayer0.occupancy 2115091023.6704128
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 856282059.626512
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 3961504.554518999
system.tol2bus.snoop_filter.hitSingleRequests 1980752.1967379996
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 0.925926
system.tol2bus.snoop_filter.hitSingleSnoops 0.925926
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.InvalidateReq.hits::switch_cpus.data 4.695004
system.l2.InvalidateReq.hits::total 4.695004
system.l2.InvalidateReq.accesses::switch_cpus.data 100.91210999999998
system.l2.InvalidateReq.accesses::total 100.91210999999998
system.l2.tags.occupancies::writebacks 49.391872410838005
system.l2.tags.avgOccs::writebacks 0.001507451402
system.l2.tags.ageTaskId_1024::4 5664.35511
system.mem_ctrls.rdPerTurnAround::samples 8.477946
system.mem_ctrls.rdPerTurnAround::mean 0.39230391505
system.mem_ctrls.rdPerTurnAround::gmean 18.193228017480003
system.mem_ctrls.rdPerTurnAround::stdev 2.7928882010260003
system.mem_ctrls.rdPerTurnAround::0-1023 5.36576
system.mem_ctrls.rdPerTurnAround::1024-2047 0.00524
system.mem_ctrls.rdPerTurnAround::16384-17407 0.00524
system.mem_ctrls.rdPerTurnAround::total 8.477946
system.mem_ctrls.wrPerTurnAround::samples 8.477946
system.mem_ctrls.wrPerTurnAround::mean 0.11084754787199999
system.mem_ctrls.wrPerTurnAround::gmean 0.11062617340199998
system.mem_ctrls.wrPerTurnAround::stdev 0.007042493384
system.mem_ctrls.wrPerTurnAround::16 4.093046
system.mem_ctrls.wrPerTurnAround::17 0.020704
system.mem_ctrls.wrPerTurnAround::18 3.542566
system.mem_ctrls.wrPerTurnAround::19 0.608204
system.mem_ctrls.wrPerTurnAround::total 8.477946
system.mem_ctrls.requestorWriteBytes::writebacks 9317.008512
system.mem_ctrls.requestorWriteRate::writebacks 120012.26475425114
system.mem_ctrls.requestorWriteTotalLat::writebacks 12733439393.508
system.tol2bus.transDist::InvalidateReq 100.91210999999998
system.tol2bus.transDist::InvalidateResp 100.91210999999998
system.l2.ReadExReq.misses::cpu.data 0.239009
system.l2.ReadExReq.accesses::cpu.data 0.239009
system.l2.ReadExReq.missRate::cpu.data 0.121805
system.switch_cpus.fetch.miscStallCycles 95.44852499999999
system.switch_cpus.fetch.pendingTrapStallCycles 416.749701
system.mem_ctrls.dram.bytesPerActivate::64-127 62.412453000000006
system.mem_ctrls.dram.bytesPerActivate::128-191 46.531071
system.mem_ctrls.dram.bytesPerActivate::192-255 8.860715
system.mem_ctrls.dram.bytesPerActivate::256-319 7.625897
system.mem_ctrls.dram.bytesPerActivate::448-511 0.032209
system.mem_ctrls.dram.bytesPerActivate::576-639 0.000895
system.switch_cpus.fetch.icacheWaitRetryStallCycles 3.786538
system.mem_ctrls.dram.bytesPerActivate::768-831 0.033614
system.l2.InvalidateReq.misses::switch_cpus.data 96.217106
system.l2.InvalidateReq.misses::total 96.217106
system.l2.InvalidateReq.missRate::switch_cpus.data 0.133423649182
system.l2.InvalidateReq.missRate::total 0.133423649182
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 96.217106
system.l2.InvalidateReq.mshrMisses::total 96.217106
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 1835687.5520000001
system.l2.InvalidateReq.mshrMissLatency::total 1835687.5520000001
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.133423649182
system.l2.InvalidateReq.mshrMissRate::total 0.133423649182
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 2580.178142334802
system.l2.InvalidateReq.avgMshrMissLatency::total 2580.178142334802
system.mem_ctrls.rdPerTurnAround::13824-14335 0.001278
system.membus.transDist::InvalidateReq 96.217106
system.mem_ctrls.rdPerTurnAround::0-31 2.84994
system.mem_ctrls.rdPerTurnAround::32-63 0.22365000000000002
system.mem_ctrls.rdPerTurnAround::64-95 0.008946
system.mem_ctrls.rdPerTurnAround::96-127 0.002556
system.mem_ctrls.rdPerTurnAround::128-159 0.005112
system.mem_ctrls.rdPerTurnAround::160-191 0.001278
system.mem_ctrls.rdPerTurnAround::256-287 0.001278
system.mem_ctrls.rdPerTurnAround::288-319 0.001278
system.mem_ctrls.rdPerTurnAround::320-351 0.001278
system.mem_ctrls.rdPerTurnAround::384-415 0.001278
system.mem_ctrls.rdPerTurnAround::416-447 0.001278
system.mem_ctrls.rdPerTurnAround::544-575 0.001278
system.mem_ctrls.rdPerTurnAround::640-671 0.001278
system.mem_ctrls.rdPerTurnAround::960-991 0.001278
system.mem_ctrls.wrPerTurnAround::20 0.139302
system.mem_ctrls.wrPerTurnAround::21 0.040896
system.mem_ctrls.wrPerTurnAround::22 0.023004
system.mem_ctrls.wrPerTurnAround::23 0.001278
system.mem_ctrls.wrPerTurnAround::24 0.001278
system.mem_ctrls.wrPerTurnAround::25 0.002556
system.mem_ctrls.wrPerTurnAround::26 0.001278
system.mem_ctrls.wrPerTurnAround::27 0.001278
system.mem_ctrls.wrPerTurnAround::28 0.001278
system.mem_ctrls.wrPerTurnAround::29 0.001278
system.mem_ctrls.dram.bytesPerActivate::320-383 0.097394
system.mem_ctrls.dram.bytesPerActivate::832-895 0.046396
system.mem_ctrls.dram.bytesPerActivate::384-447 0.007541
system.mem_ctrls.dram.bytesPerActivate::960-1023 0.00524
CPI 1.3094924053609174

Per-Address PND Load Violations:
