module wideexpr_00813(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[2]?$signed($unsigned({2{$signed((ctrl[5]?|({$signed(3'sb010)}):{2{{s2,~|(5'sb01110)}}}))}})):($signed((($signed(-((ctrl[5]?-(1'sb1):-(u5)))))-(6'sb100010))>>>({1{((s1)+(({3{5'sb10100}})-((6'sb011000)>=(5'sb00101))))&($unsigned((-(6'sb000101))>>>(u3)))}})))&($signed(^({3{!((3'sb110)&(+(s6)))}}))));
  assign y1 = (ctrl[5]?(ctrl[6]?(ctrl[2]?{{3{(ctrl[2]?s4:1'sb1)}},s3,{2{(5'sb01101)+(s2)}}}:s5):$unsigned((ctrl[7]?^(^(s3)):{s1,(ctrl[2]?2'sb01:4'sb1010),u3,s0}))):(ctrl[1]?(s6)>((ctrl[3]?2'sb00:((s7)>>(2'sb11))+($signed(2'sb01)))):$signed($signed({1{s0}}))));
  assign y2 = {(ctrl[3]?((((s1)^~(s2))|((2'sb11)&(6'sb010011)))|(((ctrl[6]?5'sb10100:3'sb000))>>(u6)))<<<((3'sb010)<=($unsigned($signed(4'sb1001)))):s7),(^(+((ctrl[5]?1'sb1:u1))))^~(1'b0)};
  assign y3 = (ctrl[6]?s0:{1{+(((((ctrl[2]?(4'sb0000)|(s3):-(s4)))<<({(s4)<(2'sb01),+(u2),(ctrl[0]?1'sb0:s3),1'b1}))<<(-(((2'sb00)<<<(1'sb1))!=(3'sb011))))<<(((((ctrl[7]?s3:2'sb01))<<<(+(3'sb110)))<=(4'sb0001))+({(ctrl[2]?(5'sb00110)-(u0):(3'b110)+(1'sb1)),(6'sb001010)<<<({1{2'b00}}),~((ctrl[1]?3'sb000:1'sb0))})))}});
  assign y4 = (((~((ctrl[6]?$signed((ctrl[0]?5'sb10001:(s0)<<(2'b01))):s3)))==({3{2'sb01}}))>>($signed((((((4'sb0001)<<<(1'sb0))-(5'sb11001))|(($signed(u7))<<(5'sb10000)))>>(6'b110000))>(4'sb1110))))>({1{s4}});
  assign y5 = (+(6'sb101101))==((5'sb00001)^(((ctrl[2]?((3'sb000)<<(6'sb011110))^((4'sb0100)&(5'sb01011)):+({4{2'sb10}})))^((-((s6)<<<(1'sb1)))&(s2))));
  assign y6 = (s5)<<<({3{3'sb001}});
  assign y7 = (((ctrl[7]?$unsigned(((((s2)>>(s6))^({4{4'sb1101}}))>>((6'b110101)+(6'b100001)))>>>(s3)):(((+(~(6'b110001)))!=(-((ctrl[2]?s4:2'sb10))))^~(u3))>>((ctrl[0]?+(((ctrl[3]?u1:1'b1))^((s2)>(u0))):(((ctrl[1]?1'sb1:3'sb000))<<(2'sb00))>>>({3{|(6'sb000100)}})))))&($unsigned((ctrl[4]?({2{~&(4'sb0111)}})+(s6):((-((ctrl[2]?s0:6'sb000001)))<<((s3)>>>({s7})))!=((ctrl[0]?((4'sb0110)+(3'sb110))>>($signed(1'sb0)):(ctrl[4]?$signed(s5):2'sb11)))))))+({4{(-({3{(ctrl[7]?2'sb00:{s3,(6'sb011100)<<(s7),(s0)<<<(s2),(ctrl[6]?2'b01:u4)})}}))>>>(1'b0)}});
endmodule
