{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 18:15:21 2020 " "Info: Processing started: Mon Nov 30 18:15:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[0\]\$latch " "Warning: Node \"screen_col\[0\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[1\]\$latch " "Warning: Node \"screen_col\[1\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[2\]\$latch " "Warning: Node \"screen_col\[2\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[3\]\$latch " "Warning: Node \"screen_col\[3\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[4\]\$latch " "Warning: Node \"screen_col\[4\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[5\]\$latch " "Warning: Node \"screen_col\[5\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[6\]\$latch " "Warning: Node \"screen_col\[6\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[7\]\$latch " "Warning: Node \"screen_col\[7\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[8\]\$latch " "Warning: Node \"screen_col\[8\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[9\]\$latch " "Warning: Node \"screen_col\[9\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[10\]\$latch " "Warning: Node \"screen_col\[10\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[11\]\$latch " "Warning: Node \"screen_col\[11\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[12\]\$latch " "Warning: Node \"screen_col\[12\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[13\]\$latch " "Warning: Node \"screen_col\[13\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[14\]\$latch " "Warning: Node \"screen_col\[14\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[15\]\$latch " "Warning: Node \"screen_col\[15\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[16\]\$latch " "Warning: Node \"screen_col\[16\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[17\]\$latch " "Warning: Node \"screen_col\[17\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[18\]\$latch " "Warning: Node \"screen_col\[18\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[19\]\$latch " "Warning: Node \"screen_col\[19\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[20\]\$latch " "Warning: Node \"screen_col\[20\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[21\]\$latch " "Warning: Node \"screen_col\[21\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[22\]\$latch " "Warning: Node \"screen_col\[22\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[23\]\$latch " "Warning: Node \"screen_col\[23\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[24\]\$latch " "Warning: Node \"screen_col\[24\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[25\]\$latch " "Warning: Node \"screen_col\[25\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[26\]\$latch " "Warning: Node \"screen_col\[26\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[27\]\$latch " "Warning: Node \"screen_col\[27\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[28\]\$latch " "Warning: Node \"screen_col\[28\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[29\]\$latch " "Warning: Node \"screen_col\[29\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[30\]\$latch " "Warning: Node \"screen_col\[30\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[31\]\$latch " "Warning: Node \"screen_col\[31\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "WideNor0~11 " "Info: Detected gated clock \"WideNor0~11\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal375~1 " "Info: Detected gated clock \"Equal375~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 199 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal375~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal375~0 " "Info: Detected gated clock \"Equal375~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 199 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal375~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal372~1 " "Info: Detected gated clock \"Equal372~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 169 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal372~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal372~0 " "Info: Detected gated clock \"Equal372~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 169 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal372~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal371~1 " "Info: Detected gated clock \"Equal371~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 159 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal371~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal373~1 " "Info: Detected gated clock \"Equal373~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal373~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideNor0~8 " "Info: Detected gated clock \"WideNor0~8\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideNor0~7 " "Info: Detected gated clock \"WideNor0~7\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal362~0 " "Info: Detected gated clock \"Equal362~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 126 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal362~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal361~4 " "Info: Detected gated clock \"Equal361~4\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 117 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal361~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal361~3 " "Info: Detected gated clock \"Equal361~3\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 117 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal361~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal361~2 " "Info: Detected gated clock \"Equal361~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 117 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal361~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal374~0 " "Info: Detected gated clock \"Equal374~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 189 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal374~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal364~0 " "Info: Detected gated clock \"Equal364~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 144 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal364~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal363~1 " "Info: Detected gated clock \"Equal363~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 135 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal363~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal363~0 " "Info: Detected gated clock \"Equal363~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 135 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal363~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal373~0 " "Info: Detected gated clock \"Equal373~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 179 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal373~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[15\]~reg0 " "Info: Detected ripple clock \"screen_row\[15\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[2\]~reg0 " "Info: Detected ripple clock \"screen_row\[2\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[10\]~reg0 " "Info: Detected ripple clock \"screen_row\[10\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[11\]~reg0 " "Info: Detected ripple clock \"screen_row\[11\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[12\]~reg0 " "Info: Detected ripple clock \"screen_row\[12\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal371~0 " "Info: Detected gated clock \"Equal371~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 159 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal371~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[13\]~reg0 " "Info: Detected ripple clock \"screen_row\[13\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[14\]~reg0 " "Info: Detected ripple clock \"screen_row\[14\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideNor0~4 " "Info: Detected gated clock \"WideNor0~4\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[5\]~reg0 " "Info: Detected ripple clock \"screen_row\[5\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideNor0~3 " "Info: Detected gated clock \"WideNor0~3\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[3\]~reg0 " "Info: Detected ripple clock \"screen_row\[3\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[4\]~reg0 " "Info: Detected ripple clock \"screen_row\[4\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[6\]~reg0 " "Info: Detected ripple clock \"screen_row\[6\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideNor0~2 " "Info: Detected gated clock \"WideNor0~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[9\]~reg0 " "Info: Detected ripple clock \"screen_row\[9\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[7\]~reg0 " "Info: Detected ripple clock \"screen_row\[7\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[8\]~reg0 " "Info: Detected ripple clock \"screen_row\[8\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[1\]~reg0 " "Info: Detected ripple clock \"screen_row\[1\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[0\]~reg0 " "Info: Detected ripple clock \"screen_row\[0\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register knife\[9\]\[2\] register knife\[18\]\[2\] 46.74 MHz 21.397 ns Internal " "Info: Clock \"clk\" has Internal fmax of 46.74 MHz between source register \"knife\[9\]\[2\]\" and destination register \"knife\[18\]\[2\]\" (period= 21.397 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.144 ns + Longest register register " "Info: + Longest register to register delay is 21.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns knife\[9\]\[2\] 1 REG LC_X6_Y16_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y16_N8; Fanout = 8; REG Node = 'knife\[9\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { knife[9][2] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.590 ns) 1.890 ns Equal97~2 2 COMB LC_X6_Y14_N2 2 " "Info: 2: + IC(1.300 ns) + CELL(0.590 ns) = 1.890 ns; Loc. = LC_X6_Y14_N2; Fanout = 2; COMB Node = 'Equal97~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { knife[9][2] Equal97~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.292 ns) 2.637 ns Equal97~3 3 COMB LC_X6_Y14_N9 3 " "Info: 3: + IC(0.455 ns) + CELL(0.292 ns) = 2.637 ns; Loc. = LC_X6_Y14_N9; Fanout = 3; COMB Node = 'Equal97~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { Equal97~2 Equal97~3 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.969 ns) + CELL(0.292 ns) 5.898 ns knife~5884 4 COMB LC_X19_Y7_N1 14 " "Info: 4: + IC(2.969 ns) + CELL(0.292 ns) = 5.898 ns; Loc. = LC_X19_Y7_N1; Fanout = 14; COMB Node = 'knife~5884'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.261 ns" { Equal97~3 knife~5884 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.243 ns) + CELL(0.114 ns) 9.255 ns Equal10~0 5 COMB LC_X6_Y14_N1 1 " "Info: 5: + IC(3.243 ns) + CELL(0.114 ns) = 9.255 ns; Loc. = LC_X6_Y14_N1; Fanout = 1; COMB Node = 'Equal10~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { knife~5884 Equal10~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.590 ns) 10.277 ns Equal10~1 6 COMB LC_X6_Y14_N6 10 " "Info: 6: + IC(0.432 ns) + CELL(0.590 ns) = 10.277 ns; Loc. = LC_X6_Y14_N6; Fanout = 10; COMB Node = 'Equal10~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { Equal10~0 Equal10~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.292 ns) 12.550 ns knife~5965 7 COMB LC_X15_Y11_N5 1 " "Info: 7: + IC(1.981 ns) + CELL(0.292 ns) = 12.550 ns; Loc. = LC_X15_Y11_N5; Fanout = 1; COMB Node = 'knife~5965'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { Equal10~1 knife~5965 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.521 ns) + CELL(0.114 ns) 15.185 ns knife~5966 8 COMB LC_X23_Y19_N1 2 " "Info: 8: + IC(2.521 ns) + CELL(0.114 ns) = 15.185 ns; Loc. = LC_X23_Y19_N1; Fanout = 2; COMB Node = 'knife~5966'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { knife~5965 knife~5966 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.114 ns) 15.713 ns knife~5971 9 COMB LC_X23_Y19_N0 2 " "Info: 9: + IC(0.414 ns) + CELL(0.114 ns) = 15.713 ns; Loc. = LC_X23_Y19_N0; Fanout = 2; COMB Node = 'knife~5971'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { knife~5966 knife~5971 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.114 ns) 16.256 ns knife~6125 10 COMB LC_X23_Y19_N2 24 " "Info: 10: + IC(0.429 ns) + CELL(0.114 ns) = 16.256 ns; Loc. = LC_X23_Y19_N2; Fanout = 24; COMB Node = 'knife~6125'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { knife~5971 knife~6125 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.292 ns) 18.129 ns knife~6129 11 COMB LC_X30_Y19_N2 2 " "Info: 11: + IC(1.581 ns) + CELL(0.292 ns) = 18.129 ns; Loc. = LC_X30_Y19_N2; Fanout = 2; COMB Node = 'knife~6129'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { knife~6125 knife~6129 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.590 ns) 19.150 ns Equal57~0 12 COMB LC_X30_Y19_N5 1 " "Info: 12: + IC(0.431 ns) + CELL(0.590 ns) = 19.150 ns; Loc. = LC_X30_Y19_N5; Fanout = 1; COMB Node = 'Equal57~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { knife~6129 Equal57~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.114 ns) 19.695 ns Equal57~2 13 COMB LC_X30_Y19_N8 5 " "Info: 13: + IC(0.431 ns) + CELL(0.114 ns) = 19.695 ns; Loc. = LC_X30_Y19_N8; Fanout = 5; COMB Node = 'Equal57~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Equal57~0 Equal57~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.309 ns) 21.144 ns knife\[18\]\[2\] 14 REG LC_X31_Y19_N7 9 " "Info: 14: + IC(1.140 ns) + CELL(0.309 ns) = 21.144 ns; Loc. = LC_X31_Y19_N7; Fanout = 9; REG Node = 'knife\[18\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { Equal57~2 knife[18][2] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.817 ns ( 18.05 % ) " "Info: Total cell delay = 3.817 ns ( 18.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.327 ns ( 81.95 % ) " "Info: Total interconnect delay = 17.327 ns ( 81.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.144 ns" { knife[9][2] Equal97~2 Equal97~3 knife~5884 Equal10~0 Equal10~1 knife~5965 knife~5966 knife~5971 knife~6125 knife~6129 Equal57~0 Equal57~2 knife[18][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.144 ns" { knife[9][2] {} Equal97~2 {} Equal97~3 {} knife~5884 {} Equal10~0 {} Equal10~1 {} knife~5965 {} knife~5966 {} knife~5971 {} knife~6125 {} knife~6129 {} Equal57~0 {} Equal57~2 {} knife[18][2] {} } { 0.000ns 1.300ns 0.455ns 2.969ns 3.243ns 0.432ns 1.981ns 2.521ns 0.414ns 0.429ns 1.581ns 0.431ns 0.431ns 1.140ns } { 0.000ns 0.590ns 0.292ns 0.292ns 0.114ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.590ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.962 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 261 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 261; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns knife\[18\]\[2\] 2 REG LC_X31_Y19_N7 9 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X31_Y19_N7; Fanout = 9; REG Node = 'knife\[18\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk knife[18][2] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk knife[18][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} knife[18][2] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.954 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 261 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 261; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns knife\[9\]\[2\] 2 REG LC_X6_Y16_N8 8 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X6_Y16_N8; Fanout = 8; REG Node = 'knife\[9\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk knife[9][2] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk knife[9][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} knife[9][2] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk knife[18][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} knife[18][2] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk knife[9][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} knife[9][2] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.144 ns" { knife[9][2] Equal97~2 Equal97~3 knife~5884 Equal10~0 Equal10~1 knife~5965 knife~5966 knife~5971 knife~6125 knife~6129 Equal57~0 Equal57~2 knife[18][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.144 ns" { knife[9][2] {} Equal97~2 {} Equal97~3 {} knife~5884 {} Equal10~0 {} Equal10~1 {} knife~5965 {} knife~5966 {} knife~5971 {} knife~6125 {} knife~6129 {} Equal57~0 {} Equal57~2 {} knife[18][2] {} } { 0.000ns 1.300ns 0.455ns 2.969ns 3.243ns 0.432ns 1.981ns 2.521ns 0.414ns 0.429ns 1.581ns 0.431ns 0.431ns 1.140ns } { 0.000ns 0.590ns 0.292ns 0.292ns 0.114ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.590ns 0.114ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk knife[18][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} knife[18][2] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk knife[9][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} knife[9][2] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "screen_state.0001 screen_col\[11\]\$latch clk 9.523 ns " "Info: Found hold time violation between source  pin or register \"screen_state.0001\" and destination pin or register \"screen_col\[11\]\$latch\" for clock \"clk\" (Hold time is 9.523 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.840 ns + Largest " "Info: + Largest clock skew is 11.840 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.803 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 261 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 261; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.935 ns) 3.150 ns screen_row\[1\]~reg0 2 REG LC_X8_Y10_N4 6 " "Info: 2: + IC(0.746 ns) + CELL(0.935 ns) = 3.150 ns; Loc. = LC_X8_Y10_N4; Fanout = 6; REG Node = 'screen_row\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { clk screen_row[1]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.292 ns) 3.985 ns WideNor0~4 3 COMB LC_X8_Y10_N3 2 " "Info: 3: + IC(0.543 ns) + CELL(0.292 ns) = 3.985 ns; Loc. = LC_X8_Y10_N3; Fanout = 2; COMB Node = 'WideNor0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { screen_row[1]~reg0 WideNor0~4 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.590 ns) 5.292 ns Equal0~0 4 COMB LC_X9_Y10_N9 4 " "Info: 4: + IC(0.717 ns) + CELL(0.590 ns) = 5.292 ns; Loc. = LC_X9_Y10_N9; Fanout = 4; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { WideNor0~4 Equal0~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.442 ns) 6.847 ns Equal373~0 5 COMB LC_X11_Y10_N1 3 " "Info: 5: + IC(1.113 ns) + CELL(0.442 ns) = 6.847 ns; Loc. = LC_X11_Y10_N1; Fanout = 3; COMB Node = 'Equal373~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { Equal0~0 Equal373~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.114 ns) 7.421 ns Equal373~1 6 COMB LC_X11_Y10_N0 1 " "Info: 6: + IC(0.460 ns) + CELL(0.114 ns) = 7.421 ns; Loc. = LC_X11_Y10_N0; Fanout = 1; COMB Node = 'Equal373~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { Equal373~0 Equal373~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.292 ns) 8.429 ns WideNor0~9 7 COMB LC_X10_Y10_N2 29 " "Info: 7: + IC(0.716 ns) + CELL(0.292 ns) = 8.429 ns; Loc. = LC_X10_Y10_N2; Fanout = 29; COMB Node = 'WideNor0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { Equal373~1 WideNor0~9 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.590 ns) 10.114 ns WideNor0~10 8 COMB LC_X8_Y10_N8 32 " "Info: 8: + IC(1.095 ns) + CELL(0.590 ns) = 10.114 ns; Loc. = LC_X8_Y10_N8; Fanout = 32; COMB Node = 'WideNor0~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { WideNor0~9 WideNor0~10 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.397 ns) + CELL(0.292 ns) 14.803 ns screen_col\[11\]\$latch 9 REG LC_X21_Y13_N3 1 " "Info: 9: + IC(4.397 ns) + CELL(0.292 ns) = 14.803 ns; Loc. = LC_X21_Y13_N3; Fanout = 1; REG Node = 'screen_col\[11\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.689 ns" { WideNor0~10 screen_col[11]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.016 ns ( 33.89 % ) " "Info: Total cell delay = 5.016 ns ( 33.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.787 ns ( 66.11 % ) " "Info: Total interconnect delay = 9.787 ns ( 66.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.803 ns" { clk screen_row[1]~reg0 WideNor0~4 Equal0~0 Equal373~0 Equal373~1 WideNor0~9 WideNor0~10 screen_col[11]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.803 ns" { clk {} clk~out0 {} screen_row[1]~reg0 {} WideNor0~4 {} Equal0~0 {} Equal373~0 {} Equal373~1 {} WideNor0~9 {} WideNor0~10 {} screen_col[11]$latch {} } { 0.000ns 0.000ns 0.746ns 0.543ns 0.717ns 1.113ns 0.460ns 0.716ns 1.095ns 4.397ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.442ns 0.114ns 0.292ns 0.590ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.963 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 261 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 261; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.711 ns) 2.963 ns screen_state.0001 2 REG LC_X20_Y13_N4 180 " "Info: 2: + IC(0.783 ns) + CELL(0.711 ns) = 2.963 ns; Loc. = LC_X20_Y13_N4; Fanout = 180; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.57 % ) " "Info: Total cell delay = 2.180 ns ( 73.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.783 ns ( 26.43 % ) " "Info: Total interconnect delay = 0.783 ns ( 26.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.803 ns" { clk screen_row[1]~reg0 WideNor0~4 Equal0~0 Equal373~0 Equal373~1 WideNor0~9 WideNor0~10 screen_col[11]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.803 ns" { clk {} clk~out0 {} screen_row[1]~reg0 {} WideNor0~4 {} Equal0~0 {} Equal373~0 {} Equal373~1 {} WideNor0~9 {} WideNor0~10 {} screen_col[11]$latch {} } { 0.000ns 0.000ns 0.746ns 0.543ns 0.717ns 1.113ns 0.460ns 0.716ns 1.095ns 4.397ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.442ns 0.114ns 0.292ns 0.590ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.093 ns - Shortest register register " "Info: - Shortest register to register delay is 2.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_state.0001 1 REG LC_X20_Y13_N4 180 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y13_N4; Fanout = 180; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.442 ns) 1.267 ns screen_col\[11\]~19109 2 COMB LC_X21_Y13_N0 1 " "Info: 2: + IC(0.825 ns) + CELL(0.442 ns) = 1.267 ns; Loc. = LC_X21_Y13_N0; Fanout = 1; COMB Node = 'screen_col\[11\]~19109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { screen_state.0001 screen_col[11]~19109 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.563 ns screen_col\[11\]~19124 3 COMB LC_X21_Y13_N1 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.563 ns; Loc. = LC_X21_Y13_N1; Fanout = 1; COMB Node = 'screen_col\[11\]~19124'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { screen_col[11]~19109 screen_col[11]~19124 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.114 ns) 2.093 ns screen_col\[11\]\$latch 4 REG LC_X21_Y13_N3 1 " "Info: 4: + IC(0.416 ns) + CELL(0.114 ns) = 2.093 ns; Loc. = LC_X21_Y13_N3; Fanout = 1; REG Node = 'screen_col\[11\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { screen_col[11]~19124 screen_col[11]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.670 ns ( 32.01 % ) " "Info: Total cell delay = 0.670 ns ( 32.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 67.99 % ) " "Info: Total interconnect delay = 1.423 ns ( 67.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { screen_state.0001 screen_col[11]~19109 screen_col[11]~19124 screen_col[11]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { screen_state.0001 {} screen_col[11]~19109 {} screen_col[11]~19124 {} screen_col[11]$latch {} } { 0.000ns 0.825ns 0.182ns 0.416ns } { 0.000ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.803 ns" { clk screen_row[1]~reg0 WideNor0~4 Equal0~0 Equal373~0 Equal373~1 WideNor0~9 WideNor0~10 screen_col[11]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.803 ns" { clk {} clk~out0 {} screen_row[1]~reg0 {} WideNor0~4 {} Equal0~0 {} Equal373~0 {} Equal373~1 {} WideNor0~9 {} WideNor0~10 {} screen_col[11]$latch {} } { 0.000ns 0.000ns 0.746ns 0.543ns 0.717ns 1.113ns 0.460ns 0.716ns 1.095ns 4.397ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.442ns 0.114ns 0.292ns 0.590ns 0.292ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { screen_state.0001 screen_col[11]~19109 screen_col[11]~19124 screen_col[11]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { screen_state.0001 {} screen_col[11]~19109 {} screen_col[11]~19124 {} screen_col[11]$latch {} } { 0.000ns 0.825ns 0.182ns 0.416ns } { 0.000ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "human_col\[4\] right_btn clk 11.023 ns register " "Info: tsu for register \"human_col\[4\]\" (data pin = \"right_btn\", clock pin = \"clk\") is 11.023 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.948 ns + Longest pin register " "Info: + Longest pin to register delay is 13.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns right_btn 1 PIN PIN_224 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_224; Fanout = 1; PIN Node = 'right_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.399 ns) + CELL(0.442 ns) 7.316 ns human_col~38 2 COMB LC_X14_Y18_N1 6 " "Info: 2: + IC(5.399 ns) + CELL(0.442 ns) = 7.316 ns; Loc. = LC_X14_Y18_N1; Fanout = 6; COMB Node = 'human_col~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.841 ns" { right_btn human_col~38 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.292 ns) 8.448 ns human_col~40 3 COMB LC_X14_Y18_N8 2 " "Info: 3: + IC(0.840 ns) + CELL(0.292 ns) = 8.448 ns; Loc. = LC_X14_Y18_N8; Fanout = 2; COMB Node = 'human_col~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { human_col~38 human_col~40 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.438 ns) + CELL(0.114 ns) 12.000 ns human_col\[4\]~42 4 COMB LC_X25_Y15_N3 13 " "Info: 4: + IC(3.438 ns) + CELL(0.114 ns) = 12.000 ns; Loc. = LC_X25_Y15_N3; Fanout = 13; COMB Node = 'human_col\[4\]~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.552 ns" { human_col~40 human_col[4]~42 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.432 ns) 12.921 ns human_col\[0\]~28COUT1_52 5 COMB LC_X25_Y15_N5 2 " "Info: 5: + IC(0.489 ns) + CELL(0.432 ns) = 12.921 ns; Loc. = LC_X25_Y15_N5; Fanout = 2; COMB Node = 'human_col\[0\]~28COUT1_52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { human_col[4]~42 human_col[0]~28COUT1_52 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.001 ns human_col\[1\]~30COUT1_54 6 COMB LC_X25_Y15_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 13.001 ns; Loc. = LC_X25_Y15_N6; Fanout = 2; COMB Node = 'human_col\[1\]~30COUT1_54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[0]~28COUT1_52 human_col[1]~30COUT1_54 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.081 ns human_col\[2\]~32COUT1_56 7 COMB LC_X25_Y15_N7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 13.081 ns; Loc. = LC_X25_Y15_N7; Fanout = 2; COMB Node = 'human_col\[2\]~32COUT1_56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[1]~30COUT1_54 human_col[2]~32COUT1_56 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.161 ns human_col\[3\]~34COUT1_58 8 COMB LC_X25_Y15_N8 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 13.161 ns; Loc. = LC_X25_Y15_N8; Fanout = 1; COMB Node = 'human_col\[3\]~34COUT1_58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { human_col[2]~32COUT1_56 human_col[3]~34COUT1_58 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 13.948 ns human_col\[4\] 9 REG LC_X25_Y15_N9 81 " "Info: 9: + IC(0.000 ns) + CELL(0.787 ns) = 13.948 ns; Loc. = LC_X25_Y15_N9; Fanout = 81; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { human_col[3]~34COUT1_58 human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.782 ns ( 27.11 % ) " "Info: Total cell delay = 3.782 ns ( 27.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.166 ns ( 72.89 % ) " "Info: Total interconnect delay = 10.166 ns ( 72.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.948 ns" { right_btn human_col~38 human_col~40 human_col[4]~42 human_col[0]~28COUT1_52 human_col[1]~30COUT1_54 human_col[2]~32COUT1_56 human_col[3]~34COUT1_58 human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.948 ns" { right_btn {} right_btn~out0 {} human_col~38 {} human_col~40 {} human_col[4]~42 {} human_col[0]~28COUT1_52 {} human_col[1]~30COUT1_54 {} human_col[2]~32COUT1_56 {} human_col[3]~34COUT1_58 {} human_col[4] {} } { 0.000ns 0.000ns 5.399ns 0.840ns 3.438ns 0.489ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.114ns 0.432ns 0.080ns 0.080ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.962 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 261 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 261; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns human_col\[4\] 2 REG LC_X25_Y15_N9 81 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X25_Y15_N9; Fanout = 81; REG Node = 'human_col\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk human_col[4] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} human_col[4] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.948 ns" { right_btn human_col~38 human_col~40 human_col[4]~42 human_col[0]~28COUT1_52 human_col[1]~30COUT1_54 human_col[2]~32COUT1_56 human_col[3]~34COUT1_58 human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.948 ns" { right_btn {} right_btn~out0 {} human_col~38 {} human_col~40 {} human_col[4]~42 {} human_col[0]~28COUT1_52 {} human_col[1]~30COUT1_54 {} human_col[2]~32COUT1_56 {} human_col[3]~34COUT1_58 {} human_col[4] {} } { 0.000ns 0.000ns 5.399ns 0.840ns 3.438ns 0.489ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.114ns 0.432ns 0.080ns 0.080ns 0.080ns 0.787ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk human_col[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} human_col[4] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk screen_col\[10\] screen_col\[10\]\$latch 22.621 ns register " "Info: tco from clock \"clk\" to destination pin \"screen_col\[10\]\" through register \"screen_col\[10\]\$latch\" is 22.621 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.664 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 261 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 261; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.935 ns) 3.150 ns screen_row\[1\]~reg0 2 REG LC_X8_Y10_N4 6 " "Info: 2: + IC(0.746 ns) + CELL(0.935 ns) = 3.150 ns; Loc. = LC_X8_Y10_N4; Fanout = 6; REG Node = 'screen_row\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { clk screen_row[1]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.292 ns) 3.985 ns WideNor0~4 3 COMB LC_X8_Y10_N3 2 " "Info: 3: + IC(0.543 ns) + CELL(0.292 ns) = 3.985 ns; Loc. = LC_X8_Y10_N3; Fanout = 2; COMB Node = 'WideNor0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { screen_row[1]~reg0 WideNor0~4 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.590 ns) 5.292 ns Equal0~0 4 COMB LC_X9_Y10_N9 4 " "Info: 4: + IC(0.717 ns) + CELL(0.590 ns) = 5.292 ns; Loc. = LC_X9_Y10_N9; Fanout = 4; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { WideNor0~4 Equal0~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.442 ns) 6.847 ns Equal373~0 5 COMB LC_X11_Y10_N1 3 " "Info: 5: + IC(1.113 ns) + CELL(0.442 ns) = 6.847 ns; Loc. = LC_X11_Y10_N1; Fanout = 3; COMB Node = 'Equal373~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { Equal0~0 Equal373~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.114 ns) 7.421 ns Equal373~1 6 COMB LC_X11_Y10_N0 1 " "Info: 6: + IC(0.460 ns) + CELL(0.114 ns) = 7.421 ns; Loc. = LC_X11_Y10_N0; Fanout = 1; COMB Node = 'Equal373~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { Equal373~0 Equal373~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.292 ns) 8.429 ns WideNor0~9 7 COMB LC_X10_Y10_N2 29 " "Info: 7: + IC(0.716 ns) + CELL(0.292 ns) = 8.429 ns; Loc. = LC_X10_Y10_N2; Fanout = 29; COMB Node = 'WideNor0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { Equal373~1 WideNor0~9 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.590 ns) 10.114 ns WideNor0~10 8 COMB LC_X8_Y10_N8 32 " "Info: 8: + IC(1.095 ns) + CELL(0.590 ns) = 10.114 ns; Loc. = LC_X8_Y10_N8; Fanout = 32; COMB Node = 'WideNor0~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { WideNor0~9 WideNor0~10 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.436 ns) + CELL(0.114 ns) 14.664 ns screen_col\[10\]\$latch 9 REG LC_X31_Y17_N6 1 " "Info: 9: + IC(4.436 ns) + CELL(0.114 ns) = 14.664 ns; Loc. = LC_X31_Y17_N6; Fanout = 1; REG Node = 'screen_col\[10\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.550 ns" { WideNor0~10 screen_col[10]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.838 ns ( 32.99 % ) " "Info: Total cell delay = 4.838 ns ( 32.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.826 ns ( 67.01 % ) " "Info: Total interconnect delay = 9.826 ns ( 67.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.664 ns" { clk screen_row[1]~reg0 WideNor0~4 Equal0~0 Equal373~0 Equal373~1 WideNor0~9 WideNor0~10 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.664 ns" { clk {} clk~out0 {} screen_row[1]~reg0 {} WideNor0~4 {} Equal0~0 {} Equal373~0 {} Equal373~1 {} WideNor0~9 {} WideNor0~10 {} screen_col[10]$latch {} } { 0.000ns 0.000ns 0.746ns 0.543ns 0.717ns 1.113ns 0.460ns 0.716ns 1.095ns 4.436ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.442ns 0.114ns 0.292ns 0.590ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.957 ns + Longest register pin " "Info: + Longest register to pin delay is 7.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_col\[10\]\$latch 1 REG LC_X31_Y17_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y17_N6; Fanout = 1; REG Node = 'screen_col\[10\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_col[10]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.833 ns) + CELL(2.124 ns) 7.957 ns screen_col\[10\] 2 PIN PIN_48 0 " "Info: 2: + IC(5.833 ns) + CELL(2.124 ns) = 7.957 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'screen_col\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { screen_col[10]$latch screen_col[10] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 26.69 % ) " "Info: Total cell delay = 2.124 ns ( 26.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.833 ns ( 73.31 % ) " "Info: Total interconnect delay = 5.833 ns ( 73.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { screen_col[10]$latch screen_col[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { screen_col[10]$latch {} screen_col[10] {} } { 0.000ns 5.833ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.664 ns" { clk screen_row[1]~reg0 WideNor0~4 Equal0~0 Equal373~0 Equal373~1 WideNor0~9 WideNor0~10 screen_col[10]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.664 ns" { clk {} clk~out0 {} screen_row[1]~reg0 {} WideNor0~4 {} Equal0~0 {} Equal373~0 {} Equal373~1 {} WideNor0~9 {} WideNor0~10 {} screen_col[10]$latch {} } { 0.000ns 0.000ns 0.746ns 0.543ns 0.717ns 1.113ns 0.460ns 0.716ns 1.095ns 4.436ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.590ns 0.442ns 0.114ns 0.292ns 0.590ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { screen_col[10]$latch screen_col[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { screen_col[10]$latch {} screen_col[10] {} } { 0.000ns 5.833ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "screen_state.0001 function_btn clk -6.380 ns register " "Info: th for register \"screen_state.0001\" (data pin = \"function_btn\", clock pin = \"clk\") is -6.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.963 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 261 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 261; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.711 ns) 2.963 ns screen_state.0001 2 REG LC_X20_Y13_N4 180 " "Info: 2: + IC(0.783 ns) + CELL(0.711 ns) = 2.963 ns; Loc. = LC_X20_Y13_N4; Fanout = 180; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { clk screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.57 % ) " "Info: Total cell delay = 2.180 ns ( 73.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.783 ns ( 26.43 % ) " "Info: Total interconnect delay = 0.783 ns ( 26.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.358 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns function_btn 1 PIN PIN_226 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 1; PIN Node = 'function_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { function_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.405 ns) + CELL(0.478 ns) 9.358 ns screen_state.0001 2 REG LC_X20_Y13_N4 180 " "Info: 2: + IC(7.405 ns) + CELL(0.478 ns) = 9.358 ns; Loc. = LC_X20_Y13_N4; Fanout = 180; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.883 ns" { function_btn screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 20.87 % ) " "Info: Total cell delay = 1.953 ns ( 20.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.405 ns ( 79.13 % ) " "Info: Total interconnect delay = 7.405 ns ( 79.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.358 ns" { function_btn screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.358 ns" { function_btn {} function_btn~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 7.405ns } { 0.000ns 1.475ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.963 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.963 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.783ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.358 ns" { function_btn screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.358 ns" { function_btn {} function_btn~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 7.405ns } { 0.000ns 1.475ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 18:15:22 2020 " "Info: Processing ended: Mon Nov 30 18:15:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
