// Seed: 2295847797
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    output logic id_4,
    input wor id_5
);
  always
    if (1)
      fork : SymbolIdentifier
        id_4 <= 1 * id_5;
        id_4 = 1;
        id_7;
      join
    else id_4 <= #1 1'b0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
