Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:38:24 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.211        0.000                      0                 7371        0.042        0.000                      0                 7371        2.927        0.000                       0                  2347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.211        0.000                      0                 7371        0.042        0.000                      0                 7371        2.927        0.000                       0                  2347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.534ns (15.456%)  route 2.921ns (84.544%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.037     0.037    fsm0/clk
    SLICE_X24Y102        FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm0/out_reg[1]/Q
                         net (fo=120, routed)         0.902     1.032    fsm0/fsm0_out[1]
    SLICE_X24Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     1.179 f  fsm0/ltmp__4_i_4/O
                         net (fo=1, routed)           0.121     1.300    fsm0/ltmp__4_i_4_n_0
    SLICE_X25Y96         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     1.478 f  fsm0/ltmp__4_i_1/O
                         net (fo=74, routed)          0.627     2.105    pe_22/mul/DSP_A_B_DATA_INST
    SLICE_X35Y92         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.221 r  pe_22/mul/ltmp__4/O
                         net (fo=49, routed)          1.271     3.492    pe_22/mul/out_tmp_reg/A[4]
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2602, unset)         0.044     7.044    pe_22/mul/out_tmp_reg/CLK
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.306     6.703    pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp_reg__0/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.592ns (16.737%)  route 2.945ns (83.263%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.037     0.037    fsm0/clk
    SLICE_X24Y102        FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  fsm0/out_reg[1]/Q
                         net (fo=120, routed)         0.902     1.032    fsm0/fsm0_out[1]
    SLICE_X24Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     1.179 r  fsm0/ltmp__4_i_4/O
                         net (fo=1, routed)           0.121     1.300    fsm0/ltmp__4_i_4_n_0
    SLICE_X25Y96         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     1.478 r  fsm0/ltmp__4_i_1/O
                         net (fo=74, routed)          0.630     2.108    pe_22/fsm0/out_reg[0]_0
    SLICE_X35Y92         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     2.282 r  pe_22/fsm0/done_buf[1]_i_1__12/O
                         net (fo=53, routed)          1.292     3.574    pe_22/mul/out_tmp_reg__0/RSTP
    DSP48E2_X3Y38        DSP_OUTPUT                                   r  pe_22/mul/out_tmp_reg__0/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2602, unset)         0.044     7.044    pe_22/mul/out_tmp_reg__0/CLK
    DSP48E2_X3Y38        DSP_OUTPUT                                   r  pe_22/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y38        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    pe_22/mul/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -3.574    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.532ns (15.597%)  route 2.879ns (84.403%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.037     0.037    fsm0/clk
    SLICE_X24Y102        FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm0/out_reg[1]/Q
                         net (fo=120, routed)         0.902     1.032    fsm0/fsm0_out[1]
    SLICE_X24Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     1.179 f  fsm0/ltmp__4_i_4/O
                         net (fo=1, routed)           0.121     1.300    fsm0/ltmp__4_i_4_n_0
    SLICE_X25Y96         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     1.478 f  fsm0/ltmp__4_i_1/O
                         net (fo=74, routed)          0.626     2.104    pe_22/mul/DSP_A_B_DATA_INST
    SLICE_X35Y92         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     2.218 r  pe_22/mul/rtmp__4/O
                         net (fo=49, routed)          1.230     3.448    pe_22/mul/out_tmp_reg/B[11]
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2602, unset)         0.044     7.044    pe_22/mul/out_tmp_reg/CLK
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.305     6.704    pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.532ns (15.624%)  route 2.873ns (84.376%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.037     0.037    fsm0/clk
    SLICE_X24Y102        FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm0/out_reg[1]/Q
                         net (fo=120, routed)         0.902     1.032    fsm0/fsm0_out[1]
    SLICE_X24Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     1.179 f  fsm0/ltmp__4_i_4/O
                         net (fo=1, routed)           0.121     1.300    fsm0/ltmp__4_i_4_n_0
    SLICE_X25Y96         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     1.478 f  fsm0/ltmp__4_i_1/O
                         net (fo=74, routed)          0.626     2.104    pe_22/mul/DSP_A_B_DATA_INST
    SLICE_X35Y92         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     2.218 r  pe_22/mul/rtmp__4/O
                         net (fo=49, routed)          1.224     3.442    pe_22/mul/out_tmp_reg/B[8]
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2602, unset)         0.044     7.044    pe_22/mul/out_tmp_reg/CLK
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.304     6.705    pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp0/DSP_A_B_DATA_INST/A[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.532ns (15.679%)  route 2.861ns (84.321%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.037     0.037    fsm0/clk
    SLICE_X24Y102        FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm0/out_reg[1]/Q
                         net (fo=120, routed)         0.902     1.032    fsm0/fsm0_out[1]
    SLICE_X24Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     1.179 f  fsm0/ltmp__4_i_4/O
                         net (fo=1, routed)           0.121     1.300    fsm0/ltmp__4_i_4_n_0
    SLICE_X25Y96         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     1.478 f  fsm0/ltmp__4_i_1/O
                         net (fo=74, routed)          0.626     2.104    pe_22/mul/DSP_A_B_DATA_INST
    SLICE_X35Y92         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     2.218 r  pe_22/mul/rtmp__4/O
                         net (fo=49, routed)          1.212     3.430    pe_22/mul/out_tmp0/A[5]
    DSP48E2_X3Y37        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp0/DSP_A_B_DATA_INST/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2602, unset)         0.044     7.044    pe_22/mul/out_tmp0/CLK
    DSP48E2_X3Y37        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y37        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[5])
                                                     -0.307     6.702    pe_22/mul/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.532ns (15.652%)  route 2.867ns (84.348%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.037     0.037    fsm0/clk
    SLICE_X24Y102        FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm0/out_reg[1]/Q
                         net (fo=120, routed)         0.902     1.032    fsm0/fsm0_out[1]
    SLICE_X24Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     1.179 f  fsm0/ltmp__4_i_4/O
                         net (fo=1, routed)           0.121     1.300    fsm0/ltmp__4_i_4_n_0
    SLICE_X25Y96         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     1.478 f  fsm0/ltmp__4_i_1/O
                         net (fo=74, routed)          0.626     2.104    pe_22/mul/DSP_A_B_DATA_INST
    SLICE_X35Y92         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     2.218 r  pe_22/mul/rtmp__4/O
                         net (fo=49, routed)          1.218     3.436    pe_22/mul/out_tmp_reg/B[9]
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2602, unset)         0.044     7.044    pe_22/mul/out_tmp_reg/CLK
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[9])
                                                     -0.296     6.713    pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.713    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.534ns (15.785%)  route 2.849ns (84.215%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.037     0.037    fsm0/clk
    SLICE_X24Y102        FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm0/out_reg[1]/Q
                         net (fo=120, routed)         0.902     1.032    fsm0/fsm0_out[1]
    SLICE_X24Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     1.179 f  fsm0/ltmp__4_i_4/O
                         net (fo=1, routed)           0.121     1.300    fsm0/ltmp__4_i_4_n_0
    SLICE_X25Y96         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     1.478 f  fsm0/ltmp__4_i_1/O
                         net (fo=74, routed)          0.627     2.105    pe_22/mul/DSP_A_B_DATA_INST
    SLICE_X35Y92         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     2.221 r  pe_22/mul/ltmp__4/O
                         net (fo=49, routed)          1.199     3.420    pe_22/mul/out_tmp_reg/A[12]
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2602, unset)         0.044     7.044    pe_22/mul/out_tmp_reg/CLK
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.295     6.714    pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 fsm0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.524ns (15.609%)  route 2.833ns (84.391%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.036     0.036    fsm0/clk
    SLICE_X23Y101        FDRE                                         r  fsm0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm0/out_reg[5]/Q
                         net (fo=12, routed)          0.385     0.520    fsm0/fsm0_out[5]
    SLICE_X23Y100        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     0.582 r  fsm0/ltmp_i_7/O
                         net (fo=44, routed)          0.342     0.924    fsm0/ltmp_i_7_n_0
    SLICE_X25Y97         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.072 f  fsm0/ltmp__12_i_2/O
                         net (fo=29, routed)          0.315     1.387    fsm0/out_reg[0]_7
    SLICE_X28Y101        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.428 f  fsm0/ltmp__14_i_1/O
                         net (fo=74, routed)          0.736     2.164    pe_00/mul/DSP_A_B_DATA_INST
    SLICE_X34Y86         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.174     2.338 r  pe_00/mul/rtmp__14/O
                         net (fo=49, routed)          1.055     3.393    pe_00/mul/out_tmp_reg/B[8]
    DSP48E2_X3Y33        DSP_A_B_DATA                                 r  pe_00/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2602, unset)         0.044     7.044    pe_00/mul/out_tmp_reg/CLK
    DSP48E2_X3Y33        DSP_A_B_DATA                                 r  pe_00/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.304     6.705    pe_00/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 fsm0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_00/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.524ns (15.651%)  route 2.824ns (84.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.036     0.036    fsm0/clk
    SLICE_X23Y101        FDRE                                         r  fsm0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm0/out_reg[5]/Q
                         net (fo=12, routed)          0.385     0.520    fsm0/fsm0_out[5]
    SLICE_X23Y100        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     0.582 r  fsm0/ltmp_i_7/O
                         net (fo=44, routed)          0.342     0.924    fsm0/ltmp_i_7_n_0
    SLICE_X25Y97         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.072 f  fsm0/ltmp__12_i_2/O
                         net (fo=29, routed)          0.315     1.387    fsm0/out_reg[0]_7
    SLICE_X28Y101        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     1.428 f  fsm0/ltmp__14_i_1/O
                         net (fo=74, routed)          0.736     2.164    pe_00/mul/DSP_A_B_DATA_INST
    SLICE_X34Y86         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.174     2.338 r  pe_00/mul/rtmp__14/O
                         net (fo=49, routed)          1.046     3.384    pe_00/mul/out_tmp_reg/B[10]
    DSP48E2_X3Y33        DSP_A_B_DATA                                 r  pe_00/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2602, unset)         0.044     7.044    pe_00/mul/out_tmp_reg/CLK
    DSP48E2_X3Y33        DSP_A_B_DATA                                 r  pe_00/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y33        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[10])
                                                     -0.299     6.710    pe_00/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.532ns (16.000%)  route 2.793ns (84.000%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.037     0.037    fsm0/clk
    SLICE_X24Y102        FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm0/out_reg[1]/Q
                         net (fo=120, routed)         0.902     1.032    fsm0/fsm0_out[1]
    SLICE_X24Y96         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147     1.179 f  fsm0/ltmp__4_i_4/O
                         net (fo=1, routed)           0.121     1.300    fsm0/ltmp__4_i_4_n_0
    SLICE_X25Y96         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     1.478 f  fsm0/ltmp__4_i_1/O
                         net (fo=74, routed)          0.626     2.104    pe_22/mul/DSP_A_B_DATA_INST
    SLICE_X35Y92         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     2.218 r  pe_22/mul/rtmp__4/O
                         net (fo=49, routed)          1.144     3.362    pe_22/mul/out_tmp_reg/B[0]
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2602, unset)         0.044     7.044    pe_22/mul/out_tmp_reg/CLK
    DSP48E2_X3Y36        DSP_A_B_DATA                                 r  pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[0])
                                                     -0.313     6.696    pe_22/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  3.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pe_21/mul/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_21/mul_reg/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.013     0.013    pe_21/mul/clk
    SLICE_X20Y96         FDRE                                         r  pe_21/mul/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe_21/mul/out_reg[26]/Q
                         net (fo=1, routed)           0.056     0.107    pe_21/mul_reg/out_reg[31]_1[26]
    SLICE_X21Y96         FDRE                                         r  pe_21/mul_reg/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.018     0.018    pe_21/mul_reg/clk
    SLICE_X21Y96         FDRE                                         r  pe_21/mul_reg/out_reg[26]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y96         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_21/mul_reg/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pe_21/mul/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_21/mul_reg/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.013     0.013    pe_21/mul/clk
    SLICE_X20Y96         FDRE                                         r  pe_21/mul/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  pe_21/mul/out_reg[29]/Q
                         net (fo=1, routed)           0.058     0.108    pe_21/mul_reg/out_reg[31]_1[29]
    SLICE_X21Y96         FDRE                                         r  pe_21/mul_reg/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.019     0.019    pe_21/mul_reg/clk
    SLICE_X21Y96         FDRE                                         r  pe_21/mul_reg/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y96         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_21/mul_reg/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg176/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg176/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.012     0.012    par_done_reg176/clk
    SLICE_X23Y106        FDRE                                         r  par_done_reg176/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y106        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg176/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset14/par_done_reg176_out
    SLICE_X23Y106        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset14/out[0]_i_1__186/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg176/out_reg[0]_0
    SLICE_X23Y106        FDRE                                         r  par_done_reg176/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.018     0.018    par_done_reg176/clk
    SLICE_X23Y106        FDRE                                         r  par_done_reg176/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y106        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg176/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pe_33/mul/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_33/mul/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.012     0.012    pe_33/mul/clk
    SLICE_X22Y67         FDRE                                         r  pe_33/mul/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe_33/mul/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.057     0.108    pe_33/mul/p_1_in[9]
    SLICE_X22Y68         FDRE                                         r  pe_33/mul/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.018     0.018    pe_33/mul/clk
    SLICE_X22Y68         FDRE                                         r  pe_33/mul/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y68         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_33/mul/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pe_33/mul/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_33/mul_reg/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.013     0.013    pe_33/mul/clk
    SLICE_X23Y67         FDRE                                         r  pe_33/mul/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe_33/mul/out_reg[4]/Q
                         net (fo=1, routed)           0.057     0.109    pe_33/mul_reg/out_reg[31]_1[4]
    SLICE_X23Y68         FDRE                                         r  pe_33/mul_reg/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.019     0.019    pe_33/mul_reg/clk
    SLICE_X23Y68         FDRE                                         r  pe_33/mul_reg/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y68         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_33/mul_reg/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pe_01/mul/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul_reg/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.037ns (38.144%)  route 0.060ns (61.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.013     0.013    pe_01/mul/clk
    SLICE_X28Y94         FDRE                                         r  pe_01/mul/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  pe_01/mul/out_reg[29]/Q
                         net (fo=1, routed)           0.060     0.110    pe_01/mul_reg/out_reg[31]_1[29]
    SLICE_X27Y94         FDRE                                         r  pe_01/mul_reg/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.019     0.019    pe_01/mul_reg/clk
    SLICE_X27Y94         FDRE                                         r  pe_01/mul_reg/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y94         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_01/mul_reg/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pe_23/mul_reg/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_23/mul/done_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.013     0.013    pe_23/mul_reg/clk
    SLICE_X22Y73         FDRE                                         r  pe_23/mul_reg/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y73         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 f  pe_23/mul_reg/done_reg/Q
                         net (fo=7, routed)           0.031     0.083    pe_23/fsm0/mul_reg_done
    SLICE_X22Y73         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.020     0.103 r  pe_23/fsm0/done_buf[0]_i_1__1/O
                         net (fo=1, routed)           0.006     0.109    pe_23/mul/mul_go
    SLICE_X22Y73         FDRE                                         r  pe_23/mul/done_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.018     0.018    pe_23/mul/clk
    SLICE_X22Y73         FDRE                                         r  pe_23/mul/done_buf_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y73         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_23/mul/done_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pe_23/mul/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_23/mul/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.012     0.012    pe_23/mul/clk
    SLICE_X21Y71         FDRE                                         r  pe_23/mul/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe_23/mul/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.058     0.109    pe_23/mul/p_1_in[5]
    SLICE_X22Y71         FDRE                                         r  pe_23/mul/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.018     0.018    pe_23/mul/clk
    SLICE_X22Y71         FDRE                                         r  pe_23/mul/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y71         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_23/mul/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pe_23/mul/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_23/mul_reg/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.012     0.012    pe_23/mul/clk
    SLICE_X23Y70         FDRE                                         r  pe_23/mul/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe_23/mul/out_reg[16]/Q
                         net (fo=1, routed)           0.058     0.109    pe_23/mul_reg/out_reg[31]_1[16]
    SLICE_X23Y72         FDRE                                         r  pe_23/mul_reg/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.018     0.018    pe_23/mul_reg/clk
    SLICE_X23Y72         FDRE                                         r  pe_23/mul_reg/out_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y72         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_23/mul_reg/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg148/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg148/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.012     0.012    par_done_reg148/clk
    SLICE_X21Y108        FDRE                                         r  par_done_reg148/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y108        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg148/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_reset12/par_done_reg148_out
    SLICE_X21Y108        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.091 r  par_reset12/out[0]_i_1__158/O
                         net (fo=1, routed)           0.017     0.108    par_done_reg148/out_reg[0]_0
    SLICE_X21Y108        FDRE                                         r  par_done_reg148/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2602, unset)         0.018     0.018    par_done_reg148/clk
    SLICE_X21Y108        FDRE                                         r  par_done_reg148/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y108        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg148/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X29Y106  l0/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X24Y106  l1/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X29Y109  l2/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X28Y107  t0/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X28Y106  t1/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X20Y104  l3/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X28Y104  t2/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X24Y107  t3/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y35  pe_00/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y25  pe_33/mul/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X29Y106  l0/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y106  l1/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X29Y109  l2/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X28Y107  t0/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X28Y106  t1/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X20Y104  l3/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X28Y104  t2/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y107  t3/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X29Y106  l0/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y106  l1/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X29Y106  l0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X29Y106  l0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y106  l1/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y106  l1/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X29Y109  l2/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X29Y109  l2/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X28Y107  t0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X28Y107  t0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X28Y106  t1/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X28Y106  t1/mem_reg_0_3_31_31/SP/CLK



