{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1659548419244 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CGraphPZT 10M08DAF256I7G " "Selected device 10M08DAF256I7G for design \"CGraphPZT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1659548419250 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1659548419292 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1659548419292 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\|PLL2_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\|PLL2_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL2_altpll.v" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/db/PLL2_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 485 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1659548419347 ""}  } { { "db/PLL2_altpll.v" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/db/PLL2_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 485 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1659548419347 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1659548419402 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1659548419406 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256C7G " "Device 10M08DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659548419426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256C7G " "Device 10M04DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659548419426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256I7G " "Device 10M04DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659548419426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256C7G " "Device 10M16DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659548419426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256I7G " "Device 10M16DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659548419426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256C7G " "Device 10M25DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659548419426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256I7G " "Device 10M25DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659548419426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C7G " "Device 10M50DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659548419426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256I7G " "Device 10M50DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659548419426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256C7G " "Device 10M40DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659548419426 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256I7G " "Device 10M40DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1659548419426 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1659548419426 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/usr/local/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 1075 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659548419430 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ H3 " "Pin ~ALTERA_TCK~ is reserved at location H3" {  } { { "/usr/local/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 1077 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659548419430 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ G1 " "Pin ~ALTERA_TDI~ is reserved at location G1" {  } { { "/usr/local/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 1079 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659548419430 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H1 " "Pin ~ALTERA_TDO~ is reserved at location H1" {  } { { "/usr/local/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 1081 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659548419430 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8" {  } { { "/usr/local/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 1083 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659548419430 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "/usr/local/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 1085 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659548419430 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "/usr/local/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 1087 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659548419430 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "/usr/local/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 1089 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1659548419430 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1659548419430 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1659548419430 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1659548419430 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1659548419430 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1659548419430 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1659548419431 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1659548420024 ""}
{ "Info" "ISTA_SDC_FOUND" "CGraphPZT.sdc " "Reading SDC File: 'CGraphPZT.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1659548420025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CGraphPZT.sdc 12 CGraphPZTPorts port " "Ignored filter at CGraphPZT.sdc(12): CGraphPZTPorts could not be matched with a port" {  } { { "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/CGraphPZT.sdc" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/CGraphPZT.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1659548420029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CGraphPZT.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at CGraphPZT.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{ VCXO \} -period 20.345 -waveform \{ 0.000 10.173 \} \[get_ports \{ CGraphPZTPorts \}\] " "create_clock -name \{ VCXO \} -period 20.345 -waveform \{ 0.000 10.173 \} \[get_ports \{ CGraphPZTPorts \}\]" {  } { { "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/CGraphPZT.sdc" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/CGraphPZT.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1659548420029 ""}  } { { "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/CGraphPZT.sdc" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/CGraphPZT.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1659548420029 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.345 -waveform \{0.000 10.172\} -name VCXO VCXO " "create_clock -period 20.345 -waveform \{0.000 10.172\} -name VCXO VCXO" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1659548420030 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{MasterPll\|altpll_analog\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{MasterPll\|altpll_analog\|auto_generated\|pll1\|clk\[0\]\} \{MasterPll\|altpll_analog\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{MasterPll\|altpll_analog\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{MasterPll\|altpll_analog\|auto_generated\|pll1\|clk\[0\]\} \{MasterPll\|altpll_analog\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1659548420030 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1659548420030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1659548420030 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DnaRegisterPorts:DnaRegister\|DnaClk " "Node: DnaRegisterPorts:DnaRegister\|DnaClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|current_state_reg DnaRegisterPorts:DnaRegister\|DnaClk " "Register DnaRegisterPorts:DnaRegister\|altchip_id:DNA_i\|current_state_reg is being clocked by DnaRegisterPorts:DnaRegister\|DnaClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1659548420032 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1659548420032 "|CGraphPZTPorts|DnaRegisterPorts:DnaRegister|DnaClk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SpiDacTrioPorts:PZTDacs_i\|SpiRst " "Node: SpiDacTrioPorts:PZTDacs_i\|SpiRst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|Mosi_i~1 SpiDacTrioPorts:PZTDacs_i\|SpiRst " "Latch SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|Mosi_i~1 is being clocked by SpiDacTrioPorts:PZTDacs_i\|SpiRst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1659548420032 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1659548420032 "|CGraphPZTPorts|SpiDacTrioPorts:PZTDacs_i|SpiRst"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1659548420037 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1659548420037 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659548420037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659548420037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.172 MasterPll\|altpll_analog\|auto_generated\|pll1\|clk\[0\] " "  10.172 MasterPll\|altpll_analog\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659548420037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.345         VCXO " "  20.345         VCXO" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1659548420037 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1659548420037 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ClockMultiplierPorts:MasterPll\|altpll:altpll_analog\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659548420095 ""}  } { { "db/PLL2_altpll.v" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/db/PLL2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 485 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659548420095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DnaRegisterPorts:DnaRegister\|DnaClk  " "Automatically promoted node DnaRegisterPorts:DnaRegister\|DnaClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DnaRegisterPorts:DnaRegister\|DnaClk~0 " "Destination node DnaRegisterPorts:DnaRegister\|DnaClk~0" {  } { { "../../../../../../../include/fpga/DnaRegisterAltera.vhd" "" { Text "/home/summer/projects/include/fpga/DnaRegisterAltera.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 951 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1659548420095 ""}  } { { "../../../../../../../include/fpga/DnaRegisterAltera.vhd" "" { Text "/home/summer/projects/include/fpga/DnaRegisterAltera.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 482 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659548420095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SpiDacTrioPorts:PZTDacs_i\|SpiRst  " "Automatically promoted node SpiDacTrioPorts:PZTDacs_i\|SpiRst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiRst~0 " "Destination node SpiDacTrioPorts:PZTDacs_i\|SpiRst~0" {  } { { "../../../../../../../include/fpga/SpiDacTrio.vhd" "" { Text "/home/summer/projects/include/fpga/SpiDacTrio.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 691 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|Mosi_i~2 " "Destination node SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|Mosi_i~2" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 661 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|Mosi_i~2 " "Destination node SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|Mosi_i~2" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 665 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|Mosi_i~2 " "Destination node SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|Mosi_i~2" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 669 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|DataFromMiso\[23\]~2 " "Destination node SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiA\|DataFromMiso\[23\]~2" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 681 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|DataFromMiso\[23\]~2 " "Destination node SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiB\|DataFromMiso\[23\]~2" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 677 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|DataFromMiso\[23\]~2 " "Destination node SpiDacTrioPorts:PZTDacs_i\|SpiMasterPorts:SpiC\|DataFromMiso\[23\]~2" {  } { { "../../../../../../../include/fpga/SpiMaster.vhd" "" { Text "/home/summer/projects/include/fpga/SpiMaster.vhd" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 673 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nCsDacC~output " "Destination node nCsDacC~output" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 1036 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nCsDacB~output " "Destination node nCsDacB~output" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 1035 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nCsDacA~output " "Destination node nCsDacA~output" {  } { { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 1034 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1659548420095 ""}  } { { "../../../../../../../include/fpga/SpiDacTrio.vhd" "" { Text "/home/summer/projects/include/fpga/SpiDacTrio.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 233 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659548420095 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OneShotPorts:BootupReset\|shot_i  " "Automatically promoted node OneShotPorts:BootupReset\|shot_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSpacePorts:RegisterSpace\|DataOut\[0\] " "Destination node RegisterSpacePorts:RegisterSpace\|DataOut\[0\]" {  } { { "RegisterSpace.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 319 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSpacePorts:RegisterSpace\|DataOut\[1\] " "Destination node RegisterSpacePorts:RegisterSpace\|DataOut\[1\]" {  } { { "RegisterSpace.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 318 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSpacePorts:RegisterSpace\|DataOut\[2\] " "Destination node RegisterSpacePorts:RegisterSpace\|DataOut\[2\]" {  } { { "RegisterSpace.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 317 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSpacePorts:RegisterSpace\|DataOut\[3\] " "Destination node RegisterSpacePorts:RegisterSpace\|DataOut\[3\]" {  } { { "RegisterSpace.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 316 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSpacePorts:RegisterSpace\|DataOut\[4\] " "Destination node RegisterSpacePorts:RegisterSpace\|DataOut\[4\]" {  } { { "RegisterSpace.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 315 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSpacePorts:RegisterSpace\|DataOut\[5\] " "Destination node RegisterSpacePorts:RegisterSpace\|DataOut\[5\]" {  } { { "RegisterSpace.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 314 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSpacePorts:RegisterSpace\|DataOut\[6\] " "Destination node RegisterSpacePorts:RegisterSpace\|DataOut\[6\]" {  } { { "RegisterSpace.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 313 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegisterSpacePorts:RegisterSpace\|DataOut\[7\] " "Destination node RegisterSpacePorts:RegisterSpace\|DataOut\[7\]" {  } { { "RegisterSpace.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/RegisterSpace.vhd" 105 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 312 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SpiDacTrioPorts:PZTDacs_i\|DacReadbackA\[16\]~1 " "Destination node SpiDacTrioPorts:PZTDacs_i\|DacReadbackA\[16\]~1" {  } { { "../../../../../../../include/fpga/SpiDacTrio.vhd" "" { Text "/home/summer/projects/include/fpga/SpiDacTrio.vhd" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 914 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DnaRegisterPorts:DnaRegister\|DnaRegister\[24\]~0 " "Destination node DnaRegisterPorts:DnaRegister\|DnaRegister\[24\]~0" {  } { { "../../../../../../../include/fpga/DnaRegisterAltera.vhd" "" { Text "/home/summer/projects/include/fpga/DnaRegisterAltera.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 915 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1659548420095 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1659548420095 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1659548420095 ""}  } { { "../../../../../../../include/fpga/OneShot.vhd" "" { Text "/home/summer/projects/include/fpga/OneShot.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 355 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659548420095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1659548420686 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659548420687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659548420687 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659548420689 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659548420692 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1659548420694 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1659548420694 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1659548420695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1659548420730 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1659548420731 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1659548420731 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659548420789 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1659548420792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1659548421643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659548421817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1659548421833 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1659548422166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659548422166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1659548428048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1659548428598 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1659548428598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1659548428674 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1659548428674 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1659548428674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659548428675 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1659548428703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659548428804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659548429944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659548430016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659548431143 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659548431665 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusAddress\[3\] 2.5 V A8 " "Pin RamBusAddress\[3\] uses I/O standard 2.5 V located at A8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusAddress\[4\] 2.5 V A7 " "Pin RamBusAddress\[4\] uses I/O standard 2.5 V located at A7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusAddress\[6\] 2.5 V A6 " "Pin RamBusAddress\[6\] uses I/O standard 2.5 V located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusAddress\[7\] 2.5 V B6 " "Pin RamBusAddress\[7\] uses I/O standard 2.5 V located at B6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusAddress\[8\] 2.5 V A5 " "Pin RamBusAddress\[8\] uses I/O standard 2.5 V located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusAddress\[9\] 2.5 V B5 " "Pin RamBusAddress\[9\] uses I/O standard 2.5 V located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusAddress\[5\] 2.5 V B7 " "Pin RamBusAddress\[5\] uses I/O standard 2.5 V located at B7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusAddress\[2\] 2.5 V B9 " "Pin RamBusAddress\[2\] uses I/O standard 2.5 V located at B9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusAddress\[0\] 2.5 V C1 " "Pin RamBusAddress\[0\] uses I/O standard 2.5 V located at C1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusAddress\[1\] 2.5 V B1 " "Pin RamBusAddress\[1\] uses I/O standard 2.5 V located at B1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusOE 2.5 V C2 " "Pin RamBusOE uses I/O standard 2.5 V located at C2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RamBusWE 2.5 V A3 " "Pin RamBusWE uses I/O standard 2.5 V located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MosiDacA a permanently enabled " "Pin MosiDacA has a permanently enabled output enable" {  } { { "/usr/local/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/quartus/linux64/pin_planner.ppl" { MosiDacA } } } { "/usr/local/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MosiDacA" } } } } { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659548431812 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MosiDacB a permanently enabled " "Pin MosiDacB has a permanently enabled output enable" {  } { { "/usr/local/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/quartus/linux64/pin_planner.ppl" { MosiDacB } } } { "/usr/local/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MosiDacB" } } } } { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659548431812 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MosiDacC a permanently enabled " "Pin MosiDacC has a permanently enabled output enable" {  } { { "/usr/local/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/altera/quartus/linux64/pin_planner.ppl" { MosiDacC } } } { "/usr/local/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/local/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MosiDacC" } } } } { "Main.vhd" "" { Text "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/Main.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1659548431812 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1659548431812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/CGraphPZT.fit.smsg " "Generated suppressed messages file /home/summer/projects/MountainOps/firmware/CGraph/PZTController/fpga/Main/CGraphPZT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1659548431879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1332 " "Peak virtual memory: 1332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659548432197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  3 10:40:32 2022 " "Processing ended: Wed Aug  3 10:40:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659548432197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659548432197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659548432197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1659548432197 ""}
