
stm_thesis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000874c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  080088e8  080088e8  000188e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b70  08008b70  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008b70  08008b70  00018b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b78  08008b78  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b78  08008b78  00018b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b7c  08008b7c  00018b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008b80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  200001dc  08008d5c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b8  08008d5c  000205b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001350c  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029de  00000000  00000000  00033718  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fc0  00000000  00000000  000360f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e80  00000000  00000000  000370b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018a27  00000000  00000000  00037f38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e0a3  00000000  00000000  0005095f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000933f3  00000000  00000000  0005ea02  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f1df5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049fc  00000000  00000000  000f1e70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200001dc 	.word	0x200001dc
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080088cc 	.word	0x080088cc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200001e0 	.word	0x200001e0
 80001d4:	080088cc 	.word	0x080088cc

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_drsub>:
 80001e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001ec:	e002      	b.n	80001f4 <__adddf3>
 80001ee:	bf00      	nop

080001f0 <__aeabi_dsub>:
 80001f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f4 <__adddf3>:
 80001f4:	b530      	push	{r4, r5, lr}
 80001f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001fe:	ea94 0f05 	teq	r4, r5
 8000202:	bf08      	it	eq
 8000204:	ea90 0f02 	teqeq	r0, r2
 8000208:	bf1f      	itttt	ne
 800020a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800020e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000212:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000216:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021a:	f000 80e2 	beq.w	80003e2 <__adddf3+0x1ee>
 800021e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000222:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000226:	bfb8      	it	lt
 8000228:	426d      	neglt	r5, r5
 800022a:	dd0c      	ble.n	8000246 <__adddf3+0x52>
 800022c:	442c      	add	r4, r5
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	ea82 0000 	eor.w	r0, r2, r0
 800023a:	ea83 0101 	eor.w	r1, r3, r1
 800023e:	ea80 0202 	eor.w	r2, r0, r2
 8000242:	ea81 0303 	eor.w	r3, r1, r3
 8000246:	2d36      	cmp	r5, #54	; 0x36
 8000248:	bf88      	it	hi
 800024a:	bd30      	pophi	{r4, r5, pc}
 800024c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000250:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000254:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000258:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800025c:	d002      	beq.n	8000264 <__adddf3+0x70>
 800025e:	4240      	negs	r0, r0
 8000260:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000264:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000268:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800026c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x84>
 8000272:	4252      	negs	r2, r2
 8000274:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000278:	ea94 0f05 	teq	r4, r5
 800027c:	f000 80a7 	beq.w	80003ce <__adddf3+0x1da>
 8000280:	f1a4 0401 	sub.w	r4, r4, #1
 8000284:	f1d5 0e20 	rsbs	lr, r5, #32
 8000288:	db0d      	blt.n	80002a6 <__adddf3+0xb2>
 800028a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800028e:	fa22 f205 	lsr.w	r2, r2, r5
 8000292:	1880      	adds	r0, r0, r2
 8000294:	f141 0100 	adc.w	r1, r1, #0
 8000298:	fa03 f20e 	lsl.w	r2, r3, lr
 800029c:	1880      	adds	r0, r0, r2
 800029e:	fa43 f305 	asr.w	r3, r3, r5
 80002a2:	4159      	adcs	r1, r3
 80002a4:	e00e      	b.n	80002c4 <__adddf3+0xd0>
 80002a6:	f1a5 0520 	sub.w	r5, r5, #32
 80002aa:	f10e 0e20 	add.w	lr, lr, #32
 80002ae:	2a01      	cmp	r2, #1
 80002b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b4:	bf28      	it	cs
 80002b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ba:	fa43 f305 	asr.w	r3, r3, r5
 80002be:	18c0      	adds	r0, r0, r3
 80002c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c8:	d507      	bpl.n	80002da <__adddf3+0xe6>
 80002ca:	f04f 0e00 	mov.w	lr, #0
 80002ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002da:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002de:	d31b      	bcc.n	8000318 <__adddf3+0x124>
 80002e0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e4:	d30c      	bcc.n	8000300 <__adddf3+0x10c>
 80002e6:	0849      	lsrs	r1, r1, #1
 80002e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f0:	f104 0401 	add.w	r4, r4, #1
 80002f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002fc:	f080 809a 	bcs.w	8000434 <__adddf3+0x240>
 8000300:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000304:	bf08      	it	eq
 8000306:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030a:	f150 0000 	adcs.w	r0, r0, #0
 800030e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000312:	ea41 0105 	orr.w	r1, r1, r5
 8000316:	bd30      	pop	{r4, r5, pc}
 8000318:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800031c:	4140      	adcs	r0, r0
 800031e:	eb41 0101 	adc.w	r1, r1, r1
 8000322:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000326:	f1a4 0401 	sub.w	r4, r4, #1
 800032a:	d1e9      	bne.n	8000300 <__adddf3+0x10c>
 800032c:	f091 0f00 	teq	r1, #0
 8000330:	bf04      	itt	eq
 8000332:	4601      	moveq	r1, r0
 8000334:	2000      	moveq	r0, #0
 8000336:	fab1 f381 	clz	r3, r1
 800033a:	bf08      	it	eq
 800033c:	3320      	addeq	r3, #32
 800033e:	f1a3 030b 	sub.w	r3, r3, #11
 8000342:	f1b3 0220 	subs.w	r2, r3, #32
 8000346:	da0c      	bge.n	8000362 <__adddf3+0x16e>
 8000348:	320c      	adds	r2, #12
 800034a:	dd08      	ble.n	800035e <__adddf3+0x16a>
 800034c:	f102 0c14 	add.w	ip, r2, #20
 8000350:	f1c2 020c 	rsb	r2, r2, #12
 8000354:	fa01 f00c 	lsl.w	r0, r1, ip
 8000358:	fa21 f102 	lsr.w	r1, r1, r2
 800035c:	e00c      	b.n	8000378 <__adddf3+0x184>
 800035e:	f102 0214 	add.w	r2, r2, #20
 8000362:	bfd8      	it	le
 8000364:	f1c2 0c20 	rsble	ip, r2, #32
 8000368:	fa01 f102 	lsl.w	r1, r1, r2
 800036c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000370:	bfdc      	itt	le
 8000372:	ea41 010c 	orrle.w	r1, r1, ip
 8000376:	4090      	lslle	r0, r2
 8000378:	1ae4      	subs	r4, r4, r3
 800037a:	bfa2      	ittt	ge
 800037c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000380:	4329      	orrge	r1, r5
 8000382:	bd30      	popge	{r4, r5, pc}
 8000384:	ea6f 0404 	mvn.w	r4, r4
 8000388:	3c1f      	subs	r4, #31
 800038a:	da1c      	bge.n	80003c6 <__adddf3+0x1d2>
 800038c:	340c      	adds	r4, #12
 800038e:	dc0e      	bgt.n	80003ae <__adddf3+0x1ba>
 8000390:	f104 0414 	add.w	r4, r4, #20
 8000394:	f1c4 0220 	rsb	r2, r4, #32
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f302 	lsl.w	r3, r1, r2
 80003a0:	ea40 0003 	orr.w	r0, r0, r3
 80003a4:	fa21 f304 	lsr.w	r3, r1, r4
 80003a8:	ea45 0103 	orr.w	r1, r5, r3
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f1c4 040c 	rsb	r4, r4, #12
 80003b2:	f1c4 0220 	rsb	r2, r4, #32
 80003b6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ba:	fa01 f304 	lsl.w	r3, r1, r4
 80003be:	ea40 0003 	orr.w	r0, r0, r3
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f094 0f00 	teq	r4, #0
 80003d2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003d6:	bf06      	itte	eq
 80003d8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003dc:	3401      	addeq	r4, #1
 80003de:	3d01      	subne	r5, #1
 80003e0:	e74e      	b.n	8000280 <__adddf3+0x8c>
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf18      	it	ne
 80003e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ec:	d029      	beq.n	8000442 <__adddf3+0x24e>
 80003ee:	ea94 0f05 	teq	r4, r5
 80003f2:	bf08      	it	eq
 80003f4:	ea90 0f02 	teqeq	r0, r2
 80003f8:	d005      	beq.n	8000406 <__adddf3+0x212>
 80003fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80003fe:	bf04      	itt	eq
 8000400:	4619      	moveq	r1, r3
 8000402:	4610      	moveq	r0, r2
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	ea91 0f03 	teq	r1, r3
 800040a:	bf1e      	ittt	ne
 800040c:	2100      	movne	r1, #0
 800040e:	2000      	movne	r0, #0
 8000410:	bd30      	popne	{r4, r5, pc}
 8000412:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000416:	d105      	bne.n	8000424 <__adddf3+0x230>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	4149      	adcs	r1, r1
 800041c:	bf28      	it	cs
 800041e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000422:	bd30      	pop	{r4, r5, pc}
 8000424:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000428:	bf3c      	itt	cc
 800042a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800042e:	bd30      	popcc	{r4, r5, pc}
 8000430:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000434:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000438:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800043c:	f04f 0000 	mov.w	r0, #0
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf1a      	itte	ne
 8000448:	4619      	movne	r1, r3
 800044a:	4610      	movne	r0, r2
 800044c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000450:	bf1c      	itt	ne
 8000452:	460b      	movne	r3, r1
 8000454:	4602      	movne	r2, r0
 8000456:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045a:	bf06      	itte	eq
 800045c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000460:	ea91 0f03 	teqeq	r1, r3
 8000464:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	bf00      	nop

0800046c <__aeabi_ui2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f04f 0500 	mov.w	r5, #0
 8000484:	f04f 0100 	mov.w	r1, #0
 8000488:	e750      	b.n	800032c <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_i2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a4:	bf48      	it	mi
 80004a6:	4240      	negmi	r0, r0
 80004a8:	f04f 0100 	mov.w	r1, #0
 80004ac:	e73e      	b.n	800032c <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_f2d>:
 80004b0:	0042      	lsls	r2, r0, #1
 80004b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004be:	bf1f      	itttt	ne
 80004c0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004cc:	4770      	bxne	lr
 80004ce:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d2:	bf08      	it	eq
 80004d4:	4770      	bxeq	lr
 80004d6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004da:	bf04      	itt	eq
 80004dc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f0:	e71c      	b.n	800032c <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aed8 	beq.w	80002da <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6bd      	b.n	80002da <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpun>:
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x10>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d10a      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__aeabi_dcmpun+0x20>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0001 	mov.w	r0, #1
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_d2iz>:
 8000ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac8:	d215      	bcs.n	8000af6 <__aeabi_d2iz+0x36>
 8000aca:	d511      	bpl.n	8000af0 <__aeabi_d2iz+0x30>
 8000acc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad4:	d912      	bls.n	8000afc <__aeabi_d2iz+0x3c>
 8000ad6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ada:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ade:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	bf18      	it	ne
 8000aec:	4240      	negne	r0, r0
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afa:	d105      	bne.n	8000b08 <__aeabi_d2iz+0x48>
 8000afc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	bf08      	it	eq
 8000b02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_d2f>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b18:	bf24      	itt	cs
 8000b1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b22:	d90d      	bls.n	8000b40 <__aeabi_d2f+0x30>
 8000b24:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b30:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b38:	bf08      	it	eq
 8000b3a:	f020 0001 	biceq.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b44:	d121      	bne.n	8000b8a <__aeabi_d2f+0x7a>
 8000b46:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4a:	bfbc      	itt	lt
 8000b4c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	4770      	bxlt	lr
 8000b52:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5a:	f1c2 0218 	rsb	r2, r2, #24
 8000b5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b66:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6a:	bf18      	it	ne
 8000b6c:	f040 0001 	orrne.w	r0, r0, #1
 8000b70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b7c:	ea40 000c 	orr.w	r0, r0, ip
 8000b80:	fa23 f302 	lsr.w	r3, r3, r2
 8000b84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b88:	e7cc      	b.n	8000b24 <__aeabi_d2f+0x14>
 8000b8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8e:	d107      	bne.n	8000ba0 <__aeabi_d2f+0x90>
 8000b90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b94:	bf1e      	ittt	ne
 8000b96:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b9e:	4770      	bxne	lr
 8000ba0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bc4:	f000 b972 	b.w	8000eac <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be4:	9e08      	ldr	r6, [sp, #32]
 8000be6:	4604      	mov	r4, r0
 8000be8:	4688      	mov	r8, r1
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d14b      	bne.n	8000c86 <__udivmoddi4+0xa6>
 8000bee:	428a      	cmp	r2, r1
 8000bf0:	4615      	mov	r5, r2
 8000bf2:	d967      	bls.n	8000cc4 <__udivmoddi4+0xe4>
 8000bf4:	fab2 f282 	clz	r2, r2
 8000bf8:	b14a      	cbz	r2, 8000c0e <__udivmoddi4+0x2e>
 8000bfa:	f1c2 0720 	rsb	r7, r2, #32
 8000bfe:	fa01 f302 	lsl.w	r3, r1, r2
 8000c02:	fa20 f707 	lsr.w	r7, r0, r7
 8000c06:	4095      	lsls	r5, r2
 8000c08:	ea47 0803 	orr.w	r8, r7, r3
 8000c0c:	4094      	lsls	r4, r2
 8000c0e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c12:	0c23      	lsrs	r3, r4, #16
 8000c14:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c18:	fa1f fc85 	uxth.w	ip, r5
 8000c1c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c20:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c24:	fb07 f10c 	mul.w	r1, r7, ip
 8000c28:	4299      	cmp	r1, r3
 8000c2a:	d909      	bls.n	8000c40 <__udivmoddi4+0x60>
 8000c2c:	18eb      	adds	r3, r5, r3
 8000c2e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c32:	f080 811b 	bcs.w	8000e6c <__udivmoddi4+0x28c>
 8000c36:	4299      	cmp	r1, r3
 8000c38:	f240 8118 	bls.w	8000e6c <__udivmoddi4+0x28c>
 8000c3c:	3f02      	subs	r7, #2
 8000c3e:	442b      	add	r3, r5
 8000c40:	1a5b      	subs	r3, r3, r1
 8000c42:	b2a4      	uxth	r4, r4
 8000c44:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c48:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c50:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c54:	45a4      	cmp	ip, r4
 8000c56:	d909      	bls.n	8000c6c <__udivmoddi4+0x8c>
 8000c58:	192c      	adds	r4, r5, r4
 8000c5a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c5e:	f080 8107 	bcs.w	8000e70 <__udivmoddi4+0x290>
 8000c62:	45a4      	cmp	ip, r4
 8000c64:	f240 8104 	bls.w	8000e70 <__udivmoddi4+0x290>
 8000c68:	3802      	subs	r0, #2
 8000c6a:	442c      	add	r4, r5
 8000c6c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c70:	eba4 040c 	sub.w	r4, r4, ip
 8000c74:	2700      	movs	r7, #0
 8000c76:	b11e      	cbz	r6, 8000c80 <__udivmoddi4+0xa0>
 8000c78:	40d4      	lsrs	r4, r2
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d909      	bls.n	8000c9e <__udivmoddi4+0xbe>
 8000c8a:	2e00      	cmp	r6, #0
 8000c8c:	f000 80eb 	beq.w	8000e66 <__udivmoddi4+0x286>
 8000c90:	2700      	movs	r7, #0
 8000c92:	e9c6 0100 	strd	r0, r1, [r6]
 8000c96:	4638      	mov	r0, r7
 8000c98:	4639      	mov	r1, r7
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	fab3 f783 	clz	r7, r3
 8000ca2:	2f00      	cmp	r7, #0
 8000ca4:	d147      	bne.n	8000d36 <__udivmoddi4+0x156>
 8000ca6:	428b      	cmp	r3, r1
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xd0>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 80fa 	bhi.w	8000ea4 <__udivmoddi4+0x2c4>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4698      	mov	r8, r3
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	d0e0      	beq.n	8000c80 <__udivmoddi4+0xa0>
 8000cbe:	e9c6 4800 	strd	r4, r8, [r6]
 8000cc2:	e7dd      	b.n	8000c80 <__udivmoddi4+0xa0>
 8000cc4:	b902      	cbnz	r2, 8000cc8 <__udivmoddi4+0xe8>
 8000cc6:	deff      	udf	#255	; 0xff
 8000cc8:	fab2 f282 	clz	r2, r2
 8000ccc:	2a00      	cmp	r2, #0
 8000cce:	f040 808f 	bne.w	8000df0 <__udivmoddi4+0x210>
 8000cd2:	1b49      	subs	r1, r1, r5
 8000cd4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd8:	fa1f f885 	uxth.w	r8, r5
 8000cdc:	2701      	movs	r7, #1
 8000cde:	fbb1 fcfe 	udiv	ip, r1, lr
 8000ce2:	0c23      	lsrs	r3, r4, #16
 8000ce4:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cec:	fb08 f10c 	mul.w	r1, r8, ip
 8000cf0:	4299      	cmp	r1, r3
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x124>
 8000cf4:	18eb      	adds	r3, r5, r3
 8000cf6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x122>
 8000cfc:	4299      	cmp	r1, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2bc>
 8000d02:	4684      	mov	ip, r0
 8000d04:	1a59      	subs	r1, r3, r1
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d0c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d10:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d14:	fb08 f800 	mul.w	r8, r8, r0
 8000d18:	45a0      	cmp	r8, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x14c>
 8000d1c:	192c      	adds	r4, r5, r4
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x14a>
 8000d24:	45a0      	cmp	r8, r4
 8000d26:	f200 80b6 	bhi.w	8000e96 <__udivmoddi4+0x2b6>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 0408 	sub.w	r4, r4, r8
 8000d30:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d34:	e79f      	b.n	8000c76 <__udivmoddi4+0x96>
 8000d36:	f1c7 0c20 	rsb	ip, r7, #32
 8000d3a:	40bb      	lsls	r3, r7
 8000d3c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d40:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d44:	fa01 f407 	lsl.w	r4, r1, r7
 8000d48:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d4c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d50:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d54:	4325      	orrs	r5, r4
 8000d56:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d5a:	0c2c      	lsrs	r4, r5, #16
 8000d5c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d60:	fa1f fa8e 	uxth.w	sl, lr
 8000d64:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d68:	fb09 f40a 	mul.w	r4, r9, sl
 8000d6c:	429c      	cmp	r4, r3
 8000d6e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d72:	fa00 f107 	lsl.w	r1, r0, r7
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b0>
 8000d78:	eb1e 0303 	adds.w	r3, lr, r3
 8000d7c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d80:	f080 8087 	bcs.w	8000e92 <__udivmoddi4+0x2b2>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f240 8084 	bls.w	8000e92 <__udivmoddi4+0x2b2>
 8000d8a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d8e:	4473      	add	r3, lr
 8000d90:	1b1b      	subs	r3, r3, r4
 8000d92:	b2ad      	uxth	r5, r5
 8000d94:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d98:	fb08 3310 	mls	r3, r8, r0, r3
 8000d9c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000da0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000da4:	45a2      	cmp	sl, r4
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1da>
 8000da8:	eb1e 0404 	adds.w	r4, lr, r4
 8000dac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000db0:	d26b      	bcs.n	8000e8a <__udivmoddi4+0x2aa>
 8000db2:	45a2      	cmp	sl, r4
 8000db4:	d969      	bls.n	8000e8a <__udivmoddi4+0x2aa>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4474      	add	r4, lr
 8000dba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dbe:	fba0 8902 	umull	r8, r9, r0, r2
 8000dc2:	eba4 040a 	sub.w	r4, r4, sl
 8000dc6:	454c      	cmp	r4, r9
 8000dc8:	46c2      	mov	sl, r8
 8000dca:	464b      	mov	r3, r9
 8000dcc:	d354      	bcc.n	8000e78 <__udivmoddi4+0x298>
 8000dce:	d051      	beq.n	8000e74 <__udivmoddi4+0x294>
 8000dd0:	2e00      	cmp	r6, #0
 8000dd2:	d069      	beq.n	8000ea8 <__udivmoddi4+0x2c8>
 8000dd4:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd8:	eb64 0403 	sbc.w	r4, r4, r3
 8000ddc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000de0:	40fd      	lsrs	r5, r7
 8000de2:	40fc      	lsrs	r4, r7
 8000de4:	ea4c 0505 	orr.w	r5, ip, r5
 8000de8:	e9c6 5400 	strd	r5, r4, [r6]
 8000dec:	2700      	movs	r7, #0
 8000dee:	e747      	b.n	8000c80 <__udivmoddi4+0xa0>
 8000df0:	f1c2 0320 	rsb	r3, r2, #32
 8000df4:	fa20 f703 	lsr.w	r7, r0, r3
 8000df8:	4095      	lsls	r5, r2
 8000dfa:	fa01 f002 	lsl.w	r0, r1, r2
 8000dfe:	fa21 f303 	lsr.w	r3, r1, r3
 8000e02:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e06:	4338      	orrs	r0, r7
 8000e08:	0c01      	lsrs	r1, r0, #16
 8000e0a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e0e:	fa1f f885 	uxth.w	r8, r5
 8000e12:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e16:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e1a:	fb07 f308 	mul.w	r3, r7, r8
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d907      	bls.n	8000e36 <__udivmoddi4+0x256>
 8000e26:	1869      	adds	r1, r5, r1
 8000e28:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e2c:	d22f      	bcs.n	8000e8e <__udivmoddi4+0x2ae>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d92d      	bls.n	8000e8e <__udivmoddi4+0x2ae>
 8000e32:	3f02      	subs	r7, #2
 8000e34:	4429      	add	r1, r5
 8000e36:	1acb      	subs	r3, r1, r3
 8000e38:	b281      	uxth	r1, r0
 8000e3a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e3e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e46:	fb00 f308 	mul.w	r3, r0, r8
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d907      	bls.n	8000e5e <__udivmoddi4+0x27e>
 8000e4e:	1869      	adds	r1, r5, r1
 8000e50:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e54:	d217      	bcs.n	8000e86 <__udivmoddi4+0x2a6>
 8000e56:	428b      	cmp	r3, r1
 8000e58:	d915      	bls.n	8000e86 <__udivmoddi4+0x2a6>
 8000e5a:	3802      	subs	r0, #2
 8000e5c:	4429      	add	r1, r5
 8000e5e:	1ac9      	subs	r1, r1, r3
 8000e60:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e64:	e73b      	b.n	8000cde <__udivmoddi4+0xfe>
 8000e66:	4637      	mov	r7, r6
 8000e68:	4630      	mov	r0, r6
 8000e6a:	e709      	b.n	8000c80 <__udivmoddi4+0xa0>
 8000e6c:	4607      	mov	r7, r0
 8000e6e:	e6e7      	b.n	8000c40 <__udivmoddi4+0x60>
 8000e70:	4618      	mov	r0, r3
 8000e72:	e6fb      	b.n	8000c6c <__udivmoddi4+0x8c>
 8000e74:	4541      	cmp	r1, r8
 8000e76:	d2ab      	bcs.n	8000dd0 <__udivmoddi4+0x1f0>
 8000e78:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e7c:	eb69 020e 	sbc.w	r2, r9, lr
 8000e80:	3801      	subs	r0, #1
 8000e82:	4613      	mov	r3, r2
 8000e84:	e7a4      	b.n	8000dd0 <__udivmoddi4+0x1f0>
 8000e86:	4660      	mov	r0, ip
 8000e88:	e7e9      	b.n	8000e5e <__udivmoddi4+0x27e>
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	e795      	b.n	8000dba <__udivmoddi4+0x1da>
 8000e8e:	4667      	mov	r7, ip
 8000e90:	e7d1      	b.n	8000e36 <__udivmoddi4+0x256>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e77c      	b.n	8000d90 <__udivmoddi4+0x1b0>
 8000e96:	3802      	subs	r0, #2
 8000e98:	442c      	add	r4, r5
 8000e9a:	e747      	b.n	8000d2c <__udivmoddi4+0x14c>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	442b      	add	r3, r5
 8000ea2:	e72f      	b.n	8000d04 <__udivmoddi4+0x124>
 8000ea4:	4638      	mov	r0, r7
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xda>
 8000ea8:	4637      	mov	r7, r6
 8000eaa:	e6e9      	b.n	8000c80 <__udivmoddi4+0xa0>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	607b      	str	r3, [r7, #4]
 8000eba:	4b10      	ldr	r3, [pc, #64]	; (8000efc <MX_DMA_Init+0x4c>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	4a0f      	ldr	r2, [pc, #60]	; (8000efc <MX_DMA_Init+0x4c>)
 8000ec0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ec6:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <MX_DMA_Init+0x4c>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	200b      	movs	r0, #11
 8000ed8:	f001 fb73 	bl	80025c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000edc:	200b      	movs	r0, #11
 8000ede:	f001 fb8c 	bl	80025fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	2010      	movs	r0, #16
 8000ee8:	f001 fb6b 	bl	80025c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000eec:	2010      	movs	r0, #16
 8000eee:	f001 fb84 	bl	80025fa <HAL_NVIC_EnableIRQ>

}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40023800 	.word	0x40023800

08000f00 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08c      	sub	sp, #48	; 0x30
 8000f04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f06:	f107 031c 	add.w	r3, r7, #28
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	605a      	str	r2, [r3, #4]
 8000f10:	609a      	str	r2, [r3, #8]
 8000f12:	60da      	str	r2, [r3, #12]
 8000f14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	61bb      	str	r3, [r7, #24]
 8000f1a:	4b49      	ldr	r3, [pc, #292]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a48      	ldr	r2, [pc, #288]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f20:	f043 0304 	orr.w	r3, r3, #4
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
 8000f26:	4b46      	ldr	r3, [pc, #280]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	f003 0304 	and.w	r3, r3, #4
 8000f2e:	61bb      	str	r3, [r7, #24]
 8000f30:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	617b      	str	r3, [r7, #20]
 8000f36:	4b42      	ldr	r3, [pc, #264]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	4a41      	ldr	r2, [pc, #260]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f40:	6313      	str	r3, [r2, #48]	; 0x30
 8000f42:	4b3f      	ldr	r3, [pc, #252]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f4a:	617b      	str	r3, [r7, #20]
 8000f4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
 8000f52:	4b3b      	ldr	r3, [pc, #236]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	4a3a      	ldr	r2, [pc, #232]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5e:	4b38      	ldr	r3, [pc, #224]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	f003 0301 	and.w	r3, r3, #1
 8000f66:	613b      	str	r3, [r7, #16]
 8000f68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	60fb      	str	r3, [r7, #12]
 8000f6e:	4b34      	ldr	r3, [pc, #208]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	4a33      	ldr	r2, [pc, #204]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f74:	f043 0302 	orr.w	r3, r3, #2
 8000f78:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7a:	4b31      	ldr	r3, [pc, #196]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	4b2d      	ldr	r3, [pc, #180]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	4a2c      	ldr	r2, [pc, #176]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f90:	f043 0310 	orr.w	r3, r3, #16
 8000f94:	6313      	str	r3, [r2, #48]	; 0x30
 8000f96:	4b2a      	ldr	r3, [pc, #168]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	f003 0310 	and.w	r3, r3, #16
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	607b      	str	r3, [r7, #4]
 8000fa6:	4b26      	ldr	r3, [pc, #152]	; (8001040 <MX_GPIO_Init+0x140>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	4a25      	ldr	r2, [pc, #148]	; (8001040 <MX_GPIO_Init+0x140>)
 8000fac:	f043 0308 	orr.w	r3, r3, #8
 8000fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb2:	4b23      	ldr	r3, [pc, #140]	; (8001040 <MX_GPIO_Init+0x140>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	f003 0308 	and.w	r3, r3, #8
 8000fba:	607b      	str	r3, [r7, #4]
 8000fbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2104      	movs	r1, #4
 8000fc2:	4820      	ldr	r0, [pc, #128]	; (8001044 <MX_GPIO_Init+0x144>)
 8000fc4:	f002 f846 	bl	8003054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LPWM_R_Pin|RPWM_R_Pin|LPWM_L_Pin|RPWM_L_Pin, GPIO_PIN_SET);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000fce:	481e      	ldr	r0, [pc, #120]	; (8001048 <MX_GPIO_Init+0x148>)
 8000fd0:	f002 f840 	bl	8003054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_GRE_Pin|LED_ORG_Pin|LED_RED_Pin|LED_BLU_Pin, GPIO_PIN_RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000fda:	481b      	ldr	r0, [pc, #108]	; (8001048 <MX_GPIO_Init+0x148>)
 8000fdc:	f002 f83a 	bl	8003054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fe0:	2304      	movs	r3, #4
 8000fe2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fec:	2300      	movs	r3, #0
 8000fee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff0:	f107 031c 	add.w	r3, r7, #28
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4813      	ldr	r0, [pc, #76]	; (8001044 <MX_GPIO_Init+0x144>)
 8000ff8:	f001 feaa 	bl	8002d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LPWM_R_Pin|RPWM_R_Pin|LPWM_L_Pin|RPWM_L_Pin;
 8000ffc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001000:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001002:	2301      	movs	r3, #1
 8001004:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100a:	2303      	movs	r3, #3
 800100c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800100e:	f107 031c 	add.w	r3, r7, #28
 8001012:	4619      	mov	r1, r3
 8001014:	480c      	ldr	r0, [pc, #48]	; (8001048 <MX_GPIO_Init+0x148>)
 8001016:	f001 fe9b 	bl	8002d50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LED_GRE_Pin|LED_ORG_Pin|LED_RED_Pin|LED_BLU_Pin;
 800101a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800101e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001020:	2301      	movs	r3, #1
 8001022:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001024:	2301      	movs	r3, #1
 8001026:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001028:	2303      	movs	r3, #3
 800102a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800102c:	f107 031c 	add.w	r3, r7, #28
 8001030:	4619      	mov	r1, r3
 8001032:	4805      	ldr	r0, [pc, #20]	; (8001048 <MX_GPIO_Init+0x148>)
 8001034:	f001 fe8c 	bl	8002d50 <HAL_GPIO_Init>

}
 8001038:	bf00      	nop
 800103a:	3730      	adds	r7, #48	; 0x30
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40023800 	.word	0x40023800
 8001044:	40020400 	.word	0x40020400
 8001048:	40020c00 	.word	0x40020c00

0800104c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001050:	4b12      	ldr	r3, [pc, #72]	; (800109c <MX_I2C1_Init+0x50>)
 8001052:	4a13      	ldr	r2, [pc, #76]	; (80010a0 <MX_I2C1_Init+0x54>)
 8001054:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001056:	4b11      	ldr	r3, [pc, #68]	; (800109c <MX_I2C1_Init+0x50>)
 8001058:	4a12      	ldr	r2, [pc, #72]	; (80010a4 <MX_I2C1_Init+0x58>)
 800105a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800105c:	4b0f      	ldr	r3, [pc, #60]	; (800109c <MX_I2C1_Init+0x50>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001062:	4b0e      	ldr	r3, [pc, #56]	; (800109c <MX_I2C1_Init+0x50>)
 8001064:	2200      	movs	r2, #0
 8001066:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001068:	4b0c      	ldr	r3, [pc, #48]	; (800109c <MX_I2C1_Init+0x50>)
 800106a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800106e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001070:	4b0a      	ldr	r3, [pc, #40]	; (800109c <MX_I2C1_Init+0x50>)
 8001072:	2200      	movs	r2, #0
 8001074:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001076:	4b09      	ldr	r3, [pc, #36]	; (800109c <MX_I2C1_Init+0x50>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800107c:	4b07      	ldr	r3, [pc, #28]	; (800109c <MX_I2C1_Init+0x50>)
 800107e:	2200      	movs	r2, #0
 8001080:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <MX_I2C1_Init+0x50>)
 8001084:	2200      	movs	r2, #0
 8001086:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001088:	4804      	ldr	r0, [pc, #16]	; (800109c <MX_I2C1_Init+0x50>)
 800108a:	f002 f817 	bl	80030bc <HAL_I2C_Init>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001094:	f000 f98a 	bl	80013ac <Error_Handler>
  }

}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000204 	.word	0x20000204
 80010a0:	40005400 	.word	0x40005400
 80010a4:	00061a80 	.word	0x00061a80

080010a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a31      	ldr	r2, [pc, #196]	; (800118c <HAL_I2C_MspInit+0xe4>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d15c      	bne.n	8001184 <HAL_I2C_MspInit+0xdc>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
 80010ce:	4b30      	ldr	r3, [pc, #192]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	4a2f      	ldr	r2, [pc, #188]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	6313      	str	r3, [r2, #48]	; 0x30
 80010da:	4b2d      	ldr	r3, [pc, #180]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	613b      	str	r3, [r7, #16]
 80010e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IUM_SCL_Pin|IMU_SDA_Pin;
 80010e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010ec:	2312      	movs	r3, #18
 80010ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010f0:	2301      	movs	r3, #1
 80010f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f4:	2303      	movs	r3, #3
 80010f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010f8:	2304      	movs	r3, #4
 80010fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	4824      	ldr	r0, [pc, #144]	; (8001194 <HAL_I2C_MspInit+0xec>)
 8001104:	f001 fe24 	bl	8002d50 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001108:	2300      	movs	r3, #0
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	4b20      	ldr	r3, [pc, #128]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001110:	4a1f      	ldr	r2, [pc, #124]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 8001112:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001116:	6413      	str	r3, [r2, #64]	; 0x40
 8001118:	4b1d      	ldr	r3, [pc, #116]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001126:	4a1d      	ldr	r2, [pc, #116]	; (800119c <HAL_I2C_MspInit+0xf4>)
 8001128:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800112a:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800112c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001130:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800113a:	2200      	movs	r2, #0
 800113c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800113e:	4b16      	ldr	r3, [pc, #88]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001140:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001144:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001146:	4b14      	ldr	r3, [pc, #80]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001148:	2200      	movs	r2, #0
 800114a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800114c:	4b12      	ldr	r3, [pc, #72]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800114e:	2200      	movs	r2, #0
 8001150:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_CIRCULAR;
 8001152:	4b11      	ldr	r3, [pc, #68]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001154:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001158:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800115c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001160:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001162:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001164:	2200      	movs	r2, #0
 8001166:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001168:	480b      	ldr	r0, [pc, #44]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800116a:	f001 fa61 	bl	8002630 <HAL_DMA_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <HAL_I2C_MspInit+0xd0>
    {
      Error_Handler();
 8001174:	f000 f91a 	bl	80013ac <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4a07      	ldr	r2, [pc, #28]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800117c:	639a      	str	r2, [r3, #56]	; 0x38
 800117e:	4a06      	ldr	r2, [pc, #24]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001184:	bf00      	nop
 8001186:	3728      	adds	r7, #40	; 0x28
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40005400 	.word	0x40005400
 8001190:	40023800 	.word	0x40023800
 8001194:	40020400 	.word	0x40020400
 8001198:	20000258 	.word	0x20000258
 800119c:	40026010 	.word	0x40026010

080011a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011a4:	f001 f89e 	bl	80022e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a8:	f000 f83e 	bl	8001228 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ac:	f7ff fea8 	bl	8000f00 <MX_GPIO_Init>
  MX_DMA_Init();
 80011b0:	f7ff fe7e 	bl	8000eb0 <MX_DMA_Init>
  MX_TIM1_Init();
 80011b4:	f000 f9da 	bl	800156c <MX_TIM1_Init>
  MX_TIM2_Init();
 80011b8:	f000 fa84 	bl	80016c4 <MX_TIM2_Init>
  MX_TIM4_Init();
 80011bc:	f000 fad6 	bl	800176c <MX_TIM4_Init>
  MX_TIM9_Init();
 80011c0:	f000 fb76 	bl	80018b0 <MX_TIM9_Init>
  MX_USART2_UART_Init();
 80011c4:	f000 fce6 	bl	8001b94 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 80011c8:	f000 fb24 	bl	8001814 <MX_TIM5_Init>
  MX_I2C1_Init();
 80011cc:	f7ff ff3e 	bl	800104c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80011d0:	2100      	movs	r1, #0
 80011d2:	480e      	ldr	r0, [pc, #56]	; (800120c <main+0x6c>)
 80011d4:	f003 fc0c 	bl	80049f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80011d8:	2104      	movs	r1, #4
 80011da:	480c      	ldr	r0, [pc, #48]	; (800120c <main+0x6c>)
 80011dc:	f003 fc08 	bl	80049f0 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim9);
 80011e0:	480b      	ldr	r0, [pc, #44]	; (8001210 <main+0x70>)
 80011e2:	f003 fbac 	bl	800493e <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 80011e6:	480b      	ldr	r0, [pc, #44]	; (8001214 <main+0x74>)
 80011e8:	f003 fba9 	bl	800493e <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80011ec:	213c      	movs	r1, #60	; 0x3c
 80011ee:	480a      	ldr	r0, [pc, #40]	; (8001218 <main+0x78>)
 80011f0:	f003 fcc2 	bl	8004b78 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80011f4:	213c      	movs	r1, #60	; 0x3c
 80011f6:	4809      	ldr	r0, [pc, #36]	; (800121c <main+0x7c>)
 80011f8:	f003 fcbe 	bl	8004b78 <HAL_TIM_Encoder_Start>
  HAL_UART_Receive_DMA(&huart2 ,&receivebuffer[0], 6);
 80011fc:	2206      	movs	r2, #6
 80011fe:	4908      	ldr	r1, [pc, #32]	; (8001220 <main+0x80>)
 8001200:	4808      	ldr	r0, [pc, #32]	; (8001224 <main+0x84>)
 8001202:	f004 fc25 	bl	8005a50 <HAL_UART_Receive_DMA>

  MPU6050_INIT();
 8001206:	f000 fd9b 	bl	8001d40 <MPU6050_INIT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800120a:	e7fe      	b.n	800120a <main+0x6a>
 800120c:	20000450 	.word	0x20000450
 8001210:	20000490 	.word	0x20000490
 8001214:	20000410 	.word	0x20000410
 8001218:	200003d0 	.word	0x200003d0
 800121c:	200004d0 	.word	0x200004d0
 8001220:	2000032c 	.word	0x2000032c
 8001224:	20000570 	.word	0x20000570

08001228 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b094      	sub	sp, #80	; 0x50
 800122c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800122e:	f107 0320 	add.w	r3, r7, #32
 8001232:	2230      	movs	r2, #48	; 0x30
 8001234:	2100      	movs	r1, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f005 fb66 	bl	8006908 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800123c:	f107 030c 	add.w	r3, r7, #12
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800124c:	2300      	movs	r3, #0
 800124e:	60bb      	str	r3, [r7, #8]
 8001250:	4b28      	ldr	r3, [pc, #160]	; (80012f4 <SystemClock_Config+0xcc>)
 8001252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001254:	4a27      	ldr	r2, [pc, #156]	; (80012f4 <SystemClock_Config+0xcc>)
 8001256:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800125a:	6413      	str	r3, [r2, #64]	; 0x40
 800125c:	4b25      	ldr	r3, [pc, #148]	; (80012f4 <SystemClock_Config+0xcc>)
 800125e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001260:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001264:	60bb      	str	r3, [r7, #8]
 8001266:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001268:	2300      	movs	r3, #0
 800126a:	607b      	str	r3, [r7, #4]
 800126c:	4b22      	ldr	r3, [pc, #136]	; (80012f8 <SystemClock_Config+0xd0>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a21      	ldr	r2, [pc, #132]	; (80012f8 <SystemClock_Config+0xd0>)
 8001272:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001276:	6013      	str	r3, [r2, #0]
 8001278:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <SystemClock_Config+0xd0>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001280:	607b      	str	r3, [r7, #4]
 8001282:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001284:	2301      	movs	r3, #1
 8001286:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800128c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800128e:	2302      	movs	r3, #2
 8001290:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001292:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001296:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001298:	2308      	movs	r3, #8
 800129a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800129c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80012a2:	2304      	movs	r3, #4
 80012a4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012a6:	2304      	movs	r3, #4
 80012a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012aa:	f107 0320 	add.w	r3, r7, #32
 80012ae:	4618      	mov	r0, r3
 80012b0:	f002 feb8 	bl	8004024 <HAL_RCC_OscConfig>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <SystemClock_Config+0x96>
  {
    Error_Handler();
 80012ba:	f000 f877 	bl	80013ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012be:	230f      	movs	r3, #15
 80012c0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c2:	2302      	movs	r3, #2
 80012c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012d6:	f107 030c 	add.w	r3, r7, #12
 80012da:	2102      	movs	r1, #2
 80012dc:	4618      	mov	r0, r3
 80012de:	f003 f911 	bl	8004504 <HAL_RCC_ClockConfig>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80012e8:	f000 f860 	bl	80013ac <Error_Handler>
  }
}
 80012ec:	bf00      	nop
 80012ee:	3750      	adds	r7, #80	; 0x50
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40023800 	.word	0x40023800
 80012f8:	40007000 	.word	0x40007000

080012fc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08c      	sub	sp, #48	; 0x30
 8001300:	af02      	add	r7, sp, #8
 8001302:	6078      	str	r0, [r7, #4]
//	delay 5ms
	if(htim->Instance==htim5.Instance){
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b24      	ldr	r3, [pc, #144]	; (800139c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	429a      	cmp	r2, r3
 800130e:	d041      	beq.n	8001394 <HAL_TIM_PeriodElapsedCallback+0x98>
*/


	}
//	delay 100ms
	else if(htim->Instance==htim9.Instance){
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4b22      	ldr	r3, [pc, #136]	; (80013a0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	429a      	cmp	r2, r3
 800131a:	d13b      	bne.n	8001394 <HAL_TIM_PeriodElapsedCallback+0x98>

// 		ss = sensor
		struct data ss = ReadMPU();
 800131c:	f107 0308 	add.w	r3, r7, #8
 8001320:	4618      	mov	r0, r3
 8001322:	f000 fdbd 	bl	8001ea0 <ReadMPU>
//		testt[2] = ss.accel_z;
//		testt[3] = ss.gyro_x;
//		testt[4] = ss.gyro_y;
//		testt[5] = ss.gyro_z;
//		testt[6] = ss.temp;
		testt[9]++;
 8001326:	4b1f      	ldr	r3, [pc, #124]	; (80013a4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001328:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800132c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001330:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001336:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		if (testt[9]>=65000)
 800133a:	4b1a      	ldr	r3, [pc, #104]	; (80013a4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800133c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001340:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80013a8 <HAL_TIM_PeriodElapsedCallback+0xac>
 8001344:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134c:	db03      	blt.n	8001356 <HAL_TIM_PeriodElapsedCallback+0x5a>
			testt[9]=0;
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001350:	f04f 0200 	mov.w	r2, #0
 8001354:	625a      	str	r2, [r3, #36]	; 0x24
		volatile int16_t *velo;
		velo = Get_Velocity();
 8001356:	f000 feed 	bl	8002134 <Get_Velocity>
 800135a:	6278      	str	r0, [r7, #36]	; 0x24
//		testt[2] = ss.accel_x;
//		testt[3] = ss.gyro_x;


//		UartTransmit(*(velo), *(velo+2), ss.accel_x, ss.gyro_x, 1);
		UartTransmit(testt[9], *(velo+2), ss.accel_x, ss.gyro_x, 1);
 800135c:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800135e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001362:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001366:	ee17 3a90 	vmov	r3, s15
 800136a:	b218      	sxth	r0, r3
 800136c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136e:	3304      	adds	r3, #4
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	b219      	sxth	r1, r3
 8001374:	edd7 7a06 	vldr	s15, [r7, #24]
 8001378:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 800137c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001380:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001384:	2301      	movs	r3, #1
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	ee17 3a90 	vmov	r3, s15
 800138c:	ee17 2a10 	vmov	r2, s14
 8001390:	f000 ff84 	bl	800229c <UartTransmit>
/*		if(v_target[0] >= 19.0f) vt=-0.5f;
		else if (v_target[0] <= 2.0) vt = 0.5f;
*/

	}
}
 8001394:	bf00      	nop
 8001396:	3728      	adds	r7, #40	; 0x28
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000410 	.word	0x20000410
 80013a0:	20000490 	.word	0x20000490
 80013a4:	200002c0 	.word	0x200002c0
 80013a8:	477de800 	.word	0x477de800

080013ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80013b0:	bf00      	nop
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
	...

080013bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	607b      	str	r3, [r7, #4]
 80013c6:	4b10      	ldr	r3, [pc, #64]	; (8001408 <HAL_MspInit+0x4c>)
 80013c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ca:	4a0f      	ldr	r2, [pc, #60]	; (8001408 <HAL_MspInit+0x4c>)
 80013cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013d0:	6453      	str	r3, [r2, #68]	; 0x44
 80013d2:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <HAL_MspInit+0x4c>)
 80013d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	603b      	str	r3, [r7, #0]
 80013e2:	4b09      	ldr	r3, [pc, #36]	; (8001408 <HAL_MspInit+0x4c>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e6:	4a08      	ldr	r2, [pc, #32]	; (8001408 <HAL_MspInit+0x4c>)
 80013e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ec:	6413      	str	r3, [r2, #64]	; 0x40
 80013ee:	4b06      	ldr	r3, [pc, #24]	; (8001408 <HAL_MspInit+0x4c>)
 80013f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f6:	603b      	str	r3, [r7, #0]
 80013f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	40023800 	.word	0x40023800

0800140c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800141e:	e7fe      	b.n	800141e <HardFault_Handler+0x4>

08001420 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001424:	e7fe      	b.n	8001424 <MemManage_Handler+0x4>

08001426 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001426:	b480      	push	{r7}
 8001428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800142a:	e7fe      	b.n	800142a <BusFault_Handler+0x4>

0800142c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001430:	e7fe      	b.n	8001430 <UsageFault_Handler+0x4>

08001432 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001432:	b480      	push	{r7}
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001436:	bf00      	nop
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800144e:	b480      	push	{r7}
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001452:	bf00      	nop
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001460:	f000 ff92 	bl	8002388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001464:	bf00      	nop
 8001466:	bd80      	pop	{r7, pc}

08001468 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800146c:	4802      	ldr	r0, [pc, #8]	; (8001478 <DMA1_Stream0_IRQHandler+0x10>)
 800146e:	f001 fa07 	bl	8002880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000258 	.word	0x20000258

0800147c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001480:	4802      	ldr	r0, [pc, #8]	; (800148c <DMA1_Stream5_IRQHandler+0x10>)
 8001482:	f001 f9fd 	bl	8002880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000510 	.word	0x20000510

08001490 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001494:	4803      	ldr	r0, [pc, #12]	; (80014a4 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8001496:	f003 fba6 	bl	8004be6 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 800149a:	4803      	ldr	r0, [pc, #12]	; (80014a8 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 800149c:	f003 fba3 	bl	8004be6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000450 	.word	0x20000450
 80014a8:	20000490 	.word	0x20000490

080014ac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014b0:	4802      	ldr	r0, [pc, #8]	; (80014bc <USART2_IRQHandler+0x10>)
 80014b2:	f004 fb4d 	bl	8005b50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000570 	.word	0x20000570

080014c0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80014c4:	4802      	ldr	r0, [pc, #8]	; (80014d0 <TIM5_IRQHandler+0x10>)
 80014c6:	f003 fb8e 	bl	8004be6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000410 	.word	0x20000410

080014d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014dc:	4a14      	ldr	r2, [pc, #80]	; (8001530 <_sbrk+0x5c>)
 80014de:	4b15      	ldr	r3, [pc, #84]	; (8001534 <_sbrk+0x60>)
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014e8:	4b13      	ldr	r3, [pc, #76]	; (8001538 <_sbrk+0x64>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d102      	bne.n	80014f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014f0:	4b11      	ldr	r3, [pc, #68]	; (8001538 <_sbrk+0x64>)
 80014f2:	4a12      	ldr	r2, [pc, #72]	; (800153c <_sbrk+0x68>)
 80014f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014f6:	4b10      	ldr	r3, [pc, #64]	; (8001538 <_sbrk+0x64>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4413      	add	r3, r2
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	429a      	cmp	r2, r3
 8001502:	d207      	bcs.n	8001514 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001504:	f005 f9d6 	bl	80068b4 <__errno>
 8001508:	4602      	mov	r2, r0
 800150a:	230c      	movs	r3, #12
 800150c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800150e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001512:	e009      	b.n	8001528 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001514:	4b08      	ldr	r3, [pc, #32]	; (8001538 <_sbrk+0x64>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800151a:	4b07      	ldr	r3, [pc, #28]	; (8001538 <_sbrk+0x64>)
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4413      	add	r3, r2
 8001522:	4a05      	ldr	r2, [pc, #20]	; (8001538 <_sbrk+0x64>)
 8001524:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001526:	68fb      	ldr	r3, [r7, #12]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3718      	adds	r7, #24
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20020000 	.word	0x20020000
 8001534:	00000400 	.word	0x00000400
 8001538:	200001f8 	.word	0x200001f8
 800153c:	200005b8 	.word	0x200005b8

08001540 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001544:	4b08      	ldr	r3, [pc, #32]	; (8001568 <SystemInit+0x28>)
 8001546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800154a:	4a07      	ldr	r2, [pc, #28]	; (8001568 <SystemInit+0x28>)
 800154c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001550:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001554:	4b04      	ldr	r3, [pc, #16]	; (8001568 <SystemInit+0x28>)
 8001556:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800155a:	609a      	str	r2, [r3, #8]
#endif
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e000ed00 	.word	0xe000ed00

0800156c <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b096      	sub	sp, #88	; 0x58
 8001570:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001572:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001580:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800158a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
 8001598:	611a      	str	r2, [r3, #16]
 800159a:	615a      	str	r2, [r3, #20]
 800159c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	2220      	movs	r2, #32
 80015a2:	2100      	movs	r1, #0
 80015a4:	4618      	mov	r0, r3
 80015a6:	f005 f9af 	bl	8006908 <memset>

  htim1.Instance = TIM1;
 80015aa:	4b44      	ldr	r3, [pc, #272]	; (80016bc <MX_TIM1_Init+0x150>)
 80015ac:	4a44      	ldr	r2, [pc, #272]	; (80016c0 <MX_TIM1_Init+0x154>)
 80015ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14;
 80015b0:	4b42      	ldr	r3, [pc, #264]	; (80016bc <MX_TIM1_Init+0x150>)
 80015b2:	220e      	movs	r2, #14
 80015b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b6:	4b41      	ldr	r3, [pc, #260]	; (80016bc <MX_TIM1_Init+0x150>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 299;
 80015bc:	4b3f      	ldr	r3, [pc, #252]	; (80016bc <MX_TIM1_Init+0x150>)
 80015be:	f240 122b 	movw	r2, #299	; 0x12b
 80015c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c4:	4b3d      	ldr	r3, [pc, #244]	; (80016bc <MX_TIM1_Init+0x150>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015ca:	4b3c      	ldr	r3, [pc, #240]	; (80016bc <MX_TIM1_Init+0x150>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d0:	4b3a      	ldr	r3, [pc, #232]	; (80016bc <MX_TIM1_Init+0x150>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015d6:	4839      	ldr	r0, [pc, #228]	; (80016bc <MX_TIM1_Init+0x150>)
 80015d8:	f003 f986 	bl	80048e8 <HAL_TIM_Base_Init>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80015e2:	f7ff fee3 	bl	80013ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ea:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015f0:	4619      	mov	r1, r3
 80015f2:	4832      	ldr	r0, [pc, #200]	; (80016bc <MX_TIM1_Init+0x150>)
 80015f4:	f003 fcc6 	bl	8004f84 <HAL_TIM_ConfigClockSource>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80015fe:	f7ff fed5 	bl	80013ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001602:	482e      	ldr	r0, [pc, #184]	; (80016bc <MX_TIM1_Init+0x150>)
 8001604:	f003 f9bf 	bl	8004986 <HAL_TIM_PWM_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800160e:	f7ff fecd 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001612:	2300      	movs	r3, #0
 8001614:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001616:	2300      	movs	r3, #0
 8001618:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800161a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800161e:	4619      	mov	r1, r3
 8001620:	4826      	ldr	r0, [pc, #152]	; (80016bc <MX_TIM1_Init+0x150>)
 8001622:	f004 f85b 	bl	80056dc <HAL_TIMEx_MasterConfigSynchronization>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800162c:	f7ff febe 	bl	80013ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001630:	2360      	movs	r3, #96	; 0x60
 8001632:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001634:	2300      	movs	r3, #0
 8001636:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001638:	2300      	movs	r3, #0
 800163a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800163c:	2300      	movs	r3, #0
 800163e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001640:	2300      	movs	r3, #0
 8001642:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001644:	2300      	movs	r3, #0
 8001646:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001648:	2300      	movs	r3, #0
 800164a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800164c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001650:	2200      	movs	r2, #0
 8001652:	4619      	mov	r1, r3
 8001654:	4819      	ldr	r0, [pc, #100]	; (80016bc <MX_TIM1_Init+0x150>)
 8001656:	f003 fbcf 	bl	8004df8 <HAL_TIM_PWM_ConfigChannel>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001660:	f7ff fea4 	bl	80013ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001664:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001668:	2204      	movs	r2, #4
 800166a:	4619      	mov	r1, r3
 800166c:	4813      	ldr	r0, [pc, #76]	; (80016bc <MX_TIM1_Init+0x150>)
 800166e:	f003 fbc3 	bl	8004df8 <HAL_TIM_PWM_ConfigChannel>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001678:	f7ff fe98 	bl	80013ac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800167c:	2300      	movs	r3, #0
 800167e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001680:	2300      	movs	r3, #0
 8001682:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001684:	2300      	movs	r3, #0
 8001686:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001688:	2300      	movs	r3, #0
 800168a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001690:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001694:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001696:	2300      	movs	r3, #0
 8001698:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800169a:	1d3b      	adds	r3, r7, #4
 800169c:	4619      	mov	r1, r3
 800169e:	4807      	ldr	r0, [pc, #28]	; (80016bc <MX_TIM1_Init+0x150>)
 80016a0:	f004 f88a 	bl	80057b8 <HAL_TIMEx_ConfigBreakDeadTime>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80016aa:	f7ff fe7f 	bl	80013ac <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80016ae:	4803      	ldr	r0, [pc, #12]	; (80016bc <MX_TIM1_Init+0x150>)
 80016b0:	f000 fa36 	bl	8001b20 <HAL_TIM_MspPostInit>

}
 80016b4:	bf00      	nop
 80016b6:	3758      	adds	r7, #88	; 0x58
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20000450 	.word	0x20000450
 80016c0:	40010000 	.word	0x40010000

080016c4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08c      	sub	sp, #48	; 0x30
 80016c8:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80016ca:	f107 030c 	add.w	r3, r7, #12
 80016ce:	2224      	movs	r2, #36	; 0x24
 80016d0:	2100      	movs	r1, #0
 80016d2:	4618      	mov	r0, r3
 80016d4:	f005 f918 	bl	8006908 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d8:	1d3b      	adds	r3, r7, #4
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 80016e0:	4b21      	ldr	r3, [pc, #132]	; (8001768 <MX_TIM2_Init+0xa4>)
 80016e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80016e8:	4b1f      	ldr	r3, [pc, #124]	; (8001768 <MX_TIM2_Init+0xa4>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ee:	4b1e      	ldr	r3, [pc, #120]	; (8001768 <MX_TIM2_Init+0xa4>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 80016f4:	4b1c      	ldr	r3, [pc, #112]	; (8001768 <MX_TIM2_Init+0xa4>)
 80016f6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80016fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016fc:	4b1a      	ldr	r3, [pc, #104]	; (8001768 <MX_TIM2_Init+0xa4>)
 80016fe:	2200      	movs	r2, #0
 8001700:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001702:	4b19      	ldr	r3, [pc, #100]	; (8001768 <MX_TIM2_Init+0xa4>)
 8001704:	2200      	movs	r2, #0
 8001706:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001708:	2303      	movs	r3, #3
 800170a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800170c:	2300      	movs	r3, #0
 800170e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001710:	2301      	movs	r3, #1
 8001712:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001714:	2300      	movs	r3, #0
 8001716:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800171c:	2300      	movs	r3, #0
 800171e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001720:	2301      	movs	r3, #1
 8001722:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001724:	2300      	movs	r3, #0
 8001726:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	4619      	mov	r1, r3
 8001732:	480d      	ldr	r0, [pc, #52]	; (8001768 <MX_TIM2_Init+0xa4>)
 8001734:	f003 f98e 	bl	8004a54 <HAL_TIM_Encoder_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800173e:	f7ff fe35 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001746:	2300      	movs	r3, #0
 8001748:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	4619      	mov	r1, r3
 800174e:	4806      	ldr	r0, [pc, #24]	; (8001768 <MX_TIM2_Init+0xa4>)
 8001750:	f003 ffc4 	bl	80056dc <HAL_TIMEx_MasterConfigSynchronization>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800175a:	f7ff fe27 	bl	80013ac <Error_Handler>
  }

}
 800175e:	bf00      	nop
 8001760:	3730      	adds	r7, #48	; 0x30
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	200004d0 	.word	0x200004d0

0800176c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b08c      	sub	sp, #48	; 0x30
 8001770:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001772:	f107 030c 	add.w	r3, r7, #12
 8001776:	2224      	movs	r2, #36	; 0x24
 8001778:	2100      	movs	r1, #0
 800177a:	4618      	mov	r0, r3
 800177c:	f005 f8c4 	bl	8006908 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001780:	1d3b      	adds	r3, r7, #4
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8001788:	4b20      	ldr	r3, [pc, #128]	; (800180c <MX_TIM4_Init+0xa0>)
 800178a:	4a21      	ldr	r2, [pc, #132]	; (8001810 <MX_TIM4_Init+0xa4>)
 800178c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800178e:	4b1f      	ldr	r3, [pc, #124]	; (800180c <MX_TIM4_Init+0xa0>)
 8001790:	2200      	movs	r2, #0
 8001792:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001794:	4b1d      	ldr	r3, [pc, #116]	; (800180c <MX_TIM4_Init+0xa0>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000;
 800179a:	4b1c      	ldr	r3, [pc, #112]	; (800180c <MX_TIM4_Init+0xa0>)
 800179c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80017a0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017a2:	4b1a      	ldr	r3, [pc, #104]	; (800180c <MX_TIM4_Init+0xa0>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a8:	4b18      	ldr	r3, [pc, #96]	; (800180c <MX_TIM4_Init+0xa0>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017ae:	2303      	movs	r3, #3
 80017b0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017b6:	2301      	movs	r3, #1
 80017b8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017c2:	2300      	movs	r3, #0
 80017c4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017c6:	2301      	movs	r3, #1
 80017c8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017ca:	2300      	movs	r3, #0
 80017cc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80017d2:	f107 030c 	add.w	r3, r7, #12
 80017d6:	4619      	mov	r1, r3
 80017d8:	480c      	ldr	r0, [pc, #48]	; (800180c <MX_TIM4_Init+0xa0>)
 80017da:	f003 f93b 	bl	8004a54 <HAL_TIM_Encoder_Init>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80017e4:	f7ff fde2 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e8:	2300      	movs	r3, #0
 80017ea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ec:	2300      	movs	r3, #0
 80017ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	4619      	mov	r1, r3
 80017f4:	4805      	ldr	r0, [pc, #20]	; (800180c <MX_TIM4_Init+0xa0>)
 80017f6:	f003 ff71 	bl	80056dc <HAL_TIMEx_MasterConfigSynchronization>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001800:	f7ff fdd4 	bl	80013ac <Error_Handler>
  }

}
 8001804:	bf00      	nop
 8001806:	3730      	adds	r7, #48	; 0x30
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	200003d0 	.word	0x200003d0
 8001810:	40000800 	.word	0x40000800

08001814 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800181a:	f107 0308 	add.w	r3, r7, #8
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001828:	463b      	mov	r3, r7
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8001830:	4b1d      	ldr	r3, [pc, #116]	; (80018a8 <MX_TIM5_Init+0x94>)
 8001832:	4a1e      	ldr	r2, [pc, #120]	; (80018ac <MX_TIM5_Init+0x98>)
 8001834:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8400;
 8001836:	4b1c      	ldr	r3, [pc, #112]	; (80018a8 <MX_TIM5_Init+0x94>)
 8001838:	f242 02d0 	movw	r2, #8400	; 0x20d0
 800183c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800183e:	4b1a      	ldr	r3, [pc, #104]	; (80018a8 <MX_TIM5_Init+0x94>)
 8001840:	2200      	movs	r2, #0
 8001842:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 49;
 8001844:	4b18      	ldr	r3, [pc, #96]	; (80018a8 <MX_TIM5_Init+0x94>)
 8001846:	2231      	movs	r2, #49	; 0x31
 8001848:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800184a:	4b17      	ldr	r3, [pc, #92]	; (80018a8 <MX_TIM5_Init+0x94>)
 800184c:	2200      	movs	r2, #0
 800184e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001850:	4b15      	ldr	r3, [pc, #84]	; (80018a8 <MX_TIM5_Init+0x94>)
 8001852:	2200      	movs	r2, #0
 8001854:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001856:	4814      	ldr	r0, [pc, #80]	; (80018a8 <MX_TIM5_Init+0x94>)
 8001858:	f003 f846 	bl	80048e8 <HAL_TIM_Base_Init>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001862:	f7ff fda3 	bl	80013ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001866:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800186a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800186c:	f107 0308 	add.w	r3, r7, #8
 8001870:	4619      	mov	r1, r3
 8001872:	480d      	ldr	r0, [pc, #52]	; (80018a8 <MX_TIM5_Init+0x94>)
 8001874:	f003 fb86 	bl	8004f84 <HAL_TIM_ConfigClockSource>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800187e:	f7ff fd95 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001882:	2300      	movs	r3, #0
 8001884:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001886:	2300      	movs	r3, #0
 8001888:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800188a:	463b      	mov	r3, r7
 800188c:	4619      	mov	r1, r3
 800188e:	4806      	ldr	r0, [pc, #24]	; (80018a8 <MX_TIM5_Init+0x94>)
 8001890:	f003 ff24 	bl	80056dc <HAL_TIMEx_MasterConfigSynchronization>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800189a:	f7ff fd87 	bl	80013ac <Error_Handler>
  }

}
 800189e:	bf00      	nop
 80018a0:	3718      	adds	r7, #24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000410 	.word	0x20000410
 80018ac:	40000c00 	.word	0x40000c00

080018b0 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018b6:	463b      	mov	r3, r7
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]

  htim9.Instance = TIM9;
 80018c2:	4b16      	ldr	r3, [pc, #88]	; (800191c <MX_TIM9_Init+0x6c>)
 80018c4:	4a16      	ldr	r2, [pc, #88]	; (8001920 <MX_TIM9_Init+0x70>)
 80018c6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 8400;
 80018c8:	4b14      	ldr	r3, [pc, #80]	; (800191c <MX_TIM9_Init+0x6c>)
 80018ca:	f242 02d0 	movw	r2, #8400	; 0x20d0
 80018ce:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d0:	4b12      	ldr	r3, [pc, #72]	; (800191c <MX_TIM9_Init+0x6c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 999;
 80018d6:	4b11      	ldr	r3, [pc, #68]	; (800191c <MX_TIM9_Init+0x6c>)
 80018d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018dc:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018de:	4b0f      	ldr	r3, [pc, #60]	; (800191c <MX_TIM9_Init+0x6c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e4:	4b0d      	ldr	r3, [pc, #52]	; (800191c <MX_TIM9_Init+0x6c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80018ea:	480c      	ldr	r0, [pc, #48]	; (800191c <MX_TIM9_Init+0x6c>)
 80018ec:	f002 fffc 	bl	80048e8 <HAL_TIM_Base_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 80018f6:	f7ff fd59 	bl	80013ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018fe:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001900:	463b      	mov	r3, r7
 8001902:	4619      	mov	r1, r3
 8001904:	4805      	ldr	r0, [pc, #20]	; (800191c <MX_TIM9_Init+0x6c>)
 8001906:	f003 fb3d 	bl	8004f84 <HAL_TIM_ConfigClockSource>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8001910:	f7ff fd4c 	bl	80013ac <Error_Handler>
  }

}
 8001914:	bf00      	nop
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20000490 	.word	0x20000490
 8001920:	40014000 	.word	0x40014000

08001924 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a2a      	ldr	r2, [pc, #168]	; (80019dc <HAL_TIM_Base_MspInit+0xb8>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d116      	bne.n	8001964 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
 800193a:	4b29      	ldr	r3, [pc, #164]	; (80019e0 <HAL_TIM_Base_MspInit+0xbc>)
 800193c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193e:	4a28      	ldr	r2, [pc, #160]	; (80019e0 <HAL_TIM_Base_MspInit+0xbc>)
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	6453      	str	r3, [r2, #68]	; 0x44
 8001946:	4b26      	ldr	r3, [pc, #152]	; (80019e0 <HAL_TIM_Base_MspInit+0xbc>)
 8001948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	617b      	str	r3, [r7, #20]
 8001950:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001952:	2200      	movs	r2, #0
 8001954:	2100      	movs	r1, #0
 8001956:	2018      	movs	r0, #24
 8001958:	f000 fe33 	bl	80025c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800195c:	2018      	movs	r0, #24
 800195e:	f000 fe4c 	bl	80025fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8001962:	e036      	b.n	80019d2 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM5)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a1e      	ldr	r2, [pc, #120]	; (80019e4 <HAL_TIM_Base_MspInit+0xc0>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d116      	bne.n	800199c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	4b1b      	ldr	r3, [pc, #108]	; (80019e0 <HAL_TIM_Base_MspInit+0xbc>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	4a1a      	ldr	r2, [pc, #104]	; (80019e0 <HAL_TIM_Base_MspInit+0xbc>)
 8001978:	f043 0308 	orr.w	r3, r3, #8
 800197c:	6413      	str	r3, [r2, #64]	; 0x40
 800197e:	4b18      	ldr	r3, [pc, #96]	; (80019e0 <HAL_TIM_Base_MspInit+0xbc>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001982:	f003 0308 	and.w	r3, r3, #8
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	2100      	movs	r1, #0
 800198e:	2032      	movs	r0, #50	; 0x32
 8001990:	f000 fe17 	bl	80025c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001994:	2032      	movs	r0, #50	; 0x32
 8001996:	f000 fe30 	bl	80025fa <HAL_NVIC_EnableIRQ>
}
 800199a:	e01a      	b.n	80019d2 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM9)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a11      	ldr	r2, [pc, #68]	; (80019e8 <HAL_TIM_Base_MspInit+0xc4>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d115      	bne.n	80019d2 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
 80019aa:	4b0d      	ldr	r3, [pc, #52]	; (80019e0 <HAL_TIM_Base_MspInit+0xbc>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ae:	4a0c      	ldr	r2, [pc, #48]	; (80019e0 <HAL_TIM_Base_MspInit+0xbc>)
 80019b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019b4:	6453      	str	r3, [r2, #68]	; 0x44
 80019b6:	4b0a      	ldr	r3, [pc, #40]	; (80019e0 <HAL_TIM_Base_MspInit+0xbc>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2100      	movs	r1, #0
 80019c6:	2018      	movs	r0, #24
 80019c8:	f000 fdfb 	bl	80025c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80019cc:	2018      	movs	r0, #24
 80019ce:	f000 fe14 	bl	80025fa <HAL_NVIC_EnableIRQ>
}
 80019d2:	bf00      	nop
 80019d4:	3718      	adds	r7, #24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40010000 	.word	0x40010000
 80019e0:	40023800 	.word	0x40023800
 80019e4:	40000c00 	.word	0x40000c00
 80019e8:	40014000 	.word	0x40014000

080019ec <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08c      	sub	sp, #48	; 0x30
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f4:	f107 031c 	add.w	r3, r7, #28
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a0c:	d14a      	bne.n	8001aa4 <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61bb      	str	r3, [r7, #24]
 8001a12:	4b3f      	ldr	r3, [pc, #252]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a16:	4a3e      	ldr	r2, [pc, #248]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a18:	f043 0301 	orr.w	r3, r3, #1
 8001a1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a1e:	4b3c      	ldr	r3, [pc, #240]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	61bb      	str	r3, [r7, #24]
 8001a28:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	617b      	str	r3, [r7, #20]
 8001a2e:	4b38      	ldr	r3, [pc, #224]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4a37      	ldr	r2, [pc, #220]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a34:	f043 0301 	orr.w	r3, r3, #1
 8001a38:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3a:	4b35      	ldr	r3, [pc, #212]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	617b      	str	r3, [r7, #20]
 8001a44:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	4b31      	ldr	r3, [pc, #196]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	4a30      	ldr	r2, [pc, #192]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a50:	f043 0302 	orr.w	r3, r3, #2
 8001a54:	6313      	str	r3, [r2, #48]	; 0x30
 8001a56:	4b2e      	ldr	r3, [pc, #184]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_R1_Pin;
 8001a62:	2320      	movs	r3, #32
 8001a64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a66:	2302      	movs	r3, #2
 8001a68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a72:	2301      	movs	r3, #1
 8001a74:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENCODER_R1_GPIO_Port, &GPIO_InitStruct);
 8001a76:	f107 031c 	add.w	r3, r7, #28
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4825      	ldr	r0, [pc, #148]	; (8001b14 <HAL_TIM_Encoder_MspInit+0x128>)
 8001a7e:	f001 f967 	bl	8002d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_R2_Pin;
 8001a82:	2308      	movs	r3, #8
 8001a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a86:	2302      	movs	r3, #2
 8001a88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a92:	2301      	movs	r3, #1
 8001a94:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENCODER_R2_GPIO_Port, &GPIO_InitStruct);
 8001a96:	f107 031c 	add.w	r3, r7, #28
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	481e      	ldr	r0, [pc, #120]	; (8001b18 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001a9e:	f001 f957 	bl	8002d50 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001aa2:	e030      	b.n	8001b06 <HAL_TIM_Encoder_MspInit+0x11a>
  else if(tim_encoderHandle->Instance==TIM4)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a1c      	ldr	r2, [pc, #112]	; (8001b1c <HAL_TIM_Encoder_MspInit+0x130>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d12b      	bne.n	8001b06 <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	60fb      	str	r3, [r7, #12]
 8001ab2:	4b17      	ldr	r3, [pc, #92]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	4a16      	ldr	r2, [pc, #88]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ab8:	f043 0304 	orr.w	r3, r3, #4
 8001abc:	6413      	str	r3, [r2, #64]	; 0x40
 8001abe:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac2:	f003 0304 	and.w	r3, r3, #4
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	60bb      	str	r3, [r7, #8]
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	4a0f      	ldr	r2, [pc, #60]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ad4:	f043 0302 	orr.w	r3, r3, #2
 8001ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ada:	4b0d      	ldr	r3, [pc, #52]	; (8001b10 <HAL_TIM_Encoder_MspInit+0x124>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	60bb      	str	r3, [r7, #8]
 8001ae4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_L2_Pin|ENCODER_L1_Pin;
 8001ae6:	23c0      	movs	r3, #192	; 0xc0
 8001ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aea:	2302      	movs	r3, #2
 8001aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af2:	2300      	movs	r3, #0
 8001af4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001af6:	2302      	movs	r3, #2
 8001af8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001afa:	f107 031c 	add.w	r3, r7, #28
 8001afe:	4619      	mov	r1, r3
 8001b00:	4805      	ldr	r0, [pc, #20]	; (8001b18 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001b02:	f001 f925 	bl	8002d50 <HAL_GPIO_Init>
}
 8001b06:	bf00      	nop
 8001b08:	3730      	adds	r7, #48	; 0x30
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40023800 	.word	0x40023800
 8001b14:	40020000 	.word	0x40020000
 8001b18:	40020400 	.word	0x40020400
 8001b1c:	40000800 	.word	0x40000800

08001b20 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b088      	sub	sp, #32
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b28:	f107 030c 	add.w	r3, r7, #12
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	60da      	str	r2, [r3, #12]
 8001b36:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a12      	ldr	r2, [pc, #72]	; (8001b88 <HAL_TIM_MspPostInit+0x68>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d11e      	bne.n	8001b80 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	60bb      	str	r3, [r7, #8]
 8001b46:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <HAL_TIM_MspPostInit+0x6c>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	4a10      	ldr	r2, [pc, #64]	; (8001b8c <HAL_TIM_MspPostInit+0x6c>)
 8001b4c:	f043 0310 	orr.w	r3, r3, #16
 8001b50:	6313      	str	r3, [r2, #48]	; 0x30
 8001b52:	4b0e      	ldr	r3, [pc, #56]	; (8001b8c <HAL_TIM_MspPostInit+0x6c>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b56:	f003 0310 	and.w	r3, r3, #16
 8001b5a:	60bb      	str	r3, [r7, #8]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = EN_L_Pin|EN_R_Pin;
 8001b5e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001b62:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b70:	2301      	movs	r3, #1
 8001b72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b74:	f107 030c 	add.w	r3, r7, #12
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4805      	ldr	r0, [pc, #20]	; (8001b90 <HAL_TIM_MspPostInit+0x70>)
 8001b7c:	f001 f8e8 	bl	8002d50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001b80:	bf00      	nop
 8001b82:	3720      	adds	r7, #32
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40010000 	.word	0x40010000
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40021000 	.word	0x40021000

08001b94 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001b98:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <MX_USART2_UART_Init+0x4c>)
 8001b9a:	4a12      	ldr	r2, [pc, #72]	; (8001be4 <MX_USART2_UART_Init+0x50>)
 8001b9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b9e:	4b10      	ldr	r3, [pc, #64]	; (8001be0 <MX_USART2_UART_Init+0x4c>)
 8001ba0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ba4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	; (8001be0 <MX_USART2_UART_Init+0x4c>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bac:	4b0c      	ldr	r3, [pc, #48]	; (8001be0 <MX_USART2_UART_Init+0x4c>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bb2:	4b0b      	ldr	r3, [pc, #44]	; (8001be0 <MX_USART2_UART_Init+0x4c>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bb8:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <MX_USART2_UART_Init+0x4c>)
 8001bba:	220c      	movs	r2, #12
 8001bbc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bbe:	4b08      	ldr	r3, [pc, #32]	; (8001be0 <MX_USART2_UART_Init+0x4c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bc4:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <MX_USART2_UART_Init+0x4c>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bca:	4805      	ldr	r0, [pc, #20]	; (8001be0 <MX_USART2_UART_Init+0x4c>)
 8001bcc:	f003 fe5a 	bl	8005884 <HAL_UART_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bd6:	f7ff fbe9 	bl	80013ac <Error_Handler>
  }

}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000570 	.word	0x20000570
 8001be4:	40004400 	.word	0x40004400

08001be8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b08a      	sub	sp, #40	; 0x28
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 0314 	add.w	r3, r7, #20
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a34      	ldr	r2, [pc, #208]	; (8001cd8 <HAL_UART_MspInit+0xf0>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d162      	bne.n	8001cd0 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	613b      	str	r3, [r7, #16]
 8001c0e:	4b33      	ldr	r3, [pc, #204]	; (8001cdc <HAL_UART_MspInit+0xf4>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	4a32      	ldr	r2, [pc, #200]	; (8001cdc <HAL_UART_MspInit+0xf4>)
 8001c14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c18:	6413      	str	r3, [r2, #64]	; 0x40
 8001c1a:	4b30      	ldr	r3, [pc, #192]	; (8001cdc <HAL_UART_MspInit+0xf4>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c22:	613b      	str	r3, [r7, #16]
 8001c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	4b2c      	ldr	r3, [pc, #176]	; (8001cdc <HAL_UART_MspInit+0xf4>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	4a2b      	ldr	r2, [pc, #172]	; (8001cdc <HAL_UART_MspInit+0xf4>)
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	6313      	str	r3, [r2, #48]	; 0x30
 8001c36:	4b29      	ldr	r3, [pc, #164]	; (8001cdc <HAL_UART_MspInit+0xf4>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c42:	230c      	movs	r3, #12
 8001c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c46:	2302      	movs	r3, #2
 8001c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c52:	2307      	movs	r3, #7
 8001c54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4820      	ldr	r0, [pc, #128]	; (8001ce0 <HAL_UART_MspInit+0xf8>)
 8001c5e:	f001 f877 	bl	8002d50 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001c62:	4b20      	ldr	r3, [pc, #128]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001c64:	4a20      	ldr	r2, [pc, #128]	; (8001ce8 <HAL_UART_MspInit+0x100>)
 8001c66:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001c68:	4b1e      	ldr	r3, [pc, #120]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001c6a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c6e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c70:	4b1c      	ldr	r3, [pc, #112]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c76:	4b1b      	ldr	r3, [pc, #108]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c7c:	4b19      	ldr	r3, [pc, #100]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001c7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c82:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c84:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c8a:	4b16      	ldr	r3, [pc, #88]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001c90:	4b14      	ldr	r3, [pc, #80]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001c92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c96:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c98:	4b12      	ldr	r3, [pc, #72]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c9e:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001ca4:	480f      	ldr	r0, [pc, #60]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001ca6:	f000 fcc3 	bl	8002630 <HAL_DMA_Init>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001cb0:	f7ff fb7c 	bl	80013ac <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a0b      	ldr	r2, [pc, #44]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001cb8:	635a      	str	r2, [r3, #52]	; 0x34
 8001cba:	4a0a      	ldr	r2, [pc, #40]	; (8001ce4 <HAL_UART_MspInit+0xfc>)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	2026      	movs	r0, #38	; 0x26
 8001cc6:	f000 fc7c 	bl	80025c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001cca:	2026      	movs	r0, #38	; 0x26
 8001ccc:	f000 fc95 	bl	80025fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	3728      	adds	r7, #40	; 0x28
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40004400 	.word	0x40004400
 8001cdc:	40023800 	.word	0x40023800
 8001ce0:	40020000 	.word	0x40020000
 8001ce4:	20000510 	.word	0x20000510
 8001ce8:	40026088 	.word	0x40026088

08001cec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d24 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001cf0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001cf2:	e003      	b.n	8001cfc <LoopCopyDataInit>

08001cf4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001cf6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001cf8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001cfa:	3104      	adds	r1, #4

08001cfc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001cfc:	480b      	ldr	r0, [pc, #44]	; (8001d2c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001cfe:	4b0c      	ldr	r3, [pc, #48]	; (8001d30 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001d00:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d02:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d04:	d3f6      	bcc.n	8001cf4 <CopyDataInit>
  ldr  r2, =_sbss
 8001d06:	4a0b      	ldr	r2, [pc, #44]	; (8001d34 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d08:	e002      	b.n	8001d10 <LoopFillZerobss>

08001d0a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001d0a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d0c:	f842 3b04 	str.w	r3, [r2], #4

08001d10 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d10:	4b09      	ldr	r3, [pc, #36]	; (8001d38 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d12:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d14:	d3f9      	bcc.n	8001d0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d16:	f7ff fc13 	bl	8001540 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d1a:	f004 fdd1 	bl	80068c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d1e:	f7ff fa3f 	bl	80011a0 <main>
  bx  lr    
 8001d22:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d24:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001d28:	08008b80 	.word	0x08008b80
  ldr  r0, =_sdata
 8001d2c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001d30:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8001d34:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8001d38:	200005b8 	.word	0x200005b8

08001d3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d3c:	e7fe      	b.n	8001d3c <ADC_IRQHandler>
	...

08001d40 <MPU6050_INIT>:
#include "IMU_MPU6050.h"
#include "i2c.h"
#include "gpio.h"


void MPU6050_INIT(){
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af04      	add	r7, sp, #16

		// reset mpu6050
	TxBuffer[0] = 0x80;
 8001d46:	4b51      	ldr	r3, [pc, #324]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001d48:	2280      	movs	r2, #128	; 0x80
 8001d4a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, TxBuffer, 1, 1000);
 8001d4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d50:	9302      	str	r3, [sp, #8]
 8001d52:	2301      	movs	r3, #1
 8001d54:	9301      	str	r3, [sp, #4]
 8001d56:	4b4d      	ldr	r3, [pc, #308]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001d58:	9300      	str	r3, [sp, #0]
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	226b      	movs	r2, #107	; 0x6b
 8001d5e:	21d0      	movs	r1, #208	; 0xd0
 8001d60:	484b      	ldr	r0, [pc, #300]	; (8001e90 <MPU6050_INIT+0x150>)
 8001d62:	f001 fae3 	bl	800332c <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001d66:	20c8      	movs	r0, #200	; 0xc8
 8001d68:	f000 fb2e 	bl	80023c8 <HAL_Delay>

	// tat sleep mode, tat cycle mode, temp_dis = 8MHZ
	TxBuffer[0] = 0x00;
 8001d6c:	4b47      	ldr	r3, [pc, #284]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, TxBuffer, 1, 1000);
 8001d72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d76:	9302      	str	r3, [sp, #8]
 8001d78:	2301      	movs	r3, #1
 8001d7a:	9301      	str	r3, [sp, #4]
 8001d7c:	4b43      	ldr	r3, [pc, #268]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	2301      	movs	r3, #1
 8001d82:	226b      	movs	r2, #107	; 0x6b
 8001d84:	21d0      	movs	r1, #208	; 0xd0
 8001d86:	4842      	ldr	r0, [pc, #264]	; (8001e90 <MPU6050_INIT+0x150>)
 8001d88:	f001 fad0 	bl	800332c <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001d8c:	20c8      	movs	r0, #200	; 0xc8
 8001d8e:	f000 fb1b 	bl	80023c8 <HAL_Delay>

	// disabled DLPF
	TxBuffer[0] = 0x06;
 8001d92:	4b3e      	ldr	r3, [pc, #248]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001d94:	2206      	movs	r2, #6
 8001d96:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_CONFIG, 1, TxBuffer, 1, 1000);
 8001d98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d9c:	9302      	str	r3, [sp, #8]
 8001d9e:	2301      	movs	r3, #1
 8001da0:	9301      	str	r3, [sp, #4]
 8001da2:	4b3a      	ldr	r3, [pc, #232]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	2301      	movs	r3, #1
 8001da8:	221a      	movs	r2, #26
 8001daa:	21d0      	movs	r1, #208	; 0xd0
 8001dac:	4838      	ldr	r0, [pc, #224]	; (8001e90 <MPU6050_INIT+0x150>)
 8001dae:	f001 fabd 	bl	800332c <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001db2:	20c8      	movs	r0, #200	; 0xc8
 8001db4:	f000 fb08 	bl	80023c8 <HAL_Delay>

	// full scale range mode 3 +-2000do/s
	TxBuffer[0] = 0x18;
 8001db8:	4b34      	ldr	r3, [pc, #208]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001dba:	2218      	movs	r2, #24
 8001dbc:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, 1, TxBuffer, 1, 1000);
 8001dbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dc2:	9302      	str	r3, [sp, #8]
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	9301      	str	r3, [sp, #4]
 8001dc8:	4b30      	ldr	r3, [pc, #192]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	2301      	movs	r3, #1
 8001dce:	221b      	movs	r2, #27
 8001dd0:	21d0      	movs	r1, #208	; 0xd0
 8001dd2:	482f      	ldr	r0, [pc, #188]	; (8001e90 <MPU6050_INIT+0x150>)
 8001dd4:	f001 faaa 	bl	800332c <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001dd8:	20c8      	movs	r0, #200	; 0xc8
 8001dda:	f000 faf5 	bl	80023c8 <HAL_Delay>

	// full scale range mode 1 +-8g
	TxBuffer[0] = 0x10;
 8001dde:	4b2b      	ldr	r3, [pc, #172]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001de0:	2210      	movs	r2, #16
 8001de2:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 1, TxBuffer, 1, 1000);
 8001de4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001de8:	9302      	str	r3, [sp, #8]
 8001dea:	2301      	movs	r3, #1
 8001dec:	9301      	str	r3, [sp, #4]
 8001dee:	4b27      	ldr	r3, [pc, #156]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	2301      	movs	r3, #1
 8001df4:	221c      	movs	r2, #28
 8001df6:	21d0      	movs	r1, #208	; 0xd0
 8001df8:	4825      	ldr	r0, [pc, #148]	; (8001e90 <MPU6050_INIT+0x150>)
 8001dfa:	f001 fa97 	bl	800332c <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001dfe:	20c8      	movs	r0, #200	; 0xc8
 8001e00:	f000 fae2 	bl	80023c8 <HAL_Delay>

	// cho phep ngat INT
	TxBuffer[0] = 0x19;
 8001e04:	4b21      	ldr	r3, [pc, #132]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001e06:	2219      	movs	r2, #25
 8001e08:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_INT_ENABLE, 1, TxBuffer, 1, 1000);
 8001e0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e0e:	9302      	str	r3, [sp, #8]
 8001e10:	2301      	movs	r3, #1
 8001e12:	9301      	str	r3, [sp, #4]
 8001e14:	4b1d      	ldr	r3, [pc, #116]	; (8001e8c <MPU6050_INIT+0x14c>)
 8001e16:	9300      	str	r3, [sp, #0]
 8001e18:	2301      	movs	r3, #1
 8001e1a:	2238      	movs	r2, #56	; 0x38
 8001e1c:	21d0      	movs	r1, #208	; 0xd0
 8001e1e:	481c      	ldr	r0, [pc, #112]	; (8001e90 <MPU6050_INIT+0x150>)
 8001e20:	f001 fa84 	bl	800332c <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001e24:	20c8      	movs	r0, #200	; 0xc8
 8001e26:	f000 facf 	bl	80023c8 <HAL_Delay>

	// test MPU6050
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, RxBuffer, 1, 1000);
 8001e2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e2e:	9302      	str	r3, [sp, #8]
 8001e30:	2301      	movs	r3, #1
 8001e32:	9301      	str	r3, [sp, #4]
 8001e34:	4b17      	ldr	r3, [pc, #92]	; (8001e94 <MPU6050_INIT+0x154>)
 8001e36:	9300      	str	r3, [sp, #0]
 8001e38:	2301      	movs	r3, #1
 8001e3a:	2275      	movs	r2, #117	; 0x75
 8001e3c:	21d0      	movs	r1, #208	; 0xd0
 8001e3e:	4814      	ldr	r0, [pc, #80]	; (8001e90 <MPU6050_INIT+0x150>)
 8001e40:	f001 fb6e 	bl	8003520 <HAL_I2C_Mem_Read>
	HAL_Delay(300);
 8001e44:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001e48:	f000 fabe 	bl	80023c8 <HAL_Delay>
	if (RxBuffer[0] == 0x68)
 8001e4c:	4b11      	ldr	r3, [pc, #68]	; (8001e94 <MPU6050_INIT+0x154>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b68      	cmp	r3, #104	; 0x68
 8001e52:	d106      	bne.n	8001e62 <MPU6050_INIT+0x122>
	{
		// neu MPU6050 hoat dong binh thuong thi den sang
		HAL_GPIO_WritePin(GPIOD, LED_GRE_Pin, GPIO_PIN_SET);
 8001e54:	2201      	movs	r2, #1
 8001e56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e5a:	480f      	ldr	r0, [pc, #60]	; (8001e98 <MPU6050_INIT+0x158>)
 8001e5c:	f001 f8fa 	bl	8003054 <HAL_GPIO_WritePin>
		for(j=0;j<=11;j++){
			HAL_GPIO_TogglePin(GPIOD, LED_GRE_Pin);
			HAL_Delay(100);
		}
	}
}
 8001e60:	e010      	b.n	8001e84 <MPU6050_INIT+0x144>
		for(j=0;j<=11;j++){
 8001e62:	2300      	movs	r3, #0
 8001e64:	71fb      	strb	r3, [r7, #7]
 8001e66:	e00a      	b.n	8001e7e <MPU6050_INIT+0x13e>
			HAL_GPIO_TogglePin(GPIOD, LED_GRE_Pin);
 8001e68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e6c:	480a      	ldr	r0, [pc, #40]	; (8001e98 <MPU6050_INIT+0x158>)
 8001e6e:	f001 f90a 	bl	8003086 <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 8001e72:	2064      	movs	r0, #100	; 0x64
 8001e74:	f000 faa8 	bl	80023c8 <HAL_Delay>
		for(j=0;j<=11;j++){
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	71fb      	strb	r3, [r7, #7]
 8001e7e:	79fb      	ldrb	r3, [r7, #7]
 8001e80:	2b0b      	cmp	r3, #11
 8001e82:	d9f1      	bls.n	8001e68 <MPU6050_INIT+0x128>
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20000398 	.word	0x20000398
 8001e90:	20000204 	.word	0x20000204
 8001e94:	20000390 	.word	0x20000390
 8001e98:	40020c00 	.word	0x40020c00
 8001e9c:	00000000 	.word	0x00000000

08001ea0 <ReadMPU>:
		float accel_x;	Toc do goc x (accelerometer)
		float accel_y;	Toc do goc y
		float accel_z;	Toc do goc z
	};
*/
struct data ReadMPU(){
 8001ea0:	b5b0      	push	{r4, r5, r7, lr}
 8001ea2:	b092      	sub	sp, #72	; 0x48
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	struct data mpu;
	int8_t i;
	int16_t DataBuffer16[7];
	int16_t gyro_x_temp, gyro_y_temp, gyro_z_temp, accel_x_temp, accel_y_temp, accel_z_temp;
	IMU_READ_DMA();
 8001ea8:	f000 f92e 	bl	8002108 <IMU_READ_DMA>

	for(i=0;i<7;i++)
 8001eac:	2300      	movs	r3, #0
 8001eae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001eb2:	e01e      	b.n	8001ef2 <ReadMPU+0x52>
	{
		DataBuffer16[i] = (int16_t)(((uint16_t)DataBuffer[2*i]<<8) | DataBuffer[2*i + 1]);
 8001eb4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	4a8f      	ldr	r2, [pc, #572]	; (80020f8 <ReadMPU+0x258>)
 8001ebc:	5cd3      	ldrb	r3, [r2, r3]
 8001ebe:	021b      	lsls	r3, r3, #8
 8001ec0:	b219      	sxth	r1, r3
 8001ec2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	3301      	adds	r3, #1
 8001eca:	4a8b      	ldr	r2, [pc, #556]	; (80020f8 <ReadMPU+0x258>)
 8001ecc:	5cd3      	ldrb	r3, [r2, r3]
 8001ece:	b21a      	sxth	r2, r3
 8001ed0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	b212      	sxth	r2, r2
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001ede:	440b      	add	r3, r1
 8001ee0:	f823 2c3c 	strh.w	r2, [r3, #-60]
	for(i=0;i<7;i++)
 8001ee4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	3301      	adds	r3, #1
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001ef2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001ef6:	2b06      	cmp	r3, #6
 8001ef8:	dddc      	ble.n	8001eb4 <ReadMPU+0x14>
	}

	accel_x_temp = DataBuffer16[0];
 8001efa:	89bb      	ldrh	r3, [r7, #12]
 8001efc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	accel_y_temp = DataBuffer16[1];
 8001f00:	89fb      	ldrh	r3, [r7, #14]
 8001f02:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	accel_z_temp = DataBuffer16[2];
 8001f06:	8a3b      	ldrh	r3, [r7, #16]
 8001f08:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40


	mpu.accel_x = roundf(((atan2((double)accel_y_temp,(double)accel_z_temp)+M_PI)*RA_TO_DEC*1000.0f));
 8001f0c:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7fe fabb 	bl	800048c <__aeabi_i2d>
 8001f16:	4604      	mov	r4, r0
 8001f18:	460d      	mov	r5, r1
 8001f1a:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7fe fab4 	bl	800048c <__aeabi_i2d>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	ec43 2b11 	vmov	d1, r2, r3
 8001f2c:	ec45 4b10 	vmov	d0, r4, r5
 8001f30:	f006 fa3e 	bl	80083b0 <atan2>
 8001f34:	ec51 0b10 	vmov	r0, r1, d0
 8001f38:	a36b      	add	r3, pc, #428	; (adr r3, 80020e8 <ReadMPU+0x248>)
 8001f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f3e:	f7fe f959 	bl	80001f4 <__adddf3>
 8001f42:	4603      	mov	r3, r0
 8001f44:	460c      	mov	r4, r1
 8001f46:	4618      	mov	r0, r3
 8001f48:	4621      	mov	r1, r4
 8001f4a:	a369      	add	r3, pc, #420	; (adr r3, 80020f0 <ReadMPU+0x250>)
 8001f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f50:	f7fe fb06 	bl	8000560 <__aeabi_dmul>
 8001f54:	4603      	mov	r3, r0
 8001f56:	460c      	mov	r4, r1
 8001f58:	4618      	mov	r0, r3
 8001f5a:	4621      	mov	r1, r4
 8001f5c:	f04f 0200 	mov.w	r2, #0
 8001f60:	4b66      	ldr	r3, [pc, #408]	; (80020fc <ReadMPU+0x25c>)
 8001f62:	f7fe fafd 	bl	8000560 <__aeabi_dmul>
 8001f66:	4603      	mov	r3, r0
 8001f68:	460c      	mov	r4, r1
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	4621      	mov	r1, r4
 8001f6e:	f7fe fdcf 	bl	8000b10 <__aeabi_d2f>
 8001f72:	4603      	mov	r3, r0
 8001f74:	ee00 3a10 	vmov	s0, r3
 8001f78:	f006 f9f4 	bl	8008364 <roundf>
 8001f7c:	eef0 7a40 	vmov.f32	s15, s0
 8001f80:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	mpu.accel_y = roundf((float)((atan2((double)accel_x_temp,(double)accel_z_temp))*RA_TO_DEC));
 8001f84:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7fe fa7f 	bl	800048c <__aeabi_i2d>
 8001f8e:	4604      	mov	r4, r0
 8001f90:	460d      	mov	r5, r1
 8001f92:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7fe fa78 	bl	800048c <__aeabi_i2d>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	ec43 2b11 	vmov	d1, r2, r3
 8001fa4:	ec45 4b10 	vmov	d0, r4, r5
 8001fa8:	f006 fa02 	bl	80083b0 <atan2>
 8001fac:	ec51 0b10 	vmov	r0, r1, d0
 8001fb0:	a34f      	add	r3, pc, #316	; (adr r3, 80020f0 <ReadMPU+0x250>)
 8001fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fb6:	f7fe fad3 	bl	8000560 <__aeabi_dmul>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	460c      	mov	r4, r1
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	4621      	mov	r1, r4
 8001fc2:	f7fe fda5 	bl	8000b10 <__aeabi_d2f>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	ee00 3a10 	vmov	s0, r3
 8001fcc:	f006 f9ca 	bl	8008364 <roundf>
 8001fd0:	eef0 7a40 	vmov.f32	s15, s0
 8001fd4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	mpu.accel_z = roundf((float)((atan2((double)accel_x_temp,(double)accel_y_temp))*RA_TO_DEC));
 8001fd8:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7fe fa55 	bl	800048c <__aeabi_i2d>
 8001fe2:	4604      	mov	r4, r0
 8001fe4:	460d      	mov	r5, r1
 8001fe6:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7fe fa4e 	bl	800048c <__aeabi_i2d>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	ec43 2b11 	vmov	d1, r2, r3
 8001ff8:	ec45 4b10 	vmov	d0, r4, r5
 8001ffc:	f006 f9d8 	bl	80083b0 <atan2>
 8002000:	ec51 0b10 	vmov	r0, r1, d0
 8002004:	a33a      	add	r3, pc, #232	; (adr r3, 80020f0 <ReadMPU+0x250>)
 8002006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200a:	f7fe faa9 	bl	8000560 <__aeabi_dmul>
 800200e:	4603      	mov	r3, r0
 8002010:	460c      	mov	r4, r1
 8002012:	4618      	mov	r0, r3
 8002014:	4621      	mov	r1, r4
 8002016:	f7fe fd7b 	bl	8000b10 <__aeabi_d2f>
 800201a:	4603      	mov	r3, r0
 800201c:	ee00 3a10 	vmov	s0, r3
 8002020:	f006 f9a0 	bl	8008364 <roundf>
 8002024:	eef0 7a40 	vmov.f32	s15, s0
 8002028:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
/*
	mpu.accel_x = atan((accel_y_temp)/sqrt(pow(accel_x_temp,2)+pow(accel_z_temp,2)))*RA_TO_DEC;
	mpu.accel_x = atan(gyroAngleX);
*/

	mpu.temp = (float)DataBuffer16[3];
 800202c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002030:	ee07 3a90 	vmov	s15, r3
 8002034:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002038:	edc7 7a07 	vstr	s15, [r7, #28]

	gyro_x_temp = DataBuffer16[4];
 800203c:	8abb      	ldrh	r3, [r7, #20]
 800203e:	87fb      	strh	r3, [r7, #62]	; 0x3e
	gyro_y_temp = DataBuffer16[5];
 8002040:	8afb      	ldrh	r3, [r7, #22]
 8002042:	87bb      	strh	r3, [r7, #60]	; 0x3c
	gyro_z_temp = DataBuffer16[6];
 8002044:	8b3b      	ldrh	r3, [r7, #24]
 8002046:	877b      	strh	r3, [r7, #58]	; 0x3a

	mpu.gyro_x = roundf((float)gyro_x_temp*1000.0f/131.0F);
 8002048:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 800204c:	ee07 3a90 	vmov	s15, r3
 8002050:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002054:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002100 <ReadMPU+0x260>
 8002058:	ee67 7a87 	vmul.f32	s15, s15, s14
 800205c:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002104 <ReadMPU+0x264>
 8002060:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002064:	eeb0 0a66 	vmov.f32	s0, s13
 8002068:	f006 f97c 	bl	8008364 <roundf>
 800206c:	eef0 7a40 	vmov.f32	s15, s0
 8002070:	edc7 7a08 	vstr	s15, [r7, #32]
	mpu.gyro_y = roundf((float)gyro_y_temp*1000.0f/131.0F);
 8002074:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 8002078:	ee07 3a90 	vmov	s15, r3
 800207c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002080:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002100 <ReadMPU+0x260>
 8002084:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002088:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002104 <ReadMPU+0x264>
 800208c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002090:	eeb0 0a66 	vmov.f32	s0, s13
 8002094:	f006 f966 	bl	8008364 <roundf>
 8002098:	eef0 7a40 	vmov.f32	s15, s0
 800209c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	mpu.gyro_z = roundf((float)gyro_z_temp*1000.0f/131.0F);
 80020a0:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 80020a4:	ee07 3a90 	vmov	s15, r3
 80020a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020ac:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002100 <ReadMPU+0x260>
 80020b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020b4:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002104 <ReadMPU+0x264>
 80020b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80020bc:	eeb0 0a66 	vmov.f32	s0, s13
 80020c0:	f006 f950 	bl	8008364 <roundf>
 80020c4:	eef0 7a40 	vmov.f32	s15, s0
 80020c8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	return mpu;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	461d      	mov	r5, r3
 80020d0:	f107 041c 	add.w	r4, r7, #28
 80020d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020d8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80020dc:	e885 0007 	stmia.w	r5, {r0, r1, r2}

}
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	3748      	adds	r7, #72	; 0x48
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bdb0      	pop	{r4, r5, r7, pc}
 80020e8:	54442d18 	.word	0x54442d18
 80020ec:	400921fb 	.word	0x400921fb
 80020f0:	20000000 	.word	0x20000000
 80020f4:	404ca5dc 	.word	0x404ca5dc
 80020f8:	20000354 	.word	0x20000354
 80020fc:	408f4000 	.word	0x408f4000
 8002100:	447a0000 	.word	0x447a0000
 8002104:	43030000 	.word	0x43030000

08002108 <IMU_READ_DMA>:

/*
DataBuffer is output
uint8_t DataBuffer[14];
*/
void IMU_READ_DMA(){
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, DataBuffer, 14, 1);
 800210e:	2301      	movs	r3, #1
 8002110:	9302      	str	r3, [sp, #8]
 8002112:	230e      	movs	r3, #14
 8002114:	9301      	str	r3, [sp, #4]
 8002116:	4b05      	ldr	r3, [pc, #20]	; (800212c <IMU_READ_DMA+0x24>)
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	2301      	movs	r3, #1
 800211c:	223b      	movs	r2, #59	; 0x3b
 800211e:	21d0      	movs	r1, #208	; 0xd0
 8002120:	4803      	ldr	r0, [pc, #12]	; (8002130 <IMU_READ_DMA+0x28>)
 8002122:	f001 f9fd 	bl	8003520 <HAL_I2C_Mem_Read>
//	HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, DataBuffer, 14);
//	HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, &DataBuffer[0], 14);
}
 8002126:	bf00      	nop
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20000354 	.word	0x20000354
 8002130:	20000204 	.word	0x20000204

08002134 <Get_Velocity>:

/*
 * return pointer *(enc+0)  *(enc+1)

*/
volatile int16_t * Get_Velocity(){
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
//	volatile float enc[2];
	enc[0]= (TIM2->CNT)-1000;
 8002138:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800213c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213e:	b29b      	uxth	r3, r3
 8002140:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002144:	b29b      	uxth	r3, r3
 8002146:	b21a      	sxth	r2, r3
 8002148:	4b0c      	ldr	r3, [pc, #48]	; (800217c <Get_Velocity+0x48>)
 800214a:	801a      	strh	r2, [r3, #0]
//	if ((TIM2->CNT)>=5000) enc[1]=-1;
//	else enc[1]=1;

	enc[2]= (TIM4->CNT)-1000;
 800214c:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <Get_Velocity+0x4c>)
 800214e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002150:	b29b      	uxth	r3, r3
 8002152:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002156:	b29b      	uxth	r3, r3
 8002158:	b21a      	sxth	r2, r3
 800215a:	4b08      	ldr	r3, [pc, #32]	; (800217c <Get_Velocity+0x48>)
 800215c:	809a      	strh	r2, [r3, #4]
//	if ((TIM4->CNT)>5000) enc[3]=1;
//	else enc[3]=-1;

	TIM4->CNT=1000;
 800215e:	4b08      	ldr	r3, [pc, #32]	; (8002180 <Get_Velocity+0x4c>)
 8002160:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002164:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->CNT=1000;
 8002166:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800216a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800216e:	625a      	str	r2, [r3, #36]	; 0x24

	return enc;
 8002170:	4b02      	ldr	r3, [pc, #8]	; (800217c <Get_Velocity+0x48>)
}
 8002172:	4618      	mov	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	2000033c 	.word	0x2000033c
 8002180:	40000800 	.word	0x40000800

08002184 <Dec2Bytes>:
		van toc trai: 2 byte
		van toc phai: 2 byte
		chieu: 1 byte
		data: 1 byte
*/
void Dec2Bytes(int16_t encA, int16_t encB, uint32_t accel, int32_t gyro, uint8_t motor_dir){
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	60ba      	str	r2, [r7, #8]
 800218c:	607b      	str	r3, [r7, #4]
 800218e:	4603      	mov	r3, r0
 8002190:	81fb      	strh	r3, [r7, #14]
 8002192:	460b      	mov	r3, r1
 8002194:	81bb      	strh	r3, [r7, #12]
	dataTransmit[0]=(int)((((uint16_t)encA)|0x00FF)>>8); // 8 bit H
 8002196:	89fb      	ldrh	r3, [r7, #14]
 8002198:	0a1b      	lsrs	r3, r3, #8
 800219a:	b29b      	uxth	r3, r3
 800219c:	b2da      	uxtb	r2, r3
 800219e:	4b1c      	ldr	r3, [pc, #112]	; (8002210 <Dec2Bytes+0x8c>)
 80021a0:	701a      	strb	r2, [r3, #0]
	dataTransmit[1]=(int)((((uint16_t)encA)|0xFF00)); 	      // 8 bit L
 80021a2:	89fb      	ldrh	r3, [r7, #14]
 80021a4:	b2da      	uxtb	r2, r3
 80021a6:	4b1a      	ldr	r3, [pc, #104]	; (8002210 <Dec2Bytes+0x8c>)
 80021a8:	705a      	strb	r2, [r3, #1]

	dataTransmit[2]=(int)((((uint16_t)encB)|0x00FF)>>8); // 8 bit H
 80021aa:	89bb      	ldrh	r3, [r7, #12]
 80021ac:	0a1b      	lsrs	r3, r3, #8
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	4b17      	ldr	r3, [pc, #92]	; (8002210 <Dec2Bytes+0x8c>)
 80021b4:	709a      	strb	r2, [r3, #2]
	dataTransmit[3]=(int)((((uint16_t)encB)|0xFF00)); 	      // 8 bit L
 80021b6:	89bb      	ldrh	r3, [r7, #12]
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	4b15      	ldr	r3, [pc, #84]	; (8002210 <Dec2Bytes+0x8c>)
 80021bc:	70da      	strb	r2, [r3, #3]

	dataTransmit[4]=(int)((((uint32_t)accel)|0xFF00FFFF)>>16); // 8 bit H
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	0c1b      	lsrs	r3, r3, #16
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	4b12      	ldr	r3, [pc, #72]	; (8002210 <Dec2Bytes+0x8c>)
 80021c6:	711a      	strb	r2, [r3, #4]
	dataTransmit[5]=(int)((((uint32_t)accel)|0xFFFF00FF)>>8); 	      // 8 bit M
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	0a1b      	lsrs	r3, r3, #8
 80021cc:	b2da      	uxtb	r2, r3
 80021ce:	4b10      	ldr	r3, [pc, #64]	; (8002210 <Dec2Bytes+0x8c>)
 80021d0:	715a      	strb	r2, [r3, #5]
	dataTransmit[6]=(int)((((uint32_t)accel)|0xFFFFFF00));		// 8 bit L
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	b2da      	uxtb	r2, r3
 80021d6:	4b0e      	ldr	r3, [pc, #56]	; (8002210 <Dec2Bytes+0x8c>)
 80021d8:	719a      	strb	r2, [r3, #6]

	dataTransmit[7]=(int)((((int32_t)gyro)|0xFF00FFFF)>>16); // 8 bit H
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	0c1b      	lsrs	r3, r3, #16
 80021de:	b2da      	uxtb	r2, r3
 80021e0:	4b0b      	ldr	r3, [pc, #44]	; (8002210 <Dec2Bytes+0x8c>)
 80021e2:	71da      	strb	r2, [r3, #7]
	dataTransmit[8]=(int)((((int32_t)gyro)|0xFFFF00FF)>>8); 	      // 8 bit M
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	0a1b      	lsrs	r3, r3, #8
 80021e8:	b2da      	uxtb	r2, r3
 80021ea:	4b09      	ldr	r3, [pc, #36]	; (8002210 <Dec2Bytes+0x8c>)
 80021ec:	721a      	strb	r2, [r3, #8]
	dataTransmit[9]=(int)((((int32_t)gyro)|0xFFFFFF00));		// 8 bit L
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	4b07      	ldr	r3, [pc, #28]	; (8002210 <Dec2Bytes+0x8c>)
 80021f4:	725a      	strb	r2, [r3, #9]

	dataTransmit[10] = (int)motor_dir;
 80021f6:	4a06      	ldr	r2, [pc, #24]	; (8002210 <Dec2Bytes+0x8c>)
 80021f8:	7e3b      	ldrb	r3, [r7, #24]
 80021fa:	7293      	strb	r3, [r2, #10]
	dataTransmit[11] = 0x0A; // new line (in python using 'serial.readline()' to read data)
 80021fc:	4b04      	ldr	r3, [pc, #16]	; (8002210 <Dec2Bytes+0x8c>)
 80021fe:	220a      	movs	r2, #10
 8002200:	72da      	strb	r2, [r3, #11]
}
 8002202:	bf00      	nop
 8002204:	3714      	adds	r7, #20
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	200003b8 	.word	0x200003b8

08002214 <Byte2Dec>:

/*
 * Input: uint8_t receivebuffer[16];

*/
void Byte2Dec(){
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
	_velo[0] = (float)(((int16_t)receivebuffer[0]<<8)|(int16_t)receivebuffer[1]);
 8002218:	4b1c      	ldr	r3, [pc, #112]	; (800228c <Byte2Dec+0x78>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	021b      	lsls	r3, r3, #8
 800221e:	4a1b      	ldr	r2, [pc, #108]	; (800228c <Byte2Dec+0x78>)
 8002220:	7852      	ldrb	r2, [r2, #1]
 8002222:	4313      	orrs	r3, r2
 8002224:	ee07 3a90 	vmov	s15, r3
 8002228:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800222c:	4b18      	ldr	r3, [pc, #96]	; (8002290 <Byte2Dec+0x7c>)
 800222e:	edc3 7a00 	vstr	s15, [r3]
	_velo[1] = (float)(((int16_t)receivebuffer[2]<<8)|(int16_t)receivebuffer[3]);
 8002232:	4b16      	ldr	r3, [pc, #88]	; (800228c <Byte2Dec+0x78>)
 8002234:	789b      	ldrb	r3, [r3, #2]
 8002236:	021b      	lsls	r3, r3, #8
 8002238:	4a14      	ldr	r2, [pc, #80]	; (800228c <Byte2Dec+0x78>)
 800223a:	78d2      	ldrb	r2, [r2, #3]
 800223c:	4313      	orrs	r3, r2
 800223e:	ee07 3a90 	vmov	s15, r3
 8002242:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002246:	4b12      	ldr	r3, [pc, #72]	; (8002290 <Byte2Dec+0x7c>)
 8002248:	edc3 7a01 	vstr	s15, [r3, #4]
	_motor_dir = (float)(((int16_t)receivebuffer[4]<<8)|(int16_t)receivebuffer[5]);
 800224c:	4b0f      	ldr	r3, [pc, #60]	; (800228c <Byte2Dec+0x78>)
 800224e:	791b      	ldrb	r3, [r3, #4]
 8002250:	021b      	lsls	r3, r3, #8
 8002252:	4a0e      	ldr	r2, [pc, #56]	; (800228c <Byte2Dec+0x78>)
 8002254:	7952      	ldrb	r2, [r2, #5]
 8002256:	4313      	orrs	r3, r2
 8002258:	ee07 3a90 	vmov	s15, r3
 800225c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002260:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <Byte2Dec+0x80>)
 8002262:	edc3 7a00 	vstr	s15, [r3]
	k[3] = (float)(((int16_t)receivebuffer[6]<<8)|(int16_t)receivebuffer[7]);
 8002266:	4b09      	ldr	r3, [pc, #36]	; (800228c <Byte2Dec+0x78>)
 8002268:	799b      	ldrb	r3, [r3, #6]
 800226a:	021b      	lsls	r3, r3, #8
 800226c:	4a07      	ldr	r2, [pc, #28]	; (800228c <Byte2Dec+0x78>)
 800226e:	79d2      	ldrb	r2, [r2, #7]
 8002270:	4313      	orrs	r3, r2
 8002272:	ee07 3a90 	vmov	s15, r3
 8002276:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800227a:	4b07      	ldr	r3, [pc, #28]	; (8002298 <Byte2Dec+0x84>)
 800227c:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	2000032c 	.word	0x2000032c
 8002290:	20000310 	.word	0x20000310
 8002294:	2000038c 	.word	0x2000038c
 8002298:	2000031c 	.word	0x2000031c

0800229c <UartTransmit>:

/*
 *

*/
void UartTransmit(int16_t encA, int16_t encB, uint32_t accel, int32_t gyro, uint8_t motor_dir){
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af02      	add	r7, sp, #8
 80022a2:	60ba      	str	r2, [r7, #8]
 80022a4:	607b      	str	r3, [r7, #4]
 80022a6:	4603      	mov	r3, r0
 80022a8:	81fb      	strh	r3, [r7, #14]
 80022aa:	460b      	mov	r3, r1
 80022ac:	81bb      	strh	r3, [r7, #12]
	Dec2Bytes(encA, encB, accel, gyro, motor_dir);
 80022ae:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80022b2:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80022b6:	7e3b      	ldrb	r3, [r7, #24]
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	68ba      	ldr	r2, [r7, #8]
 80022be:	f7ff ff61 	bl	8002184 <Dec2Bytes>

	HAL_UART_Transmit(&huart2, &dataTransmit[0], sizeof(dataTransmit), 1);
 80022c2:	2301      	movs	r3, #1
 80022c4:	2210      	movs	r2, #16
 80022c6:	4905      	ldr	r1, [pc, #20]	; (80022dc <UartTransmit+0x40>)
 80022c8:	4805      	ldr	r0, [pc, #20]	; (80022e0 <UartTransmit+0x44>)
 80022ca:	f003 fb28 	bl	800591e <HAL_UART_Transmit>

	Byte2Dec();
 80022ce:	f7ff ffa1 	bl	8002214 <Byte2Dec>

}
 80022d2:	bf00      	nop
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	200003b8 	.word	0x200003b8
 80022e0:	20000570 	.word	0x20000570

080022e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022e8:	4b0e      	ldr	r3, [pc, #56]	; (8002324 <HAL_Init+0x40>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a0d      	ldr	r2, [pc, #52]	; (8002324 <HAL_Init+0x40>)
 80022ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022f4:	4b0b      	ldr	r3, [pc, #44]	; (8002324 <HAL_Init+0x40>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a0a      	ldr	r2, [pc, #40]	; (8002324 <HAL_Init+0x40>)
 80022fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002300:	4b08      	ldr	r3, [pc, #32]	; (8002324 <HAL_Init+0x40>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a07      	ldr	r2, [pc, #28]	; (8002324 <HAL_Init+0x40>)
 8002306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800230a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800230c:	2003      	movs	r0, #3
 800230e:	f000 f94d 	bl	80025ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002312:	2000      	movs	r0, #0
 8002314:	f000 f808 	bl	8002328 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002318:	f7ff f850 	bl	80013bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40023c00 	.word	0x40023c00

08002328 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002330:	4b12      	ldr	r3, [pc, #72]	; (800237c <HAL_InitTick+0x54>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	4b12      	ldr	r3, [pc, #72]	; (8002380 <HAL_InitTick+0x58>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	4619      	mov	r1, r3
 800233a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800233e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002342:	fbb2 f3f3 	udiv	r3, r2, r3
 8002346:	4618      	mov	r0, r3
 8002348:	f000 f965 	bl	8002616 <HAL_SYSTICK_Config>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e00e      	b.n	8002374 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2b0f      	cmp	r3, #15
 800235a:	d80a      	bhi.n	8002372 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800235c:	2200      	movs	r2, #0
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002364:	f000 f92d 	bl	80025c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002368:	4a06      	ldr	r2, [pc, #24]	; (8002384 <HAL_InitTick+0x5c>)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800236e:	2300      	movs	r3, #0
 8002370:	e000      	b.n	8002374 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
}
 8002374:	4618      	mov	r0, r3
 8002376:	3708      	adds	r7, #8
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000000 	.word	0x20000000
 8002380:	20000008 	.word	0x20000008
 8002384:	20000004 	.word	0x20000004

08002388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800238c:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <HAL_IncTick+0x20>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	461a      	mov	r2, r3
 8002392:	4b06      	ldr	r3, [pc, #24]	; (80023ac <HAL_IncTick+0x24>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4413      	add	r3, r2
 8002398:	4a04      	ldr	r2, [pc, #16]	; (80023ac <HAL_IncTick+0x24>)
 800239a:	6013      	str	r3, [r2, #0]
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20000008 	.word	0x20000008
 80023ac:	200005b0 	.word	0x200005b0

080023b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  return uwTick;
 80023b4:	4b03      	ldr	r3, [pc, #12]	; (80023c4 <HAL_GetTick+0x14>)
 80023b6:	681b      	ldr	r3, [r3, #0]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	200005b0 	.word	0x200005b0

080023c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d0:	f7ff ffee 	bl	80023b0 <HAL_GetTick>
 80023d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023e0:	d005      	beq.n	80023ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023e2:	4b09      	ldr	r3, [pc, #36]	; (8002408 <HAL_Delay+0x40>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4413      	add	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023ee:	bf00      	nop
 80023f0:	f7ff ffde 	bl	80023b0 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d8f7      	bhi.n	80023f0 <HAL_Delay+0x28>
  {
  }
}
 8002400:	bf00      	nop
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	20000008 	.word	0x20000008

0800240c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f003 0307 	and.w	r3, r3, #7
 800241a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800241c:	4b0c      	ldr	r3, [pc, #48]	; (8002450 <__NVIC_SetPriorityGrouping+0x44>)
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002422:	68ba      	ldr	r2, [r7, #8]
 8002424:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002428:	4013      	ands	r3, r2
 800242a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002434:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800243c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800243e:	4a04      	ldr	r2, [pc, #16]	; (8002450 <__NVIC_SetPriorityGrouping+0x44>)
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	60d3      	str	r3, [r2, #12]
}
 8002444:	bf00      	nop
 8002446:	3714      	adds	r7, #20
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	e000ed00 	.word	0xe000ed00

08002454 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002458:	4b04      	ldr	r3, [pc, #16]	; (800246c <__NVIC_GetPriorityGrouping+0x18>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	0a1b      	lsrs	r3, r3, #8
 800245e:	f003 0307 	and.w	r3, r3, #7
}
 8002462:	4618      	mov	r0, r3
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	2b00      	cmp	r3, #0
 8002480:	db0b      	blt.n	800249a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	f003 021f 	and.w	r2, r3, #31
 8002488:	4907      	ldr	r1, [pc, #28]	; (80024a8 <__NVIC_EnableIRQ+0x38>)
 800248a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248e:	095b      	lsrs	r3, r3, #5
 8002490:	2001      	movs	r0, #1
 8002492:	fa00 f202 	lsl.w	r2, r0, r2
 8002496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000e100 	.word	0xe000e100

080024ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	6039      	str	r1, [r7, #0]
 80024b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	db0a      	blt.n	80024d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	b2da      	uxtb	r2, r3
 80024c4:	490c      	ldr	r1, [pc, #48]	; (80024f8 <__NVIC_SetPriority+0x4c>)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	0112      	lsls	r2, r2, #4
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	440b      	add	r3, r1
 80024d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d4:	e00a      	b.n	80024ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	4908      	ldr	r1, [pc, #32]	; (80024fc <__NVIC_SetPriority+0x50>)
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	3b04      	subs	r3, #4
 80024e4:	0112      	lsls	r2, r2, #4
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	440b      	add	r3, r1
 80024ea:	761a      	strb	r2, [r3, #24]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	e000e100 	.word	0xe000e100
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002500:	b480      	push	{r7}
 8002502:	b089      	sub	sp, #36	; 0x24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f1c3 0307 	rsb	r3, r3, #7
 800251a:	2b04      	cmp	r3, #4
 800251c:	bf28      	it	cs
 800251e:	2304      	movcs	r3, #4
 8002520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3304      	adds	r3, #4
 8002526:	2b06      	cmp	r3, #6
 8002528:	d902      	bls.n	8002530 <NVIC_EncodePriority+0x30>
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3b03      	subs	r3, #3
 800252e:	e000      	b.n	8002532 <NVIC_EncodePriority+0x32>
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002534:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	43da      	mvns	r2, r3
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	401a      	ands	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002548:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	43d9      	mvns	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002558:	4313      	orrs	r3, r2
         );
}
 800255a:	4618      	mov	r0, r3
 800255c:	3724      	adds	r7, #36	; 0x24
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
	...

08002568 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3b01      	subs	r3, #1
 8002574:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002578:	d301      	bcc.n	800257e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800257a:	2301      	movs	r3, #1
 800257c:	e00f      	b.n	800259e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800257e:	4a0a      	ldr	r2, [pc, #40]	; (80025a8 <SysTick_Config+0x40>)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	3b01      	subs	r3, #1
 8002584:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002586:	210f      	movs	r1, #15
 8002588:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800258c:	f7ff ff8e 	bl	80024ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002590:	4b05      	ldr	r3, [pc, #20]	; (80025a8 <SysTick_Config+0x40>)
 8002592:	2200      	movs	r2, #0
 8002594:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002596:	4b04      	ldr	r3, [pc, #16]	; (80025a8 <SysTick_Config+0x40>)
 8002598:	2207      	movs	r2, #7
 800259a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	e000e010 	.word	0xe000e010

080025ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f7ff ff29 	bl	800240c <__NVIC_SetPriorityGrouping>
}
 80025ba:	bf00      	nop
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b086      	sub	sp, #24
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	4603      	mov	r3, r0
 80025ca:	60b9      	str	r1, [r7, #8]
 80025cc:	607a      	str	r2, [r7, #4]
 80025ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025d4:	f7ff ff3e 	bl	8002454 <__NVIC_GetPriorityGrouping>
 80025d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	68b9      	ldr	r1, [r7, #8]
 80025de:	6978      	ldr	r0, [r7, #20]
 80025e0:	f7ff ff8e 	bl	8002500 <NVIC_EncodePriority>
 80025e4:	4602      	mov	r2, r0
 80025e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025ea:	4611      	mov	r1, r2
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff ff5d 	bl	80024ac <__NVIC_SetPriority>
}
 80025f2:	bf00      	nop
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b082      	sub	sp, #8
 80025fe:	af00      	add	r7, sp, #0
 8002600:	4603      	mov	r3, r0
 8002602:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002608:	4618      	mov	r0, r3
 800260a:	f7ff ff31 	bl	8002470 <__NVIC_EnableIRQ>
}
 800260e:	bf00      	nop
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b082      	sub	sp, #8
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f7ff ffa2 	bl	8002568 <SysTick_Config>
 8002624:	4603      	mov	r3, r0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
	...

08002630 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002638:	2300      	movs	r3, #0
 800263a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800263c:	f7ff feb8 	bl	80023b0 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d101      	bne.n	800264c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e099      	b.n	8002780 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2200      	movs	r2, #0
 8002650:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2202      	movs	r2, #2
 8002658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0201 	bic.w	r2, r2, #1
 800266a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800266c:	e00f      	b.n	800268e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800266e:	f7ff fe9f 	bl	80023b0 <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b05      	cmp	r3, #5
 800267a:	d908      	bls.n	800268e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2220      	movs	r2, #32
 8002680:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2203      	movs	r2, #3
 8002686:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e078      	b.n	8002780 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0301 	and.w	r3, r3, #1
 8002698:	2b00      	cmp	r3, #0
 800269a:	d1e8      	bne.n	800266e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	4b38      	ldr	r3, [pc, #224]	; (8002788 <HAL_DMA_Init+0x158>)
 80026a8:	4013      	ands	r3, r2
 80026aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685a      	ldr	r2, [r3, #4]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	691b      	ldr	r3, [r3, #16]
 80026c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	4313      	orrs	r3, r2
 80026de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e4:	2b04      	cmp	r3, #4
 80026e6:	d107      	bne.n	80026f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f0:	4313      	orrs	r3, r2
 80026f2:	697a      	ldr	r2, [r7, #20]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	695b      	ldr	r3, [r3, #20]
 8002706:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	f023 0307 	bic.w	r3, r3, #7
 800270e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002714:	697a      	ldr	r2, [r7, #20]
 8002716:	4313      	orrs	r3, r2
 8002718:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	2b04      	cmp	r3, #4
 8002720:	d117      	bne.n	8002752 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002726:	697a      	ldr	r2, [r7, #20]
 8002728:	4313      	orrs	r3, r2
 800272a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002730:	2b00      	cmp	r3, #0
 8002732:	d00e      	beq.n	8002752 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 fa91 	bl	8002c5c <DMA_CheckFifoParam>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d008      	beq.n	8002752 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2240      	movs	r2, #64	; 0x40
 8002744:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2201      	movs	r2, #1
 800274a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800274e:	2301      	movs	r3, #1
 8002750:	e016      	b.n	8002780 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 fa48 	bl	8002bf0 <DMA_CalcBaseAndBitshift>
 8002760:	4603      	mov	r3, r0
 8002762:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002768:	223f      	movs	r2, #63	; 0x3f
 800276a:	409a      	lsls	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2201      	movs	r2, #1
 800277a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	f010803f 	.word	0xf010803f

0800278c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
 8002798:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800279a:	2300      	movs	r3, #0
 800279c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d101      	bne.n	80027b2 <HAL_DMA_Start_IT+0x26>
 80027ae:	2302      	movs	r3, #2
 80027b0:	e040      	b.n	8002834 <HAL_DMA_Start_IT+0xa8>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d12f      	bne.n	8002826 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2202      	movs	r2, #2
 80027ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2200      	movs	r2, #0
 80027d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	68b9      	ldr	r1, [r7, #8]
 80027da:	68f8      	ldr	r0, [r7, #12]
 80027dc:	f000 f9da 	bl	8002b94 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e4:	223f      	movs	r2, #63	; 0x3f
 80027e6:	409a      	lsls	r2, r3
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f042 0216 	orr.w	r2, r2, #22
 80027fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002800:	2b00      	cmp	r3, #0
 8002802:	d007      	beq.n	8002814 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f042 0208 	orr.w	r2, r2, #8
 8002812:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f042 0201 	orr.w	r2, r2, #1
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	e005      	b.n	8002832 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800282e:	2302      	movs	r3, #2
 8002830:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002832:	7dfb      	ldrb	r3, [r7, #23]
}
 8002834:	4618      	mov	r0, r3
 8002836:	3718      	adds	r7, #24
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d004      	beq.n	800285a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2280      	movs	r2, #128	; 0x80
 8002854:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e00c      	b.n	8002874 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2205      	movs	r2, #5
 800285e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f022 0201 	bic.w	r2, r2, #1
 8002870:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002872:	2300      	movs	r3, #0
}
 8002874:	4618      	mov	r0, r3
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b086      	sub	sp, #24
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002888:	2300      	movs	r3, #0
 800288a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800288c:	4b92      	ldr	r3, [pc, #584]	; (8002ad8 <HAL_DMA_IRQHandler+0x258>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a92      	ldr	r2, [pc, #584]	; (8002adc <HAL_DMA_IRQHandler+0x25c>)
 8002892:	fba2 2303 	umull	r2, r3, r2, r3
 8002896:	0a9b      	lsrs	r3, r3, #10
 8002898:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800289e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028aa:	2208      	movs	r2, #8
 80028ac:	409a      	lsls	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	4013      	ands	r3, r2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d01a      	beq.n	80028ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0304 	and.w	r3, r3, #4
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d013      	beq.n	80028ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f022 0204 	bic.w	r2, r2, #4
 80028d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028d8:	2208      	movs	r2, #8
 80028da:	409a      	lsls	r2, r3
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028e4:	f043 0201 	orr.w	r2, r3, #1
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028f0:	2201      	movs	r2, #1
 80028f2:	409a      	lsls	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	4013      	ands	r3, r2
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d012      	beq.n	8002922 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002906:	2b00      	cmp	r3, #0
 8002908:	d00b      	beq.n	8002922 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800290e:	2201      	movs	r2, #1
 8002910:	409a      	lsls	r2, r3
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800291a:	f043 0202 	orr.w	r2, r3, #2
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002926:	2204      	movs	r2, #4
 8002928:	409a      	lsls	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4013      	ands	r3, r2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d012      	beq.n	8002958 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0302 	and.w	r3, r3, #2
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00b      	beq.n	8002958 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002944:	2204      	movs	r2, #4
 8002946:	409a      	lsls	r2, r3
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002950:	f043 0204 	orr.w	r2, r3, #4
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800295c:	2210      	movs	r2, #16
 800295e:	409a      	lsls	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	4013      	ands	r3, r2
 8002964:	2b00      	cmp	r3, #0
 8002966:	d043      	beq.n	80029f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	2b00      	cmp	r3, #0
 8002974:	d03c      	beq.n	80029f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800297a:	2210      	movs	r2, #16
 800297c:	409a      	lsls	r2, r3
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d018      	beq.n	80029c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d108      	bne.n	80029b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d024      	beq.n	80029f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	4798      	blx	r3
 80029ae:	e01f      	b.n	80029f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d01b      	beq.n	80029f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	4798      	blx	r3
 80029c0:	e016      	b.n	80029f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d107      	bne.n	80029e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f022 0208 	bic.w	r2, r2, #8
 80029de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f4:	2220      	movs	r2, #32
 80029f6:	409a      	lsls	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4013      	ands	r3, r2
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	f000 808e 	beq.w	8002b1e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0310 	and.w	r3, r3, #16
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	f000 8086 	beq.w	8002b1e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a16:	2220      	movs	r2, #32
 8002a18:	409a      	lsls	r2, r3
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b05      	cmp	r3, #5
 8002a28:	d136      	bne.n	8002a98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0216 	bic.w	r2, r2, #22
 8002a38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	695a      	ldr	r2, [r3, #20]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d103      	bne.n	8002a5a <HAL_DMA_IRQHandler+0x1da>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d007      	beq.n	8002a6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0208 	bic.w	r2, r2, #8
 8002a68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a6e:	223f      	movs	r2, #63	; 0x3f
 8002a70:	409a      	lsls	r2, r3
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d07d      	beq.n	8002b8a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	4798      	blx	r3
        }
        return;
 8002a96:	e078      	b.n	8002b8a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d01c      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d108      	bne.n	8002ac6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d030      	beq.n	8002b1e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	4798      	blx	r3
 8002ac4:	e02b      	b.n	8002b1e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d027      	beq.n	8002b1e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	4798      	blx	r3
 8002ad6:	e022      	b.n	8002b1e <HAL_DMA_IRQHandler+0x29e>
 8002ad8:	20000000 	.word	0x20000000
 8002adc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10f      	bne.n	8002b0e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 0210 	bic.w	r2, r2, #16
 8002afc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d032      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d022      	beq.n	8002b78 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2205      	movs	r2, #5
 8002b36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 0201 	bic.w	r2, r2, #1
 8002b48:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	60bb      	str	r3, [r7, #8]
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d307      	bcc.n	8002b66 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0301 	and.w	r3, r3, #1
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1f2      	bne.n	8002b4a <HAL_DMA_IRQHandler+0x2ca>
 8002b64:	e000      	b.n	8002b68 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002b66:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	4798      	blx	r3
 8002b88:	e000      	b.n	8002b8c <HAL_DMA_IRQHandler+0x30c>
        return;
 8002b8a:	bf00      	nop
    }
  }
}
 8002b8c:	3718      	adds	r7, #24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop

08002b94 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002bb0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	683a      	ldr	r2, [r7, #0]
 8002bb8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2b40      	cmp	r3, #64	; 0x40
 8002bc0:	d108      	bne.n	8002bd4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68ba      	ldr	r2, [r7, #8]
 8002bd0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002bd2:	e007      	b.n	8002be4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68ba      	ldr	r2, [r7, #8]
 8002bda:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	60da      	str	r2, [r3, #12]
}
 8002be4:	bf00      	nop
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	3b10      	subs	r3, #16
 8002c00:	4a14      	ldr	r2, [pc, #80]	; (8002c54 <DMA_CalcBaseAndBitshift+0x64>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	091b      	lsrs	r3, r3, #4
 8002c08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c0a:	4a13      	ldr	r2, [pc, #76]	; (8002c58 <DMA_CalcBaseAndBitshift+0x68>)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4413      	add	r3, r2
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	461a      	mov	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2b03      	cmp	r3, #3
 8002c1c:	d909      	bls.n	8002c32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002c26:	f023 0303 	bic.w	r3, r3, #3
 8002c2a:	1d1a      	adds	r2, r3, #4
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	659a      	str	r2, [r3, #88]	; 0x58
 8002c30:	e007      	b.n	8002c42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002c3a:	f023 0303 	bic.w	r3, r3, #3
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3714      	adds	r7, #20
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	aaaaaaab 	.word	0xaaaaaaab
 8002c58:	08008900 	.word	0x08008900

08002c5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c64:	2300      	movs	r3, #0
 8002c66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d11f      	bne.n	8002cb6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	2b03      	cmp	r3, #3
 8002c7a:	d855      	bhi.n	8002d28 <DMA_CheckFifoParam+0xcc>
 8002c7c:	a201      	add	r2, pc, #4	; (adr r2, 8002c84 <DMA_CheckFifoParam+0x28>)
 8002c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c82:	bf00      	nop
 8002c84:	08002c95 	.word	0x08002c95
 8002c88:	08002ca7 	.word	0x08002ca7
 8002c8c:	08002c95 	.word	0x08002c95
 8002c90:	08002d29 	.word	0x08002d29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d045      	beq.n	8002d2c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ca4:	e042      	b.n	8002d2c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002caa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002cae:	d13f      	bne.n	8002d30 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cb4:	e03c      	b.n	8002d30 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	699b      	ldr	r3, [r3, #24]
 8002cba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cbe:	d121      	bne.n	8002d04 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	2b03      	cmp	r3, #3
 8002cc4:	d836      	bhi.n	8002d34 <DMA_CheckFifoParam+0xd8>
 8002cc6:	a201      	add	r2, pc, #4	; (adr r2, 8002ccc <DMA_CheckFifoParam+0x70>)
 8002cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ccc:	08002cdd 	.word	0x08002cdd
 8002cd0:	08002ce3 	.word	0x08002ce3
 8002cd4:	08002cdd 	.word	0x08002cdd
 8002cd8:	08002cf5 	.word	0x08002cf5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	73fb      	strb	r3, [r7, #15]
      break;
 8002ce0:	e02f      	b.n	8002d42 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d024      	beq.n	8002d38 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cf2:	e021      	b.n	8002d38 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cf8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002cfc:	d11e      	bne.n	8002d3c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d02:	e01b      	b.n	8002d3c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d902      	bls.n	8002d10 <DMA_CheckFifoParam+0xb4>
 8002d0a:	2b03      	cmp	r3, #3
 8002d0c:	d003      	beq.n	8002d16 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d0e:	e018      	b.n	8002d42 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	73fb      	strb	r3, [r7, #15]
      break;
 8002d14:	e015      	b.n	8002d42 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d00e      	beq.n	8002d40 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	73fb      	strb	r3, [r7, #15]
      break;
 8002d26:	e00b      	b.n	8002d40 <DMA_CheckFifoParam+0xe4>
      break;
 8002d28:	bf00      	nop
 8002d2a:	e00a      	b.n	8002d42 <DMA_CheckFifoParam+0xe6>
      break;
 8002d2c:	bf00      	nop
 8002d2e:	e008      	b.n	8002d42 <DMA_CheckFifoParam+0xe6>
      break;
 8002d30:	bf00      	nop
 8002d32:	e006      	b.n	8002d42 <DMA_CheckFifoParam+0xe6>
      break;
 8002d34:	bf00      	nop
 8002d36:	e004      	b.n	8002d42 <DMA_CheckFifoParam+0xe6>
      break;
 8002d38:	bf00      	nop
 8002d3a:	e002      	b.n	8002d42 <DMA_CheckFifoParam+0xe6>
      break;   
 8002d3c:	bf00      	nop
 8002d3e:	e000      	b.n	8002d42 <DMA_CheckFifoParam+0xe6>
      break;
 8002d40:	bf00      	nop
    }
  } 
  
  return status; 
 8002d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b089      	sub	sp, #36	; 0x24
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d66:	2300      	movs	r3, #0
 8002d68:	61fb      	str	r3, [r7, #28]
 8002d6a:	e159      	b.n	8003020 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	697a      	ldr	r2, [r7, #20]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	f040 8148 	bne.w	800301a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d00b      	beq.n	8002daa <HAL_GPIO_Init+0x5a>
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d007      	beq.n	8002daa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d9e:	2b11      	cmp	r3, #17
 8002da0:	d003      	beq.n	8002daa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	2b12      	cmp	r3, #18
 8002da8:	d130      	bne.n	8002e0c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	2203      	movs	r2, #3
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	43db      	mvns	r3, r3
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	fa02 f303 	lsl.w	r3, r2, r3
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002de0:	2201      	movs	r2, #1
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	4013      	ands	r3, r2
 8002dee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	091b      	lsrs	r3, r3, #4
 8002df6:	f003 0201 	and.w	r2, r3, #1
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	69ba      	ldr	r2, [r7, #24]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	2203      	movs	r2, #3
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	4013      	ands	r3, r2
 8002e22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d003      	beq.n	8002e4c <HAL_GPIO_Init+0xfc>
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	2b12      	cmp	r3, #18
 8002e4a:	d123      	bne.n	8002e94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	08da      	lsrs	r2, r3, #3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	3208      	adds	r2, #8
 8002e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	f003 0307 	and.w	r3, r3, #7
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	220f      	movs	r2, #15
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	691a      	ldr	r2, [r3, #16]
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	f003 0307 	and.w	r3, r3, #7
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	08da      	lsrs	r2, r3, #3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	3208      	adds	r2, #8
 8002e8e:	69b9      	ldr	r1, [r7, #24]
 8002e90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	2203      	movs	r2, #3
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 0203 	and.w	r2, r3, #3
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f000 80a2 	beq.w	800301a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	4b56      	ldr	r3, [pc, #344]	; (8003034 <HAL_GPIO_Init+0x2e4>)
 8002edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ede:	4a55      	ldr	r2, [pc, #340]	; (8003034 <HAL_GPIO_Init+0x2e4>)
 8002ee0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ee4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ee6:	4b53      	ldr	r3, [pc, #332]	; (8003034 <HAL_GPIO_Init+0x2e4>)
 8002ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ef2:	4a51      	ldr	r2, [pc, #324]	; (8003038 <HAL_GPIO_Init+0x2e8>)
 8002ef4:	69fb      	ldr	r3, [r7, #28]
 8002ef6:	089b      	lsrs	r3, r3, #2
 8002ef8:	3302      	adds	r3, #2
 8002efa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	f003 0303 	and.w	r3, r3, #3
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	220f      	movs	r2, #15
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	43db      	mvns	r3, r3
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	4013      	ands	r3, r2
 8002f14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a48      	ldr	r2, [pc, #288]	; (800303c <HAL_GPIO_Init+0x2ec>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d019      	beq.n	8002f52 <HAL_GPIO_Init+0x202>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4a47      	ldr	r2, [pc, #284]	; (8003040 <HAL_GPIO_Init+0x2f0>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d013      	beq.n	8002f4e <HAL_GPIO_Init+0x1fe>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a46      	ldr	r2, [pc, #280]	; (8003044 <HAL_GPIO_Init+0x2f4>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d00d      	beq.n	8002f4a <HAL_GPIO_Init+0x1fa>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a45      	ldr	r2, [pc, #276]	; (8003048 <HAL_GPIO_Init+0x2f8>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d007      	beq.n	8002f46 <HAL_GPIO_Init+0x1f6>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a44      	ldr	r2, [pc, #272]	; (800304c <HAL_GPIO_Init+0x2fc>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d101      	bne.n	8002f42 <HAL_GPIO_Init+0x1f2>
 8002f3e:	2304      	movs	r3, #4
 8002f40:	e008      	b.n	8002f54 <HAL_GPIO_Init+0x204>
 8002f42:	2307      	movs	r3, #7
 8002f44:	e006      	b.n	8002f54 <HAL_GPIO_Init+0x204>
 8002f46:	2303      	movs	r3, #3
 8002f48:	e004      	b.n	8002f54 <HAL_GPIO_Init+0x204>
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	e002      	b.n	8002f54 <HAL_GPIO_Init+0x204>
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e000      	b.n	8002f54 <HAL_GPIO_Init+0x204>
 8002f52:	2300      	movs	r3, #0
 8002f54:	69fa      	ldr	r2, [r7, #28]
 8002f56:	f002 0203 	and.w	r2, r2, #3
 8002f5a:	0092      	lsls	r2, r2, #2
 8002f5c:	4093      	lsls	r3, r2
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f64:	4934      	ldr	r1, [pc, #208]	; (8003038 <HAL_GPIO_Init+0x2e8>)
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	089b      	lsrs	r3, r3, #2
 8002f6a:	3302      	adds	r3, #2
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f72:	4b37      	ldr	r3, [pc, #220]	; (8003050 <HAL_GPIO_Init+0x300>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d003      	beq.n	8002f96 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002f8e:	69ba      	ldr	r2, [r7, #24]
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f96:	4a2e      	ldr	r2, [pc, #184]	; (8003050 <HAL_GPIO_Init+0x300>)
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002f9c:	4b2c      	ldr	r3, [pc, #176]	; (8003050 <HAL_GPIO_Init+0x300>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d003      	beq.n	8002fc0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fc0:	4a23      	ldr	r2, [pc, #140]	; (8003050 <HAL_GPIO_Init+0x300>)
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fc6:	4b22      	ldr	r3, [pc, #136]	; (8003050 <HAL_GPIO_Init+0x300>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fea:	4a19      	ldr	r2, [pc, #100]	; (8003050 <HAL_GPIO_Init+0x300>)
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ff0:	4b17      	ldr	r3, [pc, #92]	; (8003050 <HAL_GPIO_Init+0x300>)
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	43db      	mvns	r3, r3
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	4313      	orrs	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003014:	4a0e      	ldr	r2, [pc, #56]	; (8003050 <HAL_GPIO_Init+0x300>)
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	3301      	adds	r3, #1
 800301e:	61fb      	str	r3, [r7, #28]
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	2b0f      	cmp	r3, #15
 8003024:	f67f aea2 	bls.w	8002d6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003028:	bf00      	nop
 800302a:	3724      	adds	r7, #36	; 0x24
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	40023800 	.word	0x40023800
 8003038:	40013800 	.word	0x40013800
 800303c:	40020000 	.word	0x40020000
 8003040:	40020400 	.word	0x40020400
 8003044:	40020800 	.word	0x40020800
 8003048:	40020c00 	.word	0x40020c00
 800304c:	40021000 	.word	0x40021000
 8003050:	40013c00 	.word	0x40013c00

08003054 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	460b      	mov	r3, r1
 800305e:	807b      	strh	r3, [r7, #2]
 8003060:	4613      	mov	r3, r2
 8003062:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003064:	787b      	ldrb	r3, [r7, #1]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d003      	beq.n	8003072 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800306a:	887a      	ldrh	r2, [r7, #2]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003070:	e003      	b.n	800307a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003072:	887b      	ldrh	r3, [r7, #2]
 8003074:	041a      	lsls	r2, r3, #16
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	619a      	str	r2, [r3, #24]
}
 800307a:	bf00      	nop
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr

08003086 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003086:	b480      	push	{r7}
 8003088:	b083      	sub	sp, #12
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
 800308e:	460b      	mov	r3, r1
 8003090:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	695a      	ldr	r2, [r3, #20]
 8003096:	887b      	ldrh	r3, [r7, #2]
 8003098:	401a      	ands	r2, r3
 800309a:	887b      	ldrh	r3, [r7, #2]
 800309c:	429a      	cmp	r2, r3
 800309e:	d104      	bne.n	80030aa <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80030a0:	887b      	ldrh	r3, [r7, #2]
 80030a2:	041a      	lsls	r2, r3, #16
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80030a8:	e002      	b.n	80030b0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80030aa:	887a      	ldrh	r2, [r7, #2]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	619a      	str	r2, [r3, #24]
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e11f      	b.n	800330e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d106      	bne.n	80030e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f7fd ffe0 	bl	80010a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2224      	movs	r2, #36	; 0x24
 80030ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f022 0201 	bic.w	r2, r2, #1
 80030fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800310e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800311e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003120:	f001 fbba 	bl	8004898 <HAL_RCC_GetPCLK1Freq>
 8003124:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	4a7b      	ldr	r2, [pc, #492]	; (8003318 <HAL_I2C_Init+0x25c>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d807      	bhi.n	8003140 <HAL_I2C_Init+0x84>
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	4a7a      	ldr	r2, [pc, #488]	; (800331c <HAL_I2C_Init+0x260>)
 8003134:	4293      	cmp	r3, r2
 8003136:	bf94      	ite	ls
 8003138:	2301      	movls	r3, #1
 800313a:	2300      	movhi	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	e006      	b.n	800314e <HAL_I2C_Init+0x92>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4a77      	ldr	r2, [pc, #476]	; (8003320 <HAL_I2C_Init+0x264>)
 8003144:	4293      	cmp	r3, r2
 8003146:	bf94      	ite	ls
 8003148:	2301      	movls	r3, #1
 800314a:	2300      	movhi	r3, #0
 800314c:	b2db      	uxtb	r3, r3
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e0db      	b.n	800330e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	4a72      	ldr	r2, [pc, #456]	; (8003324 <HAL_I2C_Init+0x268>)
 800315a:	fba2 2303 	umull	r2, r3, r2, r3
 800315e:	0c9b      	lsrs	r3, r3, #18
 8003160:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68ba      	ldr	r2, [r7, #8]
 8003172:	430a      	orrs	r2, r1
 8003174:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	4a64      	ldr	r2, [pc, #400]	; (8003318 <HAL_I2C_Init+0x25c>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d802      	bhi.n	8003190 <HAL_I2C_Init+0xd4>
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	3301      	adds	r3, #1
 800318e:	e009      	b.n	80031a4 <HAL_I2C_Init+0xe8>
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003196:	fb02 f303 	mul.w	r3, r2, r3
 800319a:	4a63      	ldr	r2, [pc, #396]	; (8003328 <HAL_I2C_Init+0x26c>)
 800319c:	fba2 2303 	umull	r2, r3, r2, r3
 80031a0:	099b      	lsrs	r3, r3, #6
 80031a2:	3301      	adds	r3, #1
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	6812      	ldr	r2, [r2, #0]
 80031a8:	430b      	orrs	r3, r1
 80031aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80031b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	4956      	ldr	r1, [pc, #344]	; (8003318 <HAL_I2C_Init+0x25c>)
 80031c0:	428b      	cmp	r3, r1
 80031c2:	d80d      	bhi.n	80031e0 <HAL_I2C_Init+0x124>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	1e59      	subs	r1, r3, #1
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80031d2:	3301      	adds	r3, #1
 80031d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031d8:	2b04      	cmp	r3, #4
 80031da:	bf38      	it	cc
 80031dc:	2304      	movcc	r3, #4
 80031de:	e04f      	b.n	8003280 <HAL_I2C_Init+0x1c4>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d111      	bne.n	800320c <HAL_I2C_Init+0x150>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	1e58      	subs	r0, r3, #1
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6859      	ldr	r1, [r3, #4]
 80031f0:	460b      	mov	r3, r1
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	440b      	add	r3, r1
 80031f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031fa:	3301      	adds	r3, #1
 80031fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003200:	2b00      	cmp	r3, #0
 8003202:	bf0c      	ite	eq
 8003204:	2301      	moveq	r3, #1
 8003206:	2300      	movne	r3, #0
 8003208:	b2db      	uxtb	r3, r3
 800320a:	e012      	b.n	8003232 <HAL_I2C_Init+0x176>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	1e58      	subs	r0, r3, #1
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6859      	ldr	r1, [r3, #4]
 8003214:	460b      	mov	r3, r1
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	440b      	add	r3, r1
 800321a:	0099      	lsls	r1, r3, #2
 800321c:	440b      	add	r3, r1
 800321e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003222:	3301      	adds	r3, #1
 8003224:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003228:	2b00      	cmp	r3, #0
 800322a:	bf0c      	ite	eq
 800322c:	2301      	moveq	r3, #1
 800322e:	2300      	movne	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_I2C_Init+0x17e>
 8003236:	2301      	movs	r3, #1
 8003238:	e022      	b.n	8003280 <HAL_I2C_Init+0x1c4>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d10e      	bne.n	8003260 <HAL_I2C_Init+0x1a4>
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	1e58      	subs	r0, r3, #1
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6859      	ldr	r1, [r3, #4]
 800324a:	460b      	mov	r3, r1
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	440b      	add	r3, r1
 8003250:	fbb0 f3f3 	udiv	r3, r0, r3
 8003254:	3301      	adds	r3, #1
 8003256:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800325a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800325e:	e00f      	b.n	8003280 <HAL_I2C_Init+0x1c4>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	1e58      	subs	r0, r3, #1
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6859      	ldr	r1, [r3, #4]
 8003268:	460b      	mov	r3, r1
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	440b      	add	r3, r1
 800326e:	0099      	lsls	r1, r3, #2
 8003270:	440b      	add	r3, r1
 8003272:	fbb0 f3f3 	udiv	r3, r0, r3
 8003276:	3301      	adds	r3, #1
 8003278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800327c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003280:	6879      	ldr	r1, [r7, #4]
 8003282:	6809      	ldr	r1, [r1, #0]
 8003284:	4313      	orrs	r3, r2
 8003286:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	69da      	ldr	r2, [r3, #28]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	431a      	orrs	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	430a      	orrs	r2, r1
 80032a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80032ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6911      	ldr	r1, [r2, #16]
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	68d2      	ldr	r2, [r2, #12]
 80032ba:	4311      	orrs	r1, r2
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	6812      	ldr	r2, [r2, #0]
 80032c0:	430b      	orrs	r3, r1
 80032c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	695a      	ldr	r2, [r3, #20]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	431a      	orrs	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	430a      	orrs	r2, r1
 80032de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f042 0201 	orr.w	r2, r2, #1
 80032ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2220      	movs	r2, #32
 80032fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	000186a0 	.word	0x000186a0
 800331c:	001e847f 	.word	0x001e847f
 8003320:	003d08ff 	.word	0x003d08ff
 8003324:	431bde83 	.word	0x431bde83
 8003328:	10624dd3 	.word	0x10624dd3

0800332c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b088      	sub	sp, #32
 8003330:	af02      	add	r7, sp, #8
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	4608      	mov	r0, r1
 8003336:	4611      	mov	r1, r2
 8003338:	461a      	mov	r2, r3
 800333a:	4603      	mov	r3, r0
 800333c:	817b      	strh	r3, [r7, #10]
 800333e:	460b      	mov	r3, r1
 8003340:	813b      	strh	r3, [r7, #8]
 8003342:	4613      	mov	r3, r2
 8003344:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003346:	f7ff f833 	bl	80023b0 <HAL_GetTick>
 800334a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2b20      	cmp	r3, #32
 8003356:	f040 80d9 	bne.w	800350c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	9300      	str	r3, [sp, #0]
 800335e:	2319      	movs	r3, #25
 8003360:	2201      	movs	r2, #1
 8003362:	496d      	ldr	r1, [pc, #436]	; (8003518 <HAL_I2C_Mem_Write+0x1ec>)
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f000 fc7f 	bl	8003c68 <I2C_WaitOnFlagUntilTimeout>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003370:	2302      	movs	r3, #2
 8003372:	e0cc      	b.n	800350e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800337a:	2b01      	cmp	r3, #1
 800337c:	d101      	bne.n	8003382 <HAL_I2C_Mem_Write+0x56>
 800337e:	2302      	movs	r3, #2
 8003380:	e0c5      	b.n	800350e <HAL_I2C_Mem_Write+0x1e2>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2201      	movs	r2, #1
 8003386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b01      	cmp	r3, #1
 8003396:	d007      	beq.n	80033a8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f042 0201 	orr.w	r2, r2, #1
 80033a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2221      	movs	r2, #33	; 0x21
 80033bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2240      	movs	r2, #64	; 0x40
 80033c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2200      	movs	r2, #0
 80033cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6a3a      	ldr	r2, [r7, #32]
 80033d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80033d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033de:	b29a      	uxth	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	4a4d      	ldr	r2, [pc, #308]	; (800351c <HAL_I2C_Mem_Write+0x1f0>)
 80033e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033ea:	88f8      	ldrh	r0, [r7, #6]
 80033ec:	893a      	ldrh	r2, [r7, #8]
 80033ee:	8979      	ldrh	r1, [r7, #10]
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	9301      	str	r3, [sp, #4]
 80033f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	4603      	mov	r3, r0
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 fab6 	bl	800396c <I2C_RequestMemoryWrite>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d052      	beq.n	80034ac <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e081      	b.n	800350e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f000 fd00 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00d      	beq.n	8003436 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341e:	2b04      	cmp	r3, #4
 8003420:	d107      	bne.n	8003432 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003430:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e06b      	b.n	800350e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343a:	781a      	ldrb	r2, [r3, #0]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003446:	1c5a      	adds	r2, r3, #1
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003450:	3b01      	subs	r3, #1
 8003452:	b29a      	uxth	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800345c:	b29b      	uxth	r3, r3
 800345e:	3b01      	subs	r3, #1
 8003460:	b29a      	uxth	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b04      	cmp	r3, #4
 8003472:	d11b      	bne.n	80034ac <HAL_I2C_Mem_Write+0x180>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003478:	2b00      	cmp	r3, #0
 800347a:	d017      	beq.n	80034ac <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003480:	781a      	ldrb	r2, [r3, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	1c5a      	adds	r2, r3, #1
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003496:	3b01      	subs	r3, #1
 8003498:	b29a      	uxth	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1aa      	bne.n	800340a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034b4:	697a      	ldr	r2, [r7, #20]
 80034b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f000 fcec 	bl	8003e96 <I2C_WaitOnBTFFlagUntilTimeout>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00d      	beq.n	80034e0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c8:	2b04      	cmp	r3, #4
 80034ca:	d107      	bne.n	80034dc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034da:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e016      	b.n	800350e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2220      	movs	r2, #32
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003508:	2300      	movs	r3, #0
 800350a:	e000      	b.n	800350e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800350c:	2302      	movs	r3, #2
  }
}
 800350e:	4618      	mov	r0, r3
 8003510:	3718      	adds	r7, #24
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	00100002 	.word	0x00100002
 800351c:	ffff0000 	.word	0xffff0000

08003520 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b08c      	sub	sp, #48	; 0x30
 8003524:	af02      	add	r7, sp, #8
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	4608      	mov	r0, r1
 800352a:	4611      	mov	r1, r2
 800352c:	461a      	mov	r2, r3
 800352e:	4603      	mov	r3, r0
 8003530:	817b      	strh	r3, [r7, #10]
 8003532:	460b      	mov	r3, r1
 8003534:	813b      	strh	r3, [r7, #8]
 8003536:	4613      	mov	r3, r2
 8003538:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800353a:	f7fe ff39 	bl	80023b0 <HAL_GetTick>
 800353e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b20      	cmp	r3, #32
 800354a:	f040 8208 	bne.w	800395e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800354e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003550:	9300      	str	r3, [sp, #0]
 8003552:	2319      	movs	r3, #25
 8003554:	2201      	movs	r2, #1
 8003556:	497b      	ldr	r1, [pc, #492]	; (8003744 <HAL_I2C_Mem_Read+0x224>)
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f000 fb85 	bl	8003c68 <I2C_WaitOnFlagUntilTimeout>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003564:	2302      	movs	r3, #2
 8003566:	e1fb      	b.n	8003960 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800356e:	2b01      	cmp	r3, #1
 8003570:	d101      	bne.n	8003576 <HAL_I2C_Mem_Read+0x56>
 8003572:	2302      	movs	r3, #2
 8003574:	e1f4      	b.n	8003960 <HAL_I2C_Mem_Read+0x440>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2201      	movs	r2, #1
 800357a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b01      	cmp	r3, #1
 800358a:	d007      	beq.n	800359c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f042 0201 	orr.w	r2, r2, #1
 800359a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2222      	movs	r2, #34	; 0x22
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2240      	movs	r2, #64	; 0x40
 80035b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2200      	movs	r2, #0
 80035c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80035cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4a5b      	ldr	r2, [pc, #364]	; (8003748 <HAL_I2C_Mem_Read+0x228>)
 80035dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035de:	88f8      	ldrh	r0, [r7, #6]
 80035e0:	893a      	ldrh	r2, [r7, #8]
 80035e2:	8979      	ldrh	r1, [r7, #10]
 80035e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e6:	9301      	str	r3, [sp, #4]
 80035e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ea:	9300      	str	r3, [sp, #0]
 80035ec:	4603      	mov	r3, r0
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f000 fa52 	bl	8003a98 <I2C_RequestMemoryRead>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e1b0      	b.n	8003960 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003602:	2b00      	cmp	r3, #0
 8003604:	d113      	bne.n	800362e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003606:	2300      	movs	r3, #0
 8003608:	623b      	str	r3, [r7, #32]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	695b      	ldr	r3, [r3, #20]
 8003610:	623b      	str	r3, [r7, #32]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	623b      	str	r3, [r7, #32]
 800361a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800362a:	601a      	str	r2, [r3, #0]
 800362c:	e184      	b.n	8003938 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003632:	2b01      	cmp	r3, #1
 8003634:	d11b      	bne.n	800366e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003644:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003646:	2300      	movs	r3, #0
 8003648:	61fb      	str	r3, [r7, #28]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	695b      	ldr	r3, [r3, #20]
 8003650:	61fb      	str	r3, [r7, #28]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	699b      	ldr	r3, [r3, #24]
 8003658:	61fb      	str	r3, [r7, #28]
 800365a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800366a:	601a      	str	r2, [r3, #0]
 800366c:	e164      	b.n	8003938 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003672:	2b02      	cmp	r3, #2
 8003674:	d11b      	bne.n	80036ae <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003684:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003694:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003696:	2300      	movs	r3, #0
 8003698:	61bb      	str	r3, [r7, #24]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	61bb      	str	r3, [r7, #24]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	61bb      	str	r3, [r7, #24]
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	e144      	b.n	8003938 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ae:	2300      	movs	r3, #0
 80036b0:	617b      	str	r3, [r7, #20]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	617b      	str	r3, [r7, #20]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	617b      	str	r3, [r7, #20]
 80036c2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80036c4:	e138      	b.n	8003938 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ca:	2b03      	cmp	r3, #3
 80036cc:	f200 80f1 	bhi.w	80038b2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d123      	bne.n	8003720 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 fc1b 	bl	8003f18 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e139      	b.n	8003960 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	691a      	ldr	r2, [r3, #16]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f6:	b2d2      	uxtb	r2, r2
 80036f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fe:	1c5a      	adds	r2, r3, #1
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003708:	3b01      	subs	r3, #1
 800370a:	b29a      	uxth	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003714:	b29b      	uxth	r3, r3
 8003716:	3b01      	subs	r3, #1
 8003718:	b29a      	uxth	r2, r3
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800371e:	e10b      	b.n	8003938 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003724:	2b02      	cmp	r3, #2
 8003726:	d14e      	bne.n	80037c6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800372e:	2200      	movs	r2, #0
 8003730:	4906      	ldr	r1, [pc, #24]	; (800374c <HAL_I2C_Mem_Read+0x22c>)
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 fa98 	bl	8003c68 <I2C_WaitOnFlagUntilTimeout>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d008      	beq.n	8003750 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e10e      	b.n	8003960 <HAL_I2C_Mem_Read+0x440>
 8003742:	bf00      	nop
 8003744:	00100002 	.word	0x00100002
 8003748:	ffff0000 	.word	0xffff0000
 800374c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800375e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	691a      	ldr	r2, [r3, #16]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376a:	b2d2      	uxtb	r2, r2
 800376c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003772:	1c5a      	adds	r2, r3, #1
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377c:	3b01      	subs	r3, #1
 800377e:	b29a      	uxth	r2, r3
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003788:	b29b      	uxth	r3, r3
 800378a:	3b01      	subs	r3, #1
 800378c:	b29a      	uxth	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	691a      	ldr	r2, [r3, #16]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379c:	b2d2      	uxtb	r2, r2
 800379e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a4:	1c5a      	adds	r2, r3, #1
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ae:	3b01      	subs	r3, #1
 80037b0:	b29a      	uxth	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	3b01      	subs	r3, #1
 80037be:	b29a      	uxth	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037c4:	e0b8      	b.n	8003938 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c8:	9300      	str	r3, [sp, #0]
 80037ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037cc:	2200      	movs	r2, #0
 80037ce:	4966      	ldr	r1, [pc, #408]	; (8003968 <HAL_I2C_Mem_Read+0x448>)
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	f000 fa49 	bl	8003c68 <I2C_WaitOnFlagUntilTimeout>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d001      	beq.n	80037e0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e0bf      	b.n	8003960 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	691a      	ldr	r2, [r3, #16]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fa:	b2d2      	uxtb	r2, r2
 80037fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003802:	1c5a      	adds	r2, r3, #1
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800380c:	3b01      	subs	r3, #1
 800380e:	b29a      	uxth	r2, r3
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003818:	b29b      	uxth	r3, r3
 800381a:	3b01      	subs	r3, #1
 800381c:	b29a      	uxth	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003824:	9300      	str	r3, [sp, #0]
 8003826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003828:	2200      	movs	r2, #0
 800382a:	494f      	ldr	r1, [pc, #316]	; (8003968 <HAL_I2C_Mem_Read+0x448>)
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f000 fa1b 	bl	8003c68 <I2C_WaitOnFlagUntilTimeout>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e091      	b.n	8003960 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800384a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	691a      	ldr	r2, [r3, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003856:	b2d2      	uxtb	r2, r2
 8003858:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385e:	1c5a      	adds	r2, r3, #1
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003868:	3b01      	subs	r3, #1
 800386a:	b29a      	uxth	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003874:	b29b      	uxth	r3, r3
 8003876:	3b01      	subs	r3, #1
 8003878:	b29a      	uxth	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	691a      	ldr	r2, [r3, #16]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003890:	1c5a      	adds	r2, r3, #1
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800389a:	3b01      	subs	r3, #1
 800389c:	b29a      	uxth	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	3b01      	subs	r3, #1
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80038b0:	e042      	b.n	8003938 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 fb2e 	bl	8003f18 <I2C_WaitOnRXNEFlagUntilTimeout>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e04c      	b.n	8003960 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	691a      	ldr	r2, [r3, #16]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d0:	b2d2      	uxtb	r2, r2
 80038d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d8:	1c5a      	adds	r2, r3, #1
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038e2:	3b01      	subs	r3, #1
 80038e4:	b29a      	uxth	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	3b01      	subs	r3, #1
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	f003 0304 	and.w	r3, r3, #4
 8003902:	2b04      	cmp	r3, #4
 8003904:	d118      	bne.n	8003938 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	691a      	ldr	r2, [r3, #16]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003910:	b2d2      	uxtb	r2, r2
 8003912:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003918:	1c5a      	adds	r2, r3, #1
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003922:	3b01      	subs	r3, #1
 8003924:	b29a      	uxth	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800392e:	b29b      	uxth	r3, r3
 8003930:	3b01      	subs	r3, #1
 8003932:	b29a      	uxth	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800393c:	2b00      	cmp	r3, #0
 800393e:	f47f aec2 	bne.w	80036c6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2220      	movs	r2, #32
 8003946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800395a:	2300      	movs	r3, #0
 800395c:	e000      	b.n	8003960 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800395e:	2302      	movs	r3, #2
  }
}
 8003960:	4618      	mov	r0, r3
 8003962:	3728      	adds	r7, #40	; 0x28
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	00010004 	.word	0x00010004

0800396c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b088      	sub	sp, #32
 8003970:	af02      	add	r7, sp, #8
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	4608      	mov	r0, r1
 8003976:	4611      	mov	r1, r2
 8003978:	461a      	mov	r2, r3
 800397a:	4603      	mov	r3, r0
 800397c:	817b      	strh	r3, [r7, #10]
 800397e:	460b      	mov	r3, r1
 8003980:	813b      	strh	r3, [r7, #8]
 8003982:	4613      	mov	r3, r2
 8003984:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003994:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003998:	9300      	str	r3, [sp, #0]
 800399a:	6a3b      	ldr	r3, [r7, #32]
 800399c:	2200      	movs	r2, #0
 800399e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 f960 	bl	8003c68 <I2C_WaitOnFlagUntilTimeout>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00d      	beq.n	80039ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039bc:	d103      	bne.n	80039c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e05f      	b.n	8003a8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039ca:	897b      	ldrh	r3, [r7, #10]
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	461a      	mov	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039dc:	6a3a      	ldr	r2, [r7, #32]
 80039de:	492d      	ldr	r1, [pc, #180]	; (8003a94 <I2C_RequestMemoryWrite+0x128>)
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f998 	bl	8003d16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d001      	beq.n	80039f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e04c      	b.n	8003a8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039f0:	2300      	movs	r3, #0
 80039f2:	617b      	str	r3, [r7, #20]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	617b      	str	r3, [r7, #20]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a08:	6a39      	ldr	r1, [r7, #32]
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 fa02 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00d      	beq.n	8003a32 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d107      	bne.n	8003a2e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a2c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e02b      	b.n	8003a8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a32:	88fb      	ldrh	r3, [r7, #6]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d105      	bne.n	8003a44 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a38:	893b      	ldrh	r3, [r7, #8]
 8003a3a:	b2da      	uxtb	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	611a      	str	r2, [r3, #16]
 8003a42:	e021      	b.n	8003a88 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a44:	893b      	ldrh	r3, [r7, #8]
 8003a46:	0a1b      	lsrs	r3, r3, #8
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	b2da      	uxtb	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a54:	6a39      	ldr	r1, [r7, #32]
 8003a56:	68f8      	ldr	r0, [r7, #12]
 8003a58:	f000 f9dc 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00d      	beq.n	8003a7e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	d107      	bne.n	8003a7a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a78:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e005      	b.n	8003a8a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a7e:	893b      	ldrh	r3, [r7, #8]
 8003a80:	b2da      	uxtb	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3718      	adds	r7, #24
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	00010002 	.word	0x00010002

08003a98 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b088      	sub	sp, #32
 8003a9c:	af02      	add	r7, sp, #8
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	4608      	mov	r0, r1
 8003aa2:	4611      	mov	r1, r2
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	817b      	strh	r3, [r7, #10]
 8003aaa:	460b      	mov	r3, r1
 8003aac:	813b      	strh	r3, [r7, #8]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ac0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ad0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad4:	9300      	str	r3, [sp, #0]
 8003ad6:	6a3b      	ldr	r3, [r7, #32]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	f000 f8c2 	bl	8003c68 <I2C_WaitOnFlagUntilTimeout>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00d      	beq.n	8003b06 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003af8:	d103      	bne.n	8003b02 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b00:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e0aa      	b.n	8003c5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b06:	897b      	ldrh	r3, [r7, #10]
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b18:	6a3a      	ldr	r2, [r7, #32]
 8003b1a:	4952      	ldr	r1, [pc, #328]	; (8003c64 <I2C_RequestMemoryRead+0x1cc>)
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f000 f8fa 	bl	8003d16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d001      	beq.n	8003b2c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e097      	b.n	8003c5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	617b      	str	r3, [r7, #20]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	617b      	str	r3, [r7, #20]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	699b      	ldr	r3, [r3, #24]
 8003b3e:	617b      	str	r3, [r7, #20]
 8003b40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b44:	6a39      	ldr	r1, [r7, #32]
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 f964 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00d      	beq.n	8003b6e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	d107      	bne.n	8003b6a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e076      	b.n	8003c5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b6e:	88fb      	ldrh	r3, [r7, #6]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d105      	bne.n	8003b80 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b74:	893b      	ldrh	r3, [r7, #8]
 8003b76:	b2da      	uxtb	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	611a      	str	r2, [r3, #16]
 8003b7e:	e021      	b.n	8003bc4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b80:	893b      	ldrh	r3, [r7, #8]
 8003b82:	0a1b      	lsrs	r3, r3, #8
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b90:	6a39      	ldr	r1, [r7, #32]
 8003b92:	68f8      	ldr	r0, [r7, #12]
 8003b94:	f000 f93e 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00d      	beq.n	8003bba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	d107      	bne.n	8003bb6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bb4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e050      	b.n	8003c5c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bba:	893b      	ldrh	r3, [r7, #8]
 8003bbc:	b2da      	uxtb	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc6:	6a39      	ldr	r1, [r7, #32]
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f000 f923 	bl	8003e14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00d      	beq.n	8003bf0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d107      	bne.n	8003bec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e035      	b.n	8003c5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bfe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c02:	9300      	str	r3, [sp, #0]
 8003c04:	6a3b      	ldr	r3, [r7, #32]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c0c:	68f8      	ldr	r0, [r7, #12]
 8003c0e:	f000 f82b 	bl	8003c68 <I2C_WaitOnFlagUntilTimeout>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00d      	beq.n	8003c34 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c26:	d103      	bne.n	8003c30 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e013      	b.n	8003c5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c34:	897b      	ldrh	r3, [r7, #10]
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	f043 0301 	orr.w	r3, r3, #1
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c46:	6a3a      	ldr	r2, [r7, #32]
 8003c48:	4906      	ldr	r1, [pc, #24]	; (8003c64 <I2C_RequestMemoryRead+0x1cc>)
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f000 f863 	bl	8003d16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	00010002 	.word	0x00010002

08003c68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	603b      	str	r3, [r7, #0]
 8003c74:	4613      	mov	r3, r2
 8003c76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c78:	e025      	b.n	8003cc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c80:	d021      	beq.n	8003cc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c82:	f7fe fb95 	bl	80023b0 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	69bb      	ldr	r3, [r7, #24]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	683a      	ldr	r2, [r7, #0]
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d302      	bcc.n	8003c98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d116      	bne.n	8003cc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2220      	movs	r2, #32
 8003ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb2:	f043 0220 	orr.w	r2, r3, #32
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e023      	b.n	8003d0e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	0c1b      	lsrs	r3, r3, #16
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d10d      	bne.n	8003cec <I2C_WaitOnFlagUntilTimeout+0x84>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	43da      	mvns	r2, r3
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	4013      	ands	r3, r2
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	bf0c      	ite	eq
 8003ce2:	2301      	moveq	r3, #1
 8003ce4:	2300      	movne	r3, #0
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	461a      	mov	r2, r3
 8003cea:	e00c      	b.n	8003d06 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	43da      	mvns	r2, r3
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	bf0c      	ite	eq
 8003cfe:	2301      	moveq	r3, #1
 8003d00:	2300      	movne	r3, #0
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	461a      	mov	r2, r3
 8003d06:	79fb      	ldrb	r3, [r7, #7]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d0b6      	beq.n	8003c7a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3710      	adds	r7, #16
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003d16:	b580      	push	{r7, lr}
 8003d18:	b084      	sub	sp, #16
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	60f8      	str	r0, [r7, #12]
 8003d1e:	60b9      	str	r1, [r7, #8]
 8003d20:	607a      	str	r2, [r7, #4]
 8003d22:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d24:	e051      	b.n	8003dca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	695b      	ldr	r3, [r3, #20]
 8003d2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d34:	d123      	bne.n	8003d7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d44:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d4e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2220      	movs	r2, #32
 8003d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6a:	f043 0204 	orr.w	r2, r3, #4
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e046      	b.n	8003e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d84:	d021      	beq.n	8003dca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d86:	f7fe fb13 	bl	80023b0 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d302      	bcc.n	8003d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d116      	bne.n	8003dca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2220      	movs	r2, #32
 8003da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	f043 0220 	orr.w	r2, r3, #32
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e020      	b.n	8003e0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	0c1b      	lsrs	r3, r3, #16
 8003dce:	b2db      	uxtb	r3, r3
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d10c      	bne.n	8003dee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	43da      	mvns	r2, r3
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	4013      	ands	r3, r2
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	bf14      	ite	ne
 8003de6:	2301      	movne	r3, #1
 8003de8:	2300      	moveq	r3, #0
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	e00b      	b.n	8003e06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	699b      	ldr	r3, [r3, #24]
 8003df4:	43da      	mvns	r2, r3
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	bf14      	ite	ne
 8003e00:	2301      	movne	r3, #1
 8003e02:	2300      	moveq	r3, #0
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d18d      	bne.n	8003d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3710      	adds	r7, #16
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}

08003e14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e20:	e02d      	b.n	8003e7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e22:	68f8      	ldr	r0, [r7, #12]
 8003e24:	f000 f8ce 	bl	8003fc4 <I2C_IsAcknowledgeFailed>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e02d      	b.n	8003e8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e38:	d021      	beq.n	8003e7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e3a:	f7fe fab9 	bl	80023b0 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	68ba      	ldr	r2, [r7, #8]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d302      	bcc.n	8003e50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d116      	bne.n	8003e7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2220      	movs	r2, #32
 8003e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6a:	f043 0220 	orr.w	r2, r3, #32
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e007      	b.n	8003e8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e88:	2b80      	cmp	r3, #128	; 0x80
 8003e8a:	d1ca      	bne.n	8003e22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3710      	adds	r7, #16
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e96:	b580      	push	{r7, lr}
 8003e98:	b084      	sub	sp, #16
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	60f8      	str	r0, [r7, #12]
 8003e9e:	60b9      	str	r1, [r7, #8]
 8003ea0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ea2:	e02d      	b.n	8003f00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 f88d 	bl	8003fc4 <I2C_IsAcknowledgeFailed>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d001      	beq.n	8003eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e02d      	b.n	8003f10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003eba:	d021      	beq.n	8003f00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ebc:	f7fe fa78 	bl	80023b0 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	68ba      	ldr	r2, [r7, #8]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d302      	bcc.n	8003ed2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d116      	bne.n	8003f00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2220      	movs	r2, #32
 8003edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eec:	f043 0220 	orr.w	r2, r3, #32
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e007      	b.n	8003f10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	f003 0304 	and.w	r3, r3, #4
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	d1ca      	bne.n	8003ea4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f24:	e042      	b.n	8003fac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	f003 0310 	and.w	r3, r3, #16
 8003f30:	2b10      	cmp	r3, #16
 8003f32:	d119      	bne.n	8003f68 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f06f 0210 	mvn.w	r2, #16
 8003f3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2220      	movs	r2, #32
 8003f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e029      	b.n	8003fbc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f68:	f7fe fa22 	bl	80023b0 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d302      	bcc.n	8003f7e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d116      	bne.n	8003fac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2220      	movs	r2, #32
 8003f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f98:	f043 0220 	orr.w	r2, r3, #32
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e007      	b.n	8003fbc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fb6:	2b40      	cmp	r3, #64	; 0x40
 8003fb8:	d1b5      	bne.n	8003f26 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fda:	d11b      	bne.n	8004014 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fe4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004000:	f043 0204 	orr.w	r2, r3, #4
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e000      	b.n	8004016 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	370c      	adds	r7, #12
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
	...

08004024 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e25b      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b00      	cmp	r3, #0
 8004040:	d075      	beq.n	800412e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004042:	4ba3      	ldr	r3, [pc, #652]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 030c 	and.w	r3, r3, #12
 800404a:	2b04      	cmp	r3, #4
 800404c:	d00c      	beq.n	8004068 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800404e:	4ba0      	ldr	r3, [pc, #640]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004056:	2b08      	cmp	r3, #8
 8004058:	d112      	bne.n	8004080 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800405a:	4b9d      	ldr	r3, [pc, #628]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004062:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004066:	d10b      	bne.n	8004080 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004068:	4b99      	ldr	r3, [pc, #612]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d05b      	beq.n	800412c <HAL_RCC_OscConfig+0x108>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d157      	bne.n	800412c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e236      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004088:	d106      	bne.n	8004098 <HAL_RCC_OscConfig+0x74>
 800408a:	4b91      	ldr	r3, [pc, #580]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a90      	ldr	r2, [pc, #576]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004090:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004094:	6013      	str	r3, [r2, #0]
 8004096:	e01d      	b.n	80040d4 <HAL_RCC_OscConfig+0xb0>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040a0:	d10c      	bne.n	80040bc <HAL_RCC_OscConfig+0x98>
 80040a2:	4b8b      	ldr	r3, [pc, #556]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a8a      	ldr	r2, [pc, #552]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80040a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	4b88      	ldr	r3, [pc, #544]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a87      	ldr	r2, [pc, #540]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80040b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	e00b      	b.n	80040d4 <HAL_RCC_OscConfig+0xb0>
 80040bc:	4b84      	ldr	r3, [pc, #528]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a83      	ldr	r2, [pc, #524]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80040c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040c6:	6013      	str	r3, [r2, #0]
 80040c8:	4b81      	ldr	r3, [pc, #516]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a80      	ldr	r2, [pc, #512]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80040ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d013      	beq.n	8004104 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040dc:	f7fe f968 	bl	80023b0 <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040e4:	f7fe f964 	bl	80023b0 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b64      	cmp	r3, #100	; 0x64
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e1fb      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f6:	4b76      	ldr	r3, [pc, #472]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0f0      	beq.n	80040e4 <HAL_RCC_OscConfig+0xc0>
 8004102:	e014      	b.n	800412e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004104:	f7fe f954 	bl	80023b0 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800410c:	f7fe f950 	bl	80023b0 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b64      	cmp	r3, #100	; 0x64
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e1e7      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800411e:	4b6c      	ldr	r3, [pc, #432]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f0      	bne.n	800410c <HAL_RCC_OscConfig+0xe8>
 800412a:	e000      	b.n	800412e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800412c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d063      	beq.n	8004202 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800413a:	4b65      	ldr	r3, [pc, #404]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 030c 	and.w	r3, r3, #12
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00b      	beq.n	800415e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004146:	4b62      	ldr	r3, [pc, #392]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800414e:	2b08      	cmp	r3, #8
 8004150:	d11c      	bne.n	800418c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004152:	4b5f      	ldr	r3, [pc, #380]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d116      	bne.n	800418c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415e:	4b5c      	ldr	r3, [pc, #368]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d005      	beq.n	8004176 <HAL_RCC_OscConfig+0x152>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d001      	beq.n	8004176 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e1bb      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004176:	4b56      	ldr	r3, [pc, #344]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	4952      	ldr	r1, [pc, #328]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004186:	4313      	orrs	r3, r2
 8004188:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800418a:	e03a      	b.n	8004202 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d020      	beq.n	80041d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004194:	4b4f      	ldr	r3, [pc, #316]	; (80042d4 <HAL_RCC_OscConfig+0x2b0>)
 8004196:	2201      	movs	r2, #1
 8004198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419a:	f7fe f909 	bl	80023b0 <HAL_GetTick>
 800419e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a0:	e008      	b.n	80041b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041a2:	f7fe f905 	bl	80023b0 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e19c      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b4:	4b46      	ldr	r3, [pc, #280]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d0f0      	beq.n	80041a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041c0:	4b43      	ldr	r3, [pc, #268]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	00db      	lsls	r3, r3, #3
 80041ce:	4940      	ldr	r1, [pc, #256]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	600b      	str	r3, [r1, #0]
 80041d4:	e015      	b.n	8004202 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041d6:	4b3f      	ldr	r3, [pc, #252]	; (80042d4 <HAL_RCC_OscConfig+0x2b0>)
 80041d8:	2200      	movs	r2, #0
 80041da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041dc:	f7fe f8e8 	bl	80023b0 <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041e2:	e008      	b.n	80041f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041e4:	f7fe f8e4 	bl	80023b0 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e17b      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041f6:	4b36      	ldr	r3, [pc, #216]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1f0      	bne.n	80041e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b00      	cmp	r3, #0
 800420c:	d030      	beq.n	8004270 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	695b      	ldr	r3, [r3, #20]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d016      	beq.n	8004244 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004216:	4b30      	ldr	r3, [pc, #192]	; (80042d8 <HAL_RCC_OscConfig+0x2b4>)
 8004218:	2201      	movs	r2, #1
 800421a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800421c:	f7fe f8c8 	bl	80023b0 <HAL_GetTick>
 8004220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004222:	e008      	b.n	8004236 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004224:	f7fe f8c4 	bl	80023b0 <HAL_GetTick>
 8004228:	4602      	mov	r2, r0
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	2b02      	cmp	r3, #2
 8004230:	d901      	bls.n	8004236 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e15b      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004236:	4b26      	ldr	r3, [pc, #152]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004238:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d0f0      	beq.n	8004224 <HAL_RCC_OscConfig+0x200>
 8004242:	e015      	b.n	8004270 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004244:	4b24      	ldr	r3, [pc, #144]	; (80042d8 <HAL_RCC_OscConfig+0x2b4>)
 8004246:	2200      	movs	r2, #0
 8004248:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800424a:	f7fe f8b1 	bl	80023b0 <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004250:	e008      	b.n	8004264 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004252:	f7fe f8ad 	bl	80023b0 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d901      	bls.n	8004264 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e144      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004264:	4b1a      	ldr	r3, [pc, #104]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004266:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004268:	f003 0302 	and.w	r3, r3, #2
 800426c:	2b00      	cmp	r3, #0
 800426e:	d1f0      	bne.n	8004252 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0304 	and.w	r3, r3, #4
 8004278:	2b00      	cmp	r3, #0
 800427a:	f000 80a0 	beq.w	80043be <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800427e:	2300      	movs	r3, #0
 8004280:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004282:	4b13      	ldr	r3, [pc, #76]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d10f      	bne.n	80042ae <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800428e:	2300      	movs	r3, #0
 8004290:	60bb      	str	r3, [r7, #8]
 8004292:	4b0f      	ldr	r3, [pc, #60]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004296:	4a0e      	ldr	r2, [pc, #56]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 8004298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800429c:	6413      	str	r3, [r2, #64]	; 0x40
 800429e:	4b0c      	ldr	r3, [pc, #48]	; (80042d0 <HAL_RCC_OscConfig+0x2ac>)
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a6:	60bb      	str	r3, [r7, #8]
 80042a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042aa:	2301      	movs	r3, #1
 80042ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ae:	4b0b      	ldr	r3, [pc, #44]	; (80042dc <HAL_RCC_OscConfig+0x2b8>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d121      	bne.n	80042fe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042ba:	4b08      	ldr	r3, [pc, #32]	; (80042dc <HAL_RCC_OscConfig+0x2b8>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a07      	ldr	r2, [pc, #28]	; (80042dc <HAL_RCC_OscConfig+0x2b8>)
 80042c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042c6:	f7fe f873 	bl	80023b0 <HAL_GetTick>
 80042ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042cc:	e011      	b.n	80042f2 <HAL_RCC_OscConfig+0x2ce>
 80042ce:	bf00      	nop
 80042d0:	40023800 	.word	0x40023800
 80042d4:	42470000 	.word	0x42470000
 80042d8:	42470e80 	.word	0x42470e80
 80042dc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042e0:	f7fe f866 	bl	80023b0 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e0fd      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f2:	4b81      	ldr	r3, [pc, #516]	; (80044f8 <HAL_RCC_OscConfig+0x4d4>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d0f0      	beq.n	80042e0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d106      	bne.n	8004314 <HAL_RCC_OscConfig+0x2f0>
 8004306:	4b7d      	ldr	r3, [pc, #500]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 8004308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800430a:	4a7c      	ldr	r2, [pc, #496]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 800430c:	f043 0301 	orr.w	r3, r3, #1
 8004310:	6713      	str	r3, [r2, #112]	; 0x70
 8004312:	e01c      	b.n	800434e <HAL_RCC_OscConfig+0x32a>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	2b05      	cmp	r3, #5
 800431a:	d10c      	bne.n	8004336 <HAL_RCC_OscConfig+0x312>
 800431c:	4b77      	ldr	r3, [pc, #476]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 800431e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004320:	4a76      	ldr	r2, [pc, #472]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 8004322:	f043 0304 	orr.w	r3, r3, #4
 8004326:	6713      	str	r3, [r2, #112]	; 0x70
 8004328:	4b74      	ldr	r3, [pc, #464]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 800432a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800432c:	4a73      	ldr	r2, [pc, #460]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 800432e:	f043 0301 	orr.w	r3, r3, #1
 8004332:	6713      	str	r3, [r2, #112]	; 0x70
 8004334:	e00b      	b.n	800434e <HAL_RCC_OscConfig+0x32a>
 8004336:	4b71      	ldr	r3, [pc, #452]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 8004338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800433a:	4a70      	ldr	r2, [pc, #448]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 800433c:	f023 0301 	bic.w	r3, r3, #1
 8004340:	6713      	str	r3, [r2, #112]	; 0x70
 8004342:	4b6e      	ldr	r3, [pc, #440]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 8004344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004346:	4a6d      	ldr	r2, [pc, #436]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 8004348:	f023 0304 	bic.w	r3, r3, #4
 800434c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d015      	beq.n	8004382 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004356:	f7fe f82b 	bl	80023b0 <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800435c:	e00a      	b.n	8004374 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800435e:	f7fe f827 	bl	80023b0 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	f241 3288 	movw	r2, #5000	; 0x1388
 800436c:	4293      	cmp	r3, r2
 800436e:	d901      	bls.n	8004374 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e0bc      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004374:	4b61      	ldr	r3, [pc, #388]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 8004376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d0ee      	beq.n	800435e <HAL_RCC_OscConfig+0x33a>
 8004380:	e014      	b.n	80043ac <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004382:	f7fe f815 	bl	80023b0 <HAL_GetTick>
 8004386:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004388:	e00a      	b.n	80043a0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800438a:	f7fe f811 	bl	80023b0 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	f241 3288 	movw	r2, #5000	; 0x1388
 8004398:	4293      	cmp	r3, r2
 800439a:	d901      	bls.n	80043a0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e0a6      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043a0:	4b56      	ldr	r3, [pc, #344]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 80043a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a4:	f003 0302 	and.w	r3, r3, #2
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1ee      	bne.n	800438a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043ac:	7dfb      	ldrb	r3, [r7, #23]
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d105      	bne.n	80043be <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043b2:	4b52      	ldr	r3, [pc, #328]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 80043b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b6:	4a51      	ldr	r2, [pc, #324]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 80043b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043bc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f000 8092 	beq.w	80044ec <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043c8:	4b4c      	ldr	r3, [pc, #304]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	f003 030c 	and.w	r3, r3, #12
 80043d0:	2b08      	cmp	r3, #8
 80043d2:	d05c      	beq.n	800448e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d141      	bne.n	8004460 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043dc:	4b48      	ldr	r3, [pc, #288]	; (8004500 <HAL_RCC_OscConfig+0x4dc>)
 80043de:	2200      	movs	r2, #0
 80043e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e2:	f7fd ffe5 	bl	80023b0 <HAL_GetTick>
 80043e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e8:	e008      	b.n	80043fc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043ea:	f7fd ffe1 	bl	80023b0 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d901      	bls.n	80043fc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e078      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043fc:	4b3f      	ldr	r3, [pc, #252]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d1f0      	bne.n	80043ea <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	69da      	ldr	r2, [r3, #28]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a1b      	ldr	r3, [r3, #32]
 8004410:	431a      	orrs	r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004416:	019b      	lsls	r3, r3, #6
 8004418:	431a      	orrs	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800441e:	085b      	lsrs	r3, r3, #1
 8004420:	3b01      	subs	r3, #1
 8004422:	041b      	lsls	r3, r3, #16
 8004424:	431a      	orrs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800442a:	061b      	lsls	r3, r3, #24
 800442c:	4933      	ldr	r1, [pc, #204]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 800442e:	4313      	orrs	r3, r2
 8004430:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004432:	4b33      	ldr	r3, [pc, #204]	; (8004500 <HAL_RCC_OscConfig+0x4dc>)
 8004434:	2201      	movs	r2, #1
 8004436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004438:	f7fd ffba 	bl	80023b0 <HAL_GetTick>
 800443c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800443e:	e008      	b.n	8004452 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004440:	f7fd ffb6 	bl	80023b0 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d901      	bls.n	8004452 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e04d      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004452:	4b2a      	ldr	r3, [pc, #168]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d0f0      	beq.n	8004440 <HAL_RCC_OscConfig+0x41c>
 800445e:	e045      	b.n	80044ec <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004460:	4b27      	ldr	r3, [pc, #156]	; (8004500 <HAL_RCC_OscConfig+0x4dc>)
 8004462:	2200      	movs	r2, #0
 8004464:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004466:	f7fd ffa3 	bl	80023b0 <HAL_GetTick>
 800446a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800446c:	e008      	b.n	8004480 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800446e:	f7fd ff9f 	bl	80023b0 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d901      	bls.n	8004480 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e036      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004480:	4b1e      	ldr	r3, [pc, #120]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d1f0      	bne.n	800446e <HAL_RCC_OscConfig+0x44a>
 800448c:	e02e      	b.n	80044ec <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	2b01      	cmp	r3, #1
 8004494:	d101      	bne.n	800449a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e029      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800449a:	4b18      	ldr	r3, [pc, #96]	; (80044fc <HAL_RCC_OscConfig+0x4d8>)
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	69db      	ldr	r3, [r3, #28]
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d11c      	bne.n	80044e8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d115      	bne.n	80044e8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044c2:	4013      	ands	r3, r2
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d10d      	bne.n	80044e8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d106      	bne.n	80044e8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d001      	beq.n	80044ec <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e000      	b.n	80044ee <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3718      	adds	r7, #24
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	40007000 	.word	0x40007000
 80044fc:	40023800 	.word	0x40023800
 8004500:	42470060 	.word	0x42470060

08004504 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d101      	bne.n	8004518 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e0cc      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004518:	4b68      	ldr	r3, [pc, #416]	; (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 030f 	and.w	r3, r3, #15
 8004520:	683a      	ldr	r2, [r7, #0]
 8004522:	429a      	cmp	r2, r3
 8004524:	d90c      	bls.n	8004540 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004526:	4b65      	ldr	r3, [pc, #404]	; (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 8004528:	683a      	ldr	r2, [r7, #0]
 800452a:	b2d2      	uxtb	r2, r2
 800452c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800452e:	4b63      	ldr	r3, [pc, #396]	; (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 030f 	and.w	r3, r3, #15
 8004536:	683a      	ldr	r2, [r7, #0]
 8004538:	429a      	cmp	r2, r3
 800453a:	d001      	beq.n	8004540 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e0b8      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d020      	beq.n	800458e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	d005      	beq.n	8004564 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004558:	4b59      	ldr	r3, [pc, #356]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	4a58      	ldr	r2, [pc, #352]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 800455e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004562:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0308 	and.w	r3, r3, #8
 800456c:	2b00      	cmp	r3, #0
 800456e:	d005      	beq.n	800457c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004570:	4b53      	ldr	r3, [pc, #332]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	4a52      	ldr	r2, [pc, #328]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800457a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800457c:	4b50      	ldr	r3, [pc, #320]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	494d      	ldr	r1, [pc, #308]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 800458a:	4313      	orrs	r3, r2
 800458c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	2b00      	cmp	r3, #0
 8004598:	d044      	beq.n	8004624 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d107      	bne.n	80045b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a2:	4b47      	ldr	r3, [pc, #284]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d119      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e07f      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d003      	beq.n	80045c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045be:	2b03      	cmp	r3, #3
 80045c0:	d107      	bne.n	80045d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045c2:	4b3f      	ldr	r3, [pc, #252]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d109      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e06f      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045d2:	4b3b      	ldr	r3, [pc, #236]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e067      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045e2:	4b37      	ldr	r3, [pc, #220]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f023 0203 	bic.w	r2, r3, #3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	4934      	ldr	r1, [pc, #208]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 80045f0:	4313      	orrs	r3, r2
 80045f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045f4:	f7fd fedc 	bl	80023b0 <HAL_GetTick>
 80045f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045fa:	e00a      	b.n	8004612 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045fc:	f7fd fed8 	bl	80023b0 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	f241 3288 	movw	r2, #5000	; 0x1388
 800460a:	4293      	cmp	r3, r2
 800460c:	d901      	bls.n	8004612 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e04f      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004612:	4b2b      	ldr	r3, [pc, #172]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f003 020c 	and.w	r2, r3, #12
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	429a      	cmp	r2, r3
 8004622:	d1eb      	bne.n	80045fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004624:	4b25      	ldr	r3, [pc, #148]	; (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 030f 	and.w	r3, r3, #15
 800462c:	683a      	ldr	r2, [r7, #0]
 800462e:	429a      	cmp	r2, r3
 8004630:	d20c      	bcs.n	800464c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004632:	4b22      	ldr	r3, [pc, #136]	; (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 8004634:	683a      	ldr	r2, [r7, #0]
 8004636:	b2d2      	uxtb	r2, r2
 8004638:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800463a:	4b20      	ldr	r3, [pc, #128]	; (80046bc <HAL_RCC_ClockConfig+0x1b8>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 030f 	and.w	r3, r3, #15
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	429a      	cmp	r2, r3
 8004646:	d001      	beq.n	800464c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e032      	b.n	80046b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0304 	and.w	r3, r3, #4
 8004654:	2b00      	cmp	r3, #0
 8004656:	d008      	beq.n	800466a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004658:	4b19      	ldr	r3, [pc, #100]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	4916      	ldr	r1, [pc, #88]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004666:	4313      	orrs	r3, r2
 8004668:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0308 	and.w	r3, r3, #8
 8004672:	2b00      	cmp	r3, #0
 8004674:	d009      	beq.n	800468a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004676:	4b12      	ldr	r3, [pc, #72]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	00db      	lsls	r3, r3, #3
 8004684:	490e      	ldr	r1, [pc, #56]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004686:	4313      	orrs	r3, r2
 8004688:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800468a:	f000 f821 	bl	80046d0 <HAL_RCC_GetSysClockFreq>
 800468e:	4601      	mov	r1, r0
 8004690:	4b0b      	ldr	r3, [pc, #44]	; (80046c0 <HAL_RCC_ClockConfig+0x1bc>)
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	091b      	lsrs	r3, r3, #4
 8004696:	f003 030f 	and.w	r3, r3, #15
 800469a:	4a0a      	ldr	r2, [pc, #40]	; (80046c4 <HAL_RCC_ClockConfig+0x1c0>)
 800469c:	5cd3      	ldrb	r3, [r2, r3]
 800469e:	fa21 f303 	lsr.w	r3, r1, r3
 80046a2:	4a09      	ldr	r2, [pc, #36]	; (80046c8 <HAL_RCC_ClockConfig+0x1c4>)
 80046a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80046a6:	4b09      	ldr	r3, [pc, #36]	; (80046cc <HAL_RCC_ClockConfig+0x1c8>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7fd fe3c 	bl	8002328 <HAL_InitTick>

  return HAL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	3710      	adds	r7, #16
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	40023c00 	.word	0x40023c00
 80046c0:	40023800 	.word	0x40023800
 80046c4:	080088e8 	.word	0x080088e8
 80046c8:	20000000 	.word	0x20000000
 80046cc:	20000004 	.word	0x20000004

080046d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046d2:	b085      	sub	sp, #20
 80046d4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046d6:	2300      	movs	r3, #0
 80046d8:	607b      	str	r3, [r7, #4]
 80046da:	2300      	movs	r3, #0
 80046dc:	60fb      	str	r3, [r7, #12]
 80046de:	2300      	movs	r3, #0
 80046e0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80046e2:	2300      	movs	r3, #0
 80046e4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046e6:	4b63      	ldr	r3, [pc, #396]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f003 030c 	and.w	r3, r3, #12
 80046ee:	2b04      	cmp	r3, #4
 80046f0:	d007      	beq.n	8004702 <HAL_RCC_GetSysClockFreq+0x32>
 80046f2:	2b08      	cmp	r3, #8
 80046f4:	d008      	beq.n	8004708 <HAL_RCC_GetSysClockFreq+0x38>
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	f040 80b4 	bne.w	8004864 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80046fc:	4b5e      	ldr	r3, [pc, #376]	; (8004878 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80046fe:	60bb      	str	r3, [r7, #8]
       break;
 8004700:	e0b3      	b.n	800486a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004702:	4b5e      	ldr	r3, [pc, #376]	; (800487c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004704:	60bb      	str	r3, [r7, #8]
      break;
 8004706:	e0b0      	b.n	800486a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004708:	4b5a      	ldr	r3, [pc, #360]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004710:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004712:	4b58      	ldr	r3, [pc, #352]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d04a      	beq.n	80047b4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800471e:	4b55      	ldr	r3, [pc, #340]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	099b      	lsrs	r3, r3, #6
 8004724:	f04f 0400 	mov.w	r4, #0
 8004728:	f240 11ff 	movw	r1, #511	; 0x1ff
 800472c:	f04f 0200 	mov.w	r2, #0
 8004730:	ea03 0501 	and.w	r5, r3, r1
 8004734:	ea04 0602 	and.w	r6, r4, r2
 8004738:	4629      	mov	r1, r5
 800473a:	4632      	mov	r2, r6
 800473c:	f04f 0300 	mov.w	r3, #0
 8004740:	f04f 0400 	mov.w	r4, #0
 8004744:	0154      	lsls	r4, r2, #5
 8004746:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800474a:	014b      	lsls	r3, r1, #5
 800474c:	4619      	mov	r1, r3
 800474e:	4622      	mov	r2, r4
 8004750:	1b49      	subs	r1, r1, r5
 8004752:	eb62 0206 	sbc.w	r2, r2, r6
 8004756:	f04f 0300 	mov.w	r3, #0
 800475a:	f04f 0400 	mov.w	r4, #0
 800475e:	0194      	lsls	r4, r2, #6
 8004760:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004764:	018b      	lsls	r3, r1, #6
 8004766:	1a5b      	subs	r3, r3, r1
 8004768:	eb64 0402 	sbc.w	r4, r4, r2
 800476c:	f04f 0100 	mov.w	r1, #0
 8004770:	f04f 0200 	mov.w	r2, #0
 8004774:	00e2      	lsls	r2, r4, #3
 8004776:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800477a:	00d9      	lsls	r1, r3, #3
 800477c:	460b      	mov	r3, r1
 800477e:	4614      	mov	r4, r2
 8004780:	195b      	adds	r3, r3, r5
 8004782:	eb44 0406 	adc.w	r4, r4, r6
 8004786:	f04f 0100 	mov.w	r1, #0
 800478a:	f04f 0200 	mov.w	r2, #0
 800478e:	0262      	lsls	r2, r4, #9
 8004790:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004794:	0259      	lsls	r1, r3, #9
 8004796:	460b      	mov	r3, r1
 8004798:	4614      	mov	r4, r2
 800479a:	4618      	mov	r0, r3
 800479c:	4621      	mov	r1, r4
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f04f 0400 	mov.w	r4, #0
 80047a4:	461a      	mov	r2, r3
 80047a6:	4623      	mov	r3, r4
 80047a8:	f7fc fa02 	bl	8000bb0 <__aeabi_uldivmod>
 80047ac:	4603      	mov	r3, r0
 80047ae:	460c      	mov	r4, r1
 80047b0:	60fb      	str	r3, [r7, #12]
 80047b2:	e049      	b.n	8004848 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047b4:	4b2f      	ldr	r3, [pc, #188]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	099b      	lsrs	r3, r3, #6
 80047ba:	f04f 0400 	mov.w	r4, #0
 80047be:	f240 11ff 	movw	r1, #511	; 0x1ff
 80047c2:	f04f 0200 	mov.w	r2, #0
 80047c6:	ea03 0501 	and.w	r5, r3, r1
 80047ca:	ea04 0602 	and.w	r6, r4, r2
 80047ce:	4629      	mov	r1, r5
 80047d0:	4632      	mov	r2, r6
 80047d2:	f04f 0300 	mov.w	r3, #0
 80047d6:	f04f 0400 	mov.w	r4, #0
 80047da:	0154      	lsls	r4, r2, #5
 80047dc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80047e0:	014b      	lsls	r3, r1, #5
 80047e2:	4619      	mov	r1, r3
 80047e4:	4622      	mov	r2, r4
 80047e6:	1b49      	subs	r1, r1, r5
 80047e8:	eb62 0206 	sbc.w	r2, r2, r6
 80047ec:	f04f 0300 	mov.w	r3, #0
 80047f0:	f04f 0400 	mov.w	r4, #0
 80047f4:	0194      	lsls	r4, r2, #6
 80047f6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80047fa:	018b      	lsls	r3, r1, #6
 80047fc:	1a5b      	subs	r3, r3, r1
 80047fe:	eb64 0402 	sbc.w	r4, r4, r2
 8004802:	f04f 0100 	mov.w	r1, #0
 8004806:	f04f 0200 	mov.w	r2, #0
 800480a:	00e2      	lsls	r2, r4, #3
 800480c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004810:	00d9      	lsls	r1, r3, #3
 8004812:	460b      	mov	r3, r1
 8004814:	4614      	mov	r4, r2
 8004816:	195b      	adds	r3, r3, r5
 8004818:	eb44 0406 	adc.w	r4, r4, r6
 800481c:	f04f 0100 	mov.w	r1, #0
 8004820:	f04f 0200 	mov.w	r2, #0
 8004824:	02a2      	lsls	r2, r4, #10
 8004826:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800482a:	0299      	lsls	r1, r3, #10
 800482c:	460b      	mov	r3, r1
 800482e:	4614      	mov	r4, r2
 8004830:	4618      	mov	r0, r3
 8004832:	4621      	mov	r1, r4
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f04f 0400 	mov.w	r4, #0
 800483a:	461a      	mov	r2, r3
 800483c:	4623      	mov	r3, r4
 800483e:	f7fc f9b7 	bl	8000bb0 <__aeabi_uldivmod>
 8004842:	4603      	mov	r3, r0
 8004844:	460c      	mov	r4, r1
 8004846:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004848:	4b0a      	ldr	r3, [pc, #40]	; (8004874 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	0c1b      	lsrs	r3, r3, #16
 800484e:	f003 0303 	and.w	r3, r3, #3
 8004852:	3301      	adds	r3, #1
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004860:	60bb      	str	r3, [r7, #8]
      break;
 8004862:	e002      	b.n	800486a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004864:	4b04      	ldr	r3, [pc, #16]	; (8004878 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004866:	60bb      	str	r3, [r7, #8]
      break;
 8004868:	bf00      	nop
    }
  }
  return sysclockfreq;
 800486a:	68bb      	ldr	r3, [r7, #8]
}
 800486c:	4618      	mov	r0, r3
 800486e:	3714      	adds	r7, #20
 8004870:	46bd      	mov	sp, r7
 8004872:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004874:	40023800 	.word	0x40023800
 8004878:	00f42400 	.word	0x00f42400
 800487c:	007a1200 	.word	0x007a1200

08004880 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004880:	b480      	push	{r7}
 8004882:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004884:	4b03      	ldr	r3, [pc, #12]	; (8004894 <HAL_RCC_GetHCLKFreq+0x14>)
 8004886:	681b      	ldr	r3, [r3, #0]
}
 8004888:	4618      	mov	r0, r3
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	20000000 	.word	0x20000000

08004898 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800489c:	f7ff fff0 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 80048a0:	4601      	mov	r1, r0
 80048a2:	4b05      	ldr	r3, [pc, #20]	; (80048b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	0a9b      	lsrs	r3, r3, #10
 80048a8:	f003 0307 	and.w	r3, r3, #7
 80048ac:	4a03      	ldr	r2, [pc, #12]	; (80048bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80048ae:	5cd3      	ldrb	r3, [r2, r3]
 80048b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	40023800 	.word	0x40023800
 80048bc:	080088f8 	.word	0x080088f8

080048c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80048c4:	f7ff ffdc 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 80048c8:	4601      	mov	r1, r0
 80048ca:	4b05      	ldr	r3, [pc, #20]	; (80048e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	0b5b      	lsrs	r3, r3, #13
 80048d0:	f003 0307 	and.w	r3, r3, #7
 80048d4:	4a03      	ldr	r2, [pc, #12]	; (80048e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048d6:	5cd3      	ldrb	r3, [r2, r3]
 80048d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80048dc:	4618      	mov	r0, r3
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	40023800 	.word	0x40023800
 80048e4:	080088f8 	.word	0x080088f8

080048e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e01d      	b.n	8004936 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004900:	b2db      	uxtb	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d106      	bne.n	8004914 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f7fd f808 	bl	8001924 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2202      	movs	r2, #2
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	3304      	adds	r3, #4
 8004924:	4619      	mov	r1, r3
 8004926:	4610      	mov	r0, r2
 8004928:	f000 fc0c 	bl	8005144 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004934:	2300      	movs	r3, #0
}
 8004936:	4618      	mov	r0, r3
 8004938:	3708      	adds	r7, #8
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800493e:	b480      	push	{r7}
 8004940:	b085      	sub	sp, #20
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68da      	ldr	r2, [r3, #12]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f042 0201 	orr.w	r2, r2, #1
 8004954:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f003 0307 	and.w	r3, r3, #7
 8004960:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2b06      	cmp	r3, #6
 8004966:	d007      	beq.n	8004978 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f042 0201 	orr.w	r2, r2, #1
 8004976:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3714      	adds	r7, #20
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr

08004986 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004986:	b580      	push	{r7, lr}
 8004988:	b082      	sub	sp, #8
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d101      	bne.n	8004998 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e01d      	b.n	80049d4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d106      	bne.n	80049b2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 f815 	bl	80049dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2202      	movs	r2, #2
 80049b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	3304      	adds	r3, #4
 80049c2:	4619      	mov	r1, r3
 80049c4:	4610      	mov	r0, r2
 80049c6:	f000 fbbd 	bl	8005144 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3708      	adds	r7, #8
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}

080049dc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2201      	movs	r2, #1
 8004a00:	6839      	ldr	r1, [r7, #0]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f000 fe44 	bl	8005690 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a10      	ldr	r2, [pc, #64]	; (8004a50 <HAL_TIM_PWM_Start+0x60>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d107      	bne.n	8004a22 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f003 0307 	and.w	r3, r3, #7
 8004a2c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2b06      	cmp	r3, #6
 8004a32:	d007      	beq.n	8004a44 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0201 	orr.w	r2, r2, #1
 8004a42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	40010000 	.word	0x40010000

08004a54 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b086      	sub	sp, #24
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d101      	bne.n	8004a68 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e083      	b.n	8004b70 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d106      	bne.n	8004a82 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f7fc ffb5 	bl	80019ec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2202      	movs	r2, #2
 8004a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	6812      	ldr	r2, [r2, #0]
 8004a94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a98:	f023 0307 	bic.w	r3, r3, #7
 8004a9c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4610      	mov	r0, r2
 8004aaa:	f000 fb4b 	bl	8005144 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	697a      	ldr	r2, [r7, #20]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ad6:	f023 0303 	bic.w	r3, r3, #3
 8004ada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	689a      	ldr	r2, [r3, #8]
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	021b      	lsls	r3, r3, #8
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004af4:	f023 030c 	bic.w	r3, r3, #12
 8004af8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b00:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	68da      	ldr	r2, [r3, #12]
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	021b      	lsls	r3, r3, #8
 8004b10:	4313      	orrs	r3, r2
 8004b12:	693a      	ldr	r2, [r7, #16]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	011a      	lsls	r2, r3, #4
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	031b      	lsls	r3, r3, #12
 8004b24:	4313      	orrs	r3, r2
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004b32:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004b3a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	685a      	ldr	r2, [r3, #4]
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	011b      	lsls	r3, r3, #4
 8004b46:	4313      	orrs	r3, r2
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	697a      	ldr	r2, [r7, #20]
 8004b54:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3718      	adds	r7, #24
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d002      	beq.n	8004b8e <HAL_TIM_Encoder_Start+0x16>
 8004b88:	2b04      	cmp	r3, #4
 8004b8a:	d008      	beq.n	8004b9e <HAL_TIM_Encoder_Start+0x26>
 8004b8c:	e00f      	b.n	8004bae <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2201      	movs	r2, #1
 8004b94:	2100      	movs	r1, #0
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 fd7a 	bl	8005690 <TIM_CCxChannelCmd>
      break;
 8004b9c:	e016      	b.n	8004bcc <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	2104      	movs	r1, #4
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f000 fd72 	bl	8005690 <TIM_CCxChannelCmd>
      break;
 8004bac:	e00e      	b.n	8004bcc <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 fd6a 	bl	8005690 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	2104      	movs	r1, #4
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f000 fd63 	bl	8005690 <TIM_CCxChannelCmd>
      break;
 8004bca:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f042 0201 	orr.w	r2, r2, #1
 8004bda:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3708      	adds	r7, #8
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b082      	sub	sp, #8
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	691b      	ldr	r3, [r3, #16]
 8004bf4:	f003 0302 	and.w	r3, r3, #2
 8004bf8:	2b02      	cmp	r3, #2
 8004bfa:	d122      	bne.n	8004c42 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d11b      	bne.n	8004c42 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f06f 0202 	mvn.w	r2, #2
 8004c12:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	f003 0303 	and.w	r3, r3, #3
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d003      	beq.n	8004c30 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f000 fa6c 	bl	8005106 <HAL_TIM_IC_CaptureCallback>
 8004c2e:	e005      	b.n	8004c3c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 fa5e 	bl	80050f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f000 fa6f 	bl	800511a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	f003 0304 	and.w	r3, r3, #4
 8004c4c:	2b04      	cmp	r3, #4
 8004c4e:	d122      	bne.n	8004c96 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	f003 0304 	and.w	r3, r3, #4
 8004c5a:	2b04      	cmp	r3, #4
 8004c5c:	d11b      	bne.n	8004c96 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f06f 0204 	mvn.w	r2, #4
 8004c66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d003      	beq.n	8004c84 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 fa42 	bl	8005106 <HAL_TIM_IC_CaptureCallback>
 8004c82:	e005      	b.n	8004c90 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 fa34 	bl	80050f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 fa45 	bl	800511a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	f003 0308 	and.w	r3, r3, #8
 8004ca0:	2b08      	cmp	r3, #8
 8004ca2:	d122      	bne.n	8004cea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f003 0308 	and.w	r3, r3, #8
 8004cae:	2b08      	cmp	r3, #8
 8004cb0:	d11b      	bne.n	8004cea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f06f 0208 	mvn.w	r2, #8
 8004cba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2204      	movs	r2, #4
 8004cc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	69db      	ldr	r3, [r3, #28]
 8004cc8:	f003 0303 	and.w	r3, r3, #3
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 fa18 	bl	8005106 <HAL_TIM_IC_CaptureCallback>
 8004cd6:	e005      	b.n	8004ce4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 fa0a 	bl	80050f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 fa1b 	bl	800511a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	f003 0310 	and.w	r3, r3, #16
 8004cf4:	2b10      	cmp	r3, #16
 8004cf6:	d122      	bne.n	8004d3e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	f003 0310 	and.w	r3, r3, #16
 8004d02:	2b10      	cmp	r3, #16
 8004d04:	d11b      	bne.n	8004d3e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f06f 0210 	mvn.w	r2, #16
 8004d0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2208      	movs	r2, #8
 8004d14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 f9ee 	bl	8005106 <HAL_TIM_IC_CaptureCallback>
 8004d2a:	e005      	b.n	8004d38 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f9e0 	bl	80050f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 f9f1 	bl	800511a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d10e      	bne.n	8004d6a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d107      	bne.n	8004d6a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f06f 0201 	mvn.w	r2, #1
 8004d62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f7fc fac9 	bl	80012fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d74:	2b80      	cmp	r3, #128	; 0x80
 8004d76:	d10e      	bne.n	8004d96 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d82:	2b80      	cmp	r3, #128	; 0x80
 8004d84:	d107      	bne.n	8004d96 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 fd6d 	bl	8005870 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da0:	2b40      	cmp	r3, #64	; 0x40
 8004da2:	d10e      	bne.n	8004dc2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dae:	2b40      	cmp	r3, #64	; 0x40
 8004db0:	d107      	bne.n	8004dc2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004dba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 f9b6 	bl	800512e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	f003 0320 	and.w	r3, r3, #32
 8004dcc:	2b20      	cmp	r3, #32
 8004dce:	d10e      	bne.n	8004dee <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f003 0320 	and.w	r3, r3, #32
 8004dda:	2b20      	cmp	r3, #32
 8004ddc:	d107      	bne.n	8004dee <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f06f 0220 	mvn.w	r2, #32
 8004de6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f000 fd37 	bl	800585c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004dee:	bf00      	nop
 8004df0:	3708      	adds	r7, #8
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
	...

08004df8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	60f8      	str	r0, [r7, #12]
 8004e00:	60b9      	str	r1, [r7, #8]
 8004e02:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d101      	bne.n	8004e12 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004e0e:	2302      	movs	r3, #2
 8004e10:	e0b4      	b.n	8004f7c <HAL_TIM_PWM_ConfigChannel+0x184>
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2202      	movs	r2, #2
 8004e1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2b0c      	cmp	r3, #12
 8004e26:	f200 809f 	bhi.w	8004f68 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004e2a:	a201      	add	r2, pc, #4	; (adr r2, 8004e30 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e30:	08004e65 	.word	0x08004e65
 8004e34:	08004f69 	.word	0x08004f69
 8004e38:	08004f69 	.word	0x08004f69
 8004e3c:	08004f69 	.word	0x08004f69
 8004e40:	08004ea5 	.word	0x08004ea5
 8004e44:	08004f69 	.word	0x08004f69
 8004e48:	08004f69 	.word	0x08004f69
 8004e4c:	08004f69 	.word	0x08004f69
 8004e50:	08004ee7 	.word	0x08004ee7
 8004e54:	08004f69 	.word	0x08004f69
 8004e58:	08004f69 	.word	0x08004f69
 8004e5c:	08004f69 	.word	0x08004f69
 8004e60:	08004f27 	.word	0x08004f27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68b9      	ldr	r1, [r7, #8]
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 f9ea 	bl	8005244 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	699a      	ldr	r2, [r3, #24]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0208 	orr.w	r2, r2, #8
 8004e7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	699a      	ldr	r2, [r3, #24]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f022 0204 	bic.w	r2, r2, #4
 8004e8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6999      	ldr	r1, [r3, #24]
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	691a      	ldr	r2, [r3, #16]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	619a      	str	r2, [r3, #24]
      break;
 8004ea2:	e062      	b.n	8004f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68b9      	ldr	r1, [r7, #8]
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f000 fa30 	bl	8005310 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	699a      	ldr	r2, [r3, #24]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ebe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	699a      	ldr	r2, [r3, #24]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ece:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	6999      	ldr	r1, [r3, #24]
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	021a      	lsls	r2, r3, #8
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	619a      	str	r2, [r3, #24]
      break;
 8004ee4:	e041      	b.n	8004f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68b9      	ldr	r1, [r7, #8]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f000 fa7b 	bl	80053e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	69da      	ldr	r2, [r3, #28]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f042 0208 	orr.w	r2, r2, #8
 8004f00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	69da      	ldr	r2, [r3, #28]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f022 0204 	bic.w	r2, r2, #4
 8004f10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	69d9      	ldr	r1, [r3, #28]
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	691a      	ldr	r2, [r3, #16]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	430a      	orrs	r2, r1
 8004f22:	61da      	str	r2, [r3, #28]
      break;
 8004f24:	e021      	b.n	8004f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68b9      	ldr	r1, [r7, #8]
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f000 fac5 	bl	80054bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	69da      	ldr	r2, [r3, #28]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	69da      	ldr	r2, [r3, #28]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	69d9      	ldr	r1, [r3, #28]
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	021a      	lsls	r2, r3, #8
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	430a      	orrs	r2, r1
 8004f64:	61da      	str	r2, [r3, #28]
      break;
 8004f66:	e000      	b.n	8004f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004f68:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d101      	bne.n	8004f9c <HAL_TIM_ConfigClockSource+0x18>
 8004f98:	2302      	movs	r3, #2
 8004f9a:	e0a6      	b.n	80050ea <HAL_TIM_ConfigClockSource+0x166>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004fba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fc2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b40      	cmp	r3, #64	; 0x40
 8004fd2:	d067      	beq.n	80050a4 <HAL_TIM_ConfigClockSource+0x120>
 8004fd4:	2b40      	cmp	r3, #64	; 0x40
 8004fd6:	d80b      	bhi.n	8004ff0 <HAL_TIM_ConfigClockSource+0x6c>
 8004fd8:	2b10      	cmp	r3, #16
 8004fda:	d073      	beq.n	80050c4 <HAL_TIM_ConfigClockSource+0x140>
 8004fdc:	2b10      	cmp	r3, #16
 8004fde:	d802      	bhi.n	8004fe6 <HAL_TIM_ConfigClockSource+0x62>
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d06f      	beq.n	80050c4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004fe4:	e078      	b.n	80050d8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004fe6:	2b20      	cmp	r3, #32
 8004fe8:	d06c      	beq.n	80050c4 <HAL_TIM_ConfigClockSource+0x140>
 8004fea:	2b30      	cmp	r3, #48	; 0x30
 8004fec:	d06a      	beq.n	80050c4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004fee:	e073      	b.n	80050d8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004ff0:	2b70      	cmp	r3, #112	; 0x70
 8004ff2:	d00d      	beq.n	8005010 <HAL_TIM_ConfigClockSource+0x8c>
 8004ff4:	2b70      	cmp	r3, #112	; 0x70
 8004ff6:	d804      	bhi.n	8005002 <HAL_TIM_ConfigClockSource+0x7e>
 8004ff8:	2b50      	cmp	r3, #80	; 0x50
 8004ffa:	d033      	beq.n	8005064 <HAL_TIM_ConfigClockSource+0xe0>
 8004ffc:	2b60      	cmp	r3, #96	; 0x60
 8004ffe:	d041      	beq.n	8005084 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005000:	e06a      	b.n	80050d8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005006:	d066      	beq.n	80050d6 <HAL_TIM_ConfigClockSource+0x152>
 8005008:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800500c:	d017      	beq.n	800503e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800500e:	e063      	b.n	80050d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6818      	ldr	r0, [r3, #0]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	6899      	ldr	r1, [r3, #8]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	f000 fb16 	bl	8005650 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005032:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	609a      	str	r2, [r3, #8]
      break;
 800503c:	e04c      	b.n	80050d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6818      	ldr	r0, [r3, #0]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	6899      	ldr	r1, [r3, #8]
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	685a      	ldr	r2, [r3, #4]
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	f000 faff 	bl	8005650 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	689a      	ldr	r2, [r3, #8]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005060:	609a      	str	r2, [r3, #8]
      break;
 8005062:	e039      	b.n	80050d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6818      	ldr	r0, [r3, #0]
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	6859      	ldr	r1, [r3, #4]
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	461a      	mov	r2, r3
 8005072:	f000 fa73 	bl	800555c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2150      	movs	r1, #80	; 0x50
 800507c:	4618      	mov	r0, r3
 800507e:	f000 facc 	bl	800561a <TIM_ITRx_SetConfig>
      break;
 8005082:	e029      	b.n	80050d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6818      	ldr	r0, [r3, #0]
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	6859      	ldr	r1, [r3, #4]
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	461a      	mov	r2, r3
 8005092:	f000 fa92 	bl	80055ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2160      	movs	r1, #96	; 0x60
 800509c:	4618      	mov	r0, r3
 800509e:	f000 fabc 	bl	800561a <TIM_ITRx_SetConfig>
      break;
 80050a2:	e019      	b.n	80050d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6818      	ldr	r0, [r3, #0]
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	6859      	ldr	r1, [r3, #4]
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	461a      	mov	r2, r3
 80050b2:	f000 fa53 	bl	800555c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2140      	movs	r1, #64	; 0x40
 80050bc:	4618      	mov	r0, r3
 80050be:	f000 faac 	bl	800561a <TIM_ITRx_SetConfig>
      break;
 80050c2:	e009      	b.n	80050d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4619      	mov	r1, r3
 80050ce:	4610      	mov	r0, r2
 80050d0:	f000 faa3 	bl	800561a <TIM_ITRx_SetConfig>
      break;
 80050d4:	e000      	b.n	80050d8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80050d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050e8:	2300      	movs	r3, #0
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3710      	adds	r7, #16
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050fa:	bf00      	nop
 80050fc:	370c      	adds	r7, #12
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005106:	b480      	push	{r7}
 8005108:	b083      	sub	sp, #12
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800510e:	bf00      	nop
 8005110:	370c      	adds	r7, #12
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr

0800511a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800511a:	b480      	push	{r7}
 800511c:	b083      	sub	sp, #12
 800511e:	af00      	add	r7, sp, #0
 8005120:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005122:	bf00      	nop
 8005124:	370c      	adds	r7, #12
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr

0800512e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800512e:	b480      	push	{r7}
 8005130:	b083      	sub	sp, #12
 8005132:	af00      	add	r7, sp, #0
 8005134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005136:	bf00      	nop
 8005138:	370c      	adds	r7, #12
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
	...

08005144 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005144:	b480      	push	{r7}
 8005146:	b085      	sub	sp, #20
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a34      	ldr	r2, [pc, #208]	; (8005228 <TIM_Base_SetConfig+0xe4>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d00f      	beq.n	800517c <TIM_Base_SetConfig+0x38>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005162:	d00b      	beq.n	800517c <TIM_Base_SetConfig+0x38>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a31      	ldr	r2, [pc, #196]	; (800522c <TIM_Base_SetConfig+0xe8>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d007      	beq.n	800517c <TIM_Base_SetConfig+0x38>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a30      	ldr	r2, [pc, #192]	; (8005230 <TIM_Base_SetConfig+0xec>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d003      	beq.n	800517c <TIM_Base_SetConfig+0x38>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a2f      	ldr	r2, [pc, #188]	; (8005234 <TIM_Base_SetConfig+0xf0>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d108      	bne.n	800518e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005182:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	4313      	orrs	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a25      	ldr	r2, [pc, #148]	; (8005228 <TIM_Base_SetConfig+0xe4>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d01b      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800519c:	d017      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a22      	ldr	r2, [pc, #136]	; (800522c <TIM_Base_SetConfig+0xe8>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d013      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a21      	ldr	r2, [pc, #132]	; (8005230 <TIM_Base_SetConfig+0xec>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d00f      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a20      	ldr	r2, [pc, #128]	; (8005234 <TIM_Base_SetConfig+0xf0>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d00b      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a1f      	ldr	r2, [pc, #124]	; (8005238 <TIM_Base_SetConfig+0xf4>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d007      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a1e      	ldr	r2, [pc, #120]	; (800523c <TIM_Base_SetConfig+0xf8>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d003      	beq.n	80051ce <TIM_Base_SetConfig+0x8a>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a1d      	ldr	r2, [pc, #116]	; (8005240 <TIM_Base_SetConfig+0xfc>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d108      	bne.n	80051e0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	4313      	orrs	r3, r2
 80051de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	695b      	ldr	r3, [r3, #20]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	68fa      	ldr	r2, [r7, #12]
 80051f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	4a08      	ldr	r2, [pc, #32]	; (8005228 <TIM_Base_SetConfig+0xe4>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d103      	bne.n	8005214 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	691a      	ldr	r2, [r3, #16]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	615a      	str	r2, [r3, #20]
}
 800521a:	bf00      	nop
 800521c:	3714      	adds	r7, #20
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	40010000 	.word	0x40010000
 800522c:	40000400 	.word	0x40000400
 8005230:	40000800 	.word	0x40000800
 8005234:	40000c00 	.word	0x40000c00
 8005238:	40014000 	.word	0x40014000
 800523c:	40014400 	.word	0x40014400
 8005240:	40014800 	.word	0x40014800

08005244 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005244:	b480      	push	{r7}
 8005246:	b087      	sub	sp, #28
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a1b      	ldr	r3, [r3, #32]
 8005252:	f023 0201 	bic.w	r2, r3, #1
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6a1b      	ldr	r3, [r3, #32]
 800525e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	699b      	ldr	r3, [r3, #24]
 800526a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005272:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f023 0303 	bic.w	r3, r3, #3
 800527a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	4313      	orrs	r3, r2
 8005284:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f023 0302 	bic.w	r3, r3, #2
 800528c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	4313      	orrs	r3, r2
 8005296:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a1c      	ldr	r2, [pc, #112]	; (800530c <TIM_OC1_SetConfig+0xc8>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d10c      	bne.n	80052ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	f023 0308 	bic.w	r3, r3, #8
 80052a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	f023 0304 	bic.w	r3, r3, #4
 80052b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a13      	ldr	r2, [pc, #76]	; (800530c <TIM_OC1_SetConfig+0xc8>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d111      	bne.n	80052e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	4313      	orrs	r3, r2
 80052da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68fa      	ldr	r2, [r7, #12]
 80052f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	685a      	ldr	r2, [r3, #4]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	621a      	str	r2, [r3, #32]
}
 8005300:	bf00      	nop
 8005302:	371c      	adds	r7, #28
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr
 800530c:	40010000 	.word	0x40010000

08005310 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005310:	b480      	push	{r7}
 8005312:	b087      	sub	sp, #28
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	f023 0210 	bic.w	r2, r3, #16
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800533e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005346:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	021b      	lsls	r3, r3, #8
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	4313      	orrs	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	f023 0320 	bic.w	r3, r3, #32
 800535a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	011b      	lsls	r3, r3, #4
 8005362:	697a      	ldr	r2, [r7, #20]
 8005364:	4313      	orrs	r3, r2
 8005366:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a1e      	ldr	r2, [pc, #120]	; (80053e4 <TIM_OC2_SetConfig+0xd4>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d10d      	bne.n	800538c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005376:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	011b      	lsls	r3, r3, #4
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	4313      	orrs	r3, r2
 8005382:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800538a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a15      	ldr	r2, [pc, #84]	; (80053e4 <TIM_OC2_SetConfig+0xd4>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d113      	bne.n	80053bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800539a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	693a      	ldr	r2, [r7, #16]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	699b      	ldr	r3, [r3, #24]
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	697a      	ldr	r2, [r7, #20]
 80053d4:	621a      	str	r2, [r3, #32]
}
 80053d6:	bf00      	nop
 80053d8:	371c      	adds	r7, #28
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	40010000 	.word	0x40010000

080053e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b087      	sub	sp, #28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	69db      	ldr	r3, [r3, #28]
 800540e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005416:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f023 0303 	bic.w	r3, r3, #3
 800541e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	4313      	orrs	r3, r2
 8005428:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005430:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	021b      	lsls	r3, r3, #8
 8005438:	697a      	ldr	r2, [r7, #20]
 800543a:	4313      	orrs	r3, r2
 800543c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a1d      	ldr	r2, [pc, #116]	; (80054b8 <TIM_OC3_SetConfig+0xd0>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d10d      	bne.n	8005462 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800544c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	021b      	lsls	r3, r3, #8
 8005454:	697a      	ldr	r2, [r7, #20]
 8005456:	4313      	orrs	r3, r2
 8005458:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005460:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	4a14      	ldr	r2, [pc, #80]	; (80054b8 <TIM_OC3_SetConfig+0xd0>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d113      	bne.n	8005492 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005470:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005478:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	693a      	ldr	r2, [r7, #16]
 8005482:	4313      	orrs	r3, r2
 8005484:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	011b      	lsls	r3, r3, #4
 800548c:	693a      	ldr	r2, [r7, #16]
 800548e:	4313      	orrs	r3, r2
 8005490:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	621a      	str	r2, [r3, #32]
}
 80054ac:	bf00      	nop
 80054ae:	371c      	adds	r7, #28
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr
 80054b8:	40010000 	.word	0x40010000

080054bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a1b      	ldr	r3, [r3, #32]
 80054ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	69db      	ldr	r3, [r3, #28]
 80054e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	021b      	lsls	r3, r3, #8
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005506:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	031b      	lsls	r3, r3, #12
 800550e:	693a      	ldr	r2, [r7, #16]
 8005510:	4313      	orrs	r3, r2
 8005512:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a10      	ldr	r2, [pc, #64]	; (8005558 <TIM_OC4_SetConfig+0x9c>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d109      	bne.n	8005530 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005522:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	695b      	ldr	r3, [r3, #20]
 8005528:	019b      	lsls	r3, r3, #6
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	4313      	orrs	r3, r2
 800552e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	621a      	str	r2, [r3, #32]
}
 800554a:	bf00      	nop
 800554c:	371c      	adds	r7, #28
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	40010000 	.word	0x40010000

0800555c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800555c:	b480      	push	{r7}
 800555e:	b087      	sub	sp, #28
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6a1b      	ldr	r3, [r3, #32]
 8005572:	f023 0201 	bic.w	r2, r3, #1
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	699b      	ldr	r3, [r3, #24]
 800557e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005586:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	011b      	lsls	r3, r3, #4
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	f023 030a 	bic.w	r3, r3, #10
 8005598:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800559a:	697a      	ldr	r2, [r7, #20]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	4313      	orrs	r3, r2
 80055a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	621a      	str	r2, [r3, #32]
}
 80055ae:	bf00      	nop
 80055b0:	371c      	adds	r7, #28
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b087      	sub	sp, #28
 80055be:	af00      	add	r7, sp, #0
 80055c0:	60f8      	str	r0, [r7, #12]
 80055c2:	60b9      	str	r1, [r7, #8]
 80055c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	f023 0210 	bic.w	r2, r3, #16
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	699b      	ldr	r3, [r3, #24]
 80055d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6a1b      	ldr	r3, [r3, #32]
 80055dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	031b      	lsls	r3, r3, #12
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	011b      	lsls	r3, r3, #4
 80055fc:	693a      	ldr	r2, [r7, #16]
 80055fe:	4313      	orrs	r3, r2
 8005600:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	697a      	ldr	r2, [r7, #20]
 8005606:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	693a      	ldr	r2, [r7, #16]
 800560c:	621a      	str	r2, [r3, #32]
}
 800560e:	bf00      	nop
 8005610:	371c      	adds	r7, #28
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr

0800561a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800561a:	b480      	push	{r7}
 800561c:	b085      	sub	sp, #20
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
 8005622:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005630:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005632:	683a      	ldr	r2, [r7, #0]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	4313      	orrs	r3, r2
 8005638:	f043 0307 	orr.w	r3, r3, #7
 800563c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68fa      	ldr	r2, [r7, #12]
 8005642:	609a      	str	r2, [r3, #8]
}
 8005644:	bf00      	nop
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005650:	b480      	push	{r7}
 8005652:	b087      	sub	sp, #28
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
 800565c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800566a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	021a      	lsls	r2, r3, #8
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	431a      	orrs	r2, r3
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	4313      	orrs	r3, r2
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	4313      	orrs	r3, r2
 800567c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	609a      	str	r2, [r3, #8]
}
 8005684:	bf00      	nop
 8005686:	371c      	adds	r7, #28
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005690:	b480      	push	{r7}
 8005692:	b087      	sub	sp, #28
 8005694:	af00      	add	r7, sp, #0
 8005696:	60f8      	str	r0, [r7, #12]
 8005698:	60b9      	str	r1, [r7, #8]
 800569a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	f003 031f 	and.w	r3, r3, #31
 80056a2:	2201      	movs	r2, #1
 80056a4:	fa02 f303 	lsl.w	r3, r2, r3
 80056a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6a1a      	ldr	r2, [r3, #32]
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	43db      	mvns	r3, r3
 80056b2:	401a      	ands	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6a1a      	ldr	r2, [r3, #32]
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	f003 031f 	and.w	r3, r3, #31
 80056c2:	6879      	ldr	r1, [r7, #4]
 80056c4:	fa01 f303 	lsl.w	r3, r1, r3
 80056c8:	431a      	orrs	r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	621a      	str	r2, [r3, #32]
}
 80056ce:	bf00      	nop
 80056d0:	371c      	adds	r7, #28
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
	...

080056dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056dc:	b480      	push	{r7}
 80056de:	b085      	sub	sp, #20
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d101      	bne.n	80056f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056f0:	2302      	movs	r3, #2
 80056f2:	e050      	b.n	8005796 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2202      	movs	r2, #2
 8005700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800571a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	4313      	orrs	r3, r2
 8005724:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a1c      	ldr	r2, [pc, #112]	; (80057a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d018      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005740:	d013      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a18      	ldr	r2, [pc, #96]	; (80057a8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d00e      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a16      	ldr	r2, [pc, #88]	; (80057ac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d009      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a15      	ldr	r2, [pc, #84]	; (80057b0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d004      	beq.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a13      	ldr	r2, [pc, #76]	; (80057b4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d10c      	bne.n	8005784 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005770:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	4313      	orrs	r3, r2
 800577a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3714      	adds	r7, #20
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	40010000 	.word	0x40010000
 80057a8:	40000400 	.word	0x40000400
 80057ac:	40000800 	.word	0x40000800
 80057b0:	40000c00 	.word	0x40000c00
 80057b4:	40014000 	.word	0x40014000

080057b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d101      	bne.n	80057d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80057d0:	2302      	movs	r3, #2
 80057d2:	e03d      	b.n	8005850 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	4313      	orrs	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4313      	orrs	r3, r2
 8005812:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	4313      	orrs	r3, r2
 8005820:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	695b      	ldr	r3, [r3, #20]
 800582c:	4313      	orrs	r3, r2
 800582e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	69db      	ldr	r3, [r3, #28]
 800583a:	4313      	orrs	r3, r2
 800583c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3714      	adds	r7, #20
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005870:	b480      	push	{r7}
 8005872:	b083      	sub	sp, #12
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e03f      	b.n	8005916 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d106      	bne.n	80058b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7fc f99c 	bl	8001be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2224      	movs	r2, #36	; 0x24
 80058b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68da      	ldr	r2, [r3, #12]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 fc77 	bl	80061bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	695a      	ldr	r2, [r3, #20]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68da      	ldr	r2, [r3, #12]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2220      	movs	r2, #32
 8005908:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2220      	movs	r2, #32
 8005910:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	3708      	adds	r7, #8
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}

0800591e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800591e:	b580      	push	{r7, lr}
 8005920:	b088      	sub	sp, #32
 8005922:	af02      	add	r7, sp, #8
 8005924:	60f8      	str	r0, [r7, #12]
 8005926:	60b9      	str	r1, [r7, #8]
 8005928:	603b      	str	r3, [r7, #0]
 800592a:	4613      	mov	r3, r2
 800592c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800592e:	2300      	movs	r3, #0
 8005930:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b20      	cmp	r3, #32
 800593c:	f040 8083 	bne.w	8005a46 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d002      	beq.n	800594c <HAL_UART_Transmit+0x2e>
 8005946:	88fb      	ldrh	r3, [r7, #6]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d101      	bne.n	8005950 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e07b      	b.n	8005a48 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005956:	2b01      	cmp	r3, #1
 8005958:	d101      	bne.n	800595e <HAL_UART_Transmit+0x40>
 800595a:	2302      	movs	r3, #2
 800595c:	e074      	b.n	8005a48 <HAL_UART_Transmit+0x12a>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2221      	movs	r2, #33	; 0x21
 8005970:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005974:	f7fc fd1c 	bl	80023b0 <HAL_GetTick>
 8005978:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	88fa      	ldrh	r2, [r7, #6]
 800597e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	88fa      	ldrh	r2, [r7, #6]
 8005984:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2200      	movs	r2, #0
 800598a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800598e:	e042      	b.n	8005a16 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005994:	b29b      	uxth	r3, r3
 8005996:	3b01      	subs	r3, #1
 8005998:	b29a      	uxth	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059a6:	d122      	bne.n	80059ee <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	9300      	str	r3, [sp, #0]
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	2200      	movs	r2, #0
 80059b0:	2180      	movs	r1, #128	; 0x80
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f000 fa80 	bl	8005eb8 <UART_WaitOnFlagUntilTimeout>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e042      	b.n	8005a48 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	881b      	ldrh	r3, [r3, #0]
 80059ca:	461a      	mov	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059d4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d103      	bne.n	80059e6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	3302      	adds	r3, #2
 80059e2:	60bb      	str	r3, [r7, #8]
 80059e4:	e017      	b.n	8005a16 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	3301      	adds	r3, #1
 80059ea:	60bb      	str	r3, [r7, #8]
 80059ec:	e013      	b.n	8005a16 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	9300      	str	r3, [sp, #0]
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	2200      	movs	r2, #0
 80059f6:	2180      	movs	r1, #128	; 0x80
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f000 fa5d 	bl	8005eb8 <UART_WaitOnFlagUntilTimeout>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d001      	beq.n	8005a08 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005a04:	2303      	movs	r3, #3
 8005a06:	e01f      	b.n	8005a48 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	1c5a      	adds	r2, r3, #1
 8005a0c:	60ba      	str	r2, [r7, #8]
 8005a0e:	781a      	ldrb	r2, [r3, #0]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1b7      	bne.n	8005990 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	9300      	str	r3, [sp, #0]
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	2200      	movs	r2, #0
 8005a28:	2140      	movs	r1, #64	; 0x40
 8005a2a:	68f8      	ldr	r0, [r7, #12]
 8005a2c:	f000 fa44 	bl	8005eb8 <UART_WaitOnFlagUntilTimeout>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d001      	beq.n	8005a3a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e006      	b.n	8005a48 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005a42:	2300      	movs	r3, #0
 8005a44:	e000      	b.n	8005a48 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005a46:	2302      	movs	r3, #2
  }
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3718      	adds	r7, #24
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b086      	sub	sp, #24
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b20      	cmp	r3, #32
 8005a68:	d166      	bne.n	8005b38 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d002      	beq.n	8005a76 <HAL_UART_Receive_DMA+0x26>
 8005a70:	88fb      	ldrh	r3, [r7, #6]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e05f      	b.n	8005b3a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d101      	bne.n	8005a88 <HAL_UART_Receive_DMA+0x38>
 8005a84:	2302      	movs	r3, #2
 8005a86:	e058      	b.n	8005b3a <HAL_UART_Receive_DMA+0xea>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	88fa      	ldrh	r2, [r7, #6]
 8005a9a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2222      	movs	r2, #34	; 0x22
 8005aa6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aae:	4a25      	ldr	r2, [pc, #148]	; (8005b44 <HAL_UART_Receive_DMA+0xf4>)
 8005ab0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab6:	4a24      	ldr	r2, [pc, #144]	; (8005b48 <HAL_UART_Receive_DMA+0xf8>)
 8005ab8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005abe:	4a23      	ldr	r2, [pc, #140]	; (8005b4c <HAL_UART_Receive_DMA+0xfc>)
 8005ac0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8005aca:	f107 0308 	add.w	r3, r7, #8
 8005ace:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	3304      	adds	r3, #4
 8005ada:	4619      	mov	r1, r3
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	88fb      	ldrh	r3, [r7, #6]
 8005ae2:	f7fc fe53 	bl	800278c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	613b      	str	r3, [r7, #16]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	613b      	str	r3, [r7, #16]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	613b      	str	r3, [r7, #16]
 8005afa:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	68da      	ldr	r2, [r3, #12]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b12:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	695a      	ldr	r2, [r3, #20]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f042 0201 	orr.w	r2, r2, #1
 8005b22:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	695a      	ldr	r2, [r3, #20]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b32:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005b34:	2300      	movs	r3, #0
 8005b36:	e000      	b.n	8005b3a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005b38:	2302      	movs	r3, #2
  }
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3718      	adds	r7, #24
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	08005da1 	.word	0x08005da1
 8005b48:	08005e09 	.word	0x08005e09
 8005b4c:	08005e25 	.word	0x08005e25

08005b50 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b088      	sub	sp, #32
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005b74:	2300      	movs	r3, #0
 8005b76:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	f003 030f 	and.w	r3, r3, #15
 8005b7e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10d      	bne.n	8005ba2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	f003 0320 	and.w	r3, r3, #32
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d008      	beq.n	8005ba2 <HAL_UART_IRQHandler+0x52>
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	f003 0320 	and.w	r3, r3, #32
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d003      	beq.n	8005ba2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 fa8c 	bl	80060b8 <UART_Receive_IT>
      return;
 8005ba0:	e0d1      	b.n	8005d46 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	f000 80b0 	beq.w	8005d0a <HAL_UART_IRQHandler+0x1ba>
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	f003 0301 	and.w	r3, r3, #1
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d105      	bne.n	8005bc0 <HAL_UART_IRQHandler+0x70>
 8005bb4:	69bb      	ldr	r3, [r7, #24]
 8005bb6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f000 80a5 	beq.w	8005d0a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00a      	beq.n	8005be0 <HAL_UART_IRQHandler+0x90>
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d005      	beq.n	8005be0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bd8:	f043 0201 	orr.w	r2, r3, #1
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	f003 0304 	and.w	r3, r3, #4
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d00a      	beq.n	8005c00 <HAL_UART_IRQHandler+0xb0>
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	f003 0301 	and.w	r3, r3, #1
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d005      	beq.n	8005c00 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bf8:	f043 0202 	orr.w	r2, r3, #2
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	f003 0302 	and.w	r3, r3, #2
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00a      	beq.n	8005c20 <HAL_UART_IRQHandler+0xd0>
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	f003 0301 	and.w	r3, r3, #1
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d005      	beq.n	8005c20 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c18:	f043 0204 	orr.w	r2, r3, #4
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	f003 0308 	and.w	r3, r3, #8
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00f      	beq.n	8005c4a <HAL_UART_IRQHandler+0xfa>
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	f003 0320 	and.w	r3, r3, #32
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d104      	bne.n	8005c3e <HAL_UART_IRQHandler+0xee>
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	f003 0301 	and.w	r3, r3, #1
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d005      	beq.n	8005c4a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c42:	f043 0208 	orr.w	r2, r3, #8
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d078      	beq.n	8005d44 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	f003 0320 	and.w	r3, r3, #32
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d007      	beq.n	8005c6c <HAL_UART_IRQHandler+0x11c>
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	f003 0320 	and.w	r3, r3, #32
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d002      	beq.n	8005c6c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 fa26 	bl	80060b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	695b      	ldr	r3, [r3, #20]
 8005c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c76:	2b40      	cmp	r3, #64	; 0x40
 8005c78:	bf0c      	ite	eq
 8005c7a:	2301      	moveq	r3, #1
 8005c7c:	2300      	movne	r3, #0
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c86:	f003 0308 	and.w	r3, r3, #8
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d102      	bne.n	8005c94 <HAL_UART_IRQHandler+0x144>
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d031      	beq.n	8005cf8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 f96f 	bl	8005f78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	695b      	ldr	r3, [r3, #20]
 8005ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca4:	2b40      	cmp	r3, #64	; 0x40
 8005ca6:	d123      	bne.n	8005cf0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	695a      	ldr	r2, [r3, #20]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cb6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d013      	beq.n	8005ce8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cc4:	4a21      	ldr	r2, [pc, #132]	; (8005d4c <HAL_UART_IRQHandler+0x1fc>)
 8005cc6:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7fc fdb5 	bl	800283c <HAL_DMA_Abort_IT>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d016      	beq.n	8005d06 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005ce2:	4610      	mov	r0, r2
 8005ce4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ce6:	e00e      	b.n	8005d06 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f000 f84f 	bl	8005d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cee:	e00a      	b.n	8005d06 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	f000 f84b 	bl	8005d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cf6:	e006      	b.n	8005d06 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 f847 	bl	8005d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005d04:	e01e      	b.n	8005d44 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d06:	bf00      	nop
    return;
 8005d08:	e01c      	b.n	8005d44 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d008      	beq.n	8005d26 <HAL_UART_IRQHandler+0x1d6>
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d003      	beq.n	8005d26 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f000 f95c 	bl	8005fdc <UART_Transmit_IT>
    return;
 8005d24:	e00f      	b.n	8005d46 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d00a      	beq.n	8005d46 <HAL_UART_IRQHandler+0x1f6>
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d005      	beq.n	8005d46 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f000 f9a4 	bl	8006088 <UART_EndTransmit_IT>
    return;
 8005d40:	bf00      	nop
 8005d42:	e000      	b.n	8005d46 <HAL_UART_IRQHandler+0x1f6>
    return;
 8005d44:	bf00      	nop
  }
}
 8005d46:	3720      	adds	r7, #32
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}
 8005d4c:	08005fb5 	.word	0x08005fb5

08005d50 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005d58:	bf00      	nop
 8005d5a:	370c      	adds	r7, #12
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005d6c:	bf00      	nop
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005d80:	bf00      	nop
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005d94:	bf00      	nop
 8005d96:	370c      	adds	r7, #12
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dac:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d11e      	bne.n	8005dfa <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	68da      	ldr	r2, [r3, #12]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005dd0:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	695a      	ldr	r2, [r3, #20]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 0201 	bic.w	r2, r2, #1
 8005de0:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	695a      	ldr	r2, [r3, #20]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005df0:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2220      	movs	r2, #32
 8005df6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8005dfa:	68f8      	ldr	r0, [r7, #12]
 8005dfc:	f7ff ffb2 	bl	8005d64 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e00:	bf00      	nop
 8005e02:	3710      	adds	r7, #16
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e14:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005e16:	68f8      	ldr	r0, [r7, #12]
 8005e18:	f7ff ffae 	bl	8005d78 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e1c:	bf00      	nop
 8005e1e:	3710      	adds	r7, #16
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e34:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	695b      	ldr	r3, [r3, #20]
 8005e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e40:	2b80      	cmp	r3, #128	; 0x80
 8005e42:	bf0c      	ite	eq
 8005e44:	2301      	moveq	r3, #1
 8005e46:	2300      	movne	r3, #0
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	2b21      	cmp	r3, #33	; 0x21
 8005e56:	d108      	bne.n	8005e6a <UART_DMAError+0x46>
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d005      	beq.n	8005e6a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	2200      	movs	r2, #0
 8005e62:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005e64:	68b8      	ldr	r0, [r7, #8]
 8005e66:	f000 f871 	bl	8005f4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e74:	2b40      	cmp	r3, #64	; 0x40
 8005e76:	bf0c      	ite	eq
 8005e78:	2301      	moveq	r3, #1
 8005e7a:	2300      	movne	r3, #0
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b22      	cmp	r3, #34	; 0x22
 8005e8a:	d108      	bne.n	8005e9e <UART_DMAError+0x7a>
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d005      	beq.n	8005e9e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	2200      	movs	r2, #0
 8005e96:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005e98:	68b8      	ldr	r0, [r7, #8]
 8005e9a:	f000 f86d 	bl	8005f78 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ea2:	f043 0210 	orr.w	r2, r3, #16
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005eaa:	68b8      	ldr	r0, [r7, #8]
 8005eac:	f7ff ff6e 	bl	8005d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005eb0:	bf00      	nop
 8005eb2:	3710      	adds	r7, #16
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	60b9      	str	r1, [r7, #8]
 8005ec2:	603b      	str	r3, [r7, #0]
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ec8:	e02c      	b.n	8005f24 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ed0:	d028      	beq.n	8005f24 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d007      	beq.n	8005ee8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ed8:	f7fc fa6a 	bl	80023b0 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	69ba      	ldr	r2, [r7, #24]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d21d      	bcs.n	8005f24 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68da      	ldr	r2, [r3, #12]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005ef6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	695a      	ldr	r2, [r3, #20]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f022 0201 	bic.w	r2, r2, #1
 8005f06:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2220      	movs	r2, #32
 8005f14:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005f20:	2303      	movs	r3, #3
 8005f22:	e00f      	b.n	8005f44 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	68ba      	ldr	r2, [r7, #8]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	bf0c      	ite	eq
 8005f34:	2301      	moveq	r3, #1
 8005f36:	2300      	movne	r3, #0
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	79fb      	ldrb	r3, [r7, #7]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d0c3      	beq.n	8005eca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3710      	adds	r7, #16
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b083      	sub	sp, #12
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68da      	ldr	r2, [r3, #12]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005f62:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2220      	movs	r2, #32
 8005f68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68da      	ldr	r2, [r3, #12]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005f8e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	695a      	ldr	r2, [r3, #20]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f022 0201 	bic.w	r2, r2, #1
 8005f9e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2220      	movs	r2, #32
 8005fa4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f7ff fedc 	bl	8005d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fd4:	bf00      	nop
 8005fd6:	3710      	adds	r7, #16
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	2b21      	cmp	r3, #33	; 0x21
 8005fee:	d144      	bne.n	800607a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ff8:	d11a      	bne.n	8006030 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	881b      	ldrh	r3, [r3, #0]
 8006004:	461a      	mov	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800600e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	691b      	ldr	r3, [r3, #16]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d105      	bne.n	8006024 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6a1b      	ldr	r3, [r3, #32]
 800601c:	1c9a      	adds	r2, r3, #2
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	621a      	str	r2, [r3, #32]
 8006022:	e00e      	b.n	8006042 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	1c5a      	adds	r2, r3, #1
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	621a      	str	r2, [r3, #32]
 800602e:	e008      	b.n	8006042 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6a1b      	ldr	r3, [r3, #32]
 8006034:	1c59      	adds	r1, r3, #1
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	6211      	str	r1, [r2, #32]
 800603a:	781a      	ldrb	r2, [r3, #0]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006046:	b29b      	uxth	r3, r3
 8006048:	3b01      	subs	r3, #1
 800604a:	b29b      	uxth	r3, r3
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	4619      	mov	r1, r3
 8006050:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10f      	bne.n	8006076 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68da      	ldr	r2, [r3, #12]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006064:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68da      	ldr	r2, [r3, #12]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006074:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006076:	2300      	movs	r3, #0
 8006078:	e000      	b.n	800607c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800607a:	2302      	movs	r3, #2
  }
}
 800607c:	4618      	mov	r0, r3
 800607e:	3714      	adds	r7, #20
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b082      	sub	sp, #8
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68da      	ldr	r2, [r3, #12]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800609e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2220      	movs	r2, #32
 80060a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f7ff fe51 	bl	8005d50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3708      	adds	r7, #8
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	2b22      	cmp	r3, #34	; 0x22
 80060ca:	d171      	bne.n	80061b0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060d4:	d123      	bne.n	800611e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060da:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d10e      	bne.n	8006102 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060f0:	b29a      	uxth	r2, r3
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060fa:	1c9a      	adds	r2, r3, #2
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	629a      	str	r2, [r3, #40]	; 0x28
 8006100:	e029      	b.n	8006156 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	b29b      	uxth	r3, r3
 800610a:	b2db      	uxtb	r3, r3
 800610c:	b29a      	uxth	r2, r3
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006116:	1c5a      	adds	r2, r3, #1
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	629a      	str	r2, [r3, #40]	; 0x28
 800611c:	e01b      	b.n	8006156 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d10a      	bne.n	800613c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	6858      	ldr	r0, [r3, #4]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006130:	1c59      	adds	r1, r3, #1
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	6291      	str	r1, [r2, #40]	; 0x28
 8006136:	b2c2      	uxtb	r2, r0
 8006138:	701a      	strb	r2, [r3, #0]
 800613a:	e00c      	b.n	8006156 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	b2da      	uxtb	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006148:	1c58      	adds	r0, r3, #1
 800614a:	6879      	ldr	r1, [r7, #4]
 800614c:	6288      	str	r0, [r1, #40]	; 0x28
 800614e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006152:	b2d2      	uxtb	r2, r2
 8006154:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800615a:	b29b      	uxth	r3, r3
 800615c:	3b01      	subs	r3, #1
 800615e:	b29b      	uxth	r3, r3
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	4619      	mov	r1, r3
 8006164:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006166:	2b00      	cmp	r3, #0
 8006168:	d120      	bne.n	80061ac <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68da      	ldr	r2, [r3, #12]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f022 0220 	bic.w	r2, r2, #32
 8006178:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68da      	ldr	r2, [r3, #12]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006188:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	695a      	ldr	r2, [r3, #20]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f022 0201 	bic.w	r2, r2, #1
 8006198:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2220      	movs	r2, #32
 800619e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f7ff fdde 	bl	8005d64 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80061a8:	2300      	movs	r3, #0
 80061aa:	e002      	b.n	80061b2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80061ac:	2300      	movs	r3, #0
 80061ae:	e000      	b.n	80061b2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80061b0:	2302      	movs	r3, #2
  }
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3710      	adds	r7, #16
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
	...

080061bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c0:	b085      	sub	sp, #20
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	68da      	ldr	r2, [r3, #12]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	430a      	orrs	r2, r1
 80061da:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689a      	ldr	r2, [r3, #8]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	691b      	ldr	r3, [r3, #16]
 80061e4:	431a      	orrs	r2, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	431a      	orrs	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	69db      	ldr	r3, [r3, #28]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80061fe:	f023 030c 	bic.w	r3, r3, #12
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	6812      	ldr	r2, [r2, #0]
 8006206:	68f9      	ldr	r1, [r7, #12]
 8006208:	430b      	orrs	r3, r1
 800620a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	699a      	ldr	r2, [r3, #24]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	430a      	orrs	r2, r1
 8006220:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	69db      	ldr	r3, [r3, #28]
 8006226:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800622a:	f040 818b 	bne.w	8006544 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4ac1      	ldr	r2, [pc, #772]	; (8006538 <UART_SetConfig+0x37c>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d005      	beq.n	8006244 <UART_SetConfig+0x88>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4abf      	ldr	r2, [pc, #764]	; (800653c <UART_SetConfig+0x380>)
 800623e:	4293      	cmp	r3, r2
 8006240:	f040 80bd 	bne.w	80063be <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006244:	f7fe fb3c 	bl	80048c0 <HAL_RCC_GetPCLK2Freq>
 8006248:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	461d      	mov	r5, r3
 800624e:	f04f 0600 	mov.w	r6, #0
 8006252:	46a8      	mov	r8, r5
 8006254:	46b1      	mov	r9, r6
 8006256:	eb18 0308 	adds.w	r3, r8, r8
 800625a:	eb49 0409 	adc.w	r4, r9, r9
 800625e:	4698      	mov	r8, r3
 8006260:	46a1      	mov	r9, r4
 8006262:	eb18 0805 	adds.w	r8, r8, r5
 8006266:	eb49 0906 	adc.w	r9, r9, r6
 800626a:	f04f 0100 	mov.w	r1, #0
 800626e:	f04f 0200 	mov.w	r2, #0
 8006272:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006276:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800627a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800627e:	4688      	mov	r8, r1
 8006280:	4691      	mov	r9, r2
 8006282:	eb18 0005 	adds.w	r0, r8, r5
 8006286:	eb49 0106 	adc.w	r1, r9, r6
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	461d      	mov	r5, r3
 8006290:	f04f 0600 	mov.w	r6, #0
 8006294:	196b      	adds	r3, r5, r5
 8006296:	eb46 0406 	adc.w	r4, r6, r6
 800629a:	461a      	mov	r2, r3
 800629c:	4623      	mov	r3, r4
 800629e:	f7fa fc87 	bl	8000bb0 <__aeabi_uldivmod>
 80062a2:	4603      	mov	r3, r0
 80062a4:	460c      	mov	r4, r1
 80062a6:	461a      	mov	r2, r3
 80062a8:	4ba5      	ldr	r3, [pc, #660]	; (8006540 <UART_SetConfig+0x384>)
 80062aa:	fba3 2302 	umull	r2, r3, r3, r2
 80062ae:	095b      	lsrs	r3, r3, #5
 80062b0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	461d      	mov	r5, r3
 80062b8:	f04f 0600 	mov.w	r6, #0
 80062bc:	46a9      	mov	r9, r5
 80062be:	46b2      	mov	sl, r6
 80062c0:	eb19 0309 	adds.w	r3, r9, r9
 80062c4:	eb4a 040a 	adc.w	r4, sl, sl
 80062c8:	4699      	mov	r9, r3
 80062ca:	46a2      	mov	sl, r4
 80062cc:	eb19 0905 	adds.w	r9, r9, r5
 80062d0:	eb4a 0a06 	adc.w	sl, sl, r6
 80062d4:	f04f 0100 	mov.w	r1, #0
 80062d8:	f04f 0200 	mov.w	r2, #0
 80062dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062e0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80062e4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80062e8:	4689      	mov	r9, r1
 80062ea:	4692      	mov	sl, r2
 80062ec:	eb19 0005 	adds.w	r0, r9, r5
 80062f0:	eb4a 0106 	adc.w	r1, sl, r6
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	461d      	mov	r5, r3
 80062fa:	f04f 0600 	mov.w	r6, #0
 80062fe:	196b      	adds	r3, r5, r5
 8006300:	eb46 0406 	adc.w	r4, r6, r6
 8006304:	461a      	mov	r2, r3
 8006306:	4623      	mov	r3, r4
 8006308:	f7fa fc52 	bl	8000bb0 <__aeabi_uldivmod>
 800630c:	4603      	mov	r3, r0
 800630e:	460c      	mov	r4, r1
 8006310:	461a      	mov	r2, r3
 8006312:	4b8b      	ldr	r3, [pc, #556]	; (8006540 <UART_SetConfig+0x384>)
 8006314:	fba3 1302 	umull	r1, r3, r3, r2
 8006318:	095b      	lsrs	r3, r3, #5
 800631a:	2164      	movs	r1, #100	; 0x64
 800631c:	fb01 f303 	mul.w	r3, r1, r3
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	00db      	lsls	r3, r3, #3
 8006324:	3332      	adds	r3, #50	; 0x32
 8006326:	4a86      	ldr	r2, [pc, #536]	; (8006540 <UART_SetConfig+0x384>)
 8006328:	fba2 2303 	umull	r2, r3, r2, r3
 800632c:	095b      	lsrs	r3, r3, #5
 800632e:	005b      	lsls	r3, r3, #1
 8006330:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006334:	4498      	add	r8, r3
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	461d      	mov	r5, r3
 800633a:	f04f 0600 	mov.w	r6, #0
 800633e:	46a9      	mov	r9, r5
 8006340:	46b2      	mov	sl, r6
 8006342:	eb19 0309 	adds.w	r3, r9, r9
 8006346:	eb4a 040a 	adc.w	r4, sl, sl
 800634a:	4699      	mov	r9, r3
 800634c:	46a2      	mov	sl, r4
 800634e:	eb19 0905 	adds.w	r9, r9, r5
 8006352:	eb4a 0a06 	adc.w	sl, sl, r6
 8006356:	f04f 0100 	mov.w	r1, #0
 800635a:	f04f 0200 	mov.w	r2, #0
 800635e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006362:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006366:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800636a:	4689      	mov	r9, r1
 800636c:	4692      	mov	sl, r2
 800636e:	eb19 0005 	adds.w	r0, r9, r5
 8006372:	eb4a 0106 	adc.w	r1, sl, r6
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	461d      	mov	r5, r3
 800637c:	f04f 0600 	mov.w	r6, #0
 8006380:	196b      	adds	r3, r5, r5
 8006382:	eb46 0406 	adc.w	r4, r6, r6
 8006386:	461a      	mov	r2, r3
 8006388:	4623      	mov	r3, r4
 800638a:	f7fa fc11 	bl	8000bb0 <__aeabi_uldivmod>
 800638e:	4603      	mov	r3, r0
 8006390:	460c      	mov	r4, r1
 8006392:	461a      	mov	r2, r3
 8006394:	4b6a      	ldr	r3, [pc, #424]	; (8006540 <UART_SetConfig+0x384>)
 8006396:	fba3 1302 	umull	r1, r3, r3, r2
 800639a:	095b      	lsrs	r3, r3, #5
 800639c:	2164      	movs	r1, #100	; 0x64
 800639e:	fb01 f303 	mul.w	r3, r1, r3
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	00db      	lsls	r3, r3, #3
 80063a6:	3332      	adds	r3, #50	; 0x32
 80063a8:	4a65      	ldr	r2, [pc, #404]	; (8006540 <UART_SetConfig+0x384>)
 80063aa:	fba2 2303 	umull	r2, r3, r2, r3
 80063ae:	095b      	lsrs	r3, r3, #5
 80063b0:	f003 0207 	and.w	r2, r3, #7
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4442      	add	r2, r8
 80063ba:	609a      	str	r2, [r3, #8]
 80063bc:	e26f      	b.n	800689e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80063be:	f7fe fa6b 	bl	8004898 <HAL_RCC_GetPCLK1Freq>
 80063c2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	461d      	mov	r5, r3
 80063c8:	f04f 0600 	mov.w	r6, #0
 80063cc:	46a8      	mov	r8, r5
 80063ce:	46b1      	mov	r9, r6
 80063d0:	eb18 0308 	adds.w	r3, r8, r8
 80063d4:	eb49 0409 	adc.w	r4, r9, r9
 80063d8:	4698      	mov	r8, r3
 80063da:	46a1      	mov	r9, r4
 80063dc:	eb18 0805 	adds.w	r8, r8, r5
 80063e0:	eb49 0906 	adc.w	r9, r9, r6
 80063e4:	f04f 0100 	mov.w	r1, #0
 80063e8:	f04f 0200 	mov.w	r2, #0
 80063ec:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80063f0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80063f4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80063f8:	4688      	mov	r8, r1
 80063fa:	4691      	mov	r9, r2
 80063fc:	eb18 0005 	adds.w	r0, r8, r5
 8006400:	eb49 0106 	adc.w	r1, r9, r6
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	461d      	mov	r5, r3
 800640a:	f04f 0600 	mov.w	r6, #0
 800640e:	196b      	adds	r3, r5, r5
 8006410:	eb46 0406 	adc.w	r4, r6, r6
 8006414:	461a      	mov	r2, r3
 8006416:	4623      	mov	r3, r4
 8006418:	f7fa fbca 	bl	8000bb0 <__aeabi_uldivmod>
 800641c:	4603      	mov	r3, r0
 800641e:	460c      	mov	r4, r1
 8006420:	461a      	mov	r2, r3
 8006422:	4b47      	ldr	r3, [pc, #284]	; (8006540 <UART_SetConfig+0x384>)
 8006424:	fba3 2302 	umull	r2, r3, r3, r2
 8006428:	095b      	lsrs	r3, r3, #5
 800642a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	461d      	mov	r5, r3
 8006432:	f04f 0600 	mov.w	r6, #0
 8006436:	46a9      	mov	r9, r5
 8006438:	46b2      	mov	sl, r6
 800643a:	eb19 0309 	adds.w	r3, r9, r9
 800643e:	eb4a 040a 	adc.w	r4, sl, sl
 8006442:	4699      	mov	r9, r3
 8006444:	46a2      	mov	sl, r4
 8006446:	eb19 0905 	adds.w	r9, r9, r5
 800644a:	eb4a 0a06 	adc.w	sl, sl, r6
 800644e:	f04f 0100 	mov.w	r1, #0
 8006452:	f04f 0200 	mov.w	r2, #0
 8006456:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800645a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800645e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006462:	4689      	mov	r9, r1
 8006464:	4692      	mov	sl, r2
 8006466:	eb19 0005 	adds.w	r0, r9, r5
 800646a:	eb4a 0106 	adc.w	r1, sl, r6
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	461d      	mov	r5, r3
 8006474:	f04f 0600 	mov.w	r6, #0
 8006478:	196b      	adds	r3, r5, r5
 800647a:	eb46 0406 	adc.w	r4, r6, r6
 800647e:	461a      	mov	r2, r3
 8006480:	4623      	mov	r3, r4
 8006482:	f7fa fb95 	bl	8000bb0 <__aeabi_uldivmod>
 8006486:	4603      	mov	r3, r0
 8006488:	460c      	mov	r4, r1
 800648a:	461a      	mov	r2, r3
 800648c:	4b2c      	ldr	r3, [pc, #176]	; (8006540 <UART_SetConfig+0x384>)
 800648e:	fba3 1302 	umull	r1, r3, r3, r2
 8006492:	095b      	lsrs	r3, r3, #5
 8006494:	2164      	movs	r1, #100	; 0x64
 8006496:	fb01 f303 	mul.w	r3, r1, r3
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	00db      	lsls	r3, r3, #3
 800649e:	3332      	adds	r3, #50	; 0x32
 80064a0:	4a27      	ldr	r2, [pc, #156]	; (8006540 <UART_SetConfig+0x384>)
 80064a2:	fba2 2303 	umull	r2, r3, r2, r3
 80064a6:	095b      	lsrs	r3, r3, #5
 80064a8:	005b      	lsls	r3, r3, #1
 80064aa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80064ae:	4498      	add	r8, r3
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	461d      	mov	r5, r3
 80064b4:	f04f 0600 	mov.w	r6, #0
 80064b8:	46a9      	mov	r9, r5
 80064ba:	46b2      	mov	sl, r6
 80064bc:	eb19 0309 	adds.w	r3, r9, r9
 80064c0:	eb4a 040a 	adc.w	r4, sl, sl
 80064c4:	4699      	mov	r9, r3
 80064c6:	46a2      	mov	sl, r4
 80064c8:	eb19 0905 	adds.w	r9, r9, r5
 80064cc:	eb4a 0a06 	adc.w	sl, sl, r6
 80064d0:	f04f 0100 	mov.w	r1, #0
 80064d4:	f04f 0200 	mov.w	r2, #0
 80064d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064dc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80064e0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80064e4:	4689      	mov	r9, r1
 80064e6:	4692      	mov	sl, r2
 80064e8:	eb19 0005 	adds.w	r0, r9, r5
 80064ec:	eb4a 0106 	adc.w	r1, sl, r6
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	461d      	mov	r5, r3
 80064f6:	f04f 0600 	mov.w	r6, #0
 80064fa:	196b      	adds	r3, r5, r5
 80064fc:	eb46 0406 	adc.w	r4, r6, r6
 8006500:	461a      	mov	r2, r3
 8006502:	4623      	mov	r3, r4
 8006504:	f7fa fb54 	bl	8000bb0 <__aeabi_uldivmod>
 8006508:	4603      	mov	r3, r0
 800650a:	460c      	mov	r4, r1
 800650c:	461a      	mov	r2, r3
 800650e:	4b0c      	ldr	r3, [pc, #48]	; (8006540 <UART_SetConfig+0x384>)
 8006510:	fba3 1302 	umull	r1, r3, r3, r2
 8006514:	095b      	lsrs	r3, r3, #5
 8006516:	2164      	movs	r1, #100	; 0x64
 8006518:	fb01 f303 	mul.w	r3, r1, r3
 800651c:	1ad3      	subs	r3, r2, r3
 800651e:	00db      	lsls	r3, r3, #3
 8006520:	3332      	adds	r3, #50	; 0x32
 8006522:	4a07      	ldr	r2, [pc, #28]	; (8006540 <UART_SetConfig+0x384>)
 8006524:	fba2 2303 	umull	r2, r3, r2, r3
 8006528:	095b      	lsrs	r3, r3, #5
 800652a:	f003 0207 	and.w	r2, r3, #7
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4442      	add	r2, r8
 8006534:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006536:	e1b2      	b.n	800689e <UART_SetConfig+0x6e2>
 8006538:	40011000 	.word	0x40011000
 800653c:	40011400 	.word	0x40011400
 8006540:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4ad7      	ldr	r2, [pc, #860]	; (80068a8 <UART_SetConfig+0x6ec>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d005      	beq.n	800655a <UART_SetConfig+0x39e>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4ad6      	ldr	r2, [pc, #856]	; (80068ac <UART_SetConfig+0x6f0>)
 8006554:	4293      	cmp	r3, r2
 8006556:	f040 80d1 	bne.w	80066fc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800655a:	f7fe f9b1 	bl	80048c0 <HAL_RCC_GetPCLK2Freq>
 800655e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	469a      	mov	sl, r3
 8006564:	f04f 0b00 	mov.w	fp, #0
 8006568:	46d0      	mov	r8, sl
 800656a:	46d9      	mov	r9, fp
 800656c:	eb18 0308 	adds.w	r3, r8, r8
 8006570:	eb49 0409 	adc.w	r4, r9, r9
 8006574:	4698      	mov	r8, r3
 8006576:	46a1      	mov	r9, r4
 8006578:	eb18 080a 	adds.w	r8, r8, sl
 800657c:	eb49 090b 	adc.w	r9, r9, fp
 8006580:	f04f 0100 	mov.w	r1, #0
 8006584:	f04f 0200 	mov.w	r2, #0
 8006588:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800658c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006590:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006594:	4688      	mov	r8, r1
 8006596:	4691      	mov	r9, r2
 8006598:	eb1a 0508 	adds.w	r5, sl, r8
 800659c:	eb4b 0609 	adc.w	r6, fp, r9
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	4619      	mov	r1, r3
 80065a6:	f04f 0200 	mov.w	r2, #0
 80065aa:	f04f 0300 	mov.w	r3, #0
 80065ae:	f04f 0400 	mov.w	r4, #0
 80065b2:	0094      	lsls	r4, r2, #2
 80065b4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80065b8:	008b      	lsls	r3, r1, #2
 80065ba:	461a      	mov	r2, r3
 80065bc:	4623      	mov	r3, r4
 80065be:	4628      	mov	r0, r5
 80065c0:	4631      	mov	r1, r6
 80065c2:	f7fa faf5 	bl	8000bb0 <__aeabi_uldivmod>
 80065c6:	4603      	mov	r3, r0
 80065c8:	460c      	mov	r4, r1
 80065ca:	461a      	mov	r2, r3
 80065cc:	4bb8      	ldr	r3, [pc, #736]	; (80068b0 <UART_SetConfig+0x6f4>)
 80065ce:	fba3 2302 	umull	r2, r3, r3, r2
 80065d2:	095b      	lsrs	r3, r3, #5
 80065d4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	469b      	mov	fp, r3
 80065dc:	f04f 0c00 	mov.w	ip, #0
 80065e0:	46d9      	mov	r9, fp
 80065e2:	46e2      	mov	sl, ip
 80065e4:	eb19 0309 	adds.w	r3, r9, r9
 80065e8:	eb4a 040a 	adc.w	r4, sl, sl
 80065ec:	4699      	mov	r9, r3
 80065ee:	46a2      	mov	sl, r4
 80065f0:	eb19 090b 	adds.w	r9, r9, fp
 80065f4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80065f8:	f04f 0100 	mov.w	r1, #0
 80065fc:	f04f 0200 	mov.w	r2, #0
 8006600:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006604:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006608:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800660c:	4689      	mov	r9, r1
 800660e:	4692      	mov	sl, r2
 8006610:	eb1b 0509 	adds.w	r5, fp, r9
 8006614:	eb4c 060a 	adc.w	r6, ip, sl
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	4619      	mov	r1, r3
 800661e:	f04f 0200 	mov.w	r2, #0
 8006622:	f04f 0300 	mov.w	r3, #0
 8006626:	f04f 0400 	mov.w	r4, #0
 800662a:	0094      	lsls	r4, r2, #2
 800662c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006630:	008b      	lsls	r3, r1, #2
 8006632:	461a      	mov	r2, r3
 8006634:	4623      	mov	r3, r4
 8006636:	4628      	mov	r0, r5
 8006638:	4631      	mov	r1, r6
 800663a:	f7fa fab9 	bl	8000bb0 <__aeabi_uldivmod>
 800663e:	4603      	mov	r3, r0
 8006640:	460c      	mov	r4, r1
 8006642:	461a      	mov	r2, r3
 8006644:	4b9a      	ldr	r3, [pc, #616]	; (80068b0 <UART_SetConfig+0x6f4>)
 8006646:	fba3 1302 	umull	r1, r3, r3, r2
 800664a:	095b      	lsrs	r3, r3, #5
 800664c:	2164      	movs	r1, #100	; 0x64
 800664e:	fb01 f303 	mul.w	r3, r1, r3
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	011b      	lsls	r3, r3, #4
 8006656:	3332      	adds	r3, #50	; 0x32
 8006658:	4a95      	ldr	r2, [pc, #596]	; (80068b0 <UART_SetConfig+0x6f4>)
 800665a:	fba2 2303 	umull	r2, r3, r2, r3
 800665e:	095b      	lsrs	r3, r3, #5
 8006660:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006664:	4498      	add	r8, r3
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	469b      	mov	fp, r3
 800666a:	f04f 0c00 	mov.w	ip, #0
 800666e:	46d9      	mov	r9, fp
 8006670:	46e2      	mov	sl, ip
 8006672:	eb19 0309 	adds.w	r3, r9, r9
 8006676:	eb4a 040a 	adc.w	r4, sl, sl
 800667a:	4699      	mov	r9, r3
 800667c:	46a2      	mov	sl, r4
 800667e:	eb19 090b 	adds.w	r9, r9, fp
 8006682:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006686:	f04f 0100 	mov.w	r1, #0
 800668a:	f04f 0200 	mov.w	r2, #0
 800668e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006692:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006696:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800669a:	4689      	mov	r9, r1
 800669c:	4692      	mov	sl, r2
 800669e:	eb1b 0509 	adds.w	r5, fp, r9
 80066a2:	eb4c 060a 	adc.w	r6, ip, sl
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	4619      	mov	r1, r3
 80066ac:	f04f 0200 	mov.w	r2, #0
 80066b0:	f04f 0300 	mov.w	r3, #0
 80066b4:	f04f 0400 	mov.w	r4, #0
 80066b8:	0094      	lsls	r4, r2, #2
 80066ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80066be:	008b      	lsls	r3, r1, #2
 80066c0:	461a      	mov	r2, r3
 80066c2:	4623      	mov	r3, r4
 80066c4:	4628      	mov	r0, r5
 80066c6:	4631      	mov	r1, r6
 80066c8:	f7fa fa72 	bl	8000bb0 <__aeabi_uldivmod>
 80066cc:	4603      	mov	r3, r0
 80066ce:	460c      	mov	r4, r1
 80066d0:	461a      	mov	r2, r3
 80066d2:	4b77      	ldr	r3, [pc, #476]	; (80068b0 <UART_SetConfig+0x6f4>)
 80066d4:	fba3 1302 	umull	r1, r3, r3, r2
 80066d8:	095b      	lsrs	r3, r3, #5
 80066da:	2164      	movs	r1, #100	; 0x64
 80066dc:	fb01 f303 	mul.w	r3, r1, r3
 80066e0:	1ad3      	subs	r3, r2, r3
 80066e2:	011b      	lsls	r3, r3, #4
 80066e4:	3332      	adds	r3, #50	; 0x32
 80066e6:	4a72      	ldr	r2, [pc, #456]	; (80068b0 <UART_SetConfig+0x6f4>)
 80066e8:	fba2 2303 	umull	r2, r3, r2, r3
 80066ec:	095b      	lsrs	r3, r3, #5
 80066ee:	f003 020f 	and.w	r2, r3, #15
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4442      	add	r2, r8
 80066f8:	609a      	str	r2, [r3, #8]
 80066fa:	e0d0      	b.n	800689e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80066fc:	f7fe f8cc 	bl	8004898 <HAL_RCC_GetPCLK1Freq>
 8006700:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	469a      	mov	sl, r3
 8006706:	f04f 0b00 	mov.w	fp, #0
 800670a:	46d0      	mov	r8, sl
 800670c:	46d9      	mov	r9, fp
 800670e:	eb18 0308 	adds.w	r3, r8, r8
 8006712:	eb49 0409 	adc.w	r4, r9, r9
 8006716:	4698      	mov	r8, r3
 8006718:	46a1      	mov	r9, r4
 800671a:	eb18 080a 	adds.w	r8, r8, sl
 800671e:	eb49 090b 	adc.w	r9, r9, fp
 8006722:	f04f 0100 	mov.w	r1, #0
 8006726:	f04f 0200 	mov.w	r2, #0
 800672a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800672e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006732:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006736:	4688      	mov	r8, r1
 8006738:	4691      	mov	r9, r2
 800673a:	eb1a 0508 	adds.w	r5, sl, r8
 800673e:	eb4b 0609 	adc.w	r6, fp, r9
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	4619      	mov	r1, r3
 8006748:	f04f 0200 	mov.w	r2, #0
 800674c:	f04f 0300 	mov.w	r3, #0
 8006750:	f04f 0400 	mov.w	r4, #0
 8006754:	0094      	lsls	r4, r2, #2
 8006756:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800675a:	008b      	lsls	r3, r1, #2
 800675c:	461a      	mov	r2, r3
 800675e:	4623      	mov	r3, r4
 8006760:	4628      	mov	r0, r5
 8006762:	4631      	mov	r1, r6
 8006764:	f7fa fa24 	bl	8000bb0 <__aeabi_uldivmod>
 8006768:	4603      	mov	r3, r0
 800676a:	460c      	mov	r4, r1
 800676c:	461a      	mov	r2, r3
 800676e:	4b50      	ldr	r3, [pc, #320]	; (80068b0 <UART_SetConfig+0x6f4>)
 8006770:	fba3 2302 	umull	r2, r3, r3, r2
 8006774:	095b      	lsrs	r3, r3, #5
 8006776:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	469b      	mov	fp, r3
 800677e:	f04f 0c00 	mov.w	ip, #0
 8006782:	46d9      	mov	r9, fp
 8006784:	46e2      	mov	sl, ip
 8006786:	eb19 0309 	adds.w	r3, r9, r9
 800678a:	eb4a 040a 	adc.w	r4, sl, sl
 800678e:	4699      	mov	r9, r3
 8006790:	46a2      	mov	sl, r4
 8006792:	eb19 090b 	adds.w	r9, r9, fp
 8006796:	eb4a 0a0c 	adc.w	sl, sl, ip
 800679a:	f04f 0100 	mov.w	r1, #0
 800679e:	f04f 0200 	mov.w	r2, #0
 80067a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067a6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80067aa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80067ae:	4689      	mov	r9, r1
 80067b0:	4692      	mov	sl, r2
 80067b2:	eb1b 0509 	adds.w	r5, fp, r9
 80067b6:	eb4c 060a 	adc.w	r6, ip, sl
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	4619      	mov	r1, r3
 80067c0:	f04f 0200 	mov.w	r2, #0
 80067c4:	f04f 0300 	mov.w	r3, #0
 80067c8:	f04f 0400 	mov.w	r4, #0
 80067cc:	0094      	lsls	r4, r2, #2
 80067ce:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80067d2:	008b      	lsls	r3, r1, #2
 80067d4:	461a      	mov	r2, r3
 80067d6:	4623      	mov	r3, r4
 80067d8:	4628      	mov	r0, r5
 80067da:	4631      	mov	r1, r6
 80067dc:	f7fa f9e8 	bl	8000bb0 <__aeabi_uldivmod>
 80067e0:	4603      	mov	r3, r0
 80067e2:	460c      	mov	r4, r1
 80067e4:	461a      	mov	r2, r3
 80067e6:	4b32      	ldr	r3, [pc, #200]	; (80068b0 <UART_SetConfig+0x6f4>)
 80067e8:	fba3 1302 	umull	r1, r3, r3, r2
 80067ec:	095b      	lsrs	r3, r3, #5
 80067ee:	2164      	movs	r1, #100	; 0x64
 80067f0:	fb01 f303 	mul.w	r3, r1, r3
 80067f4:	1ad3      	subs	r3, r2, r3
 80067f6:	011b      	lsls	r3, r3, #4
 80067f8:	3332      	adds	r3, #50	; 0x32
 80067fa:	4a2d      	ldr	r2, [pc, #180]	; (80068b0 <UART_SetConfig+0x6f4>)
 80067fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006800:	095b      	lsrs	r3, r3, #5
 8006802:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006806:	4498      	add	r8, r3
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	469b      	mov	fp, r3
 800680c:	f04f 0c00 	mov.w	ip, #0
 8006810:	46d9      	mov	r9, fp
 8006812:	46e2      	mov	sl, ip
 8006814:	eb19 0309 	adds.w	r3, r9, r9
 8006818:	eb4a 040a 	adc.w	r4, sl, sl
 800681c:	4699      	mov	r9, r3
 800681e:	46a2      	mov	sl, r4
 8006820:	eb19 090b 	adds.w	r9, r9, fp
 8006824:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006828:	f04f 0100 	mov.w	r1, #0
 800682c:	f04f 0200 	mov.w	r2, #0
 8006830:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006834:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006838:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800683c:	4689      	mov	r9, r1
 800683e:	4692      	mov	sl, r2
 8006840:	eb1b 0509 	adds.w	r5, fp, r9
 8006844:	eb4c 060a 	adc.w	r6, ip, sl
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	4619      	mov	r1, r3
 800684e:	f04f 0200 	mov.w	r2, #0
 8006852:	f04f 0300 	mov.w	r3, #0
 8006856:	f04f 0400 	mov.w	r4, #0
 800685a:	0094      	lsls	r4, r2, #2
 800685c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006860:	008b      	lsls	r3, r1, #2
 8006862:	461a      	mov	r2, r3
 8006864:	4623      	mov	r3, r4
 8006866:	4628      	mov	r0, r5
 8006868:	4631      	mov	r1, r6
 800686a:	f7fa f9a1 	bl	8000bb0 <__aeabi_uldivmod>
 800686e:	4603      	mov	r3, r0
 8006870:	460c      	mov	r4, r1
 8006872:	461a      	mov	r2, r3
 8006874:	4b0e      	ldr	r3, [pc, #56]	; (80068b0 <UART_SetConfig+0x6f4>)
 8006876:	fba3 1302 	umull	r1, r3, r3, r2
 800687a:	095b      	lsrs	r3, r3, #5
 800687c:	2164      	movs	r1, #100	; 0x64
 800687e:	fb01 f303 	mul.w	r3, r1, r3
 8006882:	1ad3      	subs	r3, r2, r3
 8006884:	011b      	lsls	r3, r3, #4
 8006886:	3332      	adds	r3, #50	; 0x32
 8006888:	4a09      	ldr	r2, [pc, #36]	; (80068b0 <UART_SetConfig+0x6f4>)
 800688a:	fba2 2303 	umull	r2, r3, r2, r3
 800688e:	095b      	lsrs	r3, r3, #5
 8006890:	f003 020f 	and.w	r2, r3, #15
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4442      	add	r2, r8
 800689a:	609a      	str	r2, [r3, #8]
}
 800689c:	e7ff      	b.n	800689e <UART_SetConfig+0x6e2>
 800689e:	bf00      	nop
 80068a0:	3714      	adds	r7, #20
 80068a2:	46bd      	mov	sp, r7
 80068a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068a8:	40011000 	.word	0x40011000
 80068ac:	40011400 	.word	0x40011400
 80068b0:	51eb851f 	.word	0x51eb851f

080068b4 <__errno>:
 80068b4:	4b01      	ldr	r3, [pc, #4]	; (80068bc <__errno+0x8>)
 80068b6:	6818      	ldr	r0, [r3, #0]
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	2000000c 	.word	0x2000000c

080068c0 <__libc_init_array>:
 80068c0:	b570      	push	{r4, r5, r6, lr}
 80068c2:	4e0d      	ldr	r6, [pc, #52]	; (80068f8 <__libc_init_array+0x38>)
 80068c4:	4c0d      	ldr	r4, [pc, #52]	; (80068fc <__libc_init_array+0x3c>)
 80068c6:	1ba4      	subs	r4, r4, r6
 80068c8:	10a4      	asrs	r4, r4, #2
 80068ca:	2500      	movs	r5, #0
 80068cc:	42a5      	cmp	r5, r4
 80068ce:	d109      	bne.n	80068e4 <__libc_init_array+0x24>
 80068d0:	4e0b      	ldr	r6, [pc, #44]	; (8006900 <__libc_init_array+0x40>)
 80068d2:	4c0c      	ldr	r4, [pc, #48]	; (8006904 <__libc_init_array+0x44>)
 80068d4:	f001 fffa 	bl	80088cc <_init>
 80068d8:	1ba4      	subs	r4, r4, r6
 80068da:	10a4      	asrs	r4, r4, #2
 80068dc:	2500      	movs	r5, #0
 80068de:	42a5      	cmp	r5, r4
 80068e0:	d105      	bne.n	80068ee <__libc_init_array+0x2e>
 80068e2:	bd70      	pop	{r4, r5, r6, pc}
 80068e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068e8:	4798      	blx	r3
 80068ea:	3501      	adds	r5, #1
 80068ec:	e7ee      	b.n	80068cc <__libc_init_array+0xc>
 80068ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068f2:	4798      	blx	r3
 80068f4:	3501      	adds	r5, #1
 80068f6:	e7f2      	b.n	80068de <__libc_init_array+0x1e>
 80068f8:	08008b78 	.word	0x08008b78
 80068fc:	08008b78 	.word	0x08008b78
 8006900:	08008b78 	.word	0x08008b78
 8006904:	08008b7c 	.word	0x08008b7c

08006908 <memset>:
 8006908:	4402      	add	r2, r0
 800690a:	4603      	mov	r3, r0
 800690c:	4293      	cmp	r3, r2
 800690e:	d100      	bne.n	8006912 <memset+0xa>
 8006910:	4770      	bx	lr
 8006912:	f803 1b01 	strb.w	r1, [r3], #1
 8006916:	e7f9      	b.n	800690c <memset+0x4>

08006918 <__cvt>:
 8006918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800691c:	ec55 4b10 	vmov	r4, r5, d0
 8006920:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006922:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006926:	2d00      	cmp	r5, #0
 8006928:	460e      	mov	r6, r1
 800692a:	4691      	mov	r9, r2
 800692c:	4619      	mov	r1, r3
 800692e:	bfb8      	it	lt
 8006930:	4622      	movlt	r2, r4
 8006932:	462b      	mov	r3, r5
 8006934:	f027 0720 	bic.w	r7, r7, #32
 8006938:	bfbb      	ittet	lt
 800693a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800693e:	461d      	movlt	r5, r3
 8006940:	2300      	movge	r3, #0
 8006942:	232d      	movlt	r3, #45	; 0x2d
 8006944:	bfb8      	it	lt
 8006946:	4614      	movlt	r4, r2
 8006948:	2f46      	cmp	r7, #70	; 0x46
 800694a:	700b      	strb	r3, [r1, #0]
 800694c:	d004      	beq.n	8006958 <__cvt+0x40>
 800694e:	2f45      	cmp	r7, #69	; 0x45
 8006950:	d100      	bne.n	8006954 <__cvt+0x3c>
 8006952:	3601      	adds	r6, #1
 8006954:	2102      	movs	r1, #2
 8006956:	e000      	b.n	800695a <__cvt+0x42>
 8006958:	2103      	movs	r1, #3
 800695a:	ab03      	add	r3, sp, #12
 800695c:	9301      	str	r3, [sp, #4]
 800695e:	ab02      	add	r3, sp, #8
 8006960:	9300      	str	r3, [sp, #0]
 8006962:	4632      	mov	r2, r6
 8006964:	4653      	mov	r3, sl
 8006966:	ec45 4b10 	vmov	d0, r4, r5
 800696a:	f000 fbad 	bl	80070c8 <_dtoa_r>
 800696e:	2f47      	cmp	r7, #71	; 0x47
 8006970:	4680      	mov	r8, r0
 8006972:	d102      	bne.n	800697a <__cvt+0x62>
 8006974:	f019 0f01 	tst.w	r9, #1
 8006978:	d026      	beq.n	80069c8 <__cvt+0xb0>
 800697a:	2f46      	cmp	r7, #70	; 0x46
 800697c:	eb08 0906 	add.w	r9, r8, r6
 8006980:	d111      	bne.n	80069a6 <__cvt+0x8e>
 8006982:	f898 3000 	ldrb.w	r3, [r8]
 8006986:	2b30      	cmp	r3, #48	; 0x30
 8006988:	d10a      	bne.n	80069a0 <__cvt+0x88>
 800698a:	2200      	movs	r2, #0
 800698c:	2300      	movs	r3, #0
 800698e:	4620      	mov	r0, r4
 8006990:	4629      	mov	r1, r5
 8006992:	f7fa f84d 	bl	8000a30 <__aeabi_dcmpeq>
 8006996:	b918      	cbnz	r0, 80069a0 <__cvt+0x88>
 8006998:	f1c6 0601 	rsb	r6, r6, #1
 800699c:	f8ca 6000 	str.w	r6, [sl]
 80069a0:	f8da 3000 	ldr.w	r3, [sl]
 80069a4:	4499      	add	r9, r3
 80069a6:	2200      	movs	r2, #0
 80069a8:	2300      	movs	r3, #0
 80069aa:	4620      	mov	r0, r4
 80069ac:	4629      	mov	r1, r5
 80069ae:	f7fa f83f 	bl	8000a30 <__aeabi_dcmpeq>
 80069b2:	b938      	cbnz	r0, 80069c4 <__cvt+0xac>
 80069b4:	2230      	movs	r2, #48	; 0x30
 80069b6:	9b03      	ldr	r3, [sp, #12]
 80069b8:	454b      	cmp	r3, r9
 80069ba:	d205      	bcs.n	80069c8 <__cvt+0xb0>
 80069bc:	1c59      	adds	r1, r3, #1
 80069be:	9103      	str	r1, [sp, #12]
 80069c0:	701a      	strb	r2, [r3, #0]
 80069c2:	e7f8      	b.n	80069b6 <__cvt+0x9e>
 80069c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80069c8:	9b03      	ldr	r3, [sp, #12]
 80069ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069cc:	eba3 0308 	sub.w	r3, r3, r8
 80069d0:	4640      	mov	r0, r8
 80069d2:	6013      	str	r3, [r2, #0]
 80069d4:	b004      	add	sp, #16
 80069d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080069da <__exponent>:
 80069da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069dc:	2900      	cmp	r1, #0
 80069de:	4604      	mov	r4, r0
 80069e0:	bfba      	itte	lt
 80069e2:	4249      	neglt	r1, r1
 80069e4:	232d      	movlt	r3, #45	; 0x2d
 80069e6:	232b      	movge	r3, #43	; 0x2b
 80069e8:	2909      	cmp	r1, #9
 80069ea:	f804 2b02 	strb.w	r2, [r4], #2
 80069ee:	7043      	strb	r3, [r0, #1]
 80069f0:	dd20      	ble.n	8006a34 <__exponent+0x5a>
 80069f2:	f10d 0307 	add.w	r3, sp, #7
 80069f6:	461f      	mov	r7, r3
 80069f8:	260a      	movs	r6, #10
 80069fa:	fb91 f5f6 	sdiv	r5, r1, r6
 80069fe:	fb06 1115 	mls	r1, r6, r5, r1
 8006a02:	3130      	adds	r1, #48	; 0x30
 8006a04:	2d09      	cmp	r5, #9
 8006a06:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006a0a:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8006a0e:	4629      	mov	r1, r5
 8006a10:	dc09      	bgt.n	8006a26 <__exponent+0x4c>
 8006a12:	3130      	adds	r1, #48	; 0x30
 8006a14:	3b02      	subs	r3, #2
 8006a16:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006a1a:	42bb      	cmp	r3, r7
 8006a1c:	4622      	mov	r2, r4
 8006a1e:	d304      	bcc.n	8006a2a <__exponent+0x50>
 8006a20:	1a10      	subs	r0, r2, r0
 8006a22:	b003      	add	sp, #12
 8006a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a26:	4613      	mov	r3, r2
 8006a28:	e7e7      	b.n	80069fa <__exponent+0x20>
 8006a2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a2e:	f804 2b01 	strb.w	r2, [r4], #1
 8006a32:	e7f2      	b.n	8006a1a <__exponent+0x40>
 8006a34:	2330      	movs	r3, #48	; 0x30
 8006a36:	4419      	add	r1, r3
 8006a38:	7083      	strb	r3, [r0, #2]
 8006a3a:	1d02      	adds	r2, r0, #4
 8006a3c:	70c1      	strb	r1, [r0, #3]
 8006a3e:	e7ef      	b.n	8006a20 <__exponent+0x46>

08006a40 <_printf_float>:
 8006a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a44:	b08d      	sub	sp, #52	; 0x34
 8006a46:	460c      	mov	r4, r1
 8006a48:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006a4c:	4616      	mov	r6, r2
 8006a4e:	461f      	mov	r7, r3
 8006a50:	4605      	mov	r5, r0
 8006a52:	f001 f8f1 	bl	8007c38 <_localeconv_r>
 8006a56:	6803      	ldr	r3, [r0, #0]
 8006a58:	9304      	str	r3, [sp, #16]
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7f9 fbbc 	bl	80001d8 <strlen>
 8006a60:	2300      	movs	r3, #0
 8006a62:	930a      	str	r3, [sp, #40]	; 0x28
 8006a64:	f8d8 3000 	ldr.w	r3, [r8]
 8006a68:	9005      	str	r0, [sp, #20]
 8006a6a:	3307      	adds	r3, #7
 8006a6c:	f023 0307 	bic.w	r3, r3, #7
 8006a70:	f103 0208 	add.w	r2, r3, #8
 8006a74:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006a78:	f8d4 b000 	ldr.w	fp, [r4]
 8006a7c:	f8c8 2000 	str.w	r2, [r8]
 8006a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a84:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006a88:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006a8c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a90:	9307      	str	r3, [sp, #28]
 8006a92:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a9a:	4ba7      	ldr	r3, [pc, #668]	; (8006d38 <_printf_float+0x2f8>)
 8006a9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006aa0:	f7f9 fff8 	bl	8000a94 <__aeabi_dcmpun>
 8006aa4:	bb70      	cbnz	r0, 8006b04 <_printf_float+0xc4>
 8006aa6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006aaa:	4ba3      	ldr	r3, [pc, #652]	; (8006d38 <_printf_float+0x2f8>)
 8006aac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ab0:	f7f9 ffd2 	bl	8000a58 <__aeabi_dcmple>
 8006ab4:	bb30      	cbnz	r0, 8006b04 <_printf_float+0xc4>
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	2300      	movs	r3, #0
 8006aba:	4640      	mov	r0, r8
 8006abc:	4649      	mov	r1, r9
 8006abe:	f7f9 ffc1 	bl	8000a44 <__aeabi_dcmplt>
 8006ac2:	b110      	cbz	r0, 8006aca <_printf_float+0x8a>
 8006ac4:	232d      	movs	r3, #45	; 0x2d
 8006ac6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006aca:	4a9c      	ldr	r2, [pc, #624]	; (8006d3c <_printf_float+0x2fc>)
 8006acc:	4b9c      	ldr	r3, [pc, #624]	; (8006d40 <_printf_float+0x300>)
 8006ace:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006ad2:	bf8c      	ite	hi
 8006ad4:	4690      	movhi	r8, r2
 8006ad6:	4698      	movls	r8, r3
 8006ad8:	2303      	movs	r3, #3
 8006ada:	f02b 0204 	bic.w	r2, fp, #4
 8006ade:	6123      	str	r3, [r4, #16]
 8006ae0:	6022      	str	r2, [r4, #0]
 8006ae2:	f04f 0900 	mov.w	r9, #0
 8006ae6:	9700      	str	r7, [sp, #0]
 8006ae8:	4633      	mov	r3, r6
 8006aea:	aa0b      	add	r2, sp, #44	; 0x2c
 8006aec:	4621      	mov	r1, r4
 8006aee:	4628      	mov	r0, r5
 8006af0:	f000 f9e6 	bl	8006ec0 <_printf_common>
 8006af4:	3001      	adds	r0, #1
 8006af6:	f040 808d 	bne.w	8006c14 <_printf_float+0x1d4>
 8006afa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006afe:	b00d      	add	sp, #52	; 0x34
 8006b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b04:	4642      	mov	r2, r8
 8006b06:	464b      	mov	r3, r9
 8006b08:	4640      	mov	r0, r8
 8006b0a:	4649      	mov	r1, r9
 8006b0c:	f7f9 ffc2 	bl	8000a94 <__aeabi_dcmpun>
 8006b10:	b110      	cbz	r0, 8006b18 <_printf_float+0xd8>
 8006b12:	4a8c      	ldr	r2, [pc, #560]	; (8006d44 <_printf_float+0x304>)
 8006b14:	4b8c      	ldr	r3, [pc, #560]	; (8006d48 <_printf_float+0x308>)
 8006b16:	e7da      	b.n	8006ace <_printf_float+0x8e>
 8006b18:	6861      	ldr	r1, [r4, #4]
 8006b1a:	1c4b      	adds	r3, r1, #1
 8006b1c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006b20:	a80a      	add	r0, sp, #40	; 0x28
 8006b22:	d13e      	bne.n	8006ba2 <_printf_float+0x162>
 8006b24:	2306      	movs	r3, #6
 8006b26:	6063      	str	r3, [r4, #4]
 8006b28:	2300      	movs	r3, #0
 8006b2a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006b2e:	ab09      	add	r3, sp, #36	; 0x24
 8006b30:	9300      	str	r3, [sp, #0]
 8006b32:	ec49 8b10 	vmov	d0, r8, r9
 8006b36:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006b3a:	6022      	str	r2, [r4, #0]
 8006b3c:	f8cd a004 	str.w	sl, [sp, #4]
 8006b40:	6861      	ldr	r1, [r4, #4]
 8006b42:	4628      	mov	r0, r5
 8006b44:	f7ff fee8 	bl	8006918 <__cvt>
 8006b48:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006b4c:	2b47      	cmp	r3, #71	; 0x47
 8006b4e:	4680      	mov	r8, r0
 8006b50:	d109      	bne.n	8006b66 <_printf_float+0x126>
 8006b52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b54:	1cd8      	adds	r0, r3, #3
 8006b56:	db02      	blt.n	8006b5e <_printf_float+0x11e>
 8006b58:	6862      	ldr	r2, [r4, #4]
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	dd47      	ble.n	8006bee <_printf_float+0x1ae>
 8006b5e:	f1aa 0a02 	sub.w	sl, sl, #2
 8006b62:	fa5f fa8a 	uxtb.w	sl, sl
 8006b66:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006b6a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b6c:	d824      	bhi.n	8006bb8 <_printf_float+0x178>
 8006b6e:	3901      	subs	r1, #1
 8006b70:	4652      	mov	r2, sl
 8006b72:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b76:	9109      	str	r1, [sp, #36]	; 0x24
 8006b78:	f7ff ff2f 	bl	80069da <__exponent>
 8006b7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b7e:	1813      	adds	r3, r2, r0
 8006b80:	2a01      	cmp	r2, #1
 8006b82:	4681      	mov	r9, r0
 8006b84:	6123      	str	r3, [r4, #16]
 8006b86:	dc02      	bgt.n	8006b8e <_printf_float+0x14e>
 8006b88:	6822      	ldr	r2, [r4, #0]
 8006b8a:	07d1      	lsls	r1, r2, #31
 8006b8c:	d501      	bpl.n	8006b92 <_printf_float+0x152>
 8006b8e:	3301      	adds	r3, #1
 8006b90:	6123      	str	r3, [r4, #16]
 8006b92:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d0a5      	beq.n	8006ae6 <_printf_float+0xa6>
 8006b9a:	232d      	movs	r3, #45	; 0x2d
 8006b9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ba0:	e7a1      	b.n	8006ae6 <_printf_float+0xa6>
 8006ba2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006ba6:	f000 8177 	beq.w	8006e98 <_printf_float+0x458>
 8006baa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006bae:	d1bb      	bne.n	8006b28 <_printf_float+0xe8>
 8006bb0:	2900      	cmp	r1, #0
 8006bb2:	d1b9      	bne.n	8006b28 <_printf_float+0xe8>
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e7b6      	b.n	8006b26 <_printf_float+0xe6>
 8006bb8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006bbc:	d119      	bne.n	8006bf2 <_printf_float+0x1b2>
 8006bbe:	2900      	cmp	r1, #0
 8006bc0:	6863      	ldr	r3, [r4, #4]
 8006bc2:	dd0c      	ble.n	8006bde <_printf_float+0x19e>
 8006bc4:	6121      	str	r1, [r4, #16]
 8006bc6:	b913      	cbnz	r3, 8006bce <_printf_float+0x18e>
 8006bc8:	6822      	ldr	r2, [r4, #0]
 8006bca:	07d2      	lsls	r2, r2, #31
 8006bcc:	d502      	bpl.n	8006bd4 <_printf_float+0x194>
 8006bce:	3301      	adds	r3, #1
 8006bd0:	440b      	add	r3, r1
 8006bd2:	6123      	str	r3, [r4, #16]
 8006bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bd6:	65a3      	str	r3, [r4, #88]	; 0x58
 8006bd8:	f04f 0900 	mov.w	r9, #0
 8006bdc:	e7d9      	b.n	8006b92 <_printf_float+0x152>
 8006bde:	b913      	cbnz	r3, 8006be6 <_printf_float+0x1a6>
 8006be0:	6822      	ldr	r2, [r4, #0]
 8006be2:	07d0      	lsls	r0, r2, #31
 8006be4:	d501      	bpl.n	8006bea <_printf_float+0x1aa>
 8006be6:	3302      	adds	r3, #2
 8006be8:	e7f3      	b.n	8006bd2 <_printf_float+0x192>
 8006bea:	2301      	movs	r3, #1
 8006bec:	e7f1      	b.n	8006bd2 <_printf_float+0x192>
 8006bee:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006bf2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	db05      	blt.n	8006c06 <_printf_float+0x1c6>
 8006bfa:	6822      	ldr	r2, [r4, #0]
 8006bfc:	6123      	str	r3, [r4, #16]
 8006bfe:	07d1      	lsls	r1, r2, #31
 8006c00:	d5e8      	bpl.n	8006bd4 <_printf_float+0x194>
 8006c02:	3301      	adds	r3, #1
 8006c04:	e7e5      	b.n	8006bd2 <_printf_float+0x192>
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	bfd4      	ite	le
 8006c0a:	f1c3 0302 	rsble	r3, r3, #2
 8006c0e:	2301      	movgt	r3, #1
 8006c10:	4413      	add	r3, r2
 8006c12:	e7de      	b.n	8006bd2 <_printf_float+0x192>
 8006c14:	6823      	ldr	r3, [r4, #0]
 8006c16:	055a      	lsls	r2, r3, #21
 8006c18:	d407      	bmi.n	8006c2a <_printf_float+0x1ea>
 8006c1a:	6923      	ldr	r3, [r4, #16]
 8006c1c:	4642      	mov	r2, r8
 8006c1e:	4631      	mov	r1, r6
 8006c20:	4628      	mov	r0, r5
 8006c22:	47b8      	blx	r7
 8006c24:	3001      	adds	r0, #1
 8006c26:	d12b      	bne.n	8006c80 <_printf_float+0x240>
 8006c28:	e767      	b.n	8006afa <_printf_float+0xba>
 8006c2a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006c2e:	f240 80dc 	bls.w	8006dea <_printf_float+0x3aa>
 8006c32:	2200      	movs	r2, #0
 8006c34:	2300      	movs	r3, #0
 8006c36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c3a:	f7f9 fef9 	bl	8000a30 <__aeabi_dcmpeq>
 8006c3e:	2800      	cmp	r0, #0
 8006c40:	d033      	beq.n	8006caa <_printf_float+0x26a>
 8006c42:	2301      	movs	r3, #1
 8006c44:	4a41      	ldr	r2, [pc, #260]	; (8006d4c <_printf_float+0x30c>)
 8006c46:	4631      	mov	r1, r6
 8006c48:	4628      	mov	r0, r5
 8006c4a:	47b8      	blx	r7
 8006c4c:	3001      	adds	r0, #1
 8006c4e:	f43f af54 	beq.w	8006afa <_printf_float+0xba>
 8006c52:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c56:	429a      	cmp	r2, r3
 8006c58:	db02      	blt.n	8006c60 <_printf_float+0x220>
 8006c5a:	6823      	ldr	r3, [r4, #0]
 8006c5c:	07d8      	lsls	r0, r3, #31
 8006c5e:	d50f      	bpl.n	8006c80 <_printf_float+0x240>
 8006c60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c64:	4631      	mov	r1, r6
 8006c66:	4628      	mov	r0, r5
 8006c68:	47b8      	blx	r7
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	f43f af45 	beq.w	8006afa <_printf_float+0xba>
 8006c70:	f04f 0800 	mov.w	r8, #0
 8006c74:	f104 091a 	add.w	r9, r4, #26
 8006c78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c7a:	3b01      	subs	r3, #1
 8006c7c:	4543      	cmp	r3, r8
 8006c7e:	dc09      	bgt.n	8006c94 <_printf_float+0x254>
 8006c80:	6823      	ldr	r3, [r4, #0]
 8006c82:	079b      	lsls	r3, r3, #30
 8006c84:	f100 8103 	bmi.w	8006e8e <_printf_float+0x44e>
 8006c88:	68e0      	ldr	r0, [r4, #12]
 8006c8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c8c:	4298      	cmp	r0, r3
 8006c8e:	bfb8      	it	lt
 8006c90:	4618      	movlt	r0, r3
 8006c92:	e734      	b.n	8006afe <_printf_float+0xbe>
 8006c94:	2301      	movs	r3, #1
 8006c96:	464a      	mov	r2, r9
 8006c98:	4631      	mov	r1, r6
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	47b8      	blx	r7
 8006c9e:	3001      	adds	r0, #1
 8006ca0:	f43f af2b 	beq.w	8006afa <_printf_float+0xba>
 8006ca4:	f108 0801 	add.w	r8, r8, #1
 8006ca8:	e7e6      	b.n	8006c78 <_printf_float+0x238>
 8006caa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	dc2b      	bgt.n	8006d08 <_printf_float+0x2c8>
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	4a26      	ldr	r2, [pc, #152]	; (8006d4c <_printf_float+0x30c>)
 8006cb4:	4631      	mov	r1, r6
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	47b8      	blx	r7
 8006cba:	3001      	adds	r0, #1
 8006cbc:	f43f af1d 	beq.w	8006afa <_printf_float+0xba>
 8006cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cc2:	b923      	cbnz	r3, 8006cce <_printf_float+0x28e>
 8006cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cc6:	b913      	cbnz	r3, 8006cce <_printf_float+0x28e>
 8006cc8:	6823      	ldr	r3, [r4, #0]
 8006cca:	07d9      	lsls	r1, r3, #31
 8006ccc:	d5d8      	bpl.n	8006c80 <_printf_float+0x240>
 8006cce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cd2:	4631      	mov	r1, r6
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	47b8      	blx	r7
 8006cd8:	3001      	adds	r0, #1
 8006cda:	f43f af0e 	beq.w	8006afa <_printf_float+0xba>
 8006cde:	f04f 0900 	mov.w	r9, #0
 8006ce2:	f104 0a1a 	add.w	sl, r4, #26
 8006ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ce8:	425b      	negs	r3, r3
 8006cea:	454b      	cmp	r3, r9
 8006cec:	dc01      	bgt.n	8006cf2 <_printf_float+0x2b2>
 8006cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cf0:	e794      	b.n	8006c1c <_printf_float+0x1dc>
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	4652      	mov	r2, sl
 8006cf6:	4631      	mov	r1, r6
 8006cf8:	4628      	mov	r0, r5
 8006cfa:	47b8      	blx	r7
 8006cfc:	3001      	adds	r0, #1
 8006cfe:	f43f aefc 	beq.w	8006afa <_printf_float+0xba>
 8006d02:	f109 0901 	add.w	r9, r9, #1
 8006d06:	e7ee      	b.n	8006ce6 <_printf_float+0x2a6>
 8006d08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d0a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	bfa8      	it	ge
 8006d10:	461a      	movge	r2, r3
 8006d12:	2a00      	cmp	r2, #0
 8006d14:	4691      	mov	r9, r2
 8006d16:	dd07      	ble.n	8006d28 <_printf_float+0x2e8>
 8006d18:	4613      	mov	r3, r2
 8006d1a:	4631      	mov	r1, r6
 8006d1c:	4642      	mov	r2, r8
 8006d1e:	4628      	mov	r0, r5
 8006d20:	47b8      	blx	r7
 8006d22:	3001      	adds	r0, #1
 8006d24:	f43f aee9 	beq.w	8006afa <_printf_float+0xba>
 8006d28:	f104 031a 	add.w	r3, r4, #26
 8006d2c:	f04f 0b00 	mov.w	fp, #0
 8006d30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d34:	9306      	str	r3, [sp, #24]
 8006d36:	e015      	b.n	8006d64 <_printf_float+0x324>
 8006d38:	7fefffff 	.word	0x7fefffff
 8006d3c:	0800890c 	.word	0x0800890c
 8006d40:	08008908 	.word	0x08008908
 8006d44:	08008914 	.word	0x08008914
 8006d48:	08008910 	.word	0x08008910
 8006d4c:	08008918 	.word	0x08008918
 8006d50:	2301      	movs	r3, #1
 8006d52:	9a06      	ldr	r2, [sp, #24]
 8006d54:	4631      	mov	r1, r6
 8006d56:	4628      	mov	r0, r5
 8006d58:	47b8      	blx	r7
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	f43f aecd 	beq.w	8006afa <_printf_float+0xba>
 8006d60:	f10b 0b01 	add.w	fp, fp, #1
 8006d64:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006d68:	ebaa 0309 	sub.w	r3, sl, r9
 8006d6c:	455b      	cmp	r3, fp
 8006d6e:	dcef      	bgt.n	8006d50 <_printf_float+0x310>
 8006d70:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d74:	429a      	cmp	r2, r3
 8006d76:	44d0      	add	r8, sl
 8006d78:	db15      	blt.n	8006da6 <_printf_float+0x366>
 8006d7a:	6823      	ldr	r3, [r4, #0]
 8006d7c:	07da      	lsls	r2, r3, #31
 8006d7e:	d412      	bmi.n	8006da6 <_printf_float+0x366>
 8006d80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d82:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d84:	eba3 020a 	sub.w	r2, r3, sl
 8006d88:	eba3 0a01 	sub.w	sl, r3, r1
 8006d8c:	4592      	cmp	sl, r2
 8006d8e:	bfa8      	it	ge
 8006d90:	4692      	movge	sl, r2
 8006d92:	f1ba 0f00 	cmp.w	sl, #0
 8006d96:	dc0e      	bgt.n	8006db6 <_printf_float+0x376>
 8006d98:	f04f 0800 	mov.w	r8, #0
 8006d9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006da0:	f104 091a 	add.w	r9, r4, #26
 8006da4:	e019      	b.n	8006dda <_printf_float+0x39a>
 8006da6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006daa:	4631      	mov	r1, r6
 8006dac:	4628      	mov	r0, r5
 8006dae:	47b8      	blx	r7
 8006db0:	3001      	adds	r0, #1
 8006db2:	d1e5      	bne.n	8006d80 <_printf_float+0x340>
 8006db4:	e6a1      	b.n	8006afa <_printf_float+0xba>
 8006db6:	4653      	mov	r3, sl
 8006db8:	4642      	mov	r2, r8
 8006dba:	4631      	mov	r1, r6
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	47b8      	blx	r7
 8006dc0:	3001      	adds	r0, #1
 8006dc2:	d1e9      	bne.n	8006d98 <_printf_float+0x358>
 8006dc4:	e699      	b.n	8006afa <_printf_float+0xba>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	464a      	mov	r2, r9
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4628      	mov	r0, r5
 8006dce:	47b8      	blx	r7
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	f43f ae92 	beq.w	8006afa <_printf_float+0xba>
 8006dd6:	f108 0801 	add.w	r8, r8, #1
 8006dda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006dde:	1a9b      	subs	r3, r3, r2
 8006de0:	eba3 030a 	sub.w	r3, r3, sl
 8006de4:	4543      	cmp	r3, r8
 8006de6:	dcee      	bgt.n	8006dc6 <_printf_float+0x386>
 8006de8:	e74a      	b.n	8006c80 <_printf_float+0x240>
 8006dea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dec:	2a01      	cmp	r2, #1
 8006dee:	dc01      	bgt.n	8006df4 <_printf_float+0x3b4>
 8006df0:	07db      	lsls	r3, r3, #31
 8006df2:	d53a      	bpl.n	8006e6a <_printf_float+0x42a>
 8006df4:	2301      	movs	r3, #1
 8006df6:	4642      	mov	r2, r8
 8006df8:	4631      	mov	r1, r6
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	47b8      	blx	r7
 8006dfe:	3001      	adds	r0, #1
 8006e00:	f43f ae7b 	beq.w	8006afa <_printf_float+0xba>
 8006e04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e08:	4631      	mov	r1, r6
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	47b8      	blx	r7
 8006e0e:	3001      	adds	r0, #1
 8006e10:	f108 0801 	add.w	r8, r8, #1
 8006e14:	f43f ae71 	beq.w	8006afa <_printf_float+0xba>
 8006e18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8006e20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e24:	2300      	movs	r3, #0
 8006e26:	f7f9 fe03 	bl	8000a30 <__aeabi_dcmpeq>
 8006e2a:	b9c8      	cbnz	r0, 8006e60 <_printf_float+0x420>
 8006e2c:	4653      	mov	r3, sl
 8006e2e:	4642      	mov	r2, r8
 8006e30:	4631      	mov	r1, r6
 8006e32:	4628      	mov	r0, r5
 8006e34:	47b8      	blx	r7
 8006e36:	3001      	adds	r0, #1
 8006e38:	d10e      	bne.n	8006e58 <_printf_float+0x418>
 8006e3a:	e65e      	b.n	8006afa <_printf_float+0xba>
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	4652      	mov	r2, sl
 8006e40:	4631      	mov	r1, r6
 8006e42:	4628      	mov	r0, r5
 8006e44:	47b8      	blx	r7
 8006e46:	3001      	adds	r0, #1
 8006e48:	f43f ae57 	beq.w	8006afa <_printf_float+0xba>
 8006e4c:	f108 0801 	add.w	r8, r8, #1
 8006e50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e52:	3b01      	subs	r3, #1
 8006e54:	4543      	cmp	r3, r8
 8006e56:	dcf1      	bgt.n	8006e3c <_printf_float+0x3fc>
 8006e58:	464b      	mov	r3, r9
 8006e5a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e5e:	e6de      	b.n	8006c1e <_printf_float+0x1de>
 8006e60:	f04f 0800 	mov.w	r8, #0
 8006e64:	f104 0a1a 	add.w	sl, r4, #26
 8006e68:	e7f2      	b.n	8006e50 <_printf_float+0x410>
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e7df      	b.n	8006e2e <_printf_float+0x3ee>
 8006e6e:	2301      	movs	r3, #1
 8006e70:	464a      	mov	r2, r9
 8006e72:	4631      	mov	r1, r6
 8006e74:	4628      	mov	r0, r5
 8006e76:	47b8      	blx	r7
 8006e78:	3001      	adds	r0, #1
 8006e7a:	f43f ae3e 	beq.w	8006afa <_printf_float+0xba>
 8006e7e:	f108 0801 	add.w	r8, r8, #1
 8006e82:	68e3      	ldr	r3, [r4, #12]
 8006e84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e86:	1a9b      	subs	r3, r3, r2
 8006e88:	4543      	cmp	r3, r8
 8006e8a:	dcf0      	bgt.n	8006e6e <_printf_float+0x42e>
 8006e8c:	e6fc      	b.n	8006c88 <_printf_float+0x248>
 8006e8e:	f04f 0800 	mov.w	r8, #0
 8006e92:	f104 0919 	add.w	r9, r4, #25
 8006e96:	e7f4      	b.n	8006e82 <_printf_float+0x442>
 8006e98:	2900      	cmp	r1, #0
 8006e9a:	f43f ae8b 	beq.w	8006bb4 <_printf_float+0x174>
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006ea4:	ab09      	add	r3, sp, #36	; 0x24
 8006ea6:	9300      	str	r3, [sp, #0]
 8006ea8:	ec49 8b10 	vmov	d0, r8, r9
 8006eac:	6022      	str	r2, [r4, #0]
 8006eae:	f8cd a004 	str.w	sl, [sp, #4]
 8006eb2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	f7ff fd2e 	bl	8006918 <__cvt>
 8006ebc:	4680      	mov	r8, r0
 8006ebe:	e648      	b.n	8006b52 <_printf_float+0x112>

08006ec0 <_printf_common>:
 8006ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ec4:	4691      	mov	r9, r2
 8006ec6:	461f      	mov	r7, r3
 8006ec8:	688a      	ldr	r2, [r1, #8]
 8006eca:	690b      	ldr	r3, [r1, #16]
 8006ecc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	bfb8      	it	lt
 8006ed4:	4613      	movlt	r3, r2
 8006ed6:	f8c9 3000 	str.w	r3, [r9]
 8006eda:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ede:	4606      	mov	r6, r0
 8006ee0:	460c      	mov	r4, r1
 8006ee2:	b112      	cbz	r2, 8006eea <_printf_common+0x2a>
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	f8c9 3000 	str.w	r3, [r9]
 8006eea:	6823      	ldr	r3, [r4, #0]
 8006eec:	0699      	lsls	r1, r3, #26
 8006eee:	bf42      	ittt	mi
 8006ef0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006ef4:	3302      	addmi	r3, #2
 8006ef6:	f8c9 3000 	strmi.w	r3, [r9]
 8006efa:	6825      	ldr	r5, [r4, #0]
 8006efc:	f015 0506 	ands.w	r5, r5, #6
 8006f00:	d107      	bne.n	8006f12 <_printf_common+0x52>
 8006f02:	f104 0a19 	add.w	sl, r4, #25
 8006f06:	68e3      	ldr	r3, [r4, #12]
 8006f08:	f8d9 2000 	ldr.w	r2, [r9]
 8006f0c:	1a9b      	subs	r3, r3, r2
 8006f0e:	42ab      	cmp	r3, r5
 8006f10:	dc28      	bgt.n	8006f64 <_printf_common+0xa4>
 8006f12:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006f16:	6822      	ldr	r2, [r4, #0]
 8006f18:	3300      	adds	r3, #0
 8006f1a:	bf18      	it	ne
 8006f1c:	2301      	movne	r3, #1
 8006f1e:	0692      	lsls	r2, r2, #26
 8006f20:	d42d      	bmi.n	8006f7e <_printf_common+0xbe>
 8006f22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f26:	4639      	mov	r1, r7
 8006f28:	4630      	mov	r0, r6
 8006f2a:	47c0      	blx	r8
 8006f2c:	3001      	adds	r0, #1
 8006f2e:	d020      	beq.n	8006f72 <_printf_common+0xb2>
 8006f30:	6823      	ldr	r3, [r4, #0]
 8006f32:	68e5      	ldr	r5, [r4, #12]
 8006f34:	f8d9 2000 	ldr.w	r2, [r9]
 8006f38:	f003 0306 	and.w	r3, r3, #6
 8006f3c:	2b04      	cmp	r3, #4
 8006f3e:	bf08      	it	eq
 8006f40:	1aad      	subeq	r5, r5, r2
 8006f42:	68a3      	ldr	r3, [r4, #8]
 8006f44:	6922      	ldr	r2, [r4, #16]
 8006f46:	bf0c      	ite	eq
 8006f48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f4c:	2500      	movne	r5, #0
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	bfc4      	itt	gt
 8006f52:	1a9b      	subgt	r3, r3, r2
 8006f54:	18ed      	addgt	r5, r5, r3
 8006f56:	f04f 0900 	mov.w	r9, #0
 8006f5a:	341a      	adds	r4, #26
 8006f5c:	454d      	cmp	r5, r9
 8006f5e:	d11a      	bne.n	8006f96 <_printf_common+0xd6>
 8006f60:	2000      	movs	r0, #0
 8006f62:	e008      	b.n	8006f76 <_printf_common+0xb6>
 8006f64:	2301      	movs	r3, #1
 8006f66:	4652      	mov	r2, sl
 8006f68:	4639      	mov	r1, r7
 8006f6a:	4630      	mov	r0, r6
 8006f6c:	47c0      	blx	r8
 8006f6e:	3001      	adds	r0, #1
 8006f70:	d103      	bne.n	8006f7a <_printf_common+0xba>
 8006f72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f7a:	3501      	adds	r5, #1
 8006f7c:	e7c3      	b.n	8006f06 <_printf_common+0x46>
 8006f7e:	18e1      	adds	r1, r4, r3
 8006f80:	1c5a      	adds	r2, r3, #1
 8006f82:	2030      	movs	r0, #48	; 0x30
 8006f84:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f88:	4422      	add	r2, r4
 8006f8a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f92:	3302      	adds	r3, #2
 8006f94:	e7c5      	b.n	8006f22 <_printf_common+0x62>
 8006f96:	2301      	movs	r3, #1
 8006f98:	4622      	mov	r2, r4
 8006f9a:	4639      	mov	r1, r7
 8006f9c:	4630      	mov	r0, r6
 8006f9e:	47c0      	blx	r8
 8006fa0:	3001      	adds	r0, #1
 8006fa2:	d0e6      	beq.n	8006f72 <_printf_common+0xb2>
 8006fa4:	f109 0901 	add.w	r9, r9, #1
 8006fa8:	e7d8      	b.n	8006f5c <_printf_common+0x9c>

08006faa <quorem>:
 8006faa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fae:	6903      	ldr	r3, [r0, #16]
 8006fb0:	690c      	ldr	r4, [r1, #16]
 8006fb2:	42a3      	cmp	r3, r4
 8006fb4:	4680      	mov	r8, r0
 8006fb6:	f2c0 8082 	blt.w	80070be <quorem+0x114>
 8006fba:	3c01      	subs	r4, #1
 8006fbc:	f101 0714 	add.w	r7, r1, #20
 8006fc0:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006fc4:	f100 0614 	add.w	r6, r0, #20
 8006fc8:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006fcc:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006fd0:	eb06 030c 	add.w	r3, r6, ip
 8006fd4:	3501      	adds	r5, #1
 8006fd6:	eb07 090c 	add.w	r9, r7, ip
 8006fda:	9301      	str	r3, [sp, #4]
 8006fdc:	fbb0 f5f5 	udiv	r5, r0, r5
 8006fe0:	b395      	cbz	r5, 8007048 <quorem+0x9e>
 8006fe2:	f04f 0a00 	mov.w	sl, #0
 8006fe6:	4638      	mov	r0, r7
 8006fe8:	46b6      	mov	lr, r6
 8006fea:	46d3      	mov	fp, sl
 8006fec:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ff0:	b293      	uxth	r3, r2
 8006ff2:	fb05 a303 	mla	r3, r5, r3, sl
 8006ff6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ffa:	b29b      	uxth	r3, r3
 8006ffc:	ebab 0303 	sub.w	r3, fp, r3
 8007000:	0c12      	lsrs	r2, r2, #16
 8007002:	f8de b000 	ldr.w	fp, [lr]
 8007006:	fb05 a202 	mla	r2, r5, r2, sl
 800700a:	fa13 f38b 	uxtah	r3, r3, fp
 800700e:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007012:	fa1f fb82 	uxth.w	fp, r2
 8007016:	f8de 2000 	ldr.w	r2, [lr]
 800701a:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800701e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007022:	b29b      	uxth	r3, r3
 8007024:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007028:	4581      	cmp	r9, r0
 800702a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800702e:	f84e 3b04 	str.w	r3, [lr], #4
 8007032:	d2db      	bcs.n	8006fec <quorem+0x42>
 8007034:	f856 300c 	ldr.w	r3, [r6, ip]
 8007038:	b933      	cbnz	r3, 8007048 <quorem+0x9e>
 800703a:	9b01      	ldr	r3, [sp, #4]
 800703c:	3b04      	subs	r3, #4
 800703e:	429e      	cmp	r6, r3
 8007040:	461a      	mov	r2, r3
 8007042:	d330      	bcc.n	80070a6 <quorem+0xfc>
 8007044:	f8c8 4010 	str.w	r4, [r8, #16]
 8007048:	4640      	mov	r0, r8
 800704a:	f001 f82b 	bl	80080a4 <__mcmp>
 800704e:	2800      	cmp	r0, #0
 8007050:	db25      	blt.n	800709e <quorem+0xf4>
 8007052:	3501      	adds	r5, #1
 8007054:	4630      	mov	r0, r6
 8007056:	f04f 0c00 	mov.w	ip, #0
 800705a:	f857 2b04 	ldr.w	r2, [r7], #4
 800705e:	f8d0 e000 	ldr.w	lr, [r0]
 8007062:	b293      	uxth	r3, r2
 8007064:	ebac 0303 	sub.w	r3, ip, r3
 8007068:	0c12      	lsrs	r2, r2, #16
 800706a:	fa13 f38e 	uxtah	r3, r3, lr
 800706e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007072:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007076:	b29b      	uxth	r3, r3
 8007078:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800707c:	45b9      	cmp	r9, r7
 800707e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007082:	f840 3b04 	str.w	r3, [r0], #4
 8007086:	d2e8      	bcs.n	800705a <quorem+0xb0>
 8007088:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800708c:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007090:	b92a      	cbnz	r2, 800709e <quorem+0xf4>
 8007092:	3b04      	subs	r3, #4
 8007094:	429e      	cmp	r6, r3
 8007096:	461a      	mov	r2, r3
 8007098:	d30b      	bcc.n	80070b2 <quorem+0x108>
 800709a:	f8c8 4010 	str.w	r4, [r8, #16]
 800709e:	4628      	mov	r0, r5
 80070a0:	b003      	add	sp, #12
 80070a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070a6:	6812      	ldr	r2, [r2, #0]
 80070a8:	3b04      	subs	r3, #4
 80070aa:	2a00      	cmp	r2, #0
 80070ac:	d1ca      	bne.n	8007044 <quorem+0x9a>
 80070ae:	3c01      	subs	r4, #1
 80070b0:	e7c5      	b.n	800703e <quorem+0x94>
 80070b2:	6812      	ldr	r2, [r2, #0]
 80070b4:	3b04      	subs	r3, #4
 80070b6:	2a00      	cmp	r2, #0
 80070b8:	d1ef      	bne.n	800709a <quorem+0xf0>
 80070ba:	3c01      	subs	r4, #1
 80070bc:	e7ea      	b.n	8007094 <quorem+0xea>
 80070be:	2000      	movs	r0, #0
 80070c0:	e7ee      	b.n	80070a0 <quorem+0xf6>
 80070c2:	0000      	movs	r0, r0
 80070c4:	0000      	movs	r0, r0
	...

080070c8 <_dtoa_r>:
 80070c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070cc:	ec57 6b10 	vmov	r6, r7, d0
 80070d0:	b097      	sub	sp, #92	; 0x5c
 80070d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80070d4:	9106      	str	r1, [sp, #24]
 80070d6:	4604      	mov	r4, r0
 80070d8:	920b      	str	r2, [sp, #44]	; 0x2c
 80070da:	9312      	str	r3, [sp, #72]	; 0x48
 80070dc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80070e0:	e9cd 6700 	strd	r6, r7, [sp]
 80070e4:	b93d      	cbnz	r5, 80070f6 <_dtoa_r+0x2e>
 80070e6:	2010      	movs	r0, #16
 80070e8:	f000 fdb4 	bl	8007c54 <malloc>
 80070ec:	6260      	str	r0, [r4, #36]	; 0x24
 80070ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80070f2:	6005      	str	r5, [r0, #0]
 80070f4:	60c5      	str	r5, [r0, #12]
 80070f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070f8:	6819      	ldr	r1, [r3, #0]
 80070fa:	b151      	cbz	r1, 8007112 <_dtoa_r+0x4a>
 80070fc:	685a      	ldr	r2, [r3, #4]
 80070fe:	604a      	str	r2, [r1, #4]
 8007100:	2301      	movs	r3, #1
 8007102:	4093      	lsls	r3, r2
 8007104:	608b      	str	r3, [r1, #8]
 8007106:	4620      	mov	r0, r4
 8007108:	f000 fdeb 	bl	8007ce2 <_Bfree>
 800710c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800710e:	2200      	movs	r2, #0
 8007110:	601a      	str	r2, [r3, #0]
 8007112:	1e3b      	subs	r3, r7, #0
 8007114:	bfbb      	ittet	lt
 8007116:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800711a:	9301      	strlt	r3, [sp, #4]
 800711c:	2300      	movge	r3, #0
 800711e:	2201      	movlt	r2, #1
 8007120:	bfac      	ite	ge
 8007122:	f8c8 3000 	strge.w	r3, [r8]
 8007126:	f8c8 2000 	strlt.w	r2, [r8]
 800712a:	4baf      	ldr	r3, [pc, #700]	; (80073e8 <_dtoa_r+0x320>)
 800712c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007130:	ea33 0308 	bics.w	r3, r3, r8
 8007134:	d114      	bne.n	8007160 <_dtoa_r+0x98>
 8007136:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007138:	f242 730f 	movw	r3, #9999	; 0x270f
 800713c:	6013      	str	r3, [r2, #0]
 800713e:	9b00      	ldr	r3, [sp, #0]
 8007140:	b923      	cbnz	r3, 800714c <_dtoa_r+0x84>
 8007142:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007146:	2800      	cmp	r0, #0
 8007148:	f000 8542 	beq.w	8007bd0 <_dtoa_r+0xb08>
 800714c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800714e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80073fc <_dtoa_r+0x334>
 8007152:	2b00      	cmp	r3, #0
 8007154:	f000 8544 	beq.w	8007be0 <_dtoa_r+0xb18>
 8007158:	f10b 0303 	add.w	r3, fp, #3
 800715c:	f000 bd3e 	b.w	8007bdc <_dtoa_r+0xb14>
 8007160:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007164:	2200      	movs	r2, #0
 8007166:	2300      	movs	r3, #0
 8007168:	4630      	mov	r0, r6
 800716a:	4639      	mov	r1, r7
 800716c:	f7f9 fc60 	bl	8000a30 <__aeabi_dcmpeq>
 8007170:	4681      	mov	r9, r0
 8007172:	b168      	cbz	r0, 8007190 <_dtoa_r+0xc8>
 8007174:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007176:	2301      	movs	r3, #1
 8007178:	6013      	str	r3, [r2, #0]
 800717a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800717c:	2b00      	cmp	r3, #0
 800717e:	f000 8524 	beq.w	8007bca <_dtoa_r+0xb02>
 8007182:	4b9a      	ldr	r3, [pc, #616]	; (80073ec <_dtoa_r+0x324>)
 8007184:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007186:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800718a:	6013      	str	r3, [r2, #0]
 800718c:	f000 bd28 	b.w	8007be0 <_dtoa_r+0xb18>
 8007190:	aa14      	add	r2, sp, #80	; 0x50
 8007192:	a915      	add	r1, sp, #84	; 0x54
 8007194:	ec47 6b10 	vmov	d0, r6, r7
 8007198:	4620      	mov	r0, r4
 800719a:	f000 fffa 	bl	8008192 <__d2b>
 800719e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80071a2:	9004      	str	r0, [sp, #16]
 80071a4:	2d00      	cmp	r5, #0
 80071a6:	d07c      	beq.n	80072a2 <_dtoa_r+0x1da>
 80071a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80071ac:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80071b0:	46b2      	mov	sl, r6
 80071b2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80071b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80071ba:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80071be:	2200      	movs	r2, #0
 80071c0:	4b8b      	ldr	r3, [pc, #556]	; (80073f0 <_dtoa_r+0x328>)
 80071c2:	4650      	mov	r0, sl
 80071c4:	4659      	mov	r1, fp
 80071c6:	f7f9 f813 	bl	80001f0 <__aeabi_dsub>
 80071ca:	a381      	add	r3, pc, #516	; (adr r3, 80073d0 <_dtoa_r+0x308>)
 80071cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d0:	f7f9 f9c6 	bl	8000560 <__aeabi_dmul>
 80071d4:	a380      	add	r3, pc, #512	; (adr r3, 80073d8 <_dtoa_r+0x310>)
 80071d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071da:	f7f9 f80b 	bl	80001f4 <__adddf3>
 80071de:	4606      	mov	r6, r0
 80071e0:	4628      	mov	r0, r5
 80071e2:	460f      	mov	r7, r1
 80071e4:	f7f9 f952 	bl	800048c <__aeabi_i2d>
 80071e8:	a37d      	add	r3, pc, #500	; (adr r3, 80073e0 <_dtoa_r+0x318>)
 80071ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ee:	f7f9 f9b7 	bl	8000560 <__aeabi_dmul>
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	4630      	mov	r0, r6
 80071f8:	4639      	mov	r1, r7
 80071fa:	f7f8 fffb 	bl	80001f4 <__adddf3>
 80071fe:	4606      	mov	r6, r0
 8007200:	460f      	mov	r7, r1
 8007202:	f7f9 fc5d 	bl	8000ac0 <__aeabi_d2iz>
 8007206:	2200      	movs	r2, #0
 8007208:	4682      	mov	sl, r0
 800720a:	2300      	movs	r3, #0
 800720c:	4630      	mov	r0, r6
 800720e:	4639      	mov	r1, r7
 8007210:	f7f9 fc18 	bl	8000a44 <__aeabi_dcmplt>
 8007214:	b148      	cbz	r0, 800722a <_dtoa_r+0x162>
 8007216:	4650      	mov	r0, sl
 8007218:	f7f9 f938 	bl	800048c <__aeabi_i2d>
 800721c:	4632      	mov	r2, r6
 800721e:	463b      	mov	r3, r7
 8007220:	f7f9 fc06 	bl	8000a30 <__aeabi_dcmpeq>
 8007224:	b908      	cbnz	r0, 800722a <_dtoa_r+0x162>
 8007226:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800722a:	f1ba 0f16 	cmp.w	sl, #22
 800722e:	d859      	bhi.n	80072e4 <_dtoa_r+0x21c>
 8007230:	4970      	ldr	r1, [pc, #448]	; (80073f4 <_dtoa_r+0x32c>)
 8007232:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007236:	e9dd 2300 	ldrd	r2, r3, [sp]
 800723a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800723e:	f7f9 fc1f 	bl	8000a80 <__aeabi_dcmpgt>
 8007242:	2800      	cmp	r0, #0
 8007244:	d050      	beq.n	80072e8 <_dtoa_r+0x220>
 8007246:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800724a:	2300      	movs	r3, #0
 800724c:	930f      	str	r3, [sp, #60]	; 0x3c
 800724e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007250:	1b5d      	subs	r5, r3, r5
 8007252:	f1b5 0801 	subs.w	r8, r5, #1
 8007256:	bf49      	itett	mi
 8007258:	f1c5 0301 	rsbmi	r3, r5, #1
 800725c:	2300      	movpl	r3, #0
 800725e:	9305      	strmi	r3, [sp, #20]
 8007260:	f04f 0800 	movmi.w	r8, #0
 8007264:	bf58      	it	pl
 8007266:	9305      	strpl	r3, [sp, #20]
 8007268:	f1ba 0f00 	cmp.w	sl, #0
 800726c:	db3e      	blt.n	80072ec <_dtoa_r+0x224>
 800726e:	2300      	movs	r3, #0
 8007270:	44d0      	add	r8, sl
 8007272:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007276:	9307      	str	r3, [sp, #28]
 8007278:	9b06      	ldr	r3, [sp, #24]
 800727a:	2b09      	cmp	r3, #9
 800727c:	f200 8090 	bhi.w	80073a0 <_dtoa_r+0x2d8>
 8007280:	2b05      	cmp	r3, #5
 8007282:	bfc4      	itt	gt
 8007284:	3b04      	subgt	r3, #4
 8007286:	9306      	strgt	r3, [sp, #24]
 8007288:	9b06      	ldr	r3, [sp, #24]
 800728a:	f1a3 0302 	sub.w	r3, r3, #2
 800728e:	bfcc      	ite	gt
 8007290:	2500      	movgt	r5, #0
 8007292:	2501      	movle	r5, #1
 8007294:	2b03      	cmp	r3, #3
 8007296:	f200 808f 	bhi.w	80073b8 <_dtoa_r+0x2f0>
 800729a:	e8df f003 	tbb	[pc, r3]
 800729e:	7f7d      	.short	0x7f7d
 80072a0:	7131      	.short	0x7131
 80072a2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80072a6:	441d      	add	r5, r3
 80072a8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80072ac:	2820      	cmp	r0, #32
 80072ae:	dd13      	ble.n	80072d8 <_dtoa_r+0x210>
 80072b0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80072b4:	9b00      	ldr	r3, [sp, #0]
 80072b6:	fa08 f800 	lsl.w	r8, r8, r0
 80072ba:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80072be:	fa23 f000 	lsr.w	r0, r3, r0
 80072c2:	ea48 0000 	orr.w	r0, r8, r0
 80072c6:	f7f9 f8d1 	bl	800046c <__aeabi_ui2d>
 80072ca:	2301      	movs	r3, #1
 80072cc:	4682      	mov	sl, r0
 80072ce:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80072d2:	3d01      	subs	r5, #1
 80072d4:	9313      	str	r3, [sp, #76]	; 0x4c
 80072d6:	e772      	b.n	80071be <_dtoa_r+0xf6>
 80072d8:	9b00      	ldr	r3, [sp, #0]
 80072da:	f1c0 0020 	rsb	r0, r0, #32
 80072de:	fa03 f000 	lsl.w	r0, r3, r0
 80072e2:	e7f0      	b.n	80072c6 <_dtoa_r+0x1fe>
 80072e4:	2301      	movs	r3, #1
 80072e6:	e7b1      	b.n	800724c <_dtoa_r+0x184>
 80072e8:	900f      	str	r0, [sp, #60]	; 0x3c
 80072ea:	e7b0      	b.n	800724e <_dtoa_r+0x186>
 80072ec:	9b05      	ldr	r3, [sp, #20]
 80072ee:	eba3 030a 	sub.w	r3, r3, sl
 80072f2:	9305      	str	r3, [sp, #20]
 80072f4:	f1ca 0300 	rsb	r3, sl, #0
 80072f8:	9307      	str	r3, [sp, #28]
 80072fa:	2300      	movs	r3, #0
 80072fc:	930e      	str	r3, [sp, #56]	; 0x38
 80072fe:	e7bb      	b.n	8007278 <_dtoa_r+0x1b0>
 8007300:	2301      	movs	r3, #1
 8007302:	930a      	str	r3, [sp, #40]	; 0x28
 8007304:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007306:	2b00      	cmp	r3, #0
 8007308:	dd59      	ble.n	80073be <_dtoa_r+0x2f6>
 800730a:	9302      	str	r3, [sp, #8]
 800730c:	4699      	mov	r9, r3
 800730e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007310:	2200      	movs	r2, #0
 8007312:	6072      	str	r2, [r6, #4]
 8007314:	2204      	movs	r2, #4
 8007316:	f102 0014 	add.w	r0, r2, #20
 800731a:	4298      	cmp	r0, r3
 800731c:	6871      	ldr	r1, [r6, #4]
 800731e:	d953      	bls.n	80073c8 <_dtoa_r+0x300>
 8007320:	4620      	mov	r0, r4
 8007322:	f000 fcaa 	bl	8007c7a <_Balloc>
 8007326:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007328:	6030      	str	r0, [r6, #0]
 800732a:	f1b9 0f0e 	cmp.w	r9, #14
 800732e:	f8d3 b000 	ldr.w	fp, [r3]
 8007332:	f200 80e6 	bhi.w	8007502 <_dtoa_r+0x43a>
 8007336:	2d00      	cmp	r5, #0
 8007338:	f000 80e3 	beq.w	8007502 <_dtoa_r+0x43a>
 800733c:	ed9d 7b00 	vldr	d7, [sp]
 8007340:	f1ba 0f00 	cmp.w	sl, #0
 8007344:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007348:	dd74      	ble.n	8007434 <_dtoa_r+0x36c>
 800734a:	4a2a      	ldr	r2, [pc, #168]	; (80073f4 <_dtoa_r+0x32c>)
 800734c:	f00a 030f 	and.w	r3, sl, #15
 8007350:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007354:	ed93 7b00 	vldr	d7, [r3]
 8007358:	ea4f 162a 	mov.w	r6, sl, asr #4
 800735c:	06f0      	lsls	r0, r6, #27
 800735e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007362:	d565      	bpl.n	8007430 <_dtoa_r+0x368>
 8007364:	4b24      	ldr	r3, [pc, #144]	; (80073f8 <_dtoa_r+0x330>)
 8007366:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800736a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800736e:	f7f9 fa21 	bl	80007b4 <__aeabi_ddiv>
 8007372:	e9cd 0100 	strd	r0, r1, [sp]
 8007376:	f006 060f 	and.w	r6, r6, #15
 800737a:	2503      	movs	r5, #3
 800737c:	4f1e      	ldr	r7, [pc, #120]	; (80073f8 <_dtoa_r+0x330>)
 800737e:	e04c      	b.n	800741a <_dtoa_r+0x352>
 8007380:	2301      	movs	r3, #1
 8007382:	930a      	str	r3, [sp, #40]	; 0x28
 8007384:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007386:	4453      	add	r3, sl
 8007388:	f103 0901 	add.w	r9, r3, #1
 800738c:	9302      	str	r3, [sp, #8]
 800738e:	464b      	mov	r3, r9
 8007390:	2b01      	cmp	r3, #1
 8007392:	bfb8      	it	lt
 8007394:	2301      	movlt	r3, #1
 8007396:	e7ba      	b.n	800730e <_dtoa_r+0x246>
 8007398:	2300      	movs	r3, #0
 800739a:	e7b2      	b.n	8007302 <_dtoa_r+0x23a>
 800739c:	2300      	movs	r3, #0
 800739e:	e7f0      	b.n	8007382 <_dtoa_r+0x2ba>
 80073a0:	2501      	movs	r5, #1
 80073a2:	2300      	movs	r3, #0
 80073a4:	9306      	str	r3, [sp, #24]
 80073a6:	950a      	str	r5, [sp, #40]	; 0x28
 80073a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073ac:	9302      	str	r3, [sp, #8]
 80073ae:	4699      	mov	r9, r3
 80073b0:	2200      	movs	r2, #0
 80073b2:	2312      	movs	r3, #18
 80073b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80073b6:	e7aa      	b.n	800730e <_dtoa_r+0x246>
 80073b8:	2301      	movs	r3, #1
 80073ba:	930a      	str	r3, [sp, #40]	; 0x28
 80073bc:	e7f4      	b.n	80073a8 <_dtoa_r+0x2e0>
 80073be:	2301      	movs	r3, #1
 80073c0:	9302      	str	r3, [sp, #8]
 80073c2:	4699      	mov	r9, r3
 80073c4:	461a      	mov	r2, r3
 80073c6:	e7f5      	b.n	80073b4 <_dtoa_r+0x2ec>
 80073c8:	3101      	adds	r1, #1
 80073ca:	6071      	str	r1, [r6, #4]
 80073cc:	0052      	lsls	r2, r2, #1
 80073ce:	e7a2      	b.n	8007316 <_dtoa_r+0x24e>
 80073d0:	636f4361 	.word	0x636f4361
 80073d4:	3fd287a7 	.word	0x3fd287a7
 80073d8:	8b60c8b3 	.word	0x8b60c8b3
 80073dc:	3fc68a28 	.word	0x3fc68a28
 80073e0:	509f79fb 	.word	0x509f79fb
 80073e4:	3fd34413 	.word	0x3fd34413
 80073e8:	7ff00000 	.word	0x7ff00000
 80073ec:	08008919 	.word	0x08008919
 80073f0:	3ff80000 	.word	0x3ff80000
 80073f4:	08008950 	.word	0x08008950
 80073f8:	08008928 	.word	0x08008928
 80073fc:	08008923 	.word	0x08008923
 8007400:	07f1      	lsls	r1, r6, #31
 8007402:	d508      	bpl.n	8007416 <_dtoa_r+0x34e>
 8007404:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007408:	e9d7 2300 	ldrd	r2, r3, [r7]
 800740c:	f7f9 f8a8 	bl	8000560 <__aeabi_dmul>
 8007410:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007414:	3501      	adds	r5, #1
 8007416:	1076      	asrs	r6, r6, #1
 8007418:	3708      	adds	r7, #8
 800741a:	2e00      	cmp	r6, #0
 800741c:	d1f0      	bne.n	8007400 <_dtoa_r+0x338>
 800741e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007422:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007426:	f7f9 f9c5 	bl	80007b4 <__aeabi_ddiv>
 800742a:	e9cd 0100 	strd	r0, r1, [sp]
 800742e:	e01a      	b.n	8007466 <_dtoa_r+0x39e>
 8007430:	2502      	movs	r5, #2
 8007432:	e7a3      	b.n	800737c <_dtoa_r+0x2b4>
 8007434:	f000 80a0 	beq.w	8007578 <_dtoa_r+0x4b0>
 8007438:	f1ca 0600 	rsb	r6, sl, #0
 800743c:	4b9f      	ldr	r3, [pc, #636]	; (80076bc <_dtoa_r+0x5f4>)
 800743e:	4fa0      	ldr	r7, [pc, #640]	; (80076c0 <_dtoa_r+0x5f8>)
 8007440:	f006 020f 	and.w	r2, r6, #15
 8007444:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007450:	f7f9 f886 	bl	8000560 <__aeabi_dmul>
 8007454:	e9cd 0100 	strd	r0, r1, [sp]
 8007458:	1136      	asrs	r6, r6, #4
 800745a:	2300      	movs	r3, #0
 800745c:	2502      	movs	r5, #2
 800745e:	2e00      	cmp	r6, #0
 8007460:	d17f      	bne.n	8007562 <_dtoa_r+0x49a>
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1e1      	bne.n	800742a <_dtoa_r+0x362>
 8007466:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007468:	2b00      	cmp	r3, #0
 800746a:	f000 8087 	beq.w	800757c <_dtoa_r+0x4b4>
 800746e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007472:	2200      	movs	r2, #0
 8007474:	4b93      	ldr	r3, [pc, #588]	; (80076c4 <_dtoa_r+0x5fc>)
 8007476:	4630      	mov	r0, r6
 8007478:	4639      	mov	r1, r7
 800747a:	f7f9 fae3 	bl	8000a44 <__aeabi_dcmplt>
 800747e:	2800      	cmp	r0, #0
 8007480:	d07c      	beq.n	800757c <_dtoa_r+0x4b4>
 8007482:	f1b9 0f00 	cmp.w	r9, #0
 8007486:	d079      	beq.n	800757c <_dtoa_r+0x4b4>
 8007488:	9b02      	ldr	r3, [sp, #8]
 800748a:	2b00      	cmp	r3, #0
 800748c:	dd35      	ble.n	80074fa <_dtoa_r+0x432>
 800748e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8007492:	9308      	str	r3, [sp, #32]
 8007494:	4639      	mov	r1, r7
 8007496:	2200      	movs	r2, #0
 8007498:	4b8b      	ldr	r3, [pc, #556]	; (80076c8 <_dtoa_r+0x600>)
 800749a:	4630      	mov	r0, r6
 800749c:	f7f9 f860 	bl	8000560 <__aeabi_dmul>
 80074a0:	e9cd 0100 	strd	r0, r1, [sp]
 80074a4:	9f02      	ldr	r7, [sp, #8]
 80074a6:	3501      	adds	r5, #1
 80074a8:	4628      	mov	r0, r5
 80074aa:	f7f8 ffef 	bl	800048c <__aeabi_i2d>
 80074ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074b2:	f7f9 f855 	bl	8000560 <__aeabi_dmul>
 80074b6:	2200      	movs	r2, #0
 80074b8:	4b84      	ldr	r3, [pc, #528]	; (80076cc <_dtoa_r+0x604>)
 80074ba:	f7f8 fe9b 	bl	80001f4 <__adddf3>
 80074be:	4605      	mov	r5, r0
 80074c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80074c4:	2f00      	cmp	r7, #0
 80074c6:	d15d      	bne.n	8007584 <_dtoa_r+0x4bc>
 80074c8:	2200      	movs	r2, #0
 80074ca:	4b81      	ldr	r3, [pc, #516]	; (80076d0 <_dtoa_r+0x608>)
 80074cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074d0:	f7f8 fe8e 	bl	80001f0 <__aeabi_dsub>
 80074d4:	462a      	mov	r2, r5
 80074d6:	4633      	mov	r3, r6
 80074d8:	e9cd 0100 	strd	r0, r1, [sp]
 80074dc:	f7f9 fad0 	bl	8000a80 <__aeabi_dcmpgt>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	f040 8288 	bne.w	80079f6 <_dtoa_r+0x92e>
 80074e6:	462a      	mov	r2, r5
 80074e8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80074ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074f0:	f7f9 faa8 	bl	8000a44 <__aeabi_dcmplt>
 80074f4:	2800      	cmp	r0, #0
 80074f6:	f040 827c 	bne.w	80079f2 <_dtoa_r+0x92a>
 80074fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80074fe:	e9cd 2300 	strd	r2, r3, [sp]
 8007502:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007504:	2b00      	cmp	r3, #0
 8007506:	f2c0 8150 	blt.w	80077aa <_dtoa_r+0x6e2>
 800750a:	f1ba 0f0e 	cmp.w	sl, #14
 800750e:	f300 814c 	bgt.w	80077aa <_dtoa_r+0x6e2>
 8007512:	4b6a      	ldr	r3, [pc, #424]	; (80076bc <_dtoa_r+0x5f4>)
 8007514:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007518:	ed93 7b00 	vldr	d7, [r3]
 800751c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800751e:	2b00      	cmp	r3, #0
 8007520:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007524:	f280 80d8 	bge.w	80076d8 <_dtoa_r+0x610>
 8007528:	f1b9 0f00 	cmp.w	r9, #0
 800752c:	f300 80d4 	bgt.w	80076d8 <_dtoa_r+0x610>
 8007530:	f040 825e 	bne.w	80079f0 <_dtoa_r+0x928>
 8007534:	2200      	movs	r2, #0
 8007536:	4b66      	ldr	r3, [pc, #408]	; (80076d0 <_dtoa_r+0x608>)
 8007538:	ec51 0b17 	vmov	r0, r1, d7
 800753c:	f7f9 f810 	bl	8000560 <__aeabi_dmul>
 8007540:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007544:	f7f9 fa92 	bl	8000a6c <__aeabi_dcmpge>
 8007548:	464f      	mov	r7, r9
 800754a:	464e      	mov	r6, r9
 800754c:	2800      	cmp	r0, #0
 800754e:	f040 8234 	bne.w	80079ba <_dtoa_r+0x8f2>
 8007552:	2331      	movs	r3, #49	; 0x31
 8007554:	f10b 0501 	add.w	r5, fp, #1
 8007558:	f88b 3000 	strb.w	r3, [fp]
 800755c:	f10a 0a01 	add.w	sl, sl, #1
 8007560:	e22f      	b.n	80079c2 <_dtoa_r+0x8fa>
 8007562:	07f2      	lsls	r2, r6, #31
 8007564:	d505      	bpl.n	8007572 <_dtoa_r+0x4aa>
 8007566:	e9d7 2300 	ldrd	r2, r3, [r7]
 800756a:	f7f8 fff9 	bl	8000560 <__aeabi_dmul>
 800756e:	3501      	adds	r5, #1
 8007570:	2301      	movs	r3, #1
 8007572:	1076      	asrs	r6, r6, #1
 8007574:	3708      	adds	r7, #8
 8007576:	e772      	b.n	800745e <_dtoa_r+0x396>
 8007578:	2502      	movs	r5, #2
 800757a:	e774      	b.n	8007466 <_dtoa_r+0x39e>
 800757c:	f8cd a020 	str.w	sl, [sp, #32]
 8007580:	464f      	mov	r7, r9
 8007582:	e791      	b.n	80074a8 <_dtoa_r+0x3e0>
 8007584:	4b4d      	ldr	r3, [pc, #308]	; (80076bc <_dtoa_r+0x5f4>)
 8007586:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800758a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800758e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007590:	2b00      	cmp	r3, #0
 8007592:	d047      	beq.n	8007624 <_dtoa_r+0x55c>
 8007594:	4602      	mov	r2, r0
 8007596:	460b      	mov	r3, r1
 8007598:	2000      	movs	r0, #0
 800759a:	494e      	ldr	r1, [pc, #312]	; (80076d4 <_dtoa_r+0x60c>)
 800759c:	f7f9 f90a 	bl	80007b4 <__aeabi_ddiv>
 80075a0:	462a      	mov	r2, r5
 80075a2:	4633      	mov	r3, r6
 80075a4:	f7f8 fe24 	bl	80001f0 <__aeabi_dsub>
 80075a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80075ac:	465d      	mov	r5, fp
 80075ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075b2:	f7f9 fa85 	bl	8000ac0 <__aeabi_d2iz>
 80075b6:	4606      	mov	r6, r0
 80075b8:	f7f8 ff68 	bl	800048c <__aeabi_i2d>
 80075bc:	4602      	mov	r2, r0
 80075be:	460b      	mov	r3, r1
 80075c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075c4:	f7f8 fe14 	bl	80001f0 <__aeabi_dsub>
 80075c8:	3630      	adds	r6, #48	; 0x30
 80075ca:	f805 6b01 	strb.w	r6, [r5], #1
 80075ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80075d2:	e9cd 0100 	strd	r0, r1, [sp]
 80075d6:	f7f9 fa35 	bl	8000a44 <__aeabi_dcmplt>
 80075da:	2800      	cmp	r0, #0
 80075dc:	d163      	bne.n	80076a6 <_dtoa_r+0x5de>
 80075de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075e2:	2000      	movs	r0, #0
 80075e4:	4937      	ldr	r1, [pc, #220]	; (80076c4 <_dtoa_r+0x5fc>)
 80075e6:	f7f8 fe03 	bl	80001f0 <__aeabi_dsub>
 80075ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80075ee:	f7f9 fa29 	bl	8000a44 <__aeabi_dcmplt>
 80075f2:	2800      	cmp	r0, #0
 80075f4:	f040 80b7 	bne.w	8007766 <_dtoa_r+0x69e>
 80075f8:	eba5 030b 	sub.w	r3, r5, fp
 80075fc:	429f      	cmp	r7, r3
 80075fe:	f77f af7c 	ble.w	80074fa <_dtoa_r+0x432>
 8007602:	2200      	movs	r2, #0
 8007604:	4b30      	ldr	r3, [pc, #192]	; (80076c8 <_dtoa_r+0x600>)
 8007606:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800760a:	f7f8 ffa9 	bl	8000560 <__aeabi_dmul>
 800760e:	2200      	movs	r2, #0
 8007610:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007614:	4b2c      	ldr	r3, [pc, #176]	; (80076c8 <_dtoa_r+0x600>)
 8007616:	e9dd 0100 	ldrd	r0, r1, [sp]
 800761a:	f7f8 ffa1 	bl	8000560 <__aeabi_dmul>
 800761e:	e9cd 0100 	strd	r0, r1, [sp]
 8007622:	e7c4      	b.n	80075ae <_dtoa_r+0x4e6>
 8007624:	462a      	mov	r2, r5
 8007626:	4633      	mov	r3, r6
 8007628:	f7f8 ff9a 	bl	8000560 <__aeabi_dmul>
 800762c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007630:	eb0b 0507 	add.w	r5, fp, r7
 8007634:	465e      	mov	r6, fp
 8007636:	e9dd 0100 	ldrd	r0, r1, [sp]
 800763a:	f7f9 fa41 	bl	8000ac0 <__aeabi_d2iz>
 800763e:	4607      	mov	r7, r0
 8007640:	f7f8 ff24 	bl	800048c <__aeabi_i2d>
 8007644:	3730      	adds	r7, #48	; 0x30
 8007646:	4602      	mov	r2, r0
 8007648:	460b      	mov	r3, r1
 800764a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800764e:	f7f8 fdcf 	bl	80001f0 <__aeabi_dsub>
 8007652:	f806 7b01 	strb.w	r7, [r6], #1
 8007656:	42ae      	cmp	r6, r5
 8007658:	e9cd 0100 	strd	r0, r1, [sp]
 800765c:	f04f 0200 	mov.w	r2, #0
 8007660:	d126      	bne.n	80076b0 <_dtoa_r+0x5e8>
 8007662:	4b1c      	ldr	r3, [pc, #112]	; (80076d4 <_dtoa_r+0x60c>)
 8007664:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007668:	f7f8 fdc4 	bl	80001f4 <__adddf3>
 800766c:	4602      	mov	r2, r0
 800766e:	460b      	mov	r3, r1
 8007670:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007674:	f7f9 fa04 	bl	8000a80 <__aeabi_dcmpgt>
 8007678:	2800      	cmp	r0, #0
 800767a:	d174      	bne.n	8007766 <_dtoa_r+0x69e>
 800767c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007680:	2000      	movs	r0, #0
 8007682:	4914      	ldr	r1, [pc, #80]	; (80076d4 <_dtoa_r+0x60c>)
 8007684:	f7f8 fdb4 	bl	80001f0 <__aeabi_dsub>
 8007688:	4602      	mov	r2, r0
 800768a:	460b      	mov	r3, r1
 800768c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007690:	f7f9 f9d8 	bl	8000a44 <__aeabi_dcmplt>
 8007694:	2800      	cmp	r0, #0
 8007696:	f43f af30 	beq.w	80074fa <_dtoa_r+0x432>
 800769a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800769e:	2b30      	cmp	r3, #48	; 0x30
 80076a0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80076a4:	d002      	beq.n	80076ac <_dtoa_r+0x5e4>
 80076a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80076aa:	e04a      	b.n	8007742 <_dtoa_r+0x67a>
 80076ac:	4615      	mov	r5, r2
 80076ae:	e7f4      	b.n	800769a <_dtoa_r+0x5d2>
 80076b0:	4b05      	ldr	r3, [pc, #20]	; (80076c8 <_dtoa_r+0x600>)
 80076b2:	f7f8 ff55 	bl	8000560 <__aeabi_dmul>
 80076b6:	e9cd 0100 	strd	r0, r1, [sp]
 80076ba:	e7bc      	b.n	8007636 <_dtoa_r+0x56e>
 80076bc:	08008950 	.word	0x08008950
 80076c0:	08008928 	.word	0x08008928
 80076c4:	3ff00000 	.word	0x3ff00000
 80076c8:	40240000 	.word	0x40240000
 80076cc:	401c0000 	.word	0x401c0000
 80076d0:	40140000 	.word	0x40140000
 80076d4:	3fe00000 	.word	0x3fe00000
 80076d8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80076dc:	465d      	mov	r5, fp
 80076de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076e2:	4630      	mov	r0, r6
 80076e4:	4639      	mov	r1, r7
 80076e6:	f7f9 f865 	bl	80007b4 <__aeabi_ddiv>
 80076ea:	f7f9 f9e9 	bl	8000ac0 <__aeabi_d2iz>
 80076ee:	4680      	mov	r8, r0
 80076f0:	f7f8 fecc 	bl	800048c <__aeabi_i2d>
 80076f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076f8:	f7f8 ff32 	bl	8000560 <__aeabi_dmul>
 80076fc:	4602      	mov	r2, r0
 80076fe:	460b      	mov	r3, r1
 8007700:	4630      	mov	r0, r6
 8007702:	4639      	mov	r1, r7
 8007704:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007708:	f7f8 fd72 	bl	80001f0 <__aeabi_dsub>
 800770c:	f805 6b01 	strb.w	r6, [r5], #1
 8007710:	eba5 060b 	sub.w	r6, r5, fp
 8007714:	45b1      	cmp	r9, r6
 8007716:	4602      	mov	r2, r0
 8007718:	460b      	mov	r3, r1
 800771a:	d139      	bne.n	8007790 <_dtoa_r+0x6c8>
 800771c:	f7f8 fd6a 	bl	80001f4 <__adddf3>
 8007720:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007724:	4606      	mov	r6, r0
 8007726:	460f      	mov	r7, r1
 8007728:	f7f9 f9aa 	bl	8000a80 <__aeabi_dcmpgt>
 800772c:	b9c8      	cbnz	r0, 8007762 <_dtoa_r+0x69a>
 800772e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007732:	4630      	mov	r0, r6
 8007734:	4639      	mov	r1, r7
 8007736:	f7f9 f97b 	bl	8000a30 <__aeabi_dcmpeq>
 800773a:	b110      	cbz	r0, 8007742 <_dtoa_r+0x67a>
 800773c:	f018 0f01 	tst.w	r8, #1
 8007740:	d10f      	bne.n	8007762 <_dtoa_r+0x69a>
 8007742:	9904      	ldr	r1, [sp, #16]
 8007744:	4620      	mov	r0, r4
 8007746:	f000 facc 	bl	8007ce2 <_Bfree>
 800774a:	2300      	movs	r3, #0
 800774c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800774e:	702b      	strb	r3, [r5, #0]
 8007750:	f10a 0301 	add.w	r3, sl, #1
 8007754:	6013      	str	r3, [r2, #0]
 8007756:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007758:	2b00      	cmp	r3, #0
 800775a:	f000 8241 	beq.w	8007be0 <_dtoa_r+0xb18>
 800775e:	601d      	str	r5, [r3, #0]
 8007760:	e23e      	b.n	8007be0 <_dtoa_r+0xb18>
 8007762:	f8cd a020 	str.w	sl, [sp, #32]
 8007766:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800776a:	2a39      	cmp	r2, #57	; 0x39
 800776c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8007770:	d108      	bne.n	8007784 <_dtoa_r+0x6bc>
 8007772:	459b      	cmp	fp, r3
 8007774:	d10a      	bne.n	800778c <_dtoa_r+0x6c4>
 8007776:	9b08      	ldr	r3, [sp, #32]
 8007778:	3301      	adds	r3, #1
 800777a:	9308      	str	r3, [sp, #32]
 800777c:	2330      	movs	r3, #48	; 0x30
 800777e:	f88b 3000 	strb.w	r3, [fp]
 8007782:	465b      	mov	r3, fp
 8007784:	781a      	ldrb	r2, [r3, #0]
 8007786:	3201      	adds	r2, #1
 8007788:	701a      	strb	r2, [r3, #0]
 800778a:	e78c      	b.n	80076a6 <_dtoa_r+0x5de>
 800778c:	461d      	mov	r5, r3
 800778e:	e7ea      	b.n	8007766 <_dtoa_r+0x69e>
 8007790:	2200      	movs	r2, #0
 8007792:	4b9b      	ldr	r3, [pc, #620]	; (8007a00 <_dtoa_r+0x938>)
 8007794:	f7f8 fee4 	bl	8000560 <__aeabi_dmul>
 8007798:	2200      	movs	r2, #0
 800779a:	2300      	movs	r3, #0
 800779c:	4606      	mov	r6, r0
 800779e:	460f      	mov	r7, r1
 80077a0:	f7f9 f946 	bl	8000a30 <__aeabi_dcmpeq>
 80077a4:	2800      	cmp	r0, #0
 80077a6:	d09a      	beq.n	80076de <_dtoa_r+0x616>
 80077a8:	e7cb      	b.n	8007742 <_dtoa_r+0x67a>
 80077aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077ac:	2a00      	cmp	r2, #0
 80077ae:	f000 808b 	beq.w	80078c8 <_dtoa_r+0x800>
 80077b2:	9a06      	ldr	r2, [sp, #24]
 80077b4:	2a01      	cmp	r2, #1
 80077b6:	dc6e      	bgt.n	8007896 <_dtoa_r+0x7ce>
 80077b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80077ba:	2a00      	cmp	r2, #0
 80077bc:	d067      	beq.n	800788e <_dtoa_r+0x7c6>
 80077be:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80077c2:	9f07      	ldr	r7, [sp, #28]
 80077c4:	9d05      	ldr	r5, [sp, #20]
 80077c6:	9a05      	ldr	r2, [sp, #20]
 80077c8:	2101      	movs	r1, #1
 80077ca:	441a      	add	r2, r3
 80077cc:	4620      	mov	r0, r4
 80077ce:	9205      	str	r2, [sp, #20]
 80077d0:	4498      	add	r8, r3
 80077d2:	f000 fb26 	bl	8007e22 <__i2b>
 80077d6:	4606      	mov	r6, r0
 80077d8:	2d00      	cmp	r5, #0
 80077da:	dd0c      	ble.n	80077f6 <_dtoa_r+0x72e>
 80077dc:	f1b8 0f00 	cmp.w	r8, #0
 80077e0:	dd09      	ble.n	80077f6 <_dtoa_r+0x72e>
 80077e2:	4545      	cmp	r5, r8
 80077e4:	9a05      	ldr	r2, [sp, #20]
 80077e6:	462b      	mov	r3, r5
 80077e8:	bfa8      	it	ge
 80077ea:	4643      	movge	r3, r8
 80077ec:	1ad2      	subs	r2, r2, r3
 80077ee:	9205      	str	r2, [sp, #20]
 80077f0:	1aed      	subs	r5, r5, r3
 80077f2:	eba8 0803 	sub.w	r8, r8, r3
 80077f6:	9b07      	ldr	r3, [sp, #28]
 80077f8:	b1eb      	cbz	r3, 8007836 <_dtoa_r+0x76e>
 80077fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d067      	beq.n	80078d0 <_dtoa_r+0x808>
 8007800:	b18f      	cbz	r7, 8007826 <_dtoa_r+0x75e>
 8007802:	4631      	mov	r1, r6
 8007804:	463a      	mov	r2, r7
 8007806:	4620      	mov	r0, r4
 8007808:	f000 fbaa 	bl	8007f60 <__pow5mult>
 800780c:	9a04      	ldr	r2, [sp, #16]
 800780e:	4601      	mov	r1, r0
 8007810:	4606      	mov	r6, r0
 8007812:	4620      	mov	r0, r4
 8007814:	f000 fb0e 	bl	8007e34 <__multiply>
 8007818:	9904      	ldr	r1, [sp, #16]
 800781a:	9008      	str	r0, [sp, #32]
 800781c:	4620      	mov	r0, r4
 800781e:	f000 fa60 	bl	8007ce2 <_Bfree>
 8007822:	9b08      	ldr	r3, [sp, #32]
 8007824:	9304      	str	r3, [sp, #16]
 8007826:	9b07      	ldr	r3, [sp, #28]
 8007828:	1bda      	subs	r2, r3, r7
 800782a:	d004      	beq.n	8007836 <_dtoa_r+0x76e>
 800782c:	9904      	ldr	r1, [sp, #16]
 800782e:	4620      	mov	r0, r4
 8007830:	f000 fb96 	bl	8007f60 <__pow5mult>
 8007834:	9004      	str	r0, [sp, #16]
 8007836:	2101      	movs	r1, #1
 8007838:	4620      	mov	r0, r4
 800783a:	f000 faf2 	bl	8007e22 <__i2b>
 800783e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007840:	4607      	mov	r7, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	f000 81d0 	beq.w	8007be8 <_dtoa_r+0xb20>
 8007848:	461a      	mov	r2, r3
 800784a:	4601      	mov	r1, r0
 800784c:	4620      	mov	r0, r4
 800784e:	f000 fb87 	bl	8007f60 <__pow5mult>
 8007852:	9b06      	ldr	r3, [sp, #24]
 8007854:	2b01      	cmp	r3, #1
 8007856:	4607      	mov	r7, r0
 8007858:	dc40      	bgt.n	80078dc <_dtoa_r+0x814>
 800785a:	9b00      	ldr	r3, [sp, #0]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d139      	bne.n	80078d4 <_dtoa_r+0x80c>
 8007860:	9b01      	ldr	r3, [sp, #4]
 8007862:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007866:	2b00      	cmp	r3, #0
 8007868:	d136      	bne.n	80078d8 <_dtoa_r+0x810>
 800786a:	9b01      	ldr	r3, [sp, #4]
 800786c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007870:	0d1b      	lsrs	r3, r3, #20
 8007872:	051b      	lsls	r3, r3, #20
 8007874:	b12b      	cbz	r3, 8007882 <_dtoa_r+0x7ba>
 8007876:	9b05      	ldr	r3, [sp, #20]
 8007878:	3301      	adds	r3, #1
 800787a:	9305      	str	r3, [sp, #20]
 800787c:	f108 0801 	add.w	r8, r8, #1
 8007880:	2301      	movs	r3, #1
 8007882:	9307      	str	r3, [sp, #28]
 8007884:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007886:	2b00      	cmp	r3, #0
 8007888:	d12a      	bne.n	80078e0 <_dtoa_r+0x818>
 800788a:	2001      	movs	r0, #1
 800788c:	e030      	b.n	80078f0 <_dtoa_r+0x828>
 800788e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007890:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007894:	e795      	b.n	80077c2 <_dtoa_r+0x6fa>
 8007896:	9b07      	ldr	r3, [sp, #28]
 8007898:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800789c:	42bb      	cmp	r3, r7
 800789e:	bfbf      	itttt	lt
 80078a0:	9b07      	ldrlt	r3, [sp, #28]
 80078a2:	9707      	strlt	r7, [sp, #28]
 80078a4:	1afa      	sublt	r2, r7, r3
 80078a6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80078a8:	bfbb      	ittet	lt
 80078aa:	189b      	addlt	r3, r3, r2
 80078ac:	930e      	strlt	r3, [sp, #56]	; 0x38
 80078ae:	1bdf      	subge	r7, r3, r7
 80078b0:	2700      	movlt	r7, #0
 80078b2:	f1b9 0f00 	cmp.w	r9, #0
 80078b6:	bfb5      	itete	lt
 80078b8:	9b05      	ldrlt	r3, [sp, #20]
 80078ba:	9d05      	ldrge	r5, [sp, #20]
 80078bc:	eba3 0509 	sublt.w	r5, r3, r9
 80078c0:	464b      	movge	r3, r9
 80078c2:	bfb8      	it	lt
 80078c4:	2300      	movlt	r3, #0
 80078c6:	e77e      	b.n	80077c6 <_dtoa_r+0x6fe>
 80078c8:	9f07      	ldr	r7, [sp, #28]
 80078ca:	9d05      	ldr	r5, [sp, #20]
 80078cc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80078ce:	e783      	b.n	80077d8 <_dtoa_r+0x710>
 80078d0:	9a07      	ldr	r2, [sp, #28]
 80078d2:	e7ab      	b.n	800782c <_dtoa_r+0x764>
 80078d4:	2300      	movs	r3, #0
 80078d6:	e7d4      	b.n	8007882 <_dtoa_r+0x7ba>
 80078d8:	9b00      	ldr	r3, [sp, #0]
 80078da:	e7d2      	b.n	8007882 <_dtoa_r+0x7ba>
 80078dc:	2300      	movs	r3, #0
 80078de:	9307      	str	r3, [sp, #28]
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80078e6:	6918      	ldr	r0, [r3, #16]
 80078e8:	f000 fa4d 	bl	8007d86 <__hi0bits>
 80078ec:	f1c0 0020 	rsb	r0, r0, #32
 80078f0:	4440      	add	r0, r8
 80078f2:	f010 001f 	ands.w	r0, r0, #31
 80078f6:	d047      	beq.n	8007988 <_dtoa_r+0x8c0>
 80078f8:	f1c0 0320 	rsb	r3, r0, #32
 80078fc:	2b04      	cmp	r3, #4
 80078fe:	dd3b      	ble.n	8007978 <_dtoa_r+0x8b0>
 8007900:	9b05      	ldr	r3, [sp, #20]
 8007902:	f1c0 001c 	rsb	r0, r0, #28
 8007906:	4403      	add	r3, r0
 8007908:	9305      	str	r3, [sp, #20]
 800790a:	4405      	add	r5, r0
 800790c:	4480      	add	r8, r0
 800790e:	9b05      	ldr	r3, [sp, #20]
 8007910:	2b00      	cmp	r3, #0
 8007912:	dd05      	ble.n	8007920 <_dtoa_r+0x858>
 8007914:	461a      	mov	r2, r3
 8007916:	9904      	ldr	r1, [sp, #16]
 8007918:	4620      	mov	r0, r4
 800791a:	f000 fb6f 	bl	8007ffc <__lshift>
 800791e:	9004      	str	r0, [sp, #16]
 8007920:	f1b8 0f00 	cmp.w	r8, #0
 8007924:	dd05      	ble.n	8007932 <_dtoa_r+0x86a>
 8007926:	4639      	mov	r1, r7
 8007928:	4642      	mov	r2, r8
 800792a:	4620      	mov	r0, r4
 800792c:	f000 fb66 	bl	8007ffc <__lshift>
 8007930:	4607      	mov	r7, r0
 8007932:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007934:	b353      	cbz	r3, 800798c <_dtoa_r+0x8c4>
 8007936:	4639      	mov	r1, r7
 8007938:	9804      	ldr	r0, [sp, #16]
 800793a:	f000 fbb3 	bl	80080a4 <__mcmp>
 800793e:	2800      	cmp	r0, #0
 8007940:	da24      	bge.n	800798c <_dtoa_r+0x8c4>
 8007942:	2300      	movs	r3, #0
 8007944:	220a      	movs	r2, #10
 8007946:	9904      	ldr	r1, [sp, #16]
 8007948:	4620      	mov	r0, r4
 800794a:	f000 f9e1 	bl	8007d10 <__multadd>
 800794e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007950:	9004      	str	r0, [sp, #16]
 8007952:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007956:	2b00      	cmp	r3, #0
 8007958:	f000 814d 	beq.w	8007bf6 <_dtoa_r+0xb2e>
 800795c:	2300      	movs	r3, #0
 800795e:	4631      	mov	r1, r6
 8007960:	220a      	movs	r2, #10
 8007962:	4620      	mov	r0, r4
 8007964:	f000 f9d4 	bl	8007d10 <__multadd>
 8007968:	9b02      	ldr	r3, [sp, #8]
 800796a:	2b00      	cmp	r3, #0
 800796c:	4606      	mov	r6, r0
 800796e:	dc4f      	bgt.n	8007a10 <_dtoa_r+0x948>
 8007970:	9b06      	ldr	r3, [sp, #24]
 8007972:	2b02      	cmp	r3, #2
 8007974:	dd4c      	ble.n	8007a10 <_dtoa_r+0x948>
 8007976:	e011      	b.n	800799c <_dtoa_r+0x8d4>
 8007978:	d0c9      	beq.n	800790e <_dtoa_r+0x846>
 800797a:	9a05      	ldr	r2, [sp, #20]
 800797c:	331c      	adds	r3, #28
 800797e:	441a      	add	r2, r3
 8007980:	9205      	str	r2, [sp, #20]
 8007982:	441d      	add	r5, r3
 8007984:	4498      	add	r8, r3
 8007986:	e7c2      	b.n	800790e <_dtoa_r+0x846>
 8007988:	4603      	mov	r3, r0
 800798a:	e7f6      	b.n	800797a <_dtoa_r+0x8b2>
 800798c:	f1b9 0f00 	cmp.w	r9, #0
 8007990:	dc38      	bgt.n	8007a04 <_dtoa_r+0x93c>
 8007992:	9b06      	ldr	r3, [sp, #24]
 8007994:	2b02      	cmp	r3, #2
 8007996:	dd35      	ble.n	8007a04 <_dtoa_r+0x93c>
 8007998:	f8cd 9008 	str.w	r9, [sp, #8]
 800799c:	9b02      	ldr	r3, [sp, #8]
 800799e:	b963      	cbnz	r3, 80079ba <_dtoa_r+0x8f2>
 80079a0:	4639      	mov	r1, r7
 80079a2:	2205      	movs	r2, #5
 80079a4:	4620      	mov	r0, r4
 80079a6:	f000 f9b3 	bl	8007d10 <__multadd>
 80079aa:	4601      	mov	r1, r0
 80079ac:	4607      	mov	r7, r0
 80079ae:	9804      	ldr	r0, [sp, #16]
 80079b0:	f000 fb78 	bl	80080a4 <__mcmp>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	f73f adcc 	bgt.w	8007552 <_dtoa_r+0x48a>
 80079ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079bc:	465d      	mov	r5, fp
 80079be:	ea6f 0a03 	mvn.w	sl, r3
 80079c2:	f04f 0900 	mov.w	r9, #0
 80079c6:	4639      	mov	r1, r7
 80079c8:	4620      	mov	r0, r4
 80079ca:	f000 f98a 	bl	8007ce2 <_Bfree>
 80079ce:	2e00      	cmp	r6, #0
 80079d0:	f43f aeb7 	beq.w	8007742 <_dtoa_r+0x67a>
 80079d4:	f1b9 0f00 	cmp.w	r9, #0
 80079d8:	d005      	beq.n	80079e6 <_dtoa_r+0x91e>
 80079da:	45b1      	cmp	r9, r6
 80079dc:	d003      	beq.n	80079e6 <_dtoa_r+0x91e>
 80079de:	4649      	mov	r1, r9
 80079e0:	4620      	mov	r0, r4
 80079e2:	f000 f97e 	bl	8007ce2 <_Bfree>
 80079e6:	4631      	mov	r1, r6
 80079e8:	4620      	mov	r0, r4
 80079ea:	f000 f97a 	bl	8007ce2 <_Bfree>
 80079ee:	e6a8      	b.n	8007742 <_dtoa_r+0x67a>
 80079f0:	2700      	movs	r7, #0
 80079f2:	463e      	mov	r6, r7
 80079f4:	e7e1      	b.n	80079ba <_dtoa_r+0x8f2>
 80079f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80079fa:	463e      	mov	r6, r7
 80079fc:	e5a9      	b.n	8007552 <_dtoa_r+0x48a>
 80079fe:	bf00      	nop
 8007a00:	40240000 	.word	0x40240000
 8007a04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a06:	f8cd 9008 	str.w	r9, [sp, #8]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	f000 80fa 	beq.w	8007c04 <_dtoa_r+0xb3c>
 8007a10:	2d00      	cmp	r5, #0
 8007a12:	dd05      	ble.n	8007a20 <_dtoa_r+0x958>
 8007a14:	4631      	mov	r1, r6
 8007a16:	462a      	mov	r2, r5
 8007a18:	4620      	mov	r0, r4
 8007a1a:	f000 faef 	bl	8007ffc <__lshift>
 8007a1e:	4606      	mov	r6, r0
 8007a20:	9b07      	ldr	r3, [sp, #28]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d04c      	beq.n	8007ac0 <_dtoa_r+0x9f8>
 8007a26:	6871      	ldr	r1, [r6, #4]
 8007a28:	4620      	mov	r0, r4
 8007a2a:	f000 f926 	bl	8007c7a <_Balloc>
 8007a2e:	6932      	ldr	r2, [r6, #16]
 8007a30:	3202      	adds	r2, #2
 8007a32:	4605      	mov	r5, r0
 8007a34:	0092      	lsls	r2, r2, #2
 8007a36:	f106 010c 	add.w	r1, r6, #12
 8007a3a:	300c      	adds	r0, #12
 8007a3c:	f000 f912 	bl	8007c64 <memcpy>
 8007a40:	2201      	movs	r2, #1
 8007a42:	4629      	mov	r1, r5
 8007a44:	4620      	mov	r0, r4
 8007a46:	f000 fad9 	bl	8007ffc <__lshift>
 8007a4a:	9b00      	ldr	r3, [sp, #0]
 8007a4c:	f8cd b014 	str.w	fp, [sp, #20]
 8007a50:	f003 0301 	and.w	r3, r3, #1
 8007a54:	46b1      	mov	r9, r6
 8007a56:	9307      	str	r3, [sp, #28]
 8007a58:	4606      	mov	r6, r0
 8007a5a:	4639      	mov	r1, r7
 8007a5c:	9804      	ldr	r0, [sp, #16]
 8007a5e:	f7ff faa4 	bl	8006faa <quorem>
 8007a62:	4649      	mov	r1, r9
 8007a64:	4605      	mov	r5, r0
 8007a66:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007a6a:	9804      	ldr	r0, [sp, #16]
 8007a6c:	f000 fb1a 	bl	80080a4 <__mcmp>
 8007a70:	4632      	mov	r2, r6
 8007a72:	9000      	str	r0, [sp, #0]
 8007a74:	4639      	mov	r1, r7
 8007a76:	4620      	mov	r0, r4
 8007a78:	f000 fb2e 	bl	80080d8 <__mdiff>
 8007a7c:	68c3      	ldr	r3, [r0, #12]
 8007a7e:	4602      	mov	r2, r0
 8007a80:	bb03      	cbnz	r3, 8007ac4 <_dtoa_r+0x9fc>
 8007a82:	4601      	mov	r1, r0
 8007a84:	9008      	str	r0, [sp, #32]
 8007a86:	9804      	ldr	r0, [sp, #16]
 8007a88:	f000 fb0c 	bl	80080a4 <__mcmp>
 8007a8c:	9a08      	ldr	r2, [sp, #32]
 8007a8e:	4603      	mov	r3, r0
 8007a90:	4611      	mov	r1, r2
 8007a92:	4620      	mov	r0, r4
 8007a94:	9308      	str	r3, [sp, #32]
 8007a96:	f000 f924 	bl	8007ce2 <_Bfree>
 8007a9a:	9b08      	ldr	r3, [sp, #32]
 8007a9c:	b9a3      	cbnz	r3, 8007ac8 <_dtoa_r+0xa00>
 8007a9e:	9a06      	ldr	r2, [sp, #24]
 8007aa0:	b992      	cbnz	r2, 8007ac8 <_dtoa_r+0xa00>
 8007aa2:	9a07      	ldr	r2, [sp, #28]
 8007aa4:	b982      	cbnz	r2, 8007ac8 <_dtoa_r+0xa00>
 8007aa6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007aaa:	d029      	beq.n	8007b00 <_dtoa_r+0xa38>
 8007aac:	9b00      	ldr	r3, [sp, #0]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	dd01      	ble.n	8007ab6 <_dtoa_r+0x9ee>
 8007ab2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007ab6:	9b05      	ldr	r3, [sp, #20]
 8007ab8:	1c5d      	adds	r5, r3, #1
 8007aba:	f883 8000 	strb.w	r8, [r3]
 8007abe:	e782      	b.n	80079c6 <_dtoa_r+0x8fe>
 8007ac0:	4630      	mov	r0, r6
 8007ac2:	e7c2      	b.n	8007a4a <_dtoa_r+0x982>
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	e7e3      	b.n	8007a90 <_dtoa_r+0x9c8>
 8007ac8:	9a00      	ldr	r2, [sp, #0]
 8007aca:	2a00      	cmp	r2, #0
 8007acc:	db04      	blt.n	8007ad8 <_dtoa_r+0xa10>
 8007ace:	d125      	bne.n	8007b1c <_dtoa_r+0xa54>
 8007ad0:	9a06      	ldr	r2, [sp, #24]
 8007ad2:	bb1a      	cbnz	r2, 8007b1c <_dtoa_r+0xa54>
 8007ad4:	9a07      	ldr	r2, [sp, #28]
 8007ad6:	bb0a      	cbnz	r2, 8007b1c <_dtoa_r+0xa54>
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	ddec      	ble.n	8007ab6 <_dtoa_r+0x9ee>
 8007adc:	2201      	movs	r2, #1
 8007ade:	9904      	ldr	r1, [sp, #16]
 8007ae0:	4620      	mov	r0, r4
 8007ae2:	f000 fa8b 	bl	8007ffc <__lshift>
 8007ae6:	4639      	mov	r1, r7
 8007ae8:	9004      	str	r0, [sp, #16]
 8007aea:	f000 fadb 	bl	80080a4 <__mcmp>
 8007aee:	2800      	cmp	r0, #0
 8007af0:	dc03      	bgt.n	8007afa <_dtoa_r+0xa32>
 8007af2:	d1e0      	bne.n	8007ab6 <_dtoa_r+0x9ee>
 8007af4:	f018 0f01 	tst.w	r8, #1
 8007af8:	d0dd      	beq.n	8007ab6 <_dtoa_r+0x9ee>
 8007afa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007afe:	d1d8      	bne.n	8007ab2 <_dtoa_r+0x9ea>
 8007b00:	9b05      	ldr	r3, [sp, #20]
 8007b02:	9a05      	ldr	r2, [sp, #20]
 8007b04:	1c5d      	adds	r5, r3, #1
 8007b06:	2339      	movs	r3, #57	; 0x39
 8007b08:	7013      	strb	r3, [r2, #0]
 8007b0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b0e:	2b39      	cmp	r3, #57	; 0x39
 8007b10:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007b14:	d04f      	beq.n	8007bb6 <_dtoa_r+0xaee>
 8007b16:	3301      	adds	r3, #1
 8007b18:	7013      	strb	r3, [r2, #0]
 8007b1a:	e754      	b.n	80079c6 <_dtoa_r+0x8fe>
 8007b1c:	9a05      	ldr	r2, [sp, #20]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	f102 0501 	add.w	r5, r2, #1
 8007b24:	dd06      	ble.n	8007b34 <_dtoa_r+0xa6c>
 8007b26:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007b2a:	d0e9      	beq.n	8007b00 <_dtoa_r+0xa38>
 8007b2c:	f108 0801 	add.w	r8, r8, #1
 8007b30:	9b05      	ldr	r3, [sp, #20]
 8007b32:	e7c2      	b.n	8007aba <_dtoa_r+0x9f2>
 8007b34:	9a02      	ldr	r2, [sp, #8]
 8007b36:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007b3a:	eba5 030b 	sub.w	r3, r5, fp
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d021      	beq.n	8007b86 <_dtoa_r+0xabe>
 8007b42:	2300      	movs	r3, #0
 8007b44:	220a      	movs	r2, #10
 8007b46:	9904      	ldr	r1, [sp, #16]
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f000 f8e1 	bl	8007d10 <__multadd>
 8007b4e:	45b1      	cmp	r9, r6
 8007b50:	9004      	str	r0, [sp, #16]
 8007b52:	f04f 0300 	mov.w	r3, #0
 8007b56:	f04f 020a 	mov.w	r2, #10
 8007b5a:	4649      	mov	r1, r9
 8007b5c:	4620      	mov	r0, r4
 8007b5e:	d105      	bne.n	8007b6c <_dtoa_r+0xaa4>
 8007b60:	f000 f8d6 	bl	8007d10 <__multadd>
 8007b64:	4681      	mov	r9, r0
 8007b66:	4606      	mov	r6, r0
 8007b68:	9505      	str	r5, [sp, #20]
 8007b6a:	e776      	b.n	8007a5a <_dtoa_r+0x992>
 8007b6c:	f000 f8d0 	bl	8007d10 <__multadd>
 8007b70:	4631      	mov	r1, r6
 8007b72:	4681      	mov	r9, r0
 8007b74:	2300      	movs	r3, #0
 8007b76:	220a      	movs	r2, #10
 8007b78:	4620      	mov	r0, r4
 8007b7a:	f000 f8c9 	bl	8007d10 <__multadd>
 8007b7e:	4606      	mov	r6, r0
 8007b80:	e7f2      	b.n	8007b68 <_dtoa_r+0xaa0>
 8007b82:	f04f 0900 	mov.w	r9, #0
 8007b86:	2201      	movs	r2, #1
 8007b88:	9904      	ldr	r1, [sp, #16]
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f000 fa36 	bl	8007ffc <__lshift>
 8007b90:	4639      	mov	r1, r7
 8007b92:	9004      	str	r0, [sp, #16]
 8007b94:	f000 fa86 	bl	80080a4 <__mcmp>
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	dcb6      	bgt.n	8007b0a <_dtoa_r+0xa42>
 8007b9c:	d102      	bne.n	8007ba4 <_dtoa_r+0xadc>
 8007b9e:	f018 0f01 	tst.w	r8, #1
 8007ba2:	d1b2      	bne.n	8007b0a <_dtoa_r+0xa42>
 8007ba4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ba8:	2b30      	cmp	r3, #48	; 0x30
 8007baa:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007bae:	f47f af0a 	bne.w	80079c6 <_dtoa_r+0x8fe>
 8007bb2:	4615      	mov	r5, r2
 8007bb4:	e7f6      	b.n	8007ba4 <_dtoa_r+0xadc>
 8007bb6:	4593      	cmp	fp, r2
 8007bb8:	d105      	bne.n	8007bc6 <_dtoa_r+0xafe>
 8007bba:	2331      	movs	r3, #49	; 0x31
 8007bbc:	f10a 0a01 	add.w	sl, sl, #1
 8007bc0:	f88b 3000 	strb.w	r3, [fp]
 8007bc4:	e6ff      	b.n	80079c6 <_dtoa_r+0x8fe>
 8007bc6:	4615      	mov	r5, r2
 8007bc8:	e79f      	b.n	8007b0a <_dtoa_r+0xa42>
 8007bca:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007c30 <_dtoa_r+0xb68>
 8007bce:	e007      	b.n	8007be0 <_dtoa_r+0xb18>
 8007bd0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bd2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007c34 <_dtoa_r+0xb6c>
 8007bd6:	b11b      	cbz	r3, 8007be0 <_dtoa_r+0xb18>
 8007bd8:	f10b 0308 	add.w	r3, fp, #8
 8007bdc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007bde:	6013      	str	r3, [r2, #0]
 8007be0:	4658      	mov	r0, fp
 8007be2:	b017      	add	sp, #92	; 0x5c
 8007be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007be8:	9b06      	ldr	r3, [sp, #24]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	f77f ae35 	ble.w	800785a <_dtoa_r+0x792>
 8007bf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bf2:	9307      	str	r3, [sp, #28]
 8007bf4:	e649      	b.n	800788a <_dtoa_r+0x7c2>
 8007bf6:	9b02      	ldr	r3, [sp, #8]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	dc03      	bgt.n	8007c04 <_dtoa_r+0xb3c>
 8007bfc:	9b06      	ldr	r3, [sp, #24]
 8007bfe:	2b02      	cmp	r3, #2
 8007c00:	f73f aecc 	bgt.w	800799c <_dtoa_r+0x8d4>
 8007c04:	465d      	mov	r5, fp
 8007c06:	4639      	mov	r1, r7
 8007c08:	9804      	ldr	r0, [sp, #16]
 8007c0a:	f7ff f9ce 	bl	8006faa <quorem>
 8007c0e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007c12:	f805 8b01 	strb.w	r8, [r5], #1
 8007c16:	9a02      	ldr	r2, [sp, #8]
 8007c18:	eba5 030b 	sub.w	r3, r5, fp
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	ddb0      	ble.n	8007b82 <_dtoa_r+0xaba>
 8007c20:	2300      	movs	r3, #0
 8007c22:	220a      	movs	r2, #10
 8007c24:	9904      	ldr	r1, [sp, #16]
 8007c26:	4620      	mov	r0, r4
 8007c28:	f000 f872 	bl	8007d10 <__multadd>
 8007c2c:	9004      	str	r0, [sp, #16]
 8007c2e:	e7ea      	b.n	8007c06 <_dtoa_r+0xb3e>
 8007c30:	08008918 	.word	0x08008918
 8007c34:	0800891a 	.word	0x0800891a

08007c38 <_localeconv_r>:
 8007c38:	4b04      	ldr	r3, [pc, #16]	; (8007c4c <_localeconv_r+0x14>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	6a18      	ldr	r0, [r3, #32]
 8007c3e:	4b04      	ldr	r3, [pc, #16]	; (8007c50 <_localeconv_r+0x18>)
 8007c40:	2800      	cmp	r0, #0
 8007c42:	bf08      	it	eq
 8007c44:	4618      	moveq	r0, r3
 8007c46:	30f0      	adds	r0, #240	; 0xf0
 8007c48:	4770      	bx	lr
 8007c4a:	bf00      	nop
 8007c4c:	2000000c 	.word	0x2000000c
 8007c50:	20000070 	.word	0x20000070

08007c54 <malloc>:
 8007c54:	4b02      	ldr	r3, [pc, #8]	; (8007c60 <malloc+0xc>)
 8007c56:	4601      	mov	r1, r0
 8007c58:	6818      	ldr	r0, [r3, #0]
 8007c5a:	f000 baf7 	b.w	800824c <_malloc_r>
 8007c5e:	bf00      	nop
 8007c60:	2000000c 	.word	0x2000000c

08007c64 <memcpy>:
 8007c64:	b510      	push	{r4, lr}
 8007c66:	1e43      	subs	r3, r0, #1
 8007c68:	440a      	add	r2, r1
 8007c6a:	4291      	cmp	r1, r2
 8007c6c:	d100      	bne.n	8007c70 <memcpy+0xc>
 8007c6e:	bd10      	pop	{r4, pc}
 8007c70:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c78:	e7f7      	b.n	8007c6a <memcpy+0x6>

08007c7a <_Balloc>:
 8007c7a:	b570      	push	{r4, r5, r6, lr}
 8007c7c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c7e:	4604      	mov	r4, r0
 8007c80:	460e      	mov	r6, r1
 8007c82:	b93d      	cbnz	r5, 8007c94 <_Balloc+0x1a>
 8007c84:	2010      	movs	r0, #16
 8007c86:	f7ff ffe5 	bl	8007c54 <malloc>
 8007c8a:	6260      	str	r0, [r4, #36]	; 0x24
 8007c8c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007c90:	6005      	str	r5, [r0, #0]
 8007c92:	60c5      	str	r5, [r0, #12]
 8007c94:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007c96:	68eb      	ldr	r3, [r5, #12]
 8007c98:	b183      	cbz	r3, 8007cbc <_Balloc+0x42>
 8007c9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007ca2:	b9b8      	cbnz	r0, 8007cd4 <_Balloc+0x5a>
 8007ca4:	2101      	movs	r1, #1
 8007ca6:	fa01 f506 	lsl.w	r5, r1, r6
 8007caa:	1d6a      	adds	r2, r5, #5
 8007cac:	0092      	lsls	r2, r2, #2
 8007cae:	4620      	mov	r0, r4
 8007cb0:	f000 fabe 	bl	8008230 <_calloc_r>
 8007cb4:	b160      	cbz	r0, 8007cd0 <_Balloc+0x56>
 8007cb6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007cba:	e00e      	b.n	8007cda <_Balloc+0x60>
 8007cbc:	2221      	movs	r2, #33	; 0x21
 8007cbe:	2104      	movs	r1, #4
 8007cc0:	4620      	mov	r0, r4
 8007cc2:	f000 fab5 	bl	8008230 <_calloc_r>
 8007cc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cc8:	60e8      	str	r0, [r5, #12]
 8007cca:	68db      	ldr	r3, [r3, #12]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d1e4      	bne.n	8007c9a <_Balloc+0x20>
 8007cd0:	2000      	movs	r0, #0
 8007cd2:	bd70      	pop	{r4, r5, r6, pc}
 8007cd4:	6802      	ldr	r2, [r0, #0]
 8007cd6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007cda:	2300      	movs	r3, #0
 8007cdc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ce0:	e7f7      	b.n	8007cd2 <_Balloc+0x58>

08007ce2 <_Bfree>:
 8007ce2:	b570      	push	{r4, r5, r6, lr}
 8007ce4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007ce6:	4606      	mov	r6, r0
 8007ce8:	460d      	mov	r5, r1
 8007cea:	b93c      	cbnz	r4, 8007cfc <_Bfree+0x1a>
 8007cec:	2010      	movs	r0, #16
 8007cee:	f7ff ffb1 	bl	8007c54 <malloc>
 8007cf2:	6270      	str	r0, [r6, #36]	; 0x24
 8007cf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007cf8:	6004      	str	r4, [r0, #0]
 8007cfa:	60c4      	str	r4, [r0, #12]
 8007cfc:	b13d      	cbz	r5, 8007d0e <_Bfree+0x2c>
 8007cfe:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007d00:	686a      	ldr	r2, [r5, #4]
 8007d02:	68db      	ldr	r3, [r3, #12]
 8007d04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d08:	6029      	str	r1, [r5, #0]
 8007d0a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007d0e:	bd70      	pop	{r4, r5, r6, pc}

08007d10 <__multadd>:
 8007d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d14:	690d      	ldr	r5, [r1, #16]
 8007d16:	461f      	mov	r7, r3
 8007d18:	4606      	mov	r6, r0
 8007d1a:	460c      	mov	r4, r1
 8007d1c:	f101 0c14 	add.w	ip, r1, #20
 8007d20:	2300      	movs	r3, #0
 8007d22:	f8dc 0000 	ldr.w	r0, [ip]
 8007d26:	b281      	uxth	r1, r0
 8007d28:	fb02 7101 	mla	r1, r2, r1, r7
 8007d2c:	0c0f      	lsrs	r7, r1, #16
 8007d2e:	0c00      	lsrs	r0, r0, #16
 8007d30:	fb02 7000 	mla	r0, r2, r0, r7
 8007d34:	b289      	uxth	r1, r1
 8007d36:	3301      	adds	r3, #1
 8007d38:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007d3c:	429d      	cmp	r5, r3
 8007d3e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007d42:	f84c 1b04 	str.w	r1, [ip], #4
 8007d46:	dcec      	bgt.n	8007d22 <__multadd+0x12>
 8007d48:	b1d7      	cbz	r7, 8007d80 <__multadd+0x70>
 8007d4a:	68a3      	ldr	r3, [r4, #8]
 8007d4c:	42ab      	cmp	r3, r5
 8007d4e:	dc12      	bgt.n	8007d76 <__multadd+0x66>
 8007d50:	6861      	ldr	r1, [r4, #4]
 8007d52:	4630      	mov	r0, r6
 8007d54:	3101      	adds	r1, #1
 8007d56:	f7ff ff90 	bl	8007c7a <_Balloc>
 8007d5a:	6922      	ldr	r2, [r4, #16]
 8007d5c:	3202      	adds	r2, #2
 8007d5e:	f104 010c 	add.w	r1, r4, #12
 8007d62:	4680      	mov	r8, r0
 8007d64:	0092      	lsls	r2, r2, #2
 8007d66:	300c      	adds	r0, #12
 8007d68:	f7ff ff7c 	bl	8007c64 <memcpy>
 8007d6c:	4621      	mov	r1, r4
 8007d6e:	4630      	mov	r0, r6
 8007d70:	f7ff ffb7 	bl	8007ce2 <_Bfree>
 8007d74:	4644      	mov	r4, r8
 8007d76:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d7a:	3501      	adds	r5, #1
 8007d7c:	615f      	str	r7, [r3, #20]
 8007d7e:	6125      	str	r5, [r4, #16]
 8007d80:	4620      	mov	r0, r4
 8007d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007d86 <__hi0bits>:
 8007d86:	0c02      	lsrs	r2, r0, #16
 8007d88:	0412      	lsls	r2, r2, #16
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	b9b2      	cbnz	r2, 8007dbc <__hi0bits+0x36>
 8007d8e:	0403      	lsls	r3, r0, #16
 8007d90:	2010      	movs	r0, #16
 8007d92:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007d96:	bf04      	itt	eq
 8007d98:	021b      	lsleq	r3, r3, #8
 8007d9a:	3008      	addeq	r0, #8
 8007d9c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007da0:	bf04      	itt	eq
 8007da2:	011b      	lsleq	r3, r3, #4
 8007da4:	3004      	addeq	r0, #4
 8007da6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007daa:	bf04      	itt	eq
 8007dac:	009b      	lsleq	r3, r3, #2
 8007dae:	3002      	addeq	r0, #2
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	db06      	blt.n	8007dc2 <__hi0bits+0x3c>
 8007db4:	005b      	lsls	r3, r3, #1
 8007db6:	d503      	bpl.n	8007dc0 <__hi0bits+0x3a>
 8007db8:	3001      	adds	r0, #1
 8007dba:	4770      	bx	lr
 8007dbc:	2000      	movs	r0, #0
 8007dbe:	e7e8      	b.n	8007d92 <__hi0bits+0xc>
 8007dc0:	2020      	movs	r0, #32
 8007dc2:	4770      	bx	lr

08007dc4 <__lo0bits>:
 8007dc4:	6803      	ldr	r3, [r0, #0]
 8007dc6:	f013 0207 	ands.w	r2, r3, #7
 8007dca:	4601      	mov	r1, r0
 8007dcc:	d00b      	beq.n	8007de6 <__lo0bits+0x22>
 8007dce:	07da      	lsls	r2, r3, #31
 8007dd0:	d423      	bmi.n	8007e1a <__lo0bits+0x56>
 8007dd2:	0798      	lsls	r0, r3, #30
 8007dd4:	bf49      	itett	mi
 8007dd6:	085b      	lsrmi	r3, r3, #1
 8007dd8:	089b      	lsrpl	r3, r3, #2
 8007dda:	2001      	movmi	r0, #1
 8007ddc:	600b      	strmi	r3, [r1, #0]
 8007dde:	bf5c      	itt	pl
 8007de0:	600b      	strpl	r3, [r1, #0]
 8007de2:	2002      	movpl	r0, #2
 8007de4:	4770      	bx	lr
 8007de6:	b298      	uxth	r0, r3
 8007de8:	b9a8      	cbnz	r0, 8007e16 <__lo0bits+0x52>
 8007dea:	0c1b      	lsrs	r3, r3, #16
 8007dec:	2010      	movs	r0, #16
 8007dee:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007df2:	bf04      	itt	eq
 8007df4:	0a1b      	lsreq	r3, r3, #8
 8007df6:	3008      	addeq	r0, #8
 8007df8:	071a      	lsls	r2, r3, #28
 8007dfa:	bf04      	itt	eq
 8007dfc:	091b      	lsreq	r3, r3, #4
 8007dfe:	3004      	addeq	r0, #4
 8007e00:	079a      	lsls	r2, r3, #30
 8007e02:	bf04      	itt	eq
 8007e04:	089b      	lsreq	r3, r3, #2
 8007e06:	3002      	addeq	r0, #2
 8007e08:	07da      	lsls	r2, r3, #31
 8007e0a:	d402      	bmi.n	8007e12 <__lo0bits+0x4e>
 8007e0c:	085b      	lsrs	r3, r3, #1
 8007e0e:	d006      	beq.n	8007e1e <__lo0bits+0x5a>
 8007e10:	3001      	adds	r0, #1
 8007e12:	600b      	str	r3, [r1, #0]
 8007e14:	4770      	bx	lr
 8007e16:	4610      	mov	r0, r2
 8007e18:	e7e9      	b.n	8007dee <__lo0bits+0x2a>
 8007e1a:	2000      	movs	r0, #0
 8007e1c:	4770      	bx	lr
 8007e1e:	2020      	movs	r0, #32
 8007e20:	4770      	bx	lr

08007e22 <__i2b>:
 8007e22:	b510      	push	{r4, lr}
 8007e24:	460c      	mov	r4, r1
 8007e26:	2101      	movs	r1, #1
 8007e28:	f7ff ff27 	bl	8007c7a <_Balloc>
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	6144      	str	r4, [r0, #20]
 8007e30:	6102      	str	r2, [r0, #16]
 8007e32:	bd10      	pop	{r4, pc}

08007e34 <__multiply>:
 8007e34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e38:	4614      	mov	r4, r2
 8007e3a:	690a      	ldr	r2, [r1, #16]
 8007e3c:	6923      	ldr	r3, [r4, #16]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	bfb8      	it	lt
 8007e42:	460b      	movlt	r3, r1
 8007e44:	4688      	mov	r8, r1
 8007e46:	bfbc      	itt	lt
 8007e48:	46a0      	movlt	r8, r4
 8007e4a:	461c      	movlt	r4, r3
 8007e4c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007e50:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007e54:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007e58:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007e5c:	eb07 0609 	add.w	r6, r7, r9
 8007e60:	42b3      	cmp	r3, r6
 8007e62:	bfb8      	it	lt
 8007e64:	3101      	addlt	r1, #1
 8007e66:	f7ff ff08 	bl	8007c7a <_Balloc>
 8007e6a:	f100 0514 	add.w	r5, r0, #20
 8007e6e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007e72:	462b      	mov	r3, r5
 8007e74:	2200      	movs	r2, #0
 8007e76:	4573      	cmp	r3, lr
 8007e78:	d316      	bcc.n	8007ea8 <__multiply+0x74>
 8007e7a:	f104 0214 	add.w	r2, r4, #20
 8007e7e:	f108 0114 	add.w	r1, r8, #20
 8007e82:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007e86:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007e8a:	9300      	str	r3, [sp, #0]
 8007e8c:	9b00      	ldr	r3, [sp, #0]
 8007e8e:	9201      	str	r2, [sp, #4]
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d80c      	bhi.n	8007eae <__multiply+0x7a>
 8007e94:	2e00      	cmp	r6, #0
 8007e96:	dd03      	ble.n	8007ea0 <__multiply+0x6c>
 8007e98:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d05d      	beq.n	8007f5c <__multiply+0x128>
 8007ea0:	6106      	str	r6, [r0, #16]
 8007ea2:	b003      	add	sp, #12
 8007ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea8:	f843 2b04 	str.w	r2, [r3], #4
 8007eac:	e7e3      	b.n	8007e76 <__multiply+0x42>
 8007eae:	f8b2 b000 	ldrh.w	fp, [r2]
 8007eb2:	f1bb 0f00 	cmp.w	fp, #0
 8007eb6:	d023      	beq.n	8007f00 <__multiply+0xcc>
 8007eb8:	4689      	mov	r9, r1
 8007eba:	46ac      	mov	ip, r5
 8007ebc:	f04f 0800 	mov.w	r8, #0
 8007ec0:	f859 4b04 	ldr.w	r4, [r9], #4
 8007ec4:	f8dc a000 	ldr.w	sl, [ip]
 8007ec8:	b2a3      	uxth	r3, r4
 8007eca:	fa1f fa8a 	uxth.w	sl, sl
 8007ece:	fb0b a303 	mla	r3, fp, r3, sl
 8007ed2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007ed6:	f8dc 4000 	ldr.w	r4, [ip]
 8007eda:	4443      	add	r3, r8
 8007edc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007ee0:	fb0b 840a 	mla	r4, fp, sl, r8
 8007ee4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007ee8:	46e2      	mov	sl, ip
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007ef0:	454f      	cmp	r7, r9
 8007ef2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007ef6:	f84a 3b04 	str.w	r3, [sl], #4
 8007efa:	d82b      	bhi.n	8007f54 <__multiply+0x120>
 8007efc:	f8cc 8004 	str.w	r8, [ip, #4]
 8007f00:	9b01      	ldr	r3, [sp, #4]
 8007f02:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007f06:	3204      	adds	r2, #4
 8007f08:	f1ba 0f00 	cmp.w	sl, #0
 8007f0c:	d020      	beq.n	8007f50 <__multiply+0x11c>
 8007f0e:	682b      	ldr	r3, [r5, #0]
 8007f10:	4689      	mov	r9, r1
 8007f12:	46a8      	mov	r8, r5
 8007f14:	f04f 0b00 	mov.w	fp, #0
 8007f18:	f8b9 c000 	ldrh.w	ip, [r9]
 8007f1c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007f20:	fb0a 440c 	mla	r4, sl, ip, r4
 8007f24:	445c      	add	r4, fp
 8007f26:	46c4      	mov	ip, r8
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007f2e:	f84c 3b04 	str.w	r3, [ip], #4
 8007f32:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f36:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007f3a:	0c1b      	lsrs	r3, r3, #16
 8007f3c:	fb0a b303 	mla	r3, sl, r3, fp
 8007f40:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007f44:	454f      	cmp	r7, r9
 8007f46:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007f4a:	d805      	bhi.n	8007f58 <__multiply+0x124>
 8007f4c:	f8c8 3004 	str.w	r3, [r8, #4]
 8007f50:	3504      	adds	r5, #4
 8007f52:	e79b      	b.n	8007e8c <__multiply+0x58>
 8007f54:	46d4      	mov	ip, sl
 8007f56:	e7b3      	b.n	8007ec0 <__multiply+0x8c>
 8007f58:	46e0      	mov	r8, ip
 8007f5a:	e7dd      	b.n	8007f18 <__multiply+0xe4>
 8007f5c:	3e01      	subs	r6, #1
 8007f5e:	e799      	b.n	8007e94 <__multiply+0x60>

08007f60 <__pow5mult>:
 8007f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f64:	4615      	mov	r5, r2
 8007f66:	f012 0203 	ands.w	r2, r2, #3
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	460f      	mov	r7, r1
 8007f6e:	d007      	beq.n	8007f80 <__pow5mult+0x20>
 8007f70:	3a01      	subs	r2, #1
 8007f72:	4c21      	ldr	r4, [pc, #132]	; (8007ff8 <__pow5mult+0x98>)
 8007f74:	2300      	movs	r3, #0
 8007f76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f7a:	f7ff fec9 	bl	8007d10 <__multadd>
 8007f7e:	4607      	mov	r7, r0
 8007f80:	10ad      	asrs	r5, r5, #2
 8007f82:	d035      	beq.n	8007ff0 <__pow5mult+0x90>
 8007f84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f86:	b93c      	cbnz	r4, 8007f98 <__pow5mult+0x38>
 8007f88:	2010      	movs	r0, #16
 8007f8a:	f7ff fe63 	bl	8007c54 <malloc>
 8007f8e:	6270      	str	r0, [r6, #36]	; 0x24
 8007f90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f94:	6004      	str	r4, [r0, #0]
 8007f96:	60c4      	str	r4, [r0, #12]
 8007f98:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007f9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007fa0:	b94c      	cbnz	r4, 8007fb6 <__pow5mult+0x56>
 8007fa2:	f240 2171 	movw	r1, #625	; 0x271
 8007fa6:	4630      	mov	r0, r6
 8007fa8:	f7ff ff3b 	bl	8007e22 <__i2b>
 8007fac:	2300      	movs	r3, #0
 8007fae:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fb2:	4604      	mov	r4, r0
 8007fb4:	6003      	str	r3, [r0, #0]
 8007fb6:	f04f 0800 	mov.w	r8, #0
 8007fba:	07eb      	lsls	r3, r5, #31
 8007fbc:	d50a      	bpl.n	8007fd4 <__pow5mult+0x74>
 8007fbe:	4639      	mov	r1, r7
 8007fc0:	4622      	mov	r2, r4
 8007fc2:	4630      	mov	r0, r6
 8007fc4:	f7ff ff36 	bl	8007e34 <__multiply>
 8007fc8:	4639      	mov	r1, r7
 8007fca:	4681      	mov	r9, r0
 8007fcc:	4630      	mov	r0, r6
 8007fce:	f7ff fe88 	bl	8007ce2 <_Bfree>
 8007fd2:	464f      	mov	r7, r9
 8007fd4:	106d      	asrs	r5, r5, #1
 8007fd6:	d00b      	beq.n	8007ff0 <__pow5mult+0x90>
 8007fd8:	6820      	ldr	r0, [r4, #0]
 8007fda:	b938      	cbnz	r0, 8007fec <__pow5mult+0x8c>
 8007fdc:	4622      	mov	r2, r4
 8007fde:	4621      	mov	r1, r4
 8007fe0:	4630      	mov	r0, r6
 8007fe2:	f7ff ff27 	bl	8007e34 <__multiply>
 8007fe6:	6020      	str	r0, [r4, #0]
 8007fe8:	f8c0 8000 	str.w	r8, [r0]
 8007fec:	4604      	mov	r4, r0
 8007fee:	e7e4      	b.n	8007fba <__pow5mult+0x5a>
 8007ff0:	4638      	mov	r0, r7
 8007ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ff6:	bf00      	nop
 8007ff8:	08008a18 	.word	0x08008a18

08007ffc <__lshift>:
 8007ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008000:	460c      	mov	r4, r1
 8008002:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008006:	6923      	ldr	r3, [r4, #16]
 8008008:	6849      	ldr	r1, [r1, #4]
 800800a:	eb0a 0903 	add.w	r9, sl, r3
 800800e:	68a3      	ldr	r3, [r4, #8]
 8008010:	4607      	mov	r7, r0
 8008012:	4616      	mov	r6, r2
 8008014:	f109 0501 	add.w	r5, r9, #1
 8008018:	42ab      	cmp	r3, r5
 800801a:	db32      	blt.n	8008082 <__lshift+0x86>
 800801c:	4638      	mov	r0, r7
 800801e:	f7ff fe2c 	bl	8007c7a <_Balloc>
 8008022:	2300      	movs	r3, #0
 8008024:	4680      	mov	r8, r0
 8008026:	f100 0114 	add.w	r1, r0, #20
 800802a:	461a      	mov	r2, r3
 800802c:	4553      	cmp	r3, sl
 800802e:	db2b      	blt.n	8008088 <__lshift+0x8c>
 8008030:	6920      	ldr	r0, [r4, #16]
 8008032:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008036:	f104 0314 	add.w	r3, r4, #20
 800803a:	f016 021f 	ands.w	r2, r6, #31
 800803e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008042:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008046:	d025      	beq.n	8008094 <__lshift+0x98>
 8008048:	f1c2 0e20 	rsb	lr, r2, #32
 800804c:	2000      	movs	r0, #0
 800804e:	681e      	ldr	r6, [r3, #0]
 8008050:	468a      	mov	sl, r1
 8008052:	4096      	lsls	r6, r2
 8008054:	4330      	orrs	r0, r6
 8008056:	f84a 0b04 	str.w	r0, [sl], #4
 800805a:	f853 0b04 	ldr.w	r0, [r3], #4
 800805e:	459c      	cmp	ip, r3
 8008060:	fa20 f00e 	lsr.w	r0, r0, lr
 8008064:	d814      	bhi.n	8008090 <__lshift+0x94>
 8008066:	6048      	str	r0, [r1, #4]
 8008068:	b108      	cbz	r0, 800806e <__lshift+0x72>
 800806a:	f109 0502 	add.w	r5, r9, #2
 800806e:	3d01      	subs	r5, #1
 8008070:	4638      	mov	r0, r7
 8008072:	f8c8 5010 	str.w	r5, [r8, #16]
 8008076:	4621      	mov	r1, r4
 8008078:	f7ff fe33 	bl	8007ce2 <_Bfree>
 800807c:	4640      	mov	r0, r8
 800807e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008082:	3101      	adds	r1, #1
 8008084:	005b      	lsls	r3, r3, #1
 8008086:	e7c7      	b.n	8008018 <__lshift+0x1c>
 8008088:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800808c:	3301      	adds	r3, #1
 800808e:	e7cd      	b.n	800802c <__lshift+0x30>
 8008090:	4651      	mov	r1, sl
 8008092:	e7dc      	b.n	800804e <__lshift+0x52>
 8008094:	3904      	subs	r1, #4
 8008096:	f853 2b04 	ldr.w	r2, [r3], #4
 800809a:	f841 2f04 	str.w	r2, [r1, #4]!
 800809e:	459c      	cmp	ip, r3
 80080a0:	d8f9      	bhi.n	8008096 <__lshift+0x9a>
 80080a2:	e7e4      	b.n	800806e <__lshift+0x72>

080080a4 <__mcmp>:
 80080a4:	6903      	ldr	r3, [r0, #16]
 80080a6:	690a      	ldr	r2, [r1, #16]
 80080a8:	1a9b      	subs	r3, r3, r2
 80080aa:	b530      	push	{r4, r5, lr}
 80080ac:	d10c      	bne.n	80080c8 <__mcmp+0x24>
 80080ae:	0092      	lsls	r2, r2, #2
 80080b0:	3014      	adds	r0, #20
 80080b2:	3114      	adds	r1, #20
 80080b4:	1884      	adds	r4, r0, r2
 80080b6:	4411      	add	r1, r2
 80080b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080c0:	4295      	cmp	r5, r2
 80080c2:	d003      	beq.n	80080cc <__mcmp+0x28>
 80080c4:	d305      	bcc.n	80080d2 <__mcmp+0x2e>
 80080c6:	2301      	movs	r3, #1
 80080c8:	4618      	mov	r0, r3
 80080ca:	bd30      	pop	{r4, r5, pc}
 80080cc:	42a0      	cmp	r0, r4
 80080ce:	d3f3      	bcc.n	80080b8 <__mcmp+0x14>
 80080d0:	e7fa      	b.n	80080c8 <__mcmp+0x24>
 80080d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80080d6:	e7f7      	b.n	80080c8 <__mcmp+0x24>

080080d8 <__mdiff>:
 80080d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080dc:	460d      	mov	r5, r1
 80080de:	4607      	mov	r7, r0
 80080e0:	4611      	mov	r1, r2
 80080e2:	4628      	mov	r0, r5
 80080e4:	4614      	mov	r4, r2
 80080e6:	f7ff ffdd 	bl	80080a4 <__mcmp>
 80080ea:	1e06      	subs	r6, r0, #0
 80080ec:	d108      	bne.n	8008100 <__mdiff+0x28>
 80080ee:	4631      	mov	r1, r6
 80080f0:	4638      	mov	r0, r7
 80080f2:	f7ff fdc2 	bl	8007c7a <_Balloc>
 80080f6:	2301      	movs	r3, #1
 80080f8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80080fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008100:	bfa4      	itt	ge
 8008102:	4623      	movge	r3, r4
 8008104:	462c      	movge	r4, r5
 8008106:	4638      	mov	r0, r7
 8008108:	6861      	ldr	r1, [r4, #4]
 800810a:	bfa6      	itte	ge
 800810c:	461d      	movge	r5, r3
 800810e:	2600      	movge	r6, #0
 8008110:	2601      	movlt	r6, #1
 8008112:	f7ff fdb2 	bl	8007c7a <_Balloc>
 8008116:	692b      	ldr	r3, [r5, #16]
 8008118:	60c6      	str	r6, [r0, #12]
 800811a:	6926      	ldr	r6, [r4, #16]
 800811c:	f105 0914 	add.w	r9, r5, #20
 8008120:	f104 0214 	add.w	r2, r4, #20
 8008124:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008128:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800812c:	f100 0514 	add.w	r5, r0, #20
 8008130:	f04f 0e00 	mov.w	lr, #0
 8008134:	f852 ab04 	ldr.w	sl, [r2], #4
 8008138:	f859 4b04 	ldr.w	r4, [r9], #4
 800813c:	fa1e f18a 	uxtah	r1, lr, sl
 8008140:	b2a3      	uxth	r3, r4
 8008142:	1ac9      	subs	r1, r1, r3
 8008144:	0c23      	lsrs	r3, r4, #16
 8008146:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800814a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800814e:	b289      	uxth	r1, r1
 8008150:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008154:	45c8      	cmp	r8, r9
 8008156:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800815a:	4694      	mov	ip, r2
 800815c:	f845 3b04 	str.w	r3, [r5], #4
 8008160:	d8e8      	bhi.n	8008134 <__mdiff+0x5c>
 8008162:	45bc      	cmp	ip, r7
 8008164:	d304      	bcc.n	8008170 <__mdiff+0x98>
 8008166:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800816a:	b183      	cbz	r3, 800818e <__mdiff+0xb6>
 800816c:	6106      	str	r6, [r0, #16]
 800816e:	e7c5      	b.n	80080fc <__mdiff+0x24>
 8008170:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008174:	fa1e f381 	uxtah	r3, lr, r1
 8008178:	141a      	asrs	r2, r3, #16
 800817a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800817e:	b29b      	uxth	r3, r3
 8008180:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008184:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8008188:	f845 3b04 	str.w	r3, [r5], #4
 800818c:	e7e9      	b.n	8008162 <__mdiff+0x8a>
 800818e:	3e01      	subs	r6, #1
 8008190:	e7e9      	b.n	8008166 <__mdiff+0x8e>

08008192 <__d2b>:
 8008192:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008196:	460e      	mov	r6, r1
 8008198:	2101      	movs	r1, #1
 800819a:	ec59 8b10 	vmov	r8, r9, d0
 800819e:	4615      	mov	r5, r2
 80081a0:	f7ff fd6b 	bl	8007c7a <_Balloc>
 80081a4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80081a8:	4607      	mov	r7, r0
 80081aa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80081ae:	bb34      	cbnz	r4, 80081fe <__d2b+0x6c>
 80081b0:	9301      	str	r3, [sp, #4]
 80081b2:	f1b8 0300 	subs.w	r3, r8, #0
 80081b6:	d027      	beq.n	8008208 <__d2b+0x76>
 80081b8:	a802      	add	r0, sp, #8
 80081ba:	f840 3d08 	str.w	r3, [r0, #-8]!
 80081be:	f7ff fe01 	bl	8007dc4 <__lo0bits>
 80081c2:	9900      	ldr	r1, [sp, #0]
 80081c4:	b1f0      	cbz	r0, 8008204 <__d2b+0x72>
 80081c6:	9a01      	ldr	r2, [sp, #4]
 80081c8:	f1c0 0320 	rsb	r3, r0, #32
 80081cc:	fa02 f303 	lsl.w	r3, r2, r3
 80081d0:	430b      	orrs	r3, r1
 80081d2:	40c2      	lsrs	r2, r0
 80081d4:	617b      	str	r3, [r7, #20]
 80081d6:	9201      	str	r2, [sp, #4]
 80081d8:	9b01      	ldr	r3, [sp, #4]
 80081da:	61bb      	str	r3, [r7, #24]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	bf14      	ite	ne
 80081e0:	2102      	movne	r1, #2
 80081e2:	2101      	moveq	r1, #1
 80081e4:	6139      	str	r1, [r7, #16]
 80081e6:	b1c4      	cbz	r4, 800821a <__d2b+0x88>
 80081e8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80081ec:	4404      	add	r4, r0
 80081ee:	6034      	str	r4, [r6, #0]
 80081f0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081f4:	6028      	str	r0, [r5, #0]
 80081f6:	4638      	mov	r0, r7
 80081f8:	b003      	add	sp, #12
 80081fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008202:	e7d5      	b.n	80081b0 <__d2b+0x1e>
 8008204:	6179      	str	r1, [r7, #20]
 8008206:	e7e7      	b.n	80081d8 <__d2b+0x46>
 8008208:	a801      	add	r0, sp, #4
 800820a:	f7ff fddb 	bl	8007dc4 <__lo0bits>
 800820e:	9b01      	ldr	r3, [sp, #4]
 8008210:	617b      	str	r3, [r7, #20]
 8008212:	2101      	movs	r1, #1
 8008214:	6139      	str	r1, [r7, #16]
 8008216:	3020      	adds	r0, #32
 8008218:	e7e5      	b.n	80081e6 <__d2b+0x54>
 800821a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800821e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008222:	6030      	str	r0, [r6, #0]
 8008224:	6918      	ldr	r0, [r3, #16]
 8008226:	f7ff fdae 	bl	8007d86 <__hi0bits>
 800822a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800822e:	e7e1      	b.n	80081f4 <__d2b+0x62>

08008230 <_calloc_r>:
 8008230:	b538      	push	{r3, r4, r5, lr}
 8008232:	fb02 f401 	mul.w	r4, r2, r1
 8008236:	4621      	mov	r1, r4
 8008238:	f000 f808 	bl	800824c <_malloc_r>
 800823c:	4605      	mov	r5, r0
 800823e:	b118      	cbz	r0, 8008248 <_calloc_r+0x18>
 8008240:	4622      	mov	r2, r4
 8008242:	2100      	movs	r1, #0
 8008244:	f7fe fb60 	bl	8006908 <memset>
 8008248:	4628      	mov	r0, r5
 800824a:	bd38      	pop	{r3, r4, r5, pc}

0800824c <_malloc_r>:
 800824c:	b570      	push	{r4, r5, r6, lr}
 800824e:	1ccd      	adds	r5, r1, #3
 8008250:	f025 0503 	bic.w	r5, r5, #3
 8008254:	3508      	adds	r5, #8
 8008256:	2d0c      	cmp	r5, #12
 8008258:	bf38      	it	cc
 800825a:	250c      	movcc	r5, #12
 800825c:	2d00      	cmp	r5, #0
 800825e:	4606      	mov	r6, r0
 8008260:	db01      	blt.n	8008266 <_malloc_r+0x1a>
 8008262:	42a9      	cmp	r1, r5
 8008264:	d903      	bls.n	800826e <_malloc_r+0x22>
 8008266:	230c      	movs	r3, #12
 8008268:	6033      	str	r3, [r6, #0]
 800826a:	2000      	movs	r0, #0
 800826c:	bd70      	pop	{r4, r5, r6, pc}
 800826e:	f000 f869 	bl	8008344 <__malloc_lock>
 8008272:	4a21      	ldr	r2, [pc, #132]	; (80082f8 <_malloc_r+0xac>)
 8008274:	6814      	ldr	r4, [r2, #0]
 8008276:	4621      	mov	r1, r4
 8008278:	b991      	cbnz	r1, 80082a0 <_malloc_r+0x54>
 800827a:	4c20      	ldr	r4, [pc, #128]	; (80082fc <_malloc_r+0xb0>)
 800827c:	6823      	ldr	r3, [r4, #0]
 800827e:	b91b      	cbnz	r3, 8008288 <_malloc_r+0x3c>
 8008280:	4630      	mov	r0, r6
 8008282:	f000 f83d 	bl	8008300 <_sbrk_r>
 8008286:	6020      	str	r0, [r4, #0]
 8008288:	4629      	mov	r1, r5
 800828a:	4630      	mov	r0, r6
 800828c:	f000 f838 	bl	8008300 <_sbrk_r>
 8008290:	1c43      	adds	r3, r0, #1
 8008292:	d124      	bne.n	80082de <_malloc_r+0x92>
 8008294:	230c      	movs	r3, #12
 8008296:	6033      	str	r3, [r6, #0]
 8008298:	4630      	mov	r0, r6
 800829a:	f000 f854 	bl	8008346 <__malloc_unlock>
 800829e:	e7e4      	b.n	800826a <_malloc_r+0x1e>
 80082a0:	680b      	ldr	r3, [r1, #0]
 80082a2:	1b5b      	subs	r3, r3, r5
 80082a4:	d418      	bmi.n	80082d8 <_malloc_r+0x8c>
 80082a6:	2b0b      	cmp	r3, #11
 80082a8:	d90f      	bls.n	80082ca <_malloc_r+0x7e>
 80082aa:	600b      	str	r3, [r1, #0]
 80082ac:	50cd      	str	r5, [r1, r3]
 80082ae:	18cc      	adds	r4, r1, r3
 80082b0:	4630      	mov	r0, r6
 80082b2:	f000 f848 	bl	8008346 <__malloc_unlock>
 80082b6:	f104 000b 	add.w	r0, r4, #11
 80082ba:	1d23      	adds	r3, r4, #4
 80082bc:	f020 0007 	bic.w	r0, r0, #7
 80082c0:	1ac3      	subs	r3, r0, r3
 80082c2:	d0d3      	beq.n	800826c <_malloc_r+0x20>
 80082c4:	425a      	negs	r2, r3
 80082c6:	50e2      	str	r2, [r4, r3]
 80082c8:	e7d0      	b.n	800826c <_malloc_r+0x20>
 80082ca:	428c      	cmp	r4, r1
 80082cc:	684b      	ldr	r3, [r1, #4]
 80082ce:	bf16      	itet	ne
 80082d0:	6063      	strne	r3, [r4, #4]
 80082d2:	6013      	streq	r3, [r2, #0]
 80082d4:	460c      	movne	r4, r1
 80082d6:	e7eb      	b.n	80082b0 <_malloc_r+0x64>
 80082d8:	460c      	mov	r4, r1
 80082da:	6849      	ldr	r1, [r1, #4]
 80082dc:	e7cc      	b.n	8008278 <_malloc_r+0x2c>
 80082de:	1cc4      	adds	r4, r0, #3
 80082e0:	f024 0403 	bic.w	r4, r4, #3
 80082e4:	42a0      	cmp	r0, r4
 80082e6:	d005      	beq.n	80082f4 <_malloc_r+0xa8>
 80082e8:	1a21      	subs	r1, r4, r0
 80082ea:	4630      	mov	r0, r6
 80082ec:	f000 f808 	bl	8008300 <_sbrk_r>
 80082f0:	3001      	adds	r0, #1
 80082f2:	d0cf      	beq.n	8008294 <_malloc_r+0x48>
 80082f4:	6025      	str	r5, [r4, #0]
 80082f6:	e7db      	b.n	80082b0 <_malloc_r+0x64>
 80082f8:	200001fc 	.word	0x200001fc
 80082fc:	20000200 	.word	0x20000200

08008300 <_sbrk_r>:
 8008300:	b538      	push	{r3, r4, r5, lr}
 8008302:	4c06      	ldr	r4, [pc, #24]	; (800831c <_sbrk_r+0x1c>)
 8008304:	2300      	movs	r3, #0
 8008306:	4605      	mov	r5, r0
 8008308:	4608      	mov	r0, r1
 800830a:	6023      	str	r3, [r4, #0]
 800830c:	f7f9 f8e2 	bl	80014d4 <_sbrk>
 8008310:	1c43      	adds	r3, r0, #1
 8008312:	d102      	bne.n	800831a <_sbrk_r+0x1a>
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	b103      	cbz	r3, 800831a <_sbrk_r+0x1a>
 8008318:	602b      	str	r3, [r5, #0]
 800831a:	bd38      	pop	{r3, r4, r5, pc}
 800831c:	200005b4 	.word	0x200005b4

08008320 <__ascii_mbtowc>:
 8008320:	b082      	sub	sp, #8
 8008322:	b901      	cbnz	r1, 8008326 <__ascii_mbtowc+0x6>
 8008324:	a901      	add	r1, sp, #4
 8008326:	b142      	cbz	r2, 800833a <__ascii_mbtowc+0x1a>
 8008328:	b14b      	cbz	r3, 800833e <__ascii_mbtowc+0x1e>
 800832a:	7813      	ldrb	r3, [r2, #0]
 800832c:	600b      	str	r3, [r1, #0]
 800832e:	7812      	ldrb	r2, [r2, #0]
 8008330:	1c10      	adds	r0, r2, #0
 8008332:	bf18      	it	ne
 8008334:	2001      	movne	r0, #1
 8008336:	b002      	add	sp, #8
 8008338:	4770      	bx	lr
 800833a:	4610      	mov	r0, r2
 800833c:	e7fb      	b.n	8008336 <__ascii_mbtowc+0x16>
 800833e:	f06f 0001 	mvn.w	r0, #1
 8008342:	e7f8      	b.n	8008336 <__ascii_mbtowc+0x16>

08008344 <__malloc_lock>:
 8008344:	4770      	bx	lr

08008346 <__malloc_unlock>:
 8008346:	4770      	bx	lr

08008348 <__ascii_wctomb>:
 8008348:	b149      	cbz	r1, 800835e <__ascii_wctomb+0x16>
 800834a:	2aff      	cmp	r2, #255	; 0xff
 800834c:	bf85      	ittet	hi
 800834e:	238a      	movhi	r3, #138	; 0x8a
 8008350:	6003      	strhi	r3, [r0, #0]
 8008352:	700a      	strbls	r2, [r1, #0]
 8008354:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008358:	bf98      	it	ls
 800835a:	2001      	movls	r0, #1
 800835c:	4770      	bx	lr
 800835e:	4608      	mov	r0, r1
 8008360:	4770      	bx	lr
	...

08008364 <roundf>:
 8008364:	ee10 0a10 	vmov	r0, s0
 8008368:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800836c:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 8008370:	2a16      	cmp	r2, #22
 8008372:	dc15      	bgt.n	80083a0 <roundf+0x3c>
 8008374:	2a00      	cmp	r2, #0
 8008376:	da08      	bge.n	800838a <roundf+0x26>
 8008378:	3201      	adds	r2, #1
 800837a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800837e:	d101      	bne.n	8008384 <roundf+0x20>
 8008380:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8008384:	ee00 3a10 	vmov	s0, r3
 8008388:	4770      	bx	lr
 800838a:	4908      	ldr	r1, [pc, #32]	; (80083ac <roundf+0x48>)
 800838c:	4111      	asrs	r1, r2
 800838e:	4208      	tst	r0, r1
 8008390:	d0fa      	beq.n	8008388 <roundf+0x24>
 8008392:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008396:	4113      	asrs	r3, r2
 8008398:	4403      	add	r3, r0
 800839a:	ea23 0301 	bic.w	r3, r3, r1
 800839e:	e7f1      	b.n	8008384 <roundf+0x20>
 80083a0:	2a80      	cmp	r2, #128	; 0x80
 80083a2:	d1f1      	bne.n	8008388 <roundf+0x24>
 80083a4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80083a8:	4770      	bx	lr
 80083aa:	bf00      	nop
 80083ac:	007fffff 	.word	0x007fffff

080083b0 <atan2>:
 80083b0:	f000 b802 	b.w	80083b8 <__ieee754_atan2>
 80083b4:	0000      	movs	r0, r0
	...

080083b8 <__ieee754_atan2>:
 80083b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083bc:	ec57 6b11 	vmov	r6, r7, d1
 80083c0:	4273      	negs	r3, r6
 80083c2:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80083c6:	4333      	orrs	r3, r6
 80083c8:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8008570 <__ieee754_atan2+0x1b8>
 80083cc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80083d0:	4573      	cmp	r3, lr
 80083d2:	ec51 0b10 	vmov	r0, r1, d0
 80083d6:	ee11 8a10 	vmov	r8, s2
 80083da:	d80a      	bhi.n	80083f2 <__ieee754_atan2+0x3a>
 80083dc:	4244      	negs	r4, r0
 80083de:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80083e2:	4304      	orrs	r4, r0
 80083e4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80083e8:	4574      	cmp	r4, lr
 80083ea:	468c      	mov	ip, r1
 80083ec:	ee10 9a10 	vmov	r9, s0
 80083f0:	d907      	bls.n	8008402 <__ieee754_atan2+0x4a>
 80083f2:	4632      	mov	r2, r6
 80083f4:	463b      	mov	r3, r7
 80083f6:	f7f7 fefd 	bl	80001f4 <__adddf3>
 80083fa:	ec41 0b10 	vmov	d0, r0, r1
 80083fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008402:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8008406:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800840a:	4334      	orrs	r4, r6
 800840c:	d103      	bne.n	8008416 <__ieee754_atan2+0x5e>
 800840e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008412:	f000 b8b1 	b.w	8008578 <atan>
 8008416:	17bc      	asrs	r4, r7, #30
 8008418:	f004 0402 	and.w	r4, r4, #2
 800841c:	ea53 0909 	orrs.w	r9, r3, r9
 8008420:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8008424:	d107      	bne.n	8008436 <__ieee754_atan2+0x7e>
 8008426:	2c02      	cmp	r4, #2
 8008428:	d073      	beq.n	8008512 <__ieee754_atan2+0x15a>
 800842a:	2c03      	cmp	r4, #3
 800842c:	d1e5      	bne.n	80083fa <__ieee754_atan2+0x42>
 800842e:	a13e      	add	r1, pc, #248	; (adr r1, 8008528 <__ieee754_atan2+0x170>)
 8008430:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008434:	e7e1      	b.n	80083fa <__ieee754_atan2+0x42>
 8008436:	ea52 0808 	orrs.w	r8, r2, r8
 800843a:	d106      	bne.n	800844a <__ieee754_atan2+0x92>
 800843c:	f1bc 0f00 	cmp.w	ip, #0
 8008440:	da6b      	bge.n	800851a <__ieee754_atan2+0x162>
 8008442:	a13b      	add	r1, pc, #236	; (adr r1, 8008530 <__ieee754_atan2+0x178>)
 8008444:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008448:	e7d7      	b.n	80083fa <__ieee754_atan2+0x42>
 800844a:	4572      	cmp	r2, lr
 800844c:	d120      	bne.n	8008490 <__ieee754_atan2+0xd8>
 800844e:	4293      	cmp	r3, r2
 8008450:	d111      	bne.n	8008476 <__ieee754_atan2+0xbe>
 8008452:	2c02      	cmp	r4, #2
 8008454:	d007      	beq.n	8008466 <__ieee754_atan2+0xae>
 8008456:	2c03      	cmp	r4, #3
 8008458:	d009      	beq.n	800846e <__ieee754_atan2+0xb6>
 800845a:	2c01      	cmp	r4, #1
 800845c:	d155      	bne.n	800850a <__ieee754_atan2+0x152>
 800845e:	a136      	add	r1, pc, #216	; (adr r1, 8008538 <__ieee754_atan2+0x180>)
 8008460:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008464:	e7c9      	b.n	80083fa <__ieee754_atan2+0x42>
 8008466:	a136      	add	r1, pc, #216	; (adr r1, 8008540 <__ieee754_atan2+0x188>)
 8008468:	e9d1 0100 	ldrd	r0, r1, [r1]
 800846c:	e7c5      	b.n	80083fa <__ieee754_atan2+0x42>
 800846e:	a136      	add	r1, pc, #216	; (adr r1, 8008548 <__ieee754_atan2+0x190>)
 8008470:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008474:	e7c1      	b.n	80083fa <__ieee754_atan2+0x42>
 8008476:	2c02      	cmp	r4, #2
 8008478:	d04b      	beq.n	8008512 <__ieee754_atan2+0x15a>
 800847a:	2c03      	cmp	r4, #3
 800847c:	d0d7      	beq.n	800842e <__ieee754_atan2+0x76>
 800847e:	2c01      	cmp	r4, #1
 8008480:	f04f 0000 	mov.w	r0, #0
 8008484:	d102      	bne.n	800848c <__ieee754_atan2+0xd4>
 8008486:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800848a:	e7b6      	b.n	80083fa <__ieee754_atan2+0x42>
 800848c:	2100      	movs	r1, #0
 800848e:	e7b4      	b.n	80083fa <__ieee754_atan2+0x42>
 8008490:	4573      	cmp	r3, lr
 8008492:	d0d3      	beq.n	800843c <__ieee754_atan2+0x84>
 8008494:	1a9b      	subs	r3, r3, r2
 8008496:	151b      	asrs	r3, r3, #20
 8008498:	2b3c      	cmp	r3, #60	; 0x3c
 800849a:	dc1e      	bgt.n	80084da <__ieee754_atan2+0x122>
 800849c:	2f00      	cmp	r7, #0
 800849e:	da01      	bge.n	80084a4 <__ieee754_atan2+0xec>
 80084a0:	333c      	adds	r3, #60	; 0x3c
 80084a2:	db1e      	blt.n	80084e2 <__ieee754_atan2+0x12a>
 80084a4:	4632      	mov	r2, r6
 80084a6:	463b      	mov	r3, r7
 80084a8:	f7f8 f984 	bl	80007b4 <__aeabi_ddiv>
 80084ac:	ec41 0b10 	vmov	d0, r0, r1
 80084b0:	f000 fa02 	bl	80088b8 <fabs>
 80084b4:	f000 f860 	bl	8008578 <atan>
 80084b8:	ec51 0b10 	vmov	r0, r1, d0
 80084bc:	2c01      	cmp	r4, #1
 80084be:	d013      	beq.n	80084e8 <__ieee754_atan2+0x130>
 80084c0:	2c02      	cmp	r4, #2
 80084c2:	d015      	beq.n	80084f0 <__ieee754_atan2+0x138>
 80084c4:	2c00      	cmp	r4, #0
 80084c6:	d098      	beq.n	80083fa <__ieee754_atan2+0x42>
 80084c8:	a321      	add	r3, pc, #132	; (adr r3, 8008550 <__ieee754_atan2+0x198>)
 80084ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ce:	f7f7 fe8f 	bl	80001f0 <__aeabi_dsub>
 80084d2:	a321      	add	r3, pc, #132	; (adr r3, 8008558 <__ieee754_atan2+0x1a0>)
 80084d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d8:	e014      	b.n	8008504 <__ieee754_atan2+0x14c>
 80084da:	a121      	add	r1, pc, #132	; (adr r1, 8008560 <__ieee754_atan2+0x1a8>)
 80084dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084e0:	e7ec      	b.n	80084bc <__ieee754_atan2+0x104>
 80084e2:	2000      	movs	r0, #0
 80084e4:	2100      	movs	r1, #0
 80084e6:	e7e9      	b.n	80084bc <__ieee754_atan2+0x104>
 80084e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80084ec:	4619      	mov	r1, r3
 80084ee:	e784      	b.n	80083fa <__ieee754_atan2+0x42>
 80084f0:	a317      	add	r3, pc, #92	; (adr r3, 8008550 <__ieee754_atan2+0x198>)
 80084f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f6:	f7f7 fe7b 	bl	80001f0 <__aeabi_dsub>
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
 80084fe:	a116      	add	r1, pc, #88	; (adr r1, 8008558 <__ieee754_atan2+0x1a0>)
 8008500:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008504:	f7f7 fe74 	bl	80001f0 <__aeabi_dsub>
 8008508:	e777      	b.n	80083fa <__ieee754_atan2+0x42>
 800850a:	a117      	add	r1, pc, #92	; (adr r1, 8008568 <__ieee754_atan2+0x1b0>)
 800850c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008510:	e773      	b.n	80083fa <__ieee754_atan2+0x42>
 8008512:	a111      	add	r1, pc, #68	; (adr r1, 8008558 <__ieee754_atan2+0x1a0>)
 8008514:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008518:	e76f      	b.n	80083fa <__ieee754_atan2+0x42>
 800851a:	a111      	add	r1, pc, #68	; (adr r1, 8008560 <__ieee754_atan2+0x1a8>)
 800851c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008520:	e76b      	b.n	80083fa <__ieee754_atan2+0x42>
 8008522:	bf00      	nop
 8008524:	f3af 8000 	nop.w
 8008528:	54442d18 	.word	0x54442d18
 800852c:	c00921fb 	.word	0xc00921fb
 8008530:	54442d18 	.word	0x54442d18
 8008534:	bff921fb 	.word	0xbff921fb
 8008538:	54442d18 	.word	0x54442d18
 800853c:	bfe921fb 	.word	0xbfe921fb
 8008540:	7f3321d2 	.word	0x7f3321d2
 8008544:	4002d97c 	.word	0x4002d97c
 8008548:	7f3321d2 	.word	0x7f3321d2
 800854c:	c002d97c 	.word	0xc002d97c
 8008550:	33145c07 	.word	0x33145c07
 8008554:	3ca1a626 	.word	0x3ca1a626
 8008558:	54442d18 	.word	0x54442d18
 800855c:	400921fb 	.word	0x400921fb
 8008560:	54442d18 	.word	0x54442d18
 8008564:	3ff921fb 	.word	0x3ff921fb
 8008568:	54442d18 	.word	0x54442d18
 800856c:	3fe921fb 	.word	0x3fe921fb
 8008570:	7ff00000 	.word	0x7ff00000
 8008574:	00000000 	.word	0x00000000

08008578 <atan>:
 8008578:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800857c:	ec55 4b10 	vmov	r4, r5, d0
 8008580:	4bc3      	ldr	r3, [pc, #780]	; (8008890 <atan+0x318>)
 8008582:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008586:	429e      	cmp	r6, r3
 8008588:	46ab      	mov	fp, r5
 800858a:	dd18      	ble.n	80085be <atan+0x46>
 800858c:	4bc1      	ldr	r3, [pc, #772]	; (8008894 <atan+0x31c>)
 800858e:	429e      	cmp	r6, r3
 8008590:	dc01      	bgt.n	8008596 <atan+0x1e>
 8008592:	d109      	bne.n	80085a8 <atan+0x30>
 8008594:	b144      	cbz	r4, 80085a8 <atan+0x30>
 8008596:	4622      	mov	r2, r4
 8008598:	462b      	mov	r3, r5
 800859a:	4620      	mov	r0, r4
 800859c:	4629      	mov	r1, r5
 800859e:	f7f7 fe29 	bl	80001f4 <__adddf3>
 80085a2:	4604      	mov	r4, r0
 80085a4:	460d      	mov	r5, r1
 80085a6:	e006      	b.n	80085b6 <atan+0x3e>
 80085a8:	f1bb 0f00 	cmp.w	fp, #0
 80085ac:	f340 8131 	ble.w	8008812 <atan+0x29a>
 80085b0:	a59b      	add	r5, pc, #620	; (adr r5, 8008820 <atan+0x2a8>)
 80085b2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80085b6:	ec45 4b10 	vmov	d0, r4, r5
 80085ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085be:	4bb6      	ldr	r3, [pc, #728]	; (8008898 <atan+0x320>)
 80085c0:	429e      	cmp	r6, r3
 80085c2:	dc14      	bgt.n	80085ee <atan+0x76>
 80085c4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80085c8:	429e      	cmp	r6, r3
 80085ca:	dc0d      	bgt.n	80085e8 <atan+0x70>
 80085cc:	a396      	add	r3, pc, #600	; (adr r3, 8008828 <atan+0x2b0>)
 80085ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085d2:	ee10 0a10 	vmov	r0, s0
 80085d6:	4629      	mov	r1, r5
 80085d8:	f7f7 fe0c 	bl	80001f4 <__adddf3>
 80085dc:	2200      	movs	r2, #0
 80085de:	4baf      	ldr	r3, [pc, #700]	; (800889c <atan+0x324>)
 80085e0:	f7f8 fa4e 	bl	8000a80 <__aeabi_dcmpgt>
 80085e4:	2800      	cmp	r0, #0
 80085e6:	d1e6      	bne.n	80085b6 <atan+0x3e>
 80085e8:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80085ec:	e02b      	b.n	8008646 <atan+0xce>
 80085ee:	f000 f963 	bl	80088b8 <fabs>
 80085f2:	4bab      	ldr	r3, [pc, #684]	; (80088a0 <atan+0x328>)
 80085f4:	429e      	cmp	r6, r3
 80085f6:	ec55 4b10 	vmov	r4, r5, d0
 80085fa:	f300 80bf 	bgt.w	800877c <atan+0x204>
 80085fe:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8008602:	429e      	cmp	r6, r3
 8008604:	f300 80a0 	bgt.w	8008748 <atan+0x1d0>
 8008608:	ee10 2a10 	vmov	r2, s0
 800860c:	ee10 0a10 	vmov	r0, s0
 8008610:	462b      	mov	r3, r5
 8008612:	4629      	mov	r1, r5
 8008614:	f7f7 fdee 	bl	80001f4 <__adddf3>
 8008618:	2200      	movs	r2, #0
 800861a:	4ba0      	ldr	r3, [pc, #640]	; (800889c <atan+0x324>)
 800861c:	f7f7 fde8 	bl	80001f0 <__aeabi_dsub>
 8008620:	2200      	movs	r2, #0
 8008622:	4606      	mov	r6, r0
 8008624:	460f      	mov	r7, r1
 8008626:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800862a:	4620      	mov	r0, r4
 800862c:	4629      	mov	r1, r5
 800862e:	f7f7 fde1 	bl	80001f4 <__adddf3>
 8008632:	4602      	mov	r2, r0
 8008634:	460b      	mov	r3, r1
 8008636:	4630      	mov	r0, r6
 8008638:	4639      	mov	r1, r7
 800863a:	f7f8 f8bb 	bl	80007b4 <__aeabi_ddiv>
 800863e:	f04f 0a00 	mov.w	sl, #0
 8008642:	4604      	mov	r4, r0
 8008644:	460d      	mov	r5, r1
 8008646:	4622      	mov	r2, r4
 8008648:	462b      	mov	r3, r5
 800864a:	4620      	mov	r0, r4
 800864c:	4629      	mov	r1, r5
 800864e:	f7f7 ff87 	bl	8000560 <__aeabi_dmul>
 8008652:	4602      	mov	r2, r0
 8008654:	460b      	mov	r3, r1
 8008656:	4680      	mov	r8, r0
 8008658:	4689      	mov	r9, r1
 800865a:	f7f7 ff81 	bl	8000560 <__aeabi_dmul>
 800865e:	a374      	add	r3, pc, #464	; (adr r3, 8008830 <atan+0x2b8>)
 8008660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008664:	4606      	mov	r6, r0
 8008666:	460f      	mov	r7, r1
 8008668:	f7f7 ff7a 	bl	8000560 <__aeabi_dmul>
 800866c:	a372      	add	r3, pc, #456	; (adr r3, 8008838 <atan+0x2c0>)
 800866e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008672:	f7f7 fdbf 	bl	80001f4 <__adddf3>
 8008676:	4632      	mov	r2, r6
 8008678:	463b      	mov	r3, r7
 800867a:	f7f7 ff71 	bl	8000560 <__aeabi_dmul>
 800867e:	a370      	add	r3, pc, #448	; (adr r3, 8008840 <atan+0x2c8>)
 8008680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008684:	f7f7 fdb6 	bl	80001f4 <__adddf3>
 8008688:	4632      	mov	r2, r6
 800868a:	463b      	mov	r3, r7
 800868c:	f7f7 ff68 	bl	8000560 <__aeabi_dmul>
 8008690:	a36d      	add	r3, pc, #436	; (adr r3, 8008848 <atan+0x2d0>)
 8008692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008696:	f7f7 fdad 	bl	80001f4 <__adddf3>
 800869a:	4632      	mov	r2, r6
 800869c:	463b      	mov	r3, r7
 800869e:	f7f7 ff5f 	bl	8000560 <__aeabi_dmul>
 80086a2:	a36b      	add	r3, pc, #428	; (adr r3, 8008850 <atan+0x2d8>)
 80086a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a8:	f7f7 fda4 	bl	80001f4 <__adddf3>
 80086ac:	4632      	mov	r2, r6
 80086ae:	463b      	mov	r3, r7
 80086b0:	f7f7 ff56 	bl	8000560 <__aeabi_dmul>
 80086b4:	a368      	add	r3, pc, #416	; (adr r3, 8008858 <atan+0x2e0>)
 80086b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ba:	f7f7 fd9b 	bl	80001f4 <__adddf3>
 80086be:	4642      	mov	r2, r8
 80086c0:	464b      	mov	r3, r9
 80086c2:	f7f7 ff4d 	bl	8000560 <__aeabi_dmul>
 80086c6:	a366      	add	r3, pc, #408	; (adr r3, 8008860 <atan+0x2e8>)
 80086c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086cc:	4680      	mov	r8, r0
 80086ce:	4689      	mov	r9, r1
 80086d0:	4630      	mov	r0, r6
 80086d2:	4639      	mov	r1, r7
 80086d4:	f7f7 ff44 	bl	8000560 <__aeabi_dmul>
 80086d8:	a363      	add	r3, pc, #396	; (adr r3, 8008868 <atan+0x2f0>)
 80086da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086de:	f7f7 fd87 	bl	80001f0 <__aeabi_dsub>
 80086e2:	4632      	mov	r2, r6
 80086e4:	463b      	mov	r3, r7
 80086e6:	f7f7 ff3b 	bl	8000560 <__aeabi_dmul>
 80086ea:	a361      	add	r3, pc, #388	; (adr r3, 8008870 <atan+0x2f8>)
 80086ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086f0:	f7f7 fd7e 	bl	80001f0 <__aeabi_dsub>
 80086f4:	4632      	mov	r2, r6
 80086f6:	463b      	mov	r3, r7
 80086f8:	f7f7 ff32 	bl	8000560 <__aeabi_dmul>
 80086fc:	a35e      	add	r3, pc, #376	; (adr r3, 8008878 <atan+0x300>)
 80086fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008702:	f7f7 fd75 	bl	80001f0 <__aeabi_dsub>
 8008706:	4632      	mov	r2, r6
 8008708:	463b      	mov	r3, r7
 800870a:	f7f7 ff29 	bl	8000560 <__aeabi_dmul>
 800870e:	a35c      	add	r3, pc, #368	; (adr r3, 8008880 <atan+0x308>)
 8008710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008714:	f7f7 fd6c 	bl	80001f0 <__aeabi_dsub>
 8008718:	4632      	mov	r2, r6
 800871a:	463b      	mov	r3, r7
 800871c:	f7f7 ff20 	bl	8000560 <__aeabi_dmul>
 8008720:	4602      	mov	r2, r0
 8008722:	460b      	mov	r3, r1
 8008724:	4640      	mov	r0, r8
 8008726:	4649      	mov	r1, r9
 8008728:	f7f7 fd64 	bl	80001f4 <__adddf3>
 800872c:	4622      	mov	r2, r4
 800872e:	462b      	mov	r3, r5
 8008730:	f7f7 ff16 	bl	8000560 <__aeabi_dmul>
 8008734:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8008738:	4602      	mov	r2, r0
 800873a:	460b      	mov	r3, r1
 800873c:	d14b      	bne.n	80087d6 <atan+0x25e>
 800873e:	4620      	mov	r0, r4
 8008740:	4629      	mov	r1, r5
 8008742:	f7f7 fd55 	bl	80001f0 <__aeabi_dsub>
 8008746:	e72c      	b.n	80085a2 <atan+0x2a>
 8008748:	ee10 0a10 	vmov	r0, s0
 800874c:	2200      	movs	r2, #0
 800874e:	4b53      	ldr	r3, [pc, #332]	; (800889c <atan+0x324>)
 8008750:	4629      	mov	r1, r5
 8008752:	f7f7 fd4d 	bl	80001f0 <__aeabi_dsub>
 8008756:	2200      	movs	r2, #0
 8008758:	4606      	mov	r6, r0
 800875a:	460f      	mov	r7, r1
 800875c:	4b4f      	ldr	r3, [pc, #316]	; (800889c <atan+0x324>)
 800875e:	4620      	mov	r0, r4
 8008760:	4629      	mov	r1, r5
 8008762:	f7f7 fd47 	bl	80001f4 <__adddf3>
 8008766:	4602      	mov	r2, r0
 8008768:	460b      	mov	r3, r1
 800876a:	4630      	mov	r0, r6
 800876c:	4639      	mov	r1, r7
 800876e:	f7f8 f821 	bl	80007b4 <__aeabi_ddiv>
 8008772:	f04f 0a01 	mov.w	sl, #1
 8008776:	4604      	mov	r4, r0
 8008778:	460d      	mov	r5, r1
 800877a:	e764      	b.n	8008646 <atan+0xce>
 800877c:	4b49      	ldr	r3, [pc, #292]	; (80088a4 <atan+0x32c>)
 800877e:	429e      	cmp	r6, r3
 8008780:	dc1d      	bgt.n	80087be <atan+0x246>
 8008782:	ee10 0a10 	vmov	r0, s0
 8008786:	2200      	movs	r2, #0
 8008788:	4b47      	ldr	r3, [pc, #284]	; (80088a8 <atan+0x330>)
 800878a:	4629      	mov	r1, r5
 800878c:	f7f7 fd30 	bl	80001f0 <__aeabi_dsub>
 8008790:	2200      	movs	r2, #0
 8008792:	4606      	mov	r6, r0
 8008794:	460f      	mov	r7, r1
 8008796:	4b44      	ldr	r3, [pc, #272]	; (80088a8 <atan+0x330>)
 8008798:	4620      	mov	r0, r4
 800879a:	4629      	mov	r1, r5
 800879c:	f7f7 fee0 	bl	8000560 <__aeabi_dmul>
 80087a0:	2200      	movs	r2, #0
 80087a2:	4b3e      	ldr	r3, [pc, #248]	; (800889c <atan+0x324>)
 80087a4:	f7f7 fd26 	bl	80001f4 <__adddf3>
 80087a8:	4602      	mov	r2, r0
 80087aa:	460b      	mov	r3, r1
 80087ac:	4630      	mov	r0, r6
 80087ae:	4639      	mov	r1, r7
 80087b0:	f7f8 f800 	bl	80007b4 <__aeabi_ddiv>
 80087b4:	f04f 0a02 	mov.w	sl, #2
 80087b8:	4604      	mov	r4, r0
 80087ba:	460d      	mov	r5, r1
 80087bc:	e743      	b.n	8008646 <atan+0xce>
 80087be:	462b      	mov	r3, r5
 80087c0:	ee10 2a10 	vmov	r2, s0
 80087c4:	2000      	movs	r0, #0
 80087c6:	4939      	ldr	r1, [pc, #228]	; (80088ac <atan+0x334>)
 80087c8:	f7f7 fff4 	bl	80007b4 <__aeabi_ddiv>
 80087cc:	f04f 0a03 	mov.w	sl, #3
 80087d0:	4604      	mov	r4, r0
 80087d2:	460d      	mov	r5, r1
 80087d4:	e737      	b.n	8008646 <atan+0xce>
 80087d6:	4b36      	ldr	r3, [pc, #216]	; (80088b0 <atan+0x338>)
 80087d8:	4e36      	ldr	r6, [pc, #216]	; (80088b4 <atan+0x33c>)
 80087da:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 80087de:	4456      	add	r6, sl
 80087e0:	449a      	add	sl, r3
 80087e2:	e9da 2300 	ldrd	r2, r3, [sl]
 80087e6:	f7f7 fd03 	bl	80001f0 <__aeabi_dsub>
 80087ea:	4622      	mov	r2, r4
 80087ec:	462b      	mov	r3, r5
 80087ee:	f7f7 fcff 	bl	80001f0 <__aeabi_dsub>
 80087f2:	4602      	mov	r2, r0
 80087f4:	460b      	mov	r3, r1
 80087f6:	e9d6 0100 	ldrd	r0, r1, [r6]
 80087fa:	f7f7 fcf9 	bl	80001f0 <__aeabi_dsub>
 80087fe:	f1bb 0f00 	cmp.w	fp, #0
 8008802:	4604      	mov	r4, r0
 8008804:	460d      	mov	r5, r1
 8008806:	f6bf aed6 	bge.w	80085b6 <atan+0x3e>
 800880a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800880e:	461d      	mov	r5, r3
 8008810:	e6d1      	b.n	80085b6 <atan+0x3e>
 8008812:	a51d      	add	r5, pc, #116	; (adr r5, 8008888 <atan+0x310>)
 8008814:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008818:	e6cd      	b.n	80085b6 <atan+0x3e>
 800881a:	bf00      	nop
 800881c:	f3af 8000 	nop.w
 8008820:	54442d18 	.word	0x54442d18
 8008824:	3ff921fb 	.word	0x3ff921fb
 8008828:	8800759c 	.word	0x8800759c
 800882c:	7e37e43c 	.word	0x7e37e43c
 8008830:	e322da11 	.word	0xe322da11
 8008834:	3f90ad3a 	.word	0x3f90ad3a
 8008838:	24760deb 	.word	0x24760deb
 800883c:	3fa97b4b 	.word	0x3fa97b4b
 8008840:	a0d03d51 	.word	0xa0d03d51
 8008844:	3fb10d66 	.word	0x3fb10d66
 8008848:	c54c206e 	.word	0xc54c206e
 800884c:	3fb745cd 	.word	0x3fb745cd
 8008850:	920083ff 	.word	0x920083ff
 8008854:	3fc24924 	.word	0x3fc24924
 8008858:	5555550d 	.word	0x5555550d
 800885c:	3fd55555 	.word	0x3fd55555
 8008860:	2c6a6c2f 	.word	0x2c6a6c2f
 8008864:	bfa2b444 	.word	0xbfa2b444
 8008868:	52defd9a 	.word	0x52defd9a
 800886c:	3fadde2d 	.word	0x3fadde2d
 8008870:	af749a6d 	.word	0xaf749a6d
 8008874:	3fb3b0f2 	.word	0x3fb3b0f2
 8008878:	fe231671 	.word	0xfe231671
 800887c:	3fbc71c6 	.word	0x3fbc71c6
 8008880:	9998ebc4 	.word	0x9998ebc4
 8008884:	3fc99999 	.word	0x3fc99999
 8008888:	54442d18 	.word	0x54442d18
 800888c:	bff921fb 	.word	0xbff921fb
 8008890:	440fffff 	.word	0x440fffff
 8008894:	7ff00000 	.word	0x7ff00000
 8008898:	3fdbffff 	.word	0x3fdbffff
 800889c:	3ff00000 	.word	0x3ff00000
 80088a0:	3ff2ffff 	.word	0x3ff2ffff
 80088a4:	40037fff 	.word	0x40037fff
 80088a8:	3ff80000 	.word	0x3ff80000
 80088ac:	bff00000 	.word	0xbff00000
 80088b0:	08008b50 	.word	0x08008b50
 80088b4:	08008b30 	.word	0x08008b30

080088b8 <fabs>:
 80088b8:	ec51 0b10 	vmov	r0, r1, d0
 80088bc:	ee10 2a10 	vmov	r2, s0
 80088c0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80088c4:	ec43 2b10 	vmov	d0, r2, r3
 80088c8:	4770      	bx	lr
	...

080088cc <_init>:
 80088cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ce:	bf00      	nop
 80088d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088d2:	bc08      	pop	{r3}
 80088d4:	469e      	mov	lr, r3
 80088d6:	4770      	bx	lr

080088d8 <_fini>:
 80088d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088da:	bf00      	nop
 80088dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088de:	bc08      	pop	{r3}
 80088e0:	469e      	mov	lr, r3
 80088e2:	4770      	bx	lr
