# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../master.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v" \
"../../../../master.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" \
"../../../../master.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
