{"Source Block": ["hdl/library/common/ad_tdd_control.v@160:170@HdlIdDef", "  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@175:185", "  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@170:180", "  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@159:169", "  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@156:166", "  reg             tdd_start_d = 1'h0;\n  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@155:165", "  reg             tdd_secondary_d = 1'h0;\n  reg             tdd_start_d = 1'h0;\n  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@165:175", "  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@165:175", "  reg     [21:0]  up_tdd_counter_init = 22'h0;\n  reg     [21:0]  up_tdd_frame_length = 22'h0;\n\n  reg             up_tdd_burst_en = 1'h0;\n  reg     [ 5:0]  up_tdd_burst_count = 6'h0;\n  reg             up_tdd_infinite_burst = 1'h0;\n  reg     [ 7:0]  up_tdd_tx_dp_delay = 8'h0;\n\n  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@164:174", "  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@167:177", "  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@174:184", "  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_2_d = 22'h0;\n"], ["hdl/library/common/up_tdd_cntrl.v@168:178", "  reg             up_tdd_burst_en = 1'h0;\n  reg     [ 5:0]  up_tdd_burst_count = 6'h0;\n  reg             up_tdd_infinite_burst = 1'h0;\n  reg     [ 7:0]  up_tdd_tx_dp_delay = 8'h0;\n\n  reg     [21:0]  up_tdd_vco_rx2tx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx2rx_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_rx_off_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_on_1 = 22'h0;\n  reg     [21:0]  up_tdd_vco_tx_off_1 = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@162:172", "  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@161:171", "  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@169:179", "  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@177:187", "  reg   [21:0]    tdd_vco_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_2_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_2_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_2_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@166:176", "  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_tx_dp_on_1_d = 22'h0;\n  reg   [21:0]    tdd_tx_dp_off_1_d = 22'h0;\n\n"], ["hdl/library/common/ad_tdd_control.v@154:164", "\n  reg             tdd_secondary_d = 1'h0;\n  reg             tdd_start_d = 1'h0;\n  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@157:167", "  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n"]], "Diff Content": {"Delete": [[165, "  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n"]], "Add": []}}