|gige_transport_top
PHY_125MO <= <GND>
PHY_COLB <= <GND>
PHY_CRSB <= <GND>
PHY_GTXCLK <= CLK_125M_p.DB_MAX_OUTPUT_PORT_TYPE
CLK_2 => sdram_phase180:inst25.inclk0
CLK_2 => SDRAM_E_CLK.DATAIN
CLK_2 => PLL_MAIN:inst5.inclk0
PHY_INTN <= <GND>
PHY_MDC <= triple_speed_ethernet:inst22.mdc
CLK_1 => PLL_TEST:inst7.inclk0
FPGA_RESET => inst8.IN0
SDA_5338B <= gige_trans_cpu:inst.bidir_port_to_and_from_the_SDA_A
SDA_5338A <= gige_trans_cpu:inst.bidir_port_to_and_from_the_SDA_B
SDRAM_E_D[0] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[0]
SDRAM_E_D[1] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[1]
SDRAM_E_D[2] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[2]
SDRAM_E_D[3] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[3]
SDRAM_E_D[4] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[4]
SDRAM_E_D[5] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[5]
SDRAM_E_D[6] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[6]
SDRAM_E_D[7] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[7]
SDRAM_E_D[8] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[8]
SDRAM_E_D[9] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[9]
SDRAM_E_D[10] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[10]
SDRAM_E_D[11] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[11]
SDRAM_E_D[12] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[12]
SDRAM_E_D[13] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[13]
SDRAM_E_D[14] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[14]
SDRAM_E_D[15] <= gige_trans_cpu:inst.zs_dq_to_and_from_the_sdram_0[15]
PHY_RXDV => triple_speed_ethernet:inst22.gm_rx_dv
PHY_RXER => triple_speed_ethernet:inst22.gm_rx_err
PHY_RXCLK => triple_speed_ethernet:inst22.rx_clk
PHY_MDIO <= MDIO:inst24.mdio
PHY_RXD[0] => triple_speed_ethernet:inst22.gm_rx_d[0]
PHY_RXD[1] => triple_speed_ethernet:inst22.gm_rx_d[1]
PHY_RXD[2] => triple_speed_ethernet:inst22.gm_rx_d[2]
PHY_RXD[3] => triple_speed_ethernet:inst22.gm_rx_d[3]
PHY_RXD[4] => triple_speed_ethernet:inst22.gm_rx_d[4]
PHY_RXD[5] => triple_speed_ethernet:inst22.gm_rx_d[5]
PHY_RXD[6] => triple_speed_ethernet:inst22.gm_rx_d[6]
PHY_RXD[7] => triple_speed_ethernet:inst22.gm_rx_d[7]
PHY_TX_CLK <= <GND>
PHY_TXEN <= triple_speed_ethernet:inst22.gm_tx_en
PHY_TXER <= triple_speed_ethernet:inst22.gm_tx_err
PHY_RST_N <= inst13.DB_MAX_OUTPUT_PORT_TYPE
422_1_CLK <= <GND>
422_1_SYN <= <GND>
422_2_CLK <= <GND>
422_2_SYN <= <GND>
LVDS1_CLK <= <GND>
LVDS1_SYN <= <GND>
LVDS2_SYN <= <GND>
LVDS2_CLK <= <GND>
FLASH_CE <= <GND>
FLASH_OE <= <GND>
FLASH_RESET <= <GND>
FLASH_WE <= <GND>
ATA2_DIORN <= <GND>
ATA2_DIOWN <= <GND>
ATA2_DMACK <= <GND>
ATA2_RESETN <= <GND>
ATA3_DIORN <= <GND>
ATA3_DIOWN <= <GND>
ATA3_DMACK <= <GND>
ATA3_RESETN <= <GND>
ATA5_DIORN <= <GND>
ATA5_DIOWN <= <GND>
ATA5_DMACK <= <GND>
ATA5_RESETN <= <GND>
JP1_1 <= <GND>
JP1_2 <= <GND>
JP1_3 <= <GND>
JP1_4 <= <GND>
JP1_5 <= <GND>
JP2_1 <= <GND>
JP2_2 <= <GND>
JP2_3 <= <GND>
JP2_4 <= <GND>
JP2_5 <= <GND>
FPGA_SCL <= <GND>
TEMPSCL <= <GND>
UART_TX1 <= <GND>
INTR_5338A <= <GND>
INTR_5338B <= <GND>
ATA1_DIORN <= <GND>
ATA1_DIOWN <= <GND>
ATA1_DMACK <= <GND>
ATA1_RESETN <= <GND>
SDRAM_E_DQML <= SDRAM_DQM[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_E_DQMH <= SDRAM_DQM[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_E_CLK <= CLK_2.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_E_CKE <= gige_trans_cpu:inst.zs_cke_from_the_sdram_0
SDRAM_E_CS_N <= gige_trans_cpu:inst.zs_cs_n_from_the_sdram_0
SDRAM_E_RAS_N <= gige_trans_cpu:inst.zs_ras_n_from_the_sdram_0
SDRAM_E_WE_N <= gige_trans_cpu:inst.zs_we_n_from_the_sdram_0
SDRAM_E_CAS_N <= gige_trans_cpu:inst.zs_cas_n_from_the_sdram_0
SCL_5338B <= gige_trans_cpu:inst.out_port_from_the_SCL_A
SCL_5338A <= gige_trans_cpu:inst.out_port_from_the_SCL_B
SDRAM_A_CAS_N <= sdram_ctrl_blk:inst66.SDRAM_CAS_N
SDRAM_A_D[0] <= sdram_ctrl_blk:inst66.SDRAM_D[0]
SDRAM_A_D[1] <= sdram_ctrl_blk:inst66.SDRAM_D[1]
SDRAM_A_D[2] <= sdram_ctrl_blk:inst66.SDRAM_D[2]
SDRAM_A_D[3] <= sdram_ctrl_blk:inst66.SDRAM_D[3]
SDRAM_A_D[4] <= sdram_ctrl_blk:inst66.SDRAM_D[4]
SDRAM_A_D[5] <= sdram_ctrl_blk:inst66.SDRAM_D[5]
SDRAM_A_D[6] <= sdram_ctrl_blk:inst66.SDRAM_D[6]
SDRAM_A_D[7] <= sdram_ctrl_blk:inst66.SDRAM_D[7]
SDRAM_A_D[8] <= sdram_ctrl_blk:inst66.SDRAM_D[8]
SDRAM_A_D[9] <= sdram_ctrl_blk:inst66.SDRAM_D[9]
SDRAM_A_D[10] <= sdram_ctrl_blk:inst66.SDRAM_D[10]
SDRAM_A_D[11] <= sdram_ctrl_blk:inst66.SDRAM_D[11]
SDRAM_A_D[12] <= sdram_ctrl_blk:inst66.SDRAM_D[12]
SDRAM_A_D[13] <= sdram_ctrl_blk:inst66.SDRAM_D[13]
SDRAM_A_D[14] <= sdram_ctrl_blk:inst66.SDRAM_D[14]
SDRAM_A_D[15] <= sdram_ctrl_blk:inst66.SDRAM_D[15]
SDRAM_A_D[16] <= sdram_ctrl_blk:inst66.SDRAM_D[16]
SDRAM_A_D[17] <= sdram_ctrl_blk:inst66.SDRAM_D[17]
SDRAM_A_D[18] <= sdram_ctrl_blk:inst66.SDRAM_D[18]
SDRAM_A_D[19] <= sdram_ctrl_blk:inst66.SDRAM_D[19]
SDRAM_A_D[20] <= sdram_ctrl_blk:inst66.SDRAM_D[20]
SDRAM_A_D[21] <= sdram_ctrl_blk:inst66.SDRAM_D[21]
SDRAM_A_D[22] <= sdram_ctrl_blk:inst66.SDRAM_D[22]
SDRAM_A_D[23] <= sdram_ctrl_blk:inst66.SDRAM_D[23]
SDRAM_A_D[24] <= sdram_ctrl_blk:inst66.SDRAM_D[24]
SDRAM_A_D[25] <= sdram_ctrl_blk:inst66.SDRAM_D[25]
SDRAM_A_D[26] <= sdram_ctrl_blk:inst66.SDRAM_D[26]
SDRAM_A_D[27] <= sdram_ctrl_blk:inst66.SDRAM_D[27]
SDRAM_A_D[28] <= sdram_ctrl_blk:inst66.SDRAM_D[28]
SDRAM_A_D[29] <= sdram_ctrl_blk:inst66.SDRAM_D[29]
SDRAM_A_D[30] <= sdram_ctrl_blk:inst66.SDRAM_D[30]
SDRAM_A_D[31] <= sdram_ctrl_blk:inst66.SDRAM_D[31]
SDRAM_A_CKE <= sdram_ctrl_blk:inst66.SDRAM_CKE
SDRAM_A_CS_N <= sdram_ctrl_blk:inst66.SDRAM_CS_N
SDRAM_A_DQMH <= sdram_ctrl_blk:inst66.SDRAM_DQMH
SDRAM_A_DQML <= sdram_ctrl_blk:inst66.SDRAM_DQML
SDRAM_A_RAS_N <= sdram_ctrl_blk:inst66.SDRAM_RAS_N
SDRAM_A_WE_N <= sdram_ctrl_blk:inst66.SDRAM_WE_N
SDRAM_A_CLK <= sdram_ctrl_blk:inst66.SDRAM_CLK
en_out <= SourceChannelBdf:inst15.en_out
422_1_DATA[0] <= <GND>
422_1_DATA[1] <= <GND>
422_1_DATA[2] <= <GND>
422_1_DATA[3] <= <GND>
422_1_DATA[4] <= <GND>
422_1_DATA[5] <= <GND>
422_1_DATA[6] <= <GND>
422_1_DATA[7] <= <GND>
422_1_DATA[8] <= <GND>
422_1_DATA[9] <= <GND>
422_1_DATA[10] <= <GND>
422_1_DATA[11] <= <GND>
422_1_DATA[12] <= <GND>
422_1_DATA[13] <= <GND>
422_1_DATA[14] <= <GND>
422_2_DATA[0] <= <GND>
422_2_DATA[1] <= <GND>
422_2_DATA[2] <= <GND>
422_2_DATA[3] <= <GND>
422_2_DATA[4] <= <GND>
422_2_DATA[5] <= <GND>
422_2_DATA[6] <= <GND>
422_2_DATA[7] <= <GND>
422_2_DATA[8] <= <GND>
422_2_DATA[9] <= <GND>
422_2_DATA[10] <= <GND>
422_2_DATA[11] <= <GND>
422_2_DATA[12] <= <GND>
422_2_DATA[13] <= <GND>
422_2_DATA[14] <= <GND>
ATA1_DA[0] <= <GND>
ATA1_DA[1] <= <GND>
ATA1_DA[2] <= <GND>
ATA1_IDE_CS[0] <= <GND>
ATA1_IDE_CS[1] <= <GND>
ATA2_DA[0] <= <GND>
ATA2_DA[1] <= <GND>
ATA2_DA[2] <= <GND>
ATA2_IDE_CS[0] <= <GND>
ATA2_IDE_CS[1] <= <GND>
ATA3_DA[0] <= <GND>
ATA3_DA[1] <= <GND>
ATA3_DA[2] <= <GND>
ATA3_IDE_CS[0] <= <GND>
ATA3_IDE_CS[1] <= <GND>
ATA5_DA[0] <= <GND>
ATA5_DA[1] <= <GND>
ATA5_DA[2] <= <GND>
ATA5_IDE_CS[0] <= <GND>
ATA5_IDE_CS[1] <= <GND>
dat_out[0] <= SourceChannelBdf:inst15.dat_out[0]
dat_out[1] <= SourceChannelBdf:inst15.dat_out[1]
dat_out[2] <= SourceChannelBdf:inst15.dat_out[2]
dat_out[3] <= SourceChannelBdf:inst15.dat_out[3]
dat_out[4] <= SourceChannelBdf:inst15.dat_out[4]
dat_out[5] <= SourceChannelBdf:inst15.dat_out[5]
dat_out[6] <= SourceChannelBdf:inst15.dat_out[6]
dat_out[7] <= SourceChannelBdf:inst15.dat_out[7]
dat_out[8] <= SourceChannelBdf:inst15.dat_out[8]
dat_out[9] <= SourceChannelBdf:inst15.dat_out[9]
dat_out[10] <= SourceChannelBdf:inst15.dat_out[10]
dat_out[11] <= SourceChannelBdf:inst15.dat_out[11]
dat_out[12] <= SourceChannelBdf:inst15.dat_out[12]
dat_out[13] <= SourceChannelBdf:inst15.dat_out[13]
dat_out[14] <= SourceChannelBdf:inst15.dat_out[14]
dat_out[15] <= SourceChannelBdf:inst15.dat_out[15]
FLASH_A[0] <= <GND>
FLASH_A[1] <= <GND>
FLASH_A[2] <= <GND>
FLASH_A[3] <= <GND>
FLASH_A[4] <= <GND>
FLASH_A[5] <= <GND>
FLASH_A[6] <= <GND>
FLASH_A[7] <= <GND>
FLASH_A[8] <= <GND>
FLASH_A[9] <= <GND>
FLASH_A[10] <= <GND>
FLASH_A[11] <= <GND>
FLASH_A[12] <= <GND>
FLASH_A[13] <= <GND>
FLASH_A[14] <= <GND>
FLASH_A[15] <= <GND>
FLASH_A[16] <= <GND>
FLASH_A[17] <= <GND>
FLASH_A[18] <= <GND>
FLASH_A[19] <= <GND>
FLASH_A[20] <= <GND>
FLASH_A[21] <= <GND>
LED[0] <= inst32.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= <GND>
LED[2] <= <GND>
LED[3] <= <GND>
LED[4] <= gige_trans_cpu:inst.out_port_from_the_board_out[0]
LED[5] <= gige_trans_cpu:inst.out_port_from_the_board_out[1]
LED[6] <= gige_trans_cpu:inst.out_port_from_the_board_out[2]
LED[7] <= gige_trans_cpu:inst.out_port_from_the_board_out[3]
LED[8] <= gige_trans_cpu:inst.out_port_from_the_board_out[4]
LED[9] <= gige_trans_cpu:inst.out_port_from_the_board_out[5]
LED[10] <= gige_trans_cpu:inst.out_port_from_the_board_out[6]
LED[11] <= gige_trans_cpu:inst.out_port_from_the_board_out[7]
LED[12] <= <GND>
LED[13] <= <GND>
LED[14] <= <GND>
LED[15] <= <GND>
LVDS1_DATA[0] <= <GND>
LVDS1_DATA[1] <= <GND>
LVDS1_DATA[2] <= <GND>
LVDS1_DATA[3] <= <GND>
LVDS1_DATA[4] <= <GND>
LVDS1_DATA[5] <= <GND>
LVDS1_DATA[6] <= <GND>
LVDS1_DATA[7] <= <GND>
LVDS1_DATA[8] <= <GND>
LVDS1_DATA[9] <= <GND>
LVDS1_DATA[10] <= <GND>
LVDS1_DATA[11] <= <GND>
LVDS1_DATA[12] <= <GND>
LVDS1_DATA[13] <= <GND>
LVDS1_DATA[14] <= <GND>
LVDS1_DATA[15] <= <GND>
LVDS1_DATA[16] <= <GND>
LVDS1_DATA[17] <= <GND>
LVDS2_DATA[0] <= <GND>
LVDS2_DATA[1] <= <GND>
LVDS2_DATA[2] <= <GND>
LVDS2_DATA[3] <= <GND>
LVDS2_DATA[4] <= <GND>
LVDS2_DATA[5] <= <GND>
LVDS2_DATA[6] <= <GND>
LVDS2_DATA[7] <= <GND>
LVDS2_DATA[8] <= <GND>
LVDS2_DATA[9] <= <GND>
LVDS2_DATA[10] <= <GND>
LVDS2_DATA[11] <= <GND>
LVDS2_DATA[12] <= <GND>
LVDS2_DATA[13] <= <GND>
LVDS2_DATA[14] <= <GND>
LVDS2_DATA[15] <= <GND>
LVDS2_DATA[16] <= <GND>
LVDS2_DATA[17] <= <GND>
PHY_TXD[0] <= triple_speed_ethernet:inst22.gm_tx_d[0]
PHY_TXD[1] <= triple_speed_ethernet:inst22.gm_tx_d[1]
PHY_TXD[2] <= triple_speed_ethernet:inst22.gm_tx_d[2]
PHY_TXD[3] <= triple_speed_ethernet:inst22.gm_tx_d[3]
PHY_TXD[4] <= triple_speed_ethernet:inst22.gm_tx_d[4]
PHY_TXD[5] <= triple_speed_ethernet:inst22.gm_tx_d[5]
PHY_TXD[6] <= triple_speed_ethernet:inst22.gm_tx_d[6]
PHY_TXD[7] <= triple_speed_ethernet:inst22.gm_tx_d[7]
SDRAM_A_A[0] <= sdram_ctrl_blk:inst66.SDRAM_A[0]
SDRAM_A_A[1] <= sdram_ctrl_blk:inst66.SDRAM_A[1]
SDRAM_A_A[2] <= sdram_ctrl_blk:inst66.SDRAM_A[2]
SDRAM_A_A[3] <= sdram_ctrl_blk:inst66.SDRAM_A[3]
SDRAM_A_A[4] <= sdram_ctrl_blk:inst66.SDRAM_A[4]
SDRAM_A_A[5] <= sdram_ctrl_blk:inst66.SDRAM_A[5]
SDRAM_A_A[6] <= sdram_ctrl_blk:inst66.SDRAM_A[6]
SDRAM_A_A[7] <= sdram_ctrl_blk:inst66.SDRAM_A[7]
SDRAM_A_A[8] <= sdram_ctrl_blk:inst66.SDRAM_A[8]
SDRAM_A_A[9] <= sdram_ctrl_blk:inst66.SDRAM_A[9]
SDRAM_A_A[10] <= sdram_ctrl_blk:inst66.SDRAM_A[10]
SDRAM_A_A[11] <= sdram_ctrl_blk:inst66.SDRAM_A[11]
SDRAM_A_A[12] <= sdram_ctrl_blk:inst66.SDRAM_A[12]
SDRAM_A_A[13] <= sdram_ctrl_blk:inst66.SDRAM_A[13]
SDRAM_A_A[14] <= sdram_ctrl_blk:inst66.SDRAM_A[14]
SDRAM_E_A[0] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[0]
SDRAM_E_A[1] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[1]
SDRAM_E_A[2] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[2]
SDRAM_E_A[3] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[3]
SDRAM_E_A[4] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[4]
SDRAM_E_A[5] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[5]
SDRAM_E_A[6] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[6]
SDRAM_E_A[7] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[7]
SDRAM_E_A[8] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[8]
SDRAM_E_A[9] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[9]
SDRAM_E_A[10] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[10]
SDRAM_E_A[11] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[11]
SDRAM_E_A[12] <= gige_trans_cpu:inst.zs_addr_from_the_sdram_0[12]
SDRAM_E_A[13] <= gige_trans_cpu:inst.zs_ba_from_the_sdram_0[0]
SDRAM_E_A[14] <= gige_trans_cpu:inst.zs_ba_from_the_sdram_0[1]
SENDED[0] <= <GND>
SENDED[1] <= <GND>
SENDED[2] <= <GND>
SENDED[3] <= <GND>
SENDED[4] <= <GND>
SENDED[5] <= <GND>
SENDED[6] <= <GND>
SENDED[7] <= <GND>
FPGA_RESET1 => ~NO_FANOUT~
UART_RX1 => ~NO_FANOUT~
SMA_CLKIN1 => ~NO_FANOUT~
SMA_CLKIN2 => ~NO_FANOUT~
SMA_CLKIN3 => ~NO_FANOUT~
SMA_CLKIN4 => ~NO_FANOUT~
SMA_CLKIN5 => ~NO_FANOUT~
SMA_CLKIN6 => ~NO_FANOUT~
SMA_CLKIN7 => ~NO_FANOUT~
SMA_CLKIN8 => ~NO_FANOUT~
ATA1_DMARQ => ~NO_FANOUT~
ATA1_IORDY => ~NO_FANOUT~
ATA1_INTRQ => ~NO_FANOUT~
ATA2_INTRQ => ~NO_FANOUT~
ATA2_IORDY => ~NO_FANOUT~
ATA2_DMARQ => ~NO_FANOUT~
ATA3_INTRQ => ~NO_FANOUT~
ATA3_IORDY => ~NO_FANOUT~
ATA3_DMARQ => ~NO_FANOUT~
ATA5_INTRQ => ~NO_FANOUT~
ATA5_IORDY => ~NO_FANOUT~
ATA5_DMARQ => ~NO_FANOUT~
RECEIVED[0] => ~NO_FANOUT~
RECEIVED[1] => ~NO_FANOUT~
RECEIVED[2] => ~NO_FANOUT~
RECEIVED[3] => ~NO_FANOUT~
RECEIVED[4] => ~NO_FANOUT~
RECEIVED[5] => ~NO_FANOUT~
RECEIVED[6] => ~NO_FANOUT~
RECEIVED[7] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~


|gige_transport_top|sdram_phase180:inst25
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|gige_transport_top|sdram_phase180:inst25|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~2.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|gige_transport_top|triple_speed_ethernet:inst22
ff_tx_data[0] => ff_tx_data[0]~31.IN1
ff_tx_data[1] => ff_tx_data[1]~30.IN1
ff_tx_data[2] => ff_tx_data[2]~29.IN1
ff_tx_data[3] => ff_tx_data[3]~28.IN1
ff_tx_data[4] => ff_tx_data[4]~27.IN1
ff_tx_data[5] => ff_tx_data[5]~26.IN1
ff_tx_data[6] => ff_tx_data[6]~25.IN1
ff_tx_data[7] => ff_tx_data[7]~24.IN1
ff_tx_data[8] => ff_tx_data[8]~23.IN1
ff_tx_data[9] => ff_tx_data[9]~22.IN1
ff_tx_data[10] => ff_tx_data[10]~21.IN1
ff_tx_data[11] => ff_tx_data[11]~20.IN1
ff_tx_data[12] => ff_tx_data[12]~19.IN1
ff_tx_data[13] => ff_tx_data[13]~18.IN1
ff_tx_data[14] => ff_tx_data[14]~17.IN1
ff_tx_data[15] => ff_tx_data[15]~16.IN1
ff_tx_data[16] => ff_tx_data[16]~15.IN1
ff_tx_data[17] => ff_tx_data[17]~14.IN1
ff_tx_data[18] => ff_tx_data[18]~13.IN1
ff_tx_data[19] => ff_tx_data[19]~12.IN1
ff_tx_data[20] => ff_tx_data[20]~11.IN1
ff_tx_data[21] => ff_tx_data[21]~10.IN1
ff_tx_data[22] => ff_tx_data[22]~9.IN1
ff_tx_data[23] => ff_tx_data[23]~8.IN1
ff_tx_data[24] => ff_tx_data[24]~7.IN1
ff_tx_data[25] => ff_tx_data[25]~6.IN1
ff_tx_data[26] => ff_tx_data[26]~5.IN1
ff_tx_data[27] => ff_tx_data[27]~4.IN1
ff_tx_data[28] => ff_tx_data[28]~3.IN1
ff_tx_data[29] => ff_tx_data[29]~2.IN1
ff_tx_data[30] => ff_tx_data[30]~1.IN1
ff_tx_data[31] => ff_tx_data[31]~0.IN1
ff_tx_eop => ff_tx_eop~0.IN1
ff_tx_err => ff_tx_err~0.IN1
ff_tx_mod[0] => ff_tx_mod[0]~1.IN1
ff_tx_mod[1] => ff_tx_mod[1]~0.IN1
ff_tx_sop => ff_tx_sop~0.IN1
ff_tx_wren => ff_tx_wren~0.IN1
ff_tx_clk => ff_tx_clk~0.IN1
ff_rx_rdy => ff_rx_rdy~0.IN1
ff_rx_clk => ff_rx_clk~0.IN1
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
read => read~0.IN1
writedata[0] => writedata[0]~31.IN1
writedata[1] => writedata[1]~30.IN1
writedata[2] => writedata[2]~29.IN1
writedata[3] => writedata[3]~28.IN1
writedata[4] => writedata[4]~27.IN1
writedata[5] => writedata[5]~26.IN1
writedata[6] => writedata[6]~25.IN1
writedata[7] => writedata[7]~24.IN1
writedata[8] => writedata[8]~23.IN1
writedata[9] => writedata[9]~22.IN1
writedata[10] => writedata[10]~21.IN1
writedata[11] => writedata[11]~20.IN1
writedata[12] => writedata[12]~19.IN1
writedata[13] => writedata[13]~18.IN1
writedata[14] => writedata[14]~17.IN1
writedata[15] => writedata[15]~16.IN1
writedata[16] => writedata[16]~15.IN1
writedata[17] => writedata[17]~14.IN1
writedata[18] => writedata[18]~13.IN1
writedata[19] => writedata[19]~12.IN1
writedata[20] => writedata[20]~11.IN1
writedata[21] => writedata[21]~10.IN1
writedata[22] => writedata[22]~9.IN1
writedata[23] => writedata[23]~8.IN1
writedata[24] => writedata[24]~7.IN1
writedata[25] => writedata[25]~6.IN1
writedata[26] => writedata[26]~5.IN1
writedata[27] => writedata[27]~4.IN1
writedata[28] => writedata[28]~3.IN1
writedata[29] => writedata[29]~2.IN1
writedata[30] => writedata[30]~1.IN1
writedata[31] => writedata[31]~0.IN1
write => write~0.IN1
clk => clk~0.IN1
reset => reset~0.IN1
gm_rx_d[0] => gm_rx_d[0]~7.IN1
gm_rx_d[1] => gm_rx_d[1]~6.IN1
gm_rx_d[2] => gm_rx_d[2]~5.IN1
gm_rx_d[3] => gm_rx_d[3]~4.IN1
gm_rx_d[4] => gm_rx_d[4]~3.IN1
gm_rx_d[5] => gm_rx_d[5]~2.IN1
gm_rx_d[6] => gm_rx_d[6]~1.IN1
gm_rx_d[7] => gm_rx_d[7]~0.IN1
gm_rx_dv => gm_rx_dv~0.IN1
gm_rx_err => gm_rx_err~0.IN1
m_rx_d[0] => m_rx_d[0]~3.IN1
m_rx_d[1] => m_rx_d[1]~2.IN1
m_rx_d[2] => m_rx_d[2]~1.IN1
m_rx_d[3] => m_rx_d[3]~0.IN1
m_rx_en => m_rx_en~0.IN1
m_rx_err => m_rx_err~0.IN1
tx_clk => tx_clk~0.IN1
rx_clk => rx_clk~0.IN1
set_10 => set_10~0.IN1
set_1000 => set_1000~0.IN1
mdio_in => mdio_in~0.IN1
ff_tx_crc_fwd => ff_tx_crc_fwd~0.IN1
ff_tx_rdy <= altera_tse_mac:altera_tse_mac_inst.ff_tx_rdy
ff_rx_data[0] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[1] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[2] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[3] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[4] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[5] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[6] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[7] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[8] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[9] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[10] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[11] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[12] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[13] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[14] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[15] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[16] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[17] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[18] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[19] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[20] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[21] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[22] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[23] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[24] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[25] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[26] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[27] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[28] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[29] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[30] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_data[31] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_data
ff_rx_dval <= altera_tse_mac:altera_tse_mac_inst.ff_rx_dval
ff_rx_eop <= altera_tse_mac:altera_tse_mac_inst.ff_rx_eop
ff_rx_mod[0] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_mod
ff_rx_mod[1] <= altera_tse_mac:altera_tse_mac_inst.ff_rx_mod
ff_rx_sop <= altera_tse_mac:altera_tse_mac_inst.ff_rx_sop
rx_err[0] <= altera_tse_mac:altera_tse_mac_inst.rx_err
rx_err[1] <= altera_tse_mac:altera_tse_mac_inst.rx_err
rx_err[2] <= altera_tse_mac:altera_tse_mac_inst.rx_err
rx_err[3] <= altera_tse_mac:altera_tse_mac_inst.rx_err
rx_err[4] <= altera_tse_mac:altera_tse_mac_inst.rx_err
rx_err[5] <= altera_tse_mac:altera_tse_mac_inst.rx_err
readdata[0] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[1] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[2] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[3] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[4] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[5] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[6] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[7] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[8] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[9] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[10] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[11] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[12] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[13] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[14] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[15] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[16] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[17] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[18] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[19] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[20] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[21] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[22] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[23] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[24] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[25] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[26] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[27] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[28] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[29] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[30] <= altera_tse_mac:altera_tse_mac_inst.readdata
readdata[31] <= altera_tse_mac:altera_tse_mac_inst.readdata
waitrequest <= altera_tse_mac:altera_tse_mac_inst.waitrequest
gm_tx_d[0] <= altera_tse_mac:altera_tse_mac_inst.gm_tx_d
gm_tx_d[1] <= altera_tse_mac:altera_tse_mac_inst.gm_tx_d
gm_tx_d[2] <= altera_tse_mac:altera_tse_mac_inst.gm_tx_d
gm_tx_d[3] <= altera_tse_mac:altera_tse_mac_inst.gm_tx_d
gm_tx_d[4] <= altera_tse_mac:altera_tse_mac_inst.gm_tx_d
gm_tx_d[5] <= altera_tse_mac:altera_tse_mac_inst.gm_tx_d
gm_tx_d[6] <= altera_tse_mac:altera_tse_mac_inst.gm_tx_d
gm_tx_d[7] <= altera_tse_mac:altera_tse_mac_inst.gm_tx_d
gm_tx_en <= altera_tse_mac:altera_tse_mac_inst.gm_tx_en
gm_tx_err <= altera_tse_mac:altera_tse_mac_inst.gm_tx_err
m_tx_d[0] <= altera_tse_mac:altera_tse_mac_inst.m_tx_d
m_tx_d[1] <= altera_tse_mac:altera_tse_mac_inst.m_tx_d
m_tx_d[2] <= altera_tse_mac:altera_tse_mac_inst.m_tx_d
m_tx_d[3] <= altera_tse_mac:altera_tse_mac_inst.m_tx_d
m_tx_en <= altera_tse_mac:altera_tse_mac_inst.m_tx_en
m_tx_err <= altera_tse_mac:altera_tse_mac_inst.m_tx_err
ena_10 <= altera_tse_mac:altera_tse_mac_inst.ena_10
eth_mode <= altera_tse_mac:altera_tse_mac_inst.eth_mode
mdio_out <= altera_tse_mac:altera_tse_mac_inst.mdio_out
mdio_oen <= altera_tse_mac:altera_tse_mac_inst.mdio_oen
mdc <= altera_tse_mac:altera_tse_mac_inst.mdc
ff_tx_septy <= altera_tse_mac:altera_tse_mac_inst.ff_tx_septy
tx_ff_uflow <= altera_tse_mac:altera_tse_mac_inst.tx_ff_uflow
ff_tx_a_full <= altera_tse_mac:altera_tse_mac_inst.ff_tx_a_full
ff_tx_a_empty <= altera_tse_mac:altera_tse_mac_inst.ff_tx_a_empty
rx_err_stat[0] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[1] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[2] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[3] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[4] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[5] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[6] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[7] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[8] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[9] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[10] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[11] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[12] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[13] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[14] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[15] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[16] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_err_stat[17] <= altera_tse_mac:altera_tse_mac_inst.rx_err_stat
rx_frm_type[0] <= altera_tse_mac:altera_tse_mac_inst.rx_frm_type
rx_frm_type[1] <= altera_tse_mac:altera_tse_mac_inst.rx_frm_type
rx_frm_type[2] <= altera_tse_mac:altera_tse_mac_inst.rx_frm_type
rx_frm_type[3] <= altera_tse_mac:altera_tse_mac_inst.rx_frm_type
ff_rx_dsav <= altera_tse_mac:altera_tse_mac_inst.ff_rx_dsav
ff_rx_a_full <= altera_tse_mac:altera_tse_mac_inst.ff_rx_a_full
ff_rx_a_empty <= altera_tse_mac:altera_tse_mac_inst.ff_rx_a_empty


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst
clk => clk~0.IN1
read => read~0.IN1
write => write~0.IN1
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
writedata[0] => writedata[0]~31.IN1
writedata[1] => writedata[1]~30.IN1
writedata[2] => writedata[2]~29.IN1
writedata[3] => writedata[3]~28.IN1
writedata[4] => writedata[4]~27.IN1
writedata[5] => writedata[5]~26.IN1
writedata[6] => writedata[6]~25.IN1
writedata[7] => writedata[7]~24.IN1
writedata[8] => writedata[8]~23.IN1
writedata[9] => writedata[9]~22.IN1
writedata[10] => writedata[10]~21.IN1
writedata[11] => writedata[11]~20.IN1
writedata[12] => writedata[12]~19.IN1
writedata[13] => writedata[13]~18.IN1
writedata[14] => writedata[14]~17.IN1
writedata[15] => writedata[15]~16.IN1
writedata[16] => writedata[16]~15.IN1
writedata[17] => writedata[17]~14.IN1
writedata[18] => writedata[18]~13.IN1
writedata[19] => writedata[19]~12.IN1
writedata[20] => writedata[20]~11.IN1
writedata[21] => writedata[21]~10.IN1
writedata[22] => writedata[22]~9.IN1
writedata[23] => writedata[23]~8.IN1
writedata[24] => writedata[24]~7.IN1
writedata[25] => writedata[25]~6.IN1
writedata[26] => writedata[26]~5.IN1
writedata[27] => writedata[27]~4.IN1
writedata[28] => writedata[28]~3.IN1
writedata[29] => writedata[29]~2.IN1
writedata[30] => writedata[30]~1.IN1
writedata[31] => writedata[31]~0.IN1
readdata[0] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[1] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[2] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[3] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[4] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[5] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[6] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[7] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[8] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[9] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[10] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[11] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[12] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[13] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[14] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[15] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[16] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[17] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[18] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[19] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[20] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[21] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[22] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[23] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[24] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[25] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[26] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[27] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[28] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[29] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[30] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
readdata[31] <= altera_tse_top_gen_host:top_gen_host_inst.reg_data_out
waitrequest <= altera_tse_top_gen_host:top_gen_host_inst.reg_busy
reset => reset_reg_clk_int.IN5
reset_rx_clk => ~NO_FANOUT~
reset_tx_clk => ~NO_FANOUT~
reset_ff_rx_clk => ~NO_FANOUT~
reset_ff_tx_clk => ~NO_FANOUT~
ff_rx_clk => ff_rx_clk~0.IN1
ff_rx_data[0] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[1] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[2] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[3] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[4] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[5] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[6] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[7] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[8] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[9] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[10] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[11] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[12] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[13] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[14] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[15] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[16] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[17] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[18] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[19] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[20] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[21] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[22] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[23] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[24] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[25] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[26] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[27] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[28] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[29] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[30] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_data[31] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_data
ff_rx_mod[0] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_mod
ff_rx_mod[1] <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_mod
ff_rx_sop <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_sop
ff_rx_eop <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_eop
rx_err[0] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err
rx_err[1] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err
rx_err[2] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err
rx_err[3] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err
rx_err[4] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err
rx_err[5] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err
rx_err_stat[0] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[1] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[2] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[3] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[4] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[5] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[6] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[7] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[8] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[9] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[10] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[11] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[12] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[13] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[14] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[15] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[16] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_err_stat[17] <= altera_tse_top_gen_host:top_gen_host_inst.rx_err_stat
rx_frm_type[0] <= altera_tse_top_gen_host:top_gen_host_inst.rx_frm_type
rx_frm_type[1] <= altera_tse_top_gen_host:top_gen_host_inst.rx_frm_type
rx_frm_type[2] <= altera_tse_top_gen_host:top_gen_host_inst.rx_frm_type
rx_frm_type[3] <= altera_tse_top_gen_host:top_gen_host_inst.rx_frm_type
ff_rx_rdy => ff_rx_rdy~0.IN1
ff_rx_dval <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_dval
ff_rx_dsav <= altera_tse_top_gen_host:top_gen_host_inst.ff_rx_dsav
ff_tx_clk => ff_tx_clk~0.IN1
ff_tx_data[0] => ff_tx_data[0]~31.IN1
ff_tx_data[1] => ff_tx_data[1]~30.IN1
ff_tx_data[2] => ff_tx_data[2]~29.IN1
ff_tx_data[3] => ff_tx_data[3]~28.IN1
ff_tx_data[4] => ff_tx_data[4]~27.IN1
ff_tx_data[5] => ff_tx_data[5]~26.IN1
ff_tx_data[6] => ff_tx_data[6]~25.IN1
ff_tx_data[7] => ff_tx_data[7]~24.IN1
ff_tx_data[8] => ff_tx_data[8]~23.IN1
ff_tx_data[9] => ff_tx_data[9]~22.IN1
ff_tx_data[10] => ff_tx_data[10]~21.IN1
ff_tx_data[11] => ff_tx_data[11]~20.IN1
ff_tx_data[12] => ff_tx_data[12]~19.IN1
ff_tx_data[13] => ff_tx_data[13]~18.IN1
ff_tx_data[14] => ff_tx_data[14]~17.IN1
ff_tx_data[15] => ff_tx_data[15]~16.IN1
ff_tx_data[16] => ff_tx_data[16]~15.IN1
ff_tx_data[17] => ff_tx_data[17]~14.IN1
ff_tx_data[18] => ff_tx_data[18]~13.IN1
ff_tx_data[19] => ff_tx_data[19]~12.IN1
ff_tx_data[20] => ff_tx_data[20]~11.IN1
ff_tx_data[21] => ff_tx_data[21]~10.IN1
ff_tx_data[22] => ff_tx_data[22]~9.IN1
ff_tx_data[23] => ff_tx_data[23]~8.IN1
ff_tx_data[24] => ff_tx_data[24]~7.IN1
ff_tx_data[25] => ff_tx_data[25]~6.IN1
ff_tx_data[26] => ff_tx_data[26]~5.IN1
ff_tx_data[27] => ff_tx_data[27]~4.IN1
ff_tx_data[28] => ff_tx_data[28]~3.IN1
ff_tx_data[29] => ff_tx_data[29]~2.IN1
ff_tx_data[30] => ff_tx_data[30]~1.IN1
ff_tx_data[31] => ff_tx_data[31]~0.IN1
ff_tx_mod[0] => ff_tx_mod[0]~1.IN1
ff_tx_mod[1] => ff_tx_mod[1]~0.IN1
ff_tx_sop => ff_tx_sop~0.IN1
ff_tx_eop => ff_tx_eop~0.IN1
ff_tx_err => ff_tx_err~0.IN1
ff_tx_wren => ff_tx_wren~0.IN1
ff_tx_crc_fwd => ff_tx_crc_fwd~0.IN1
ff_tx_rdy <= altera_tse_top_gen_host:top_gen_host_inst.ff_tx_rdy
ff_tx_septy <= altera_tse_top_gen_host:top_gen_host_inst.ff_tx_septy
tx_ff_uflow <= altera_tse_top_gen_host:top_gen_host_inst.tx_ff_uflow
ff_rx_a_full <= altera_tse_top_gen_host:top_gen_host_inst.rx_a_full
ff_rx_a_empty <= altera_tse_top_gen_host:top_gen_host_inst.rx_a_empty
ff_tx_a_full <= altera_tse_top_gen_host:top_gen_host_inst.tx_a_full
ff_tx_a_empty <= altera_tse_top_gen_host:top_gen_host_inst.tx_a_empty
xoff_gen => xoff_gen~0.IN1
xon_gen => xon_gen~0.IN1
magic_sleep_n => magic_sleep_n~0.IN1
magic_wakeup <= altera_tse_top_gen_host:top_gen_host_inst.reg_wakeup
rx_clk => rx_clk~0.IN1
tx_clk => tx_clk~0.IN1
gm_rx_d[0] => gm_rx_d[0]~7.IN1
gm_rx_d[1] => gm_rx_d[1]~6.IN1
gm_rx_d[2] => gm_rx_d[2]~5.IN1
gm_rx_d[3] => gm_rx_d[3]~4.IN1
gm_rx_d[4] => gm_rx_d[4]~3.IN1
gm_rx_d[5] => gm_rx_d[5]~2.IN1
gm_rx_d[6] => gm_rx_d[6]~1.IN1
gm_rx_d[7] => gm_rx_d[7]~0.IN1
gm_rx_dv => gm_rx_dv~0.IN1
gm_rx_err => gm_rx_err~0.IN1
gm_tx_d[0] <= altera_tse_top_gen_host:top_gen_host_inst.gm_tx_d
gm_tx_d[1] <= altera_tse_top_gen_host:top_gen_host_inst.gm_tx_d
gm_tx_d[2] <= altera_tse_top_gen_host:top_gen_host_inst.gm_tx_d
gm_tx_d[3] <= altera_tse_top_gen_host:top_gen_host_inst.gm_tx_d
gm_tx_d[4] <= altera_tse_top_gen_host:top_gen_host_inst.gm_tx_d
gm_tx_d[5] <= altera_tse_top_gen_host:top_gen_host_inst.gm_tx_d
gm_tx_d[6] <= altera_tse_top_gen_host:top_gen_host_inst.gm_tx_d
gm_tx_d[7] <= altera_tse_top_gen_host:top_gen_host_inst.gm_tx_d
gm_tx_en <= altera_tse_top_gen_host:top_gen_host_inst.gm_tx_en
gm_tx_err <= altera_tse_top_gen_host:top_gen_host_inst.gm_tx_err
m_rx_d[0] => m_rx_d[0]~3.IN1
m_rx_d[1] => m_rx_d[1]~2.IN1
m_rx_d[2] => m_rx_d[2]~1.IN1
m_rx_d[3] => m_rx_d[3]~0.IN1
m_rx_en => m_rx_en~0.IN1
m_rx_err => m_rx_err~0.IN1
m_tx_d[0] <= altera_tse_top_gen_host:top_gen_host_inst.m_tx_d
m_tx_d[1] <= altera_tse_top_gen_host:top_gen_host_inst.m_tx_d
m_tx_d[2] <= altera_tse_top_gen_host:top_gen_host_inst.m_tx_d
m_tx_d[3] <= altera_tse_top_gen_host:top_gen_host_inst.m_tx_d
m_tx_en <= altera_tse_top_gen_host:top_gen_host_inst.m_tx_en
m_tx_err <= altera_tse_top_gen_host:top_gen_host_inst.m_tx_err
m_rx_crs => m_rx_crs~0.IN1
m_rx_col => m_rx_col~0.IN1
eth_mode <= altera_tse_top_gen_host:top_gen_host_inst.eth_mode
ena_10 <= altera_tse_top_gen_host:top_gen_host_inst.ena_10
set_10 => set_10~0.IN1
set_1000 => set_1000~0.IN1
mdc <= altera_tse_top_gen_host:top_gen_host_inst.mdc
mdio_in => mdio_in~0.IN1
mdio_out <= altera_tse_top_gen_host:top_gen_host_inst.mdio_out
mdio_oen <= altera_tse_top_gen_host:top_gen_host_inst.mdio_oen
tx_control <= altera_tse_top_gen_host:top_gen_host_inst.tx_control
rx_control => rx_control~0.IN1
rgmii_in[0] => rgmii_in[0]~3.IN1
rgmii_in[1] => rgmii_in[1]~2.IN1
rgmii_in[2] => rgmii_in[2]~1.IN1
rgmii_in[3] => rgmii_in[3]~0.IN1
rgmii_out[0] <= altera_tse_top_gen_host:top_gen_host_inst.rgmii_out
rgmii_out[1] <= altera_tse_top_gen_host:top_gen_host_inst.rgmii_out
rgmii_out[2] <= altera_tse_top_gen_host:top_gen_host_inst.rgmii_out
rgmii_out[3] <= altera_tse_top_gen_host:top_gen_host_inst.rgmii_out


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst
reset_rx_clk => reset_rx_clk~0.IN2
reset_tx_clk => reset_tx_clk~0.IN2
reset_ff_rx_clk => reset_ff_rx_clk~0.IN1
reset_ff_tx_clk => reset_ff_tx_clk~0.IN1
reset_reg_clk => reset_reg_clk~0.IN2
rx_clk => rx_clk~0.IN2
tx_clk => tx_clk~0.IN2
rx_clkena => rx_clkena~0.IN1
tx_clkena => tx_clkena~0.IN1
gm_rx_d[0] => gm_rx_d[0]~7.IN1
gm_rx_d[1] => gm_rx_d[1]~6.IN1
gm_rx_d[2] => gm_rx_d[2]~5.IN1
gm_rx_d[3] => gm_rx_d[3]~4.IN1
gm_rx_d[4] => gm_rx_d[4]~3.IN1
gm_rx_d[5] => gm_rx_d[5]~2.IN1
gm_rx_d[6] => gm_rx_d[6]~1.IN1
gm_rx_d[7] => gm_rx_d[7]~0.IN1
gm_rx_dv => gm_rx_dv~0.IN1
gm_rx_err => gm_rx_err~0.IN1
gm_tx_d[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.gm_tx_d
gm_tx_d[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.gm_tx_d
gm_tx_d[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.gm_tx_d
gm_tx_d[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.gm_tx_d
gm_tx_d[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.gm_tx_d
gm_tx_d[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.gm_tx_d
gm_tx_d[6] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.gm_tx_d
gm_tx_d[7] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.gm_tx_d
gm_tx_en <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.gm_tx_en
gm_tx_err <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.gm_tx_err
m_rx_crs => m_rx_crs~0.IN1
m_rx_col => m_rx_col~0.IN1
m_rx_d[0] => m_rx_d[0]~3.IN1
m_rx_d[1] => m_rx_d[1]~2.IN1
m_rx_d[2] => m_rx_d[2]~1.IN1
m_rx_d[3] => m_rx_d[3]~0.IN1
m_rx_en => m_rx_en~0.IN1
m_rx_err => m_rx_err~0.IN1
m_tx_d[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.m_tx_d
m_tx_d[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.m_tx_d
m_tx_d[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.m_tx_d
m_tx_d[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.m_tx_d
m_tx_en <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.m_tx_en
m_tx_err <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.m_tx_err
rx_control => ~NO_FANOUT~
rgmii_in[0] => ~NO_FANOUT~
rgmii_in[1] => ~NO_FANOUT~
rgmii_in[2] => ~NO_FANOUT~
rgmii_in[3] => ~NO_FANOUT~
tx_control <= <GND>
rgmii_out[0] <= <GND>
rgmii_out[1] <= <GND>
rgmii_out[2] <= <GND>
rgmii_out[3] <= <GND>
eth_mode <= altera_tse_mac_control:U_MAC_CONTROL.eth_mode
ena_10 <= altera_tse_mac_control:U_MAC_CONTROL.ena_10
set_10 => set_10~0.IN1
set_1000 => set_1000~0.IN1
ff_rx_clk => ff_rx_clk~0.IN1
ff_rx_data[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[6] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[7] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[8] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[9] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[10] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[11] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[12] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[13] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[14] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[15] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[16] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[17] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[18] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[19] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[20] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[21] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[22] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[23] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[24] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[25] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[26] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[27] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[28] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[29] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[30] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[31] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_mod[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mod
ff_rx_mod[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mod
ff_rx_sop <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_sop
ff_rx_eop <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_eop
rx_err[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err
rx_err[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[6] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[7] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[8] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[9] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[10] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[11] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[12] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[13] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[14] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[15] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[16] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[17] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_frm_type[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_ucast
rx_frm_type[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mcast
rx_frm_type[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_bcast
rx_frm_type[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_vlan
ff_rx_rdy => ff_rx_rdy_int.IN1
ff_rx_dval <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_dval
ff_rx_dsav <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_dsav
rx_a_full <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.rx_a_full
rx_a_empty <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.rx_a_empty
ff_tx_clk => ff_tx_clk~0.IN1
ff_tx_data[0] => ff_tx_data[0]~31.IN1
ff_tx_data[1] => ff_tx_data[1]~30.IN1
ff_tx_data[2] => ff_tx_data[2]~29.IN1
ff_tx_data[3] => ff_tx_data[3]~28.IN1
ff_tx_data[4] => ff_tx_data[4]~27.IN1
ff_tx_data[5] => ff_tx_data[5]~26.IN1
ff_tx_data[6] => ff_tx_data[6]~25.IN1
ff_tx_data[7] => ff_tx_data[7]~24.IN1
ff_tx_data[8] => ff_tx_data[8]~23.IN1
ff_tx_data[9] => ff_tx_data[9]~22.IN1
ff_tx_data[10] => ff_tx_data[10]~21.IN1
ff_tx_data[11] => ff_tx_data[11]~20.IN1
ff_tx_data[12] => ff_tx_data[12]~19.IN1
ff_tx_data[13] => ff_tx_data[13]~18.IN1
ff_tx_data[14] => ff_tx_data[14]~17.IN1
ff_tx_data[15] => ff_tx_data[15]~16.IN1
ff_tx_data[16] => ff_tx_data[16]~15.IN1
ff_tx_data[17] => ff_tx_data[17]~14.IN1
ff_tx_data[18] => ff_tx_data[18]~13.IN1
ff_tx_data[19] => ff_tx_data[19]~12.IN1
ff_tx_data[20] => ff_tx_data[20]~11.IN1
ff_tx_data[21] => ff_tx_data[21]~10.IN1
ff_tx_data[22] => ff_tx_data[22]~9.IN1
ff_tx_data[23] => ff_tx_data[23]~8.IN1
ff_tx_data[24] => ff_tx_data[24]~7.IN1
ff_tx_data[25] => ff_tx_data[25]~6.IN1
ff_tx_data[26] => ff_tx_data[26]~5.IN1
ff_tx_data[27] => ff_tx_data[27]~4.IN1
ff_tx_data[28] => ff_tx_data[28]~3.IN1
ff_tx_data[29] => ff_tx_data[29]~2.IN1
ff_tx_data[30] => ff_tx_data[30]~1.IN1
ff_tx_data[31] => ff_tx_data[31]~0.IN1
ff_tx_mod[0] => ff_tx_mod_int[0].IN1
ff_tx_mod[1] => ff_tx_mod_int[1].IN1
ff_tx_sop => ff_tx_sop~0.IN1
ff_tx_eop => ff_tx_eop~0.IN1
ff_tx_err => ff_tx_err~0.IN1
ff_tx_wren => ff_tx_wren~0.IN1
ff_tx_crc_fwd => ff_tx_crc_fwd_int.IN1
ff_tx_rdy <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_tx_rdy
ff_tx_septy <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_tx_septy
tx_ff_uflow <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_ff_uflow
tx_a_full <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_a_full
tx_a_empty <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_a_empty
xoff_gen => ~NO_FANOUT~
xon_gen => ~NO_FANOUT~
mdc <= altera_tse_top_mdio:U_MDIO.mdc
mdio_in => mdio_in~0.IN1
mdio_out <= altera_tse_top_mdio:U_MDIO.mdio_out
mdio_oen <= altera_tse_top_mdio:U_MDIO.mdio_oen
reg_clk => reg_clk~0.IN3
reg_rd => reg_rd~0.IN1
reg_wr => reg_wr~0.IN1
reg_addr[2] => reg_addr[2]~7.IN1
reg_addr[3] => reg_addr[3]~6.IN1
reg_addr[4] => reg_addr[4]~5.IN1
reg_addr[5] => reg_addr[5]~4.IN1
reg_addr[6] => reg_addr[6]~3.IN1
reg_addr[7] => reg_addr[7]~2.IN1
reg_addr[8] => reg_addr[8]~1.IN1
reg_addr[9] => reg_addr[9]~0.IN1
reg_data_in[0] => reg_data_in[0]~31.IN1
reg_data_in[1] => reg_data_in[1]~30.IN1
reg_data_in[2] => reg_data_in[2]~29.IN1
reg_data_in[3] => reg_data_in[3]~28.IN1
reg_data_in[4] => reg_data_in[4]~27.IN1
reg_data_in[5] => reg_data_in[5]~26.IN1
reg_data_in[6] => reg_data_in[6]~25.IN1
reg_data_in[7] => reg_data_in[7]~24.IN1
reg_data_in[8] => reg_data_in[8]~23.IN1
reg_data_in[9] => reg_data_in[9]~22.IN1
reg_data_in[10] => reg_data_in[10]~21.IN1
reg_data_in[11] => reg_data_in[11]~20.IN1
reg_data_in[12] => reg_data_in[12]~19.IN1
reg_data_in[13] => reg_data_in[13]~18.IN1
reg_data_in[14] => reg_data_in[14]~17.IN1
reg_data_in[15] => reg_data_in[15]~16.IN1
reg_data_in[16] => reg_data_in[16]~15.IN1
reg_data_in[17] => reg_data_in[17]~14.IN1
reg_data_in[18] => reg_data_in[18]~13.IN1
reg_data_in[19] => reg_data_in[19]~12.IN1
reg_data_in[20] => reg_data_in[20]~11.IN1
reg_data_in[21] => reg_data_in[21]~10.IN1
reg_data_in[22] => reg_data_in[22]~9.IN1
reg_data_in[23] => reg_data_in[23]~8.IN1
reg_data_in[24] => reg_data_in[24]~7.IN1
reg_data_in[25] => reg_data_in[25]~6.IN1
reg_data_in[26] => reg_data_in[26]~5.IN1
reg_data_in[27] => reg_data_in[27]~4.IN1
reg_data_in[28] => reg_data_in[28]~3.IN1
reg_data_in[29] => reg_data_in[29]~2.IN1
reg_data_in[30] => reg_data_in[30]~1.IN1
reg_data_in[31] => reg_data_in[31]~0.IN1
reg_data_out[0] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[1] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[2] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[3] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[4] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[5] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[6] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[7] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[8] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[9] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[10] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[11] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[12] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[13] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[14] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[15] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[16] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[17] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[18] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[19] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[20] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[21] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[22] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[23] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[24] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[25] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[26] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[27] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[28] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[29] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[30] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[31] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_busy <= altera_tse_mac_control:U_MAC_CONTROL.busy
reg_sleepN => reg_sleepN_int.IN1
reg_wakeup <= altera_tse_mac_control:U_MAC_CONTROL.reg_wakeup


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL
rx_clk => rx_clk~0.IN2
tx_clk => tx_clk~0.IN1
reset_rx_clk => reset_rx_clk~0.IN2
reset_tx_clk => reset_tx_clk~0.IN1
reset_reg_clk => reset_reg_clk~0.IN2
reg_clk => reg_clk~0.IN2
cs => cs~0.IN1
rd => rd~0.IN1
wr => wr~0.IN1
sel[0] => sel[0]~7.IN1
sel[1] => sel[1]~6.IN1
sel[2] => sel[2]~5.IN1
sel[3] => sel[3]~4.IN1
sel[4] => sel[4]~3.IN1
sel[5] => sel[5]~2.IN1
sel[6] => sel[6]~1.IN1
sel[7] => sel[7]~0.IN1
data_in[0] => data_in[0]~31.IN1
data_in[1] => data_in[1]~30.IN1
data_in[2] => data_in[2]~29.IN1
data_in[3] => data_in[3]~28.IN1
data_in[4] => data_in[4]~27.IN1
data_in[5] => data_in[5]~26.IN1
data_in[6] => data_in[6]~25.IN1
data_in[7] => data_in[7]~24.IN1
data_in[8] => data_in[8]~23.IN1
data_in[9] => data_in[9]~22.IN1
data_in[10] => data_in[10]~21.IN1
data_in[11] => data_in[11]~20.IN1
data_in[12] => data_in[12]~19.IN1
data_in[13] => data_in[13]~18.IN1
data_in[14] => data_in[14]~17.IN1
data_in[15] => data_in[15]~16.IN1
data_in[16] => data_in[16]~15.IN1
data_in[17] => data_in[17]~14.IN1
data_in[18] => data_in[18]~13.IN1
data_in[19] => data_in[19]~12.IN1
data_in[20] => data_in[20]~11.IN1
data_in[21] => data_in[21]~10.IN1
data_in[22] => data_in[22]~9.IN1
data_in[23] => data_in[23]~8.IN1
data_in[24] => data_in[24]~7.IN1
data_in[25] => data_in[25]~6.IN1
data_in[26] => data_in[26]~5.IN1
data_in[27] => data_in[27]~4.IN1
data_in[28] => data_in[28]~3.IN1
data_in[29] => data_in[29]~2.IN1
data_in[30] => data_in[30]~1.IN1
data_in[31] => data_in[31]~0.IN1
data_out[0] <= altera_tse_host_control:U_CTRL.data_out
data_out[1] <= altera_tse_host_control:U_CTRL.data_out
data_out[2] <= altera_tse_host_control:U_CTRL.data_out
data_out[3] <= altera_tse_host_control:U_CTRL.data_out
data_out[4] <= altera_tse_host_control:U_CTRL.data_out
data_out[5] <= altera_tse_host_control:U_CTRL.data_out
data_out[6] <= altera_tse_host_control:U_CTRL.data_out
data_out[7] <= altera_tse_host_control:U_CTRL.data_out
data_out[8] <= altera_tse_host_control:U_CTRL.data_out
data_out[9] <= altera_tse_host_control:U_CTRL.data_out
data_out[10] <= altera_tse_host_control:U_CTRL.data_out
data_out[11] <= altera_tse_host_control:U_CTRL.data_out
data_out[12] <= altera_tse_host_control:U_CTRL.data_out
data_out[13] <= altera_tse_host_control:U_CTRL.data_out
data_out[14] <= altera_tse_host_control:U_CTRL.data_out
data_out[15] <= altera_tse_host_control:U_CTRL.data_out
data_out[16] <= altera_tse_host_control:U_CTRL.data_out
data_out[17] <= altera_tse_host_control:U_CTRL.data_out
data_out[18] <= altera_tse_host_control:U_CTRL.data_out
data_out[19] <= altera_tse_host_control:U_CTRL.data_out
data_out[20] <= altera_tse_host_control:U_CTRL.data_out
data_out[21] <= altera_tse_host_control:U_CTRL.data_out
data_out[22] <= altera_tse_host_control:U_CTRL.data_out
data_out[23] <= altera_tse_host_control:U_CTRL.data_out
data_out[24] <= altera_tse_host_control:U_CTRL.data_out
data_out[25] <= altera_tse_host_control:U_CTRL.data_out
data_out[26] <= altera_tse_host_control:U_CTRL.data_out
data_out[27] <= altera_tse_host_control:U_CTRL.data_out
data_out[28] <= altera_tse_host_control:U_CTRL.data_out
data_out[29] <= altera_tse_host_control:U_CTRL.data_out
data_out[30] <= altera_tse_host_control:U_CTRL.data_out
data_out[31] <= altera_tse_host_control:U_CTRL.data_out
busy <= altera_tse_host_control:U_CTRL.busy
rx_section_empty[0] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[1] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[2] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[3] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[4] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[5] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[6] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[7] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[8] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[9] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[10] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_full[0] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[1] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[2] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[3] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[4] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[5] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[6] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[7] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[8] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[9] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[10] <= altera_tse_register_map:U_REG.rx_section_full
tx_section_empty[0] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[1] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[2] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[3] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[4] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[5] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[6] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[7] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[8] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[9] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[10] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_full[0] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[1] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[2] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[3] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[4] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[5] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[6] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[7] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[8] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[9] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[10] <= altera_tse_register_map:U_REG.tx_section_full
rx_ae_level[0] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[1] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[2] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[3] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[4] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[5] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[6] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[7] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[8] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[9] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[10] <= altera_tse_register_map:U_REG.rx_ae_level
rx_af_level[0] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[1] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[2] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[3] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[4] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[5] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[6] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[7] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[8] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[9] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[10] <= altera_tse_register_map:U_REG.rx_af_level
tx_ae_level[0] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[1] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[2] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[3] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[4] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[5] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[6] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[7] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[8] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[9] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[10] <= altera_tse_register_map:U_REG.tx_ae_level
tx_af_level[0] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[1] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[2] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[3] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[4] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[5] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[6] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[7] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[8] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[9] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[10] <= altera_tse_register_map:U_REG.tx_af_level
excess_col => excess_col~0.IN1
late_col => late_col~0.IN1
mac_addr[0] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[1] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[2] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[3] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[4] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[5] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[6] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[7] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[8] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[9] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[10] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[11] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[12] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[13] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[14] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[15] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[16] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[17] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[18] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[19] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[20] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[21] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[22] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[23] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[24] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[25] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[26] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[27] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[28] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[29] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[30] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[31] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[32] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[33] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[34] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[35] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[36] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[37] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[38] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[39] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[40] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[41] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[42] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[43] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[44] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[45] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[46] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[47] <= altera_tse_register_map:U_REG.mac_addr
pause_quant[0] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[1] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[2] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[3] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[4] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[5] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[6] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[7] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[8] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[9] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[10] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[11] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[12] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[13] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[14] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[15] <= altera_tse_register_map:U_REG.pause_quant
promis_en <= altera_tse_register_map:U_REG.promis_en
frm_length_max[0] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[1] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[2] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[3] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[4] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[5] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[6] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[7] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[8] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[9] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[10] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[11] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[12] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[13] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[14] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[15] <= altera_tse_register_map:U_REG.frm_length_max
pause_fwd <= altera_tse_register_map:U_REG.pause_fwd
pause_ignore <= altera_tse_register_map:U_REG.pause_ignore
pad_ena <= altera_tse_register_map:U_REG.pad_ena
ethernet_mode <= altera_tse_register_map:U_REG.ethernet_mode
eth_mode <= altera_tse_register_map:U_REG.eth_mode
set_1000 => set_1000~0.IN1
set_10 => set_10~0.IN1
enable_tx <= altera_tse_register_map:U_REG.enable_tx
enable_rx <= altera_tse_register_map:U_REG.enable_rx
hd_ena <= altera_tse_register_map:U_REG.hd_ena
tx_addr_ins <= altera_tse_register_map:U_REG.tx_addr_ins
crc_fwd <= altera_tse_register_map:U_REG.crc_fwd
sw_reset <= altera_tse_register_map:U_REG.sw_reset
mhash_sel <= altera_tse_register_map:U_REG.mhash_sel
cmd_frm_ena <= altera_tse_register_map:U_REG.cmd_frm_ena
no_lgth_check <= altera_tse_register_map:U_REG.no_lgth_check
ena_10 <= altera_tse_register_map:U_REG.ena_10
rx_err_frm_disc <= altera_tse_register_map:U_REG.rx_err_frm_disc
tx_ipg_len[0] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[1] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[2] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[3] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[4] <= altera_tse_register_map:U_REG.tx_ipg_len
rx_reset_done => rx_reset_done~0.IN1
magic_ena <= altera_tse_register_map:U_REG.magic_ena
magic_detect => magic_detect~0.IN1
sleep_ena <= altera_tse_register_map:U_REG.sleep_ena
reg_sleepn => reg_sleepn~0.IN1
reg_wakeup <= altera_tse_register_map:U_REG.reg_wakeup
xoff_gen <= altera_tse_register_map:U_REG.xoff_gen
xon_gen <= altera_tse_register_map:U_REG.xon_gen
tx_crc_fwd_in => tx_crc_fwd_in~0.IN1
tx_crc_fwd_out <= altera_tse_register_map:U_REG.tx_crc_fwd_out
tx_shift16 <= altera_tse_register_map:U_REG.tx_shift16
rx_shift16 <= altera_tse_register_map:U_REG.rx_shift16
lut_wren <= altera_tse_register_map:U_REG.lut_wren
lut_wdata <= altera_tse_register_map:U_REG.lut_wdata
lut_waddr[0] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[1] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[2] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[3] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[4] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[5] <= altera_tse_register_map:U_REG.lut_waddr
mdio_data_in[0] => mdio_data_in[0]~15.IN1
mdio_data_in[1] => mdio_data_in[1]~14.IN1
mdio_data_in[2] => mdio_data_in[2]~13.IN1
mdio_data_in[3] => mdio_data_in[3]~12.IN1
mdio_data_in[4] => mdio_data_in[4]~11.IN1
mdio_data_in[5] => mdio_data_in[5]~10.IN1
mdio_data_in[6] => mdio_data_in[6]~9.IN1
mdio_data_in[7] => mdio_data_in[7]~8.IN1
mdio_data_in[8] => mdio_data_in[8]~7.IN1
mdio_data_in[9] => mdio_data_in[9]~6.IN1
mdio_data_in[10] => mdio_data_in[10]~5.IN1
mdio_data_in[11] => mdio_data_in[11]~4.IN1
mdio_data_in[12] => mdio_data_in[12]~3.IN1
mdio_data_in[13] => mdio_data_in[13]~2.IN1
mdio_data_in[14] => mdio_data_in[14]~1.IN1
mdio_data_in[15] => mdio_data_in[15]~0.IN1
mdio_data_out[0] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[1] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[2] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[3] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[4] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[5] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[6] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[7] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[8] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[9] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[10] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[11] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[12] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[13] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[14] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[15] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_dev_addr[0] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[1] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[2] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[3] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[4] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_addr[0] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[1] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[2] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[3] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[4] <= altera_tse_register_map:U_REG.mdio_addr
mdio_cs <= altera_tse_register_map:U_REG.mdio_cs
mdio_rd <= altera_tse_register_map:U_REG.mdio_rd
mdio_wr <= altera_tse_register_map:U_REG.mdio_wr
mdio_busy => mdio_busy~0.IN1
pause_rcv => pause_rcv~0.IN1
pause_tx => pause_tx~0.IN1
frm_align_err => frm_align_err~0.IN1
frm_crc_err => frm_crc_err~0.IN1
long_crc_err => long_crc_err~0.IN1
short_crc_err => short_crc_err~0.IN1
frm_discard => frm_discard~0.IN1
rx_total_lgth[0] => rx_total_lgth[0]~15.IN1
rx_total_lgth[1] => rx_total_lgth[1]~14.IN1
rx_total_lgth[2] => rx_total_lgth[2]~13.IN1
rx_total_lgth[3] => rx_total_lgth[3]~12.IN1
rx_total_lgth[4] => rx_total_lgth[4]~11.IN1
rx_total_lgth[5] => rx_total_lgth[5]~10.IN1
rx_total_lgth[6] => rx_total_lgth[6]~9.IN1
rx_total_lgth[7] => rx_total_lgth[7]~8.IN1
rx_total_lgth[8] => rx_total_lgth[8]~7.IN1
rx_total_lgth[9] => rx_total_lgth[9]~6.IN1
rx_total_lgth[10] => rx_total_lgth[10]~5.IN1
rx_total_lgth[11] => rx_total_lgth[11]~4.IN1
rx_total_lgth[12] => rx_total_lgth[12]~3.IN1
rx_total_lgth[13] => rx_total_lgth[13]~2.IN1
rx_total_lgth[14] => rx_total_lgth[14]~1.IN1
rx_total_lgth[15] => rx_total_lgth[15]~0.IN1
rx_total_val => rx_total_val~0.IN1
rx_frm_stat_val => rx_frm_stat_val~0.IN1
rx_frm_err => rx_frm_err~0.IN1
rx_frm_length[0] => rx_frm_length[0]~15.IN1
rx_frm_length[1] => rx_frm_length[1]~14.IN1
rx_frm_length[2] => rx_frm_length[2]~13.IN1
rx_frm_length[3] => rx_frm_length[3]~12.IN1
rx_frm_length[4] => rx_frm_length[4]~11.IN1
rx_frm_length[5] => rx_frm_length[5]~10.IN1
rx_frm_length[6] => rx_frm_length[6]~9.IN1
rx_frm_length[7] => rx_frm_length[7]~8.IN1
rx_frm_length[8] => rx_frm_length[8]~7.IN1
rx_frm_length[9] => rx_frm_length[9]~6.IN1
rx_frm_length[10] => rx_frm_length[10]~5.IN1
rx_frm_length[11] => rx_frm_length[11]~4.IN1
rx_frm_length[12] => rx_frm_length[12]~3.IN1
rx_frm_length[13] => rx_frm_length[13]~2.IN1
rx_frm_length[14] => rx_frm_length[14]~1.IN1
rx_frm_length[15] => rx_frm_length[15]~0.IN1
rx_frm_vlan => rx_frm_vlan~0.IN1
rx_frm_stack_vlan => rx_frm_stack_vlan~0.IN1
rx_frm_unicast => rx_frm_unicast~0.IN1
rx_frm_broadcast => rx_frm_broadcast~0.IN1
rx_frm_mltcast => rx_frm_mltcast~0.IN1
tx_frm_stat_val => tx_frm_stat_val~0.IN1
tx_frm_err => tx_frm_err~0.IN1
tx_frm_length[0] => tx_frm_length[0]~15.IN1
tx_frm_length[1] => tx_frm_length[1]~14.IN1
tx_frm_length[2] => tx_frm_length[2]~13.IN1
tx_frm_length[3] => tx_frm_length[3]~12.IN1
tx_frm_length[4] => tx_frm_length[4]~11.IN1
tx_frm_length[5] => tx_frm_length[5]~10.IN1
tx_frm_length[6] => tx_frm_length[6]~9.IN1
tx_frm_length[7] => tx_frm_length[7]~8.IN1
tx_frm_length[8] => tx_frm_length[8]~7.IN1
tx_frm_length[9] => tx_frm_length[9]~6.IN1
tx_frm_length[10] => tx_frm_length[10]~5.IN1
tx_frm_length[11] => tx_frm_length[11]~4.IN1
tx_frm_length[12] => tx_frm_length[12]~3.IN1
tx_frm_length[13] => tx_frm_length[13]~2.IN1
tx_frm_length[14] => tx_frm_length[14]~1.IN1
tx_frm_length[15] => tx_frm_length[15]~0.IN1
tx_frm_unicast => tx_frm_unicast~0.IN1
tx_frm_broadcast => tx_frm_broadcast~0.IN1
tx_frm_mltcast => tx_frm_mltcast~0.IN1
gmii_loopback <= altera_tse_register_map:U_REG.gmii_loopback
smac_0[0] <= altera_tse_register_map:U_REG.smac_0
smac_0[1] <= altera_tse_register_map:U_REG.smac_0
smac_0[2] <= altera_tse_register_map:U_REG.smac_0
smac_0[3] <= altera_tse_register_map:U_REG.smac_0
smac_0[4] <= altera_tse_register_map:U_REG.smac_0
smac_0[5] <= altera_tse_register_map:U_REG.smac_0
smac_0[6] <= altera_tse_register_map:U_REG.smac_0
smac_0[7] <= altera_tse_register_map:U_REG.smac_0
smac_0[8] <= altera_tse_register_map:U_REG.smac_0
smac_0[9] <= altera_tse_register_map:U_REG.smac_0
smac_0[10] <= altera_tse_register_map:U_REG.smac_0
smac_0[11] <= altera_tse_register_map:U_REG.smac_0
smac_0[12] <= altera_tse_register_map:U_REG.smac_0
smac_0[13] <= altera_tse_register_map:U_REG.smac_0
smac_0[14] <= altera_tse_register_map:U_REG.smac_0
smac_0[15] <= altera_tse_register_map:U_REG.smac_0
smac_0[16] <= altera_tse_register_map:U_REG.smac_0
smac_0[17] <= altera_tse_register_map:U_REG.smac_0
smac_0[18] <= altera_tse_register_map:U_REG.smac_0
smac_0[19] <= altera_tse_register_map:U_REG.smac_0
smac_0[20] <= altera_tse_register_map:U_REG.smac_0
smac_0[21] <= altera_tse_register_map:U_REG.smac_0
smac_0[22] <= altera_tse_register_map:U_REG.smac_0
smac_0[23] <= altera_tse_register_map:U_REG.smac_0
smac_0[24] <= altera_tse_register_map:U_REG.smac_0
smac_0[25] <= altera_tse_register_map:U_REG.smac_0
smac_0[26] <= altera_tse_register_map:U_REG.smac_0
smac_0[27] <= altera_tse_register_map:U_REG.smac_0
smac_0[28] <= altera_tse_register_map:U_REG.smac_0
smac_0[29] <= altera_tse_register_map:U_REG.smac_0
smac_0[30] <= altera_tse_register_map:U_REG.smac_0
smac_0[31] <= altera_tse_register_map:U_REG.smac_0
smac_0[32] <= altera_tse_register_map:U_REG.smac_0
smac_0[33] <= altera_tse_register_map:U_REG.smac_0
smac_0[34] <= altera_tse_register_map:U_REG.smac_0
smac_0[35] <= altera_tse_register_map:U_REG.smac_0
smac_0[36] <= altera_tse_register_map:U_REG.smac_0
smac_0[37] <= altera_tse_register_map:U_REG.smac_0
smac_0[38] <= altera_tse_register_map:U_REG.smac_0
smac_0[39] <= altera_tse_register_map:U_REG.smac_0
smac_0[40] <= altera_tse_register_map:U_REG.smac_0
smac_0[41] <= altera_tse_register_map:U_REG.smac_0
smac_0[42] <= altera_tse_register_map:U_REG.smac_0
smac_0[43] <= altera_tse_register_map:U_REG.smac_0
smac_0[44] <= altera_tse_register_map:U_REG.smac_0
smac_0[45] <= altera_tse_register_map:U_REG.smac_0
smac_0[46] <= altera_tse_register_map:U_REG.smac_0
smac_0[47] <= altera_tse_register_map:U_REG.smac_0
smac_1[0] <= altera_tse_register_map:U_REG.smac_1
smac_1[1] <= altera_tse_register_map:U_REG.smac_1
smac_1[2] <= altera_tse_register_map:U_REG.smac_1
smac_1[3] <= altera_tse_register_map:U_REG.smac_1
smac_1[4] <= altera_tse_register_map:U_REG.smac_1
smac_1[5] <= altera_tse_register_map:U_REG.smac_1
smac_1[6] <= altera_tse_register_map:U_REG.smac_1
smac_1[7] <= altera_tse_register_map:U_REG.smac_1
smac_1[8] <= altera_tse_register_map:U_REG.smac_1
smac_1[9] <= altera_tse_register_map:U_REG.smac_1
smac_1[10] <= altera_tse_register_map:U_REG.smac_1
smac_1[11] <= altera_tse_register_map:U_REG.smac_1
smac_1[12] <= altera_tse_register_map:U_REG.smac_1
smac_1[13] <= altera_tse_register_map:U_REG.smac_1
smac_1[14] <= altera_tse_register_map:U_REG.smac_1
smac_1[15] <= altera_tse_register_map:U_REG.smac_1
smac_1[16] <= altera_tse_register_map:U_REG.smac_1
smac_1[17] <= altera_tse_register_map:U_REG.smac_1
smac_1[18] <= altera_tse_register_map:U_REG.smac_1
smac_1[19] <= altera_tse_register_map:U_REG.smac_1
smac_1[20] <= altera_tse_register_map:U_REG.smac_1
smac_1[21] <= altera_tse_register_map:U_REG.smac_1
smac_1[22] <= altera_tse_register_map:U_REG.smac_1
smac_1[23] <= altera_tse_register_map:U_REG.smac_1
smac_1[24] <= altera_tse_register_map:U_REG.smac_1
smac_1[25] <= altera_tse_register_map:U_REG.smac_1
smac_1[26] <= altera_tse_register_map:U_REG.smac_1
smac_1[27] <= altera_tse_register_map:U_REG.smac_1
smac_1[28] <= altera_tse_register_map:U_REG.smac_1
smac_1[29] <= altera_tse_register_map:U_REG.smac_1
smac_1[30] <= altera_tse_register_map:U_REG.smac_1
smac_1[31] <= altera_tse_register_map:U_REG.smac_1
smac_1[32] <= altera_tse_register_map:U_REG.smac_1
smac_1[33] <= altera_tse_register_map:U_REG.smac_1
smac_1[34] <= altera_tse_register_map:U_REG.smac_1
smac_1[35] <= altera_tse_register_map:U_REG.smac_1
smac_1[36] <= altera_tse_register_map:U_REG.smac_1
smac_1[37] <= altera_tse_register_map:U_REG.smac_1
smac_1[38] <= altera_tse_register_map:U_REG.smac_1
smac_1[39] <= altera_tse_register_map:U_REG.smac_1
smac_1[40] <= altera_tse_register_map:U_REG.smac_1
smac_1[41] <= altera_tse_register_map:U_REG.smac_1
smac_1[42] <= altera_tse_register_map:U_REG.smac_1
smac_1[43] <= altera_tse_register_map:U_REG.smac_1
smac_1[44] <= altera_tse_register_map:U_REG.smac_1
smac_1[45] <= altera_tse_register_map:U_REG.smac_1
smac_1[46] <= altera_tse_register_map:U_REG.smac_1
smac_1[47] <= altera_tse_register_map:U_REG.smac_1
smac_2[0] <= altera_tse_register_map:U_REG.smac_2
smac_2[1] <= altera_tse_register_map:U_REG.smac_2
smac_2[2] <= altera_tse_register_map:U_REG.smac_2
smac_2[3] <= altera_tse_register_map:U_REG.smac_2
smac_2[4] <= altera_tse_register_map:U_REG.smac_2
smac_2[5] <= altera_tse_register_map:U_REG.smac_2
smac_2[6] <= altera_tse_register_map:U_REG.smac_2
smac_2[7] <= altera_tse_register_map:U_REG.smac_2
smac_2[8] <= altera_tse_register_map:U_REG.smac_2
smac_2[9] <= altera_tse_register_map:U_REG.smac_2
smac_2[10] <= altera_tse_register_map:U_REG.smac_2
smac_2[11] <= altera_tse_register_map:U_REG.smac_2
smac_2[12] <= altera_tse_register_map:U_REG.smac_2
smac_2[13] <= altera_tse_register_map:U_REG.smac_2
smac_2[14] <= altera_tse_register_map:U_REG.smac_2
smac_2[15] <= altera_tse_register_map:U_REG.smac_2
smac_2[16] <= altera_tse_register_map:U_REG.smac_2
smac_2[17] <= altera_tse_register_map:U_REG.smac_2
smac_2[18] <= altera_tse_register_map:U_REG.smac_2
smac_2[19] <= altera_tse_register_map:U_REG.smac_2
smac_2[20] <= altera_tse_register_map:U_REG.smac_2
smac_2[21] <= altera_tse_register_map:U_REG.smac_2
smac_2[22] <= altera_tse_register_map:U_REG.smac_2
smac_2[23] <= altera_tse_register_map:U_REG.smac_2
smac_2[24] <= altera_tse_register_map:U_REG.smac_2
smac_2[25] <= altera_tse_register_map:U_REG.smac_2
smac_2[26] <= altera_tse_register_map:U_REG.smac_2
smac_2[27] <= altera_tse_register_map:U_REG.smac_2
smac_2[28] <= altera_tse_register_map:U_REG.smac_2
smac_2[29] <= altera_tse_register_map:U_REG.smac_2
smac_2[30] <= altera_tse_register_map:U_REG.smac_2
smac_2[31] <= altera_tse_register_map:U_REG.smac_2
smac_2[32] <= altera_tse_register_map:U_REG.smac_2
smac_2[33] <= altera_tse_register_map:U_REG.smac_2
smac_2[34] <= altera_tse_register_map:U_REG.smac_2
smac_2[35] <= altera_tse_register_map:U_REG.smac_2
smac_2[36] <= altera_tse_register_map:U_REG.smac_2
smac_2[37] <= altera_tse_register_map:U_REG.smac_2
smac_2[38] <= altera_tse_register_map:U_REG.smac_2
smac_2[39] <= altera_tse_register_map:U_REG.smac_2
smac_2[40] <= altera_tse_register_map:U_REG.smac_2
smac_2[41] <= altera_tse_register_map:U_REG.smac_2
smac_2[42] <= altera_tse_register_map:U_REG.smac_2
smac_2[43] <= altera_tse_register_map:U_REG.smac_2
smac_2[44] <= altera_tse_register_map:U_REG.smac_2
smac_2[45] <= altera_tse_register_map:U_REG.smac_2
smac_2[46] <= altera_tse_register_map:U_REG.smac_2
smac_2[47] <= altera_tse_register_map:U_REG.smac_2
smac_3[0] <= altera_tse_register_map:U_REG.smac_3
smac_3[1] <= altera_tse_register_map:U_REG.smac_3
smac_3[2] <= altera_tse_register_map:U_REG.smac_3
smac_3[3] <= altera_tse_register_map:U_REG.smac_3
smac_3[4] <= altera_tse_register_map:U_REG.smac_3
smac_3[5] <= altera_tse_register_map:U_REG.smac_3
smac_3[6] <= altera_tse_register_map:U_REG.smac_3
smac_3[7] <= altera_tse_register_map:U_REG.smac_3
smac_3[8] <= altera_tse_register_map:U_REG.smac_3
smac_3[9] <= altera_tse_register_map:U_REG.smac_3
smac_3[10] <= altera_tse_register_map:U_REG.smac_3
smac_3[11] <= altera_tse_register_map:U_REG.smac_3
smac_3[12] <= altera_tse_register_map:U_REG.smac_3
smac_3[13] <= altera_tse_register_map:U_REG.smac_3
smac_3[14] <= altera_tse_register_map:U_REG.smac_3
smac_3[15] <= altera_tse_register_map:U_REG.smac_3
smac_3[16] <= altera_tse_register_map:U_REG.smac_3
smac_3[17] <= altera_tse_register_map:U_REG.smac_3
smac_3[18] <= altera_tse_register_map:U_REG.smac_3
smac_3[19] <= altera_tse_register_map:U_REG.smac_3
smac_3[20] <= altera_tse_register_map:U_REG.smac_3
smac_3[21] <= altera_tse_register_map:U_REG.smac_3
smac_3[22] <= altera_tse_register_map:U_REG.smac_3
smac_3[23] <= altera_tse_register_map:U_REG.smac_3
smac_3[24] <= altera_tse_register_map:U_REG.smac_3
smac_3[25] <= altera_tse_register_map:U_REG.smac_3
smac_3[26] <= altera_tse_register_map:U_REG.smac_3
smac_3[27] <= altera_tse_register_map:U_REG.smac_3
smac_3[28] <= altera_tse_register_map:U_REG.smac_3
smac_3[29] <= altera_tse_register_map:U_REG.smac_3
smac_3[30] <= altera_tse_register_map:U_REG.smac_3
smac_3[31] <= altera_tse_register_map:U_REG.smac_3
smac_3[32] <= altera_tse_register_map:U_REG.smac_3
smac_3[33] <= altera_tse_register_map:U_REG.smac_3
smac_3[34] <= altera_tse_register_map:U_REG.smac_3
smac_3[35] <= altera_tse_register_map:U_REG.smac_3
smac_3[36] <= altera_tse_register_map:U_REG.smac_3
smac_3[37] <= altera_tse_register_map:U_REG.smac_3
smac_3[38] <= altera_tse_register_map:U_REG.smac_3
smac_3[39] <= altera_tse_register_map:U_REG.smac_3
smac_3[40] <= altera_tse_register_map:U_REG.smac_3
smac_3[41] <= altera_tse_register_map:U_REG.smac_3
smac_3[42] <= altera_tse_register_map:U_REG.smac_3
smac_3[43] <= altera_tse_register_map:U_REG.smac_3
smac_3[44] <= altera_tse_register_map:U_REG.smac_3
smac_3[45] <= altera_tse_register_map:U_REG.smac_3
smac_3[46] <= altera_tse_register_map:U_REG.smac_3
smac_3[47] <= altera_tse_register_map:U_REG.smac_3
tx_addr_sel[0] <= altera_tse_register_map:U_REG.tx_addr_sel
tx_addr_sel[1] <= altera_tse_register_map:U_REG.tx_addr_sel
tx_addr_sel[2] <= altera_tse_register_map:U_REG.tx_addr_sel


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG
rx_clk => rx_clk~0.IN2
tx_clk => tx_clk~0.IN2
reg_clk => reg_clk~0.IN4
reset_rx_clk => reset_rx_clk~0.IN1
reset_tx_clk => reset_tx_clk~0.IN1
reset_reg_clk => scratch[31].ACLR
reset_reg_clk => scratch[30].ACLR
reset_reg_clk => scratch[29].ACLR
reset_reg_clk => scratch[28].ACLR
reset_reg_clk => scratch[27].ACLR
reset_reg_clk => scratch[26].ACLR
reset_reg_clk => scratch[25].ACLR
reset_reg_clk => scratch[24].ACLR
reset_reg_clk => scratch[23].ACLR
reset_reg_clk => scratch[22].ACLR
reset_reg_clk => scratch[21].ACLR
reset_reg_clk => scratch[20].ACLR
reset_reg_clk => scratch[19].ACLR
reset_reg_clk => scratch[18].ACLR
reset_reg_clk => scratch[17].ACLR
reset_reg_clk => scratch[16].ACLR
reset_reg_clk => scratch[15].ACLR
reset_reg_clk => scratch[14].ACLR
reset_reg_clk => scratch[13].ACLR
reset_reg_clk => scratch[12].ACLR
reset_reg_clk => scratch[11].ACLR
reset_reg_clk => scratch[10].ACLR
reset_reg_clk => scratch[9].ACLR
reset_reg_clk => scratch[8].ACLR
reset_reg_clk => scratch[7].ACLR
reset_reg_clk => scratch[6].ACLR
reset_reg_clk => scratch[5].ACLR
reset_reg_clk => scratch[4].ACLR
reset_reg_clk => scratch[3].ACLR
reset_reg_clk => scratch[2].ACLR
reset_reg_clk => scratch[1].ACLR
reset_reg_clk => scratch[0].ACLR
reset_reg_clk => command_config[31].ACLR
reset_reg_clk => command_config[27].ACLR
reset_reg_clk => command_config[26].ACLR
reset_reg_clk => command_config[25].ACLR
reset_reg_clk => command_config[24].ACLR
reset_reg_clk => command_config[23].ACLR
reset_reg_clk => command_config[22].ACLR
reset_reg_clk => command_config[20].ACLR
reset_reg_clk => command_config[19].ACLR
reset_reg_clk => command_config[18].ACLR
reset_reg_clk => command_config[17].ACLR
reset_reg_clk => command_config[16].ACLR
reset_reg_clk => command_config[15].ACLR
reset_reg_clk => command_config[14].ACLR
reset_reg_clk => command_config[13].ACLR
reset_reg_clk => command_config[9].ACLR
reset_reg_clk => command_config[8].ACLR
reset_reg_clk => command_config[7].ACLR
reset_reg_clk => command_config[6].ACLR
reset_reg_clk => command_config[5].ACLR
reset_reg_clk => command_config[4].ACLR
reset_reg_clk => command_config[3].ACLR
reset_reg_clk => command_config[2].ACLR
reset_reg_clk => command_config[1].ACLR
reset_reg_clk => command_config[0].ACLR
reset_reg_clk => sleep_ena~reg0.ACLR
reset_reg_clk => mac_0[31].ACLR
reset_reg_clk => mac_0[30].ACLR
reset_reg_clk => mac_0[29].ACLR
reset_reg_clk => mac_0[28].ACLR
reset_reg_clk => mac_0[27].ACLR
reset_reg_clk => mac_0[26].ACLR
reset_reg_clk => mac_0[25].ACLR
reset_reg_clk => mac_0[24].ACLR
reset_reg_clk => mac_0[23].ACLR
reset_reg_clk => mac_0[22].ACLR
reset_reg_clk => mac_0[21].ACLR
reset_reg_clk => mac_0[20].ACLR
reset_reg_clk => mac_0[19].ACLR
reset_reg_clk => mac_0[18].ACLR
reset_reg_clk => mac_0[17].ACLR
reset_reg_clk => mac_0[16].ACLR
reset_reg_clk => mac_0[15].ACLR
reset_reg_clk => mac_0[14].ACLR
reset_reg_clk => mac_0[13].ACLR
reset_reg_clk => mac_0[12].ACLR
reset_reg_clk => mac_0[11].ACLR
reset_reg_clk => mac_0[10].ACLR
reset_reg_clk => mac_0[9].ACLR
reset_reg_clk => mac_0[8].ACLR
reset_reg_clk => mac_0[7].ACLR
reset_reg_clk => mac_0[6].ACLR
reset_reg_clk => mac_0[5].ACLR
reset_reg_clk => mac_0[4].ACLR
reset_reg_clk => mac_0[3].ACLR
reset_reg_clk => mac_0[2].ACLR
reset_reg_clk => mac_0[1].ACLR
reset_reg_clk => mac_0[0].ACLR
reset_reg_clk => mac_1[15].ACLR
reset_reg_clk => mac_1[14].ACLR
reset_reg_clk => mac_1[13].ACLR
reset_reg_clk => mac_1[12].ACLR
reset_reg_clk => mac_1[11].ACLR
reset_reg_clk => mac_1[10].ACLR
reset_reg_clk => mac_1[9].ACLR
reset_reg_clk => mac_1[8].ACLR
reset_reg_clk => mac_1[7].ACLR
reset_reg_clk => mac_1[6].ACLR
reset_reg_clk => mac_1[5].ACLR
reset_reg_clk => mac_1[4].ACLR
reset_reg_clk => mac_1[3].ACLR
reset_reg_clk => mac_1[2].ACLR
reset_reg_clk => mac_1[1].ACLR
reset_reg_clk => mac_1[0].ACLR
reset_reg_clk => frm_length[15].ACLR
reset_reg_clk => frm_length[14].ACLR
reset_reg_clk => frm_length[13].ACLR
reset_reg_clk => frm_length[12].ACLR
reset_reg_clk => frm_length[11].ACLR
reset_reg_clk => frm_length[10].PRESET
reset_reg_clk => frm_length[9].ACLR
reset_reg_clk => frm_length[8].PRESET
reset_reg_clk => frm_length[7].PRESET
reset_reg_clk => frm_length[6].PRESET
reset_reg_clk => frm_length[5].PRESET
reset_reg_clk => frm_length[4].ACLR
reset_reg_clk => frm_length[3].PRESET
reset_reg_clk => frm_length[2].PRESET
reset_reg_clk => frm_length[1].PRESET
reset_reg_clk => frm_length[0].ACLR
reset_reg_clk => rx_section_empty_reg[10].ACLR
reset_reg_clk => rx_section_empty_reg[9].ACLR
reset_reg_clk => rx_section_empty_reg[8].ACLR
reset_reg_clk => rx_section_empty_reg[7].ACLR
reset_reg_clk => rx_section_empty_reg[6].ACLR
reset_reg_clk => rx_section_empty_reg[5].ACLR
reset_reg_clk => rx_section_empty_reg[4].ACLR
reset_reg_clk => rx_section_empty_reg[3].ACLR
reset_reg_clk => rx_section_empty_reg[2].ACLR
reset_reg_clk => rx_section_empty_reg[1].ACLR
reset_reg_clk => rx_section_empty_reg[0].ACLR
reset_reg_clk => rx_section_full_reg[10].ACLR
reset_reg_clk => rx_section_full_reg[9].ACLR
reset_reg_clk => rx_section_full_reg[8].ACLR
reset_reg_clk => rx_section_full_reg[7].ACLR
reset_reg_clk => rx_section_full_reg[6].ACLR
reset_reg_clk => rx_section_full_reg[5].ACLR
reset_reg_clk => rx_section_full_reg[4].ACLR
reset_reg_clk => rx_section_full_reg[3].ACLR
reset_reg_clk => rx_section_full_reg[2].ACLR
reset_reg_clk => rx_section_full_reg[1].ACLR
reset_reg_clk => rx_section_full_reg[0].ACLR
reset_reg_clk => tx_section_empty_reg[10].ACLR
reset_reg_clk => tx_section_empty_reg[9].ACLR
reset_reg_clk => tx_section_empty_reg[8].ACLR
reset_reg_clk => tx_section_empty_reg[7].ACLR
reset_reg_clk => tx_section_empty_reg[6].ACLR
reset_reg_clk => tx_section_empty_reg[5].ACLR
reset_reg_clk => tx_section_empty_reg[4].ACLR
reset_reg_clk => tx_section_empty_reg[3].ACLR
reset_reg_clk => tx_section_empty_reg[2].ACLR
reset_reg_clk => tx_section_empty_reg[1].ACLR
reset_reg_clk => tx_section_empty_reg[0].ACLR
reset_reg_clk => tx_section_full_reg[10].ACLR
reset_reg_clk => tx_section_full_reg[9].ACLR
reset_reg_clk => tx_section_full_reg[8].ACLR
reset_reg_clk => tx_section_full_reg[7].ACLR
reset_reg_clk => tx_section_full_reg[6].ACLR
reset_reg_clk => tx_section_full_reg[5].ACLR
reset_reg_clk => tx_section_full_reg[4].ACLR
reset_reg_clk => tx_section_full_reg[3].ACLR
reset_reg_clk => tx_section_full_reg[2].ACLR
reset_reg_clk => tx_section_full_reg[1].ACLR
reset_reg_clk => tx_section_full_reg[0].ACLR
reset_reg_clk => rx_ae_level_reg[10].ACLR
reset_reg_clk => rx_ae_level_reg[9].ACLR
reset_reg_clk => rx_ae_level_reg[8].ACLR
reset_reg_clk => rx_ae_level_reg[7].ACLR
reset_reg_clk => rx_ae_level_reg[6].ACLR
reset_reg_clk => rx_ae_level_reg[5].ACLR
reset_reg_clk => rx_ae_level_reg[4].ACLR
reset_reg_clk => rx_ae_level_reg[3].ACLR
reset_reg_clk => rx_ae_level_reg[2].ACLR
reset_reg_clk => rx_ae_level_reg[1].ACLR
reset_reg_clk => rx_ae_level_reg[0].ACLR
reset_reg_clk => rx_af_level_reg[10].ACLR
reset_reg_clk => rx_af_level_reg[9].ACLR
reset_reg_clk => rx_af_level_reg[8].ACLR
reset_reg_clk => rx_af_level_reg[7].ACLR
reset_reg_clk => rx_af_level_reg[6].ACLR
reset_reg_clk => rx_af_level_reg[5].ACLR
reset_reg_clk => rx_af_level_reg[4].ACLR
reset_reg_clk => rx_af_level_reg[3].ACLR
reset_reg_clk => rx_af_level_reg[2].ACLR
reset_reg_clk => rx_af_level_reg[1].ACLR
reset_reg_clk => rx_af_level_reg[0].ACLR
reset_reg_clk => tx_ae_level_reg[10].ACLR
reset_reg_clk => tx_ae_level_reg[9].ACLR
reset_reg_clk => tx_ae_level_reg[8].ACLR
reset_reg_clk => tx_ae_level_reg[7].ACLR
reset_reg_clk => tx_ae_level_reg[6].ACLR
reset_reg_clk => tx_ae_level_reg[5].ACLR
reset_reg_clk => tx_ae_level_reg[4].ACLR
reset_reg_clk => tx_ae_level_reg[3].ACLR
reset_reg_clk => tx_ae_level_reg[2].ACLR
reset_reg_clk => tx_ae_level_reg[1].ACLR
reset_reg_clk => tx_ae_level_reg[0].ACLR
reset_reg_clk => tx_af_level_reg[10].ACLR
reset_reg_clk => tx_af_level_reg[9].ACLR
reset_reg_clk => tx_af_level_reg[8].ACLR
reset_reg_clk => tx_af_level_reg[7].ACLR
reset_reg_clk => tx_af_level_reg[6].ACLR
reset_reg_clk => tx_af_level_reg[5].ACLR
reset_reg_clk => tx_af_level_reg[4].ACLR
reset_reg_clk => tx_af_level_reg[3].ACLR
reset_reg_clk => tx_af_level_reg[2].ACLR
reset_reg_clk => tx_af_level_reg[1].ACLR
reset_reg_clk => tx_af_level_reg[0].ACLR
reset_reg_clk => mdio_addr0[4].ACLR
reset_reg_clk => mdio_addr0[3].ACLR
reset_reg_clk => mdio_addr0[2].ACLR
reset_reg_clk => mdio_addr0[1].ACLR
reset_reg_clk => mdio_addr0[0].ACLR
reset_reg_clk => mdio_addr1[4].ACLR
reset_reg_clk => mdio_addr1[3].ACLR
reset_reg_clk => mdio_addr1[2].ACLR
reset_reg_clk => mdio_addr1[1].ACLR
reset_reg_clk => mdio_addr1[0].PRESET
reset_reg_clk => tx_ipg_len_reg[4].ACLR
reset_reg_clk => tx_ipg_len_reg[3].ACLR
reset_reg_clk => tx_ipg_len_reg[2].ACLR
reset_reg_clk => tx_ipg_len_reg[1].ACLR
reset_reg_clk => tx_ipg_len_reg[0].ACLR
reset_reg_clk => reg_status.ACLR
reset_reg_clk => tx_cnt_done_reg1.ACLR
reset_reg_clk => tx_cnt_done_reg2.ACLR
reset_reg_clk => rx_cnt_done_reg1.ACLR
reset_reg_clk => rx_cnt_done_reg2.ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[31].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[30].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[29].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[28].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[27].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[26].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[25].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[24].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[23].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[22].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[21].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[20].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[19].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[18].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[17].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[16].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[15].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[14].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[13].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[12].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[11].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[10].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[9].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[8].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[7].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[6].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[5].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[4].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[3].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[2].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[1].ACLR
reset_reg_clk => msb_aOctetsTransmittedOK[0].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[31].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[30].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[29].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[28].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[27].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[26].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[25].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[24].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[23].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[22].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[21].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[20].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[19].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[18].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[17].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[16].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[15].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[14].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[13].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[12].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[11].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[10].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[9].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[8].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[7].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[6].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[5].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[4].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[3].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[2].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[1].ACLR
reset_reg_clk => msb_aOctetsReceivedOK[0].ACLR
reset_reg_clk => shadow_etherstatsoctets.ACLR
reset_reg_clk => msb_etherstatsoctets[31].ACLR
reset_reg_clk => msb_etherstatsoctets[30].ACLR
reset_reg_clk => msb_etherstatsoctets[29].ACLR
reset_reg_clk => msb_etherstatsoctets[28].ACLR
reset_reg_clk => msb_etherstatsoctets[27].ACLR
reset_reg_clk => msb_etherstatsoctets[26].ACLR
reset_reg_clk => msb_etherstatsoctets[25].ACLR
reset_reg_clk => msb_etherstatsoctets[24].ACLR
reset_reg_clk => msb_etherstatsoctets[23].ACLR
reset_reg_clk => msb_etherstatsoctets[22].ACLR
reset_reg_clk => msb_etherstatsoctets[21].ACLR
reset_reg_clk => msb_etherstatsoctets[20].ACLR
reset_reg_clk => msb_etherstatsoctets[19].ACLR
reset_reg_clk => msb_etherstatsoctets[18].ACLR
reset_reg_clk => msb_etherstatsoctets[17].ACLR
reset_reg_clk => msb_etherstatsoctets[16].ACLR
reset_reg_clk => msb_etherstatsoctets[15].ACLR
reset_reg_clk => msb_etherstatsoctets[14].ACLR
reset_reg_clk => msb_etherstatsoctets[13].ACLR
reset_reg_clk => msb_etherstatsoctets[12].ACLR
reset_reg_clk => msb_etherstatsoctets[11].ACLR
reset_reg_clk => msb_etherstatsoctets[10].ACLR
reset_reg_clk => msb_etherstatsoctets[9].ACLR
reset_reg_clk => msb_etherstatsoctets[8].ACLR
reset_reg_clk => msb_etherstatsoctets[7].ACLR
reset_reg_clk => msb_etherstatsoctets[6].ACLR
reset_reg_clk => msb_etherstatsoctets[5].ACLR
reset_reg_clk => msb_etherstatsoctets[4].ACLR
reset_reg_clk => msb_etherstatsoctets[3].ACLR
reset_reg_clk => msb_etherstatsoctets[2].ACLR
reset_reg_clk => msb_etherstatsoctets[1].ACLR
reset_reg_clk => msb_etherstatsoctets[0].ACLR
reset_reg_clk => tx_command_status[18].ACLR
reset_reg_clk => tx_command_status[17].ACLR
reset_reg_clk => rx_command_status[25].ACLR
reset_reg_clk => mdio_cs_reg.ACLR
reset_reg_clk => mdio_cs_int_reg.ACLR
reset_reg_clk => mdio_wr_reg.ACLR
reset_reg_clk => mdio_rd_reg.ACLR
reset_reg_clk => mdio_addr_reg[4].ACLR
reset_reg_clk => mdio_addr_reg[3].ACLR
reset_reg_clk => mdio_addr_reg[2].ACLR
reset_reg_clk => mdio_addr_reg[1].ACLR
reset_reg_clk => mdio_addr_reg[0].ACLR
reset_reg_clk => mdio_data_out_reg[15].ACLR
reset_reg_clk => mdio_data_out_reg[14].ACLR
reset_reg_clk => mdio_data_out_reg[13].ACLR
reset_reg_clk => mdio_data_out_reg[12].ACLR
reset_reg_clk => mdio_data_out_reg[11].ACLR
reset_reg_clk => mdio_data_out_reg[10].ACLR
reset_reg_clk => mdio_data_out_reg[9].ACLR
reset_reg_clk => mdio_data_out_reg[8].ACLR
reset_reg_clk => mdio_data_out_reg[7].ACLR
reset_reg_clk => mdio_data_out_reg[6].ACLR
reset_reg_clk => mdio_data_out_reg[5].ACLR
reset_reg_clk => mdio_data_out_reg[4].ACLR
reset_reg_clk => mdio_data_out_reg[3].ACLR
reset_reg_clk => mdio_data_out_reg[2].ACLR
reset_reg_clk => mdio_data_out_reg[1].ACLR
reset_reg_clk => mdio_data_out_reg[0].ACLR
reset_reg_clk => mdio_dev_addr_reg[4].ACLR
reset_reg_clk => mdio_dev_addr_reg[3].ACLR
reset_reg_clk => mdio_dev_addr_reg[2].ACLR
reset_reg_clk => mdio_dev_addr_reg[1].ACLR
reset_reg_clk => mdio_dev_addr_reg[0].ACLR
reset_reg_clk => reg_data_out[31]~reg0.ACLR
reset_reg_clk => reg_data_out[30]~reg0.ACLR
reset_reg_clk => reg_data_out[29]~reg0.ACLR
reset_reg_clk => reg_data_out[28]~reg0.ACLR
reset_reg_clk => reg_data_out[27]~reg0.ACLR
reset_reg_clk => reg_data_out[26]~reg0.ACLR
reset_reg_clk => reg_data_out[25]~reg0.ACLR
reset_reg_clk => reg_data_out[24]~reg0.ACLR
reset_reg_clk => reg_data_out[23]~reg0.ACLR
reset_reg_clk => reg_data_out[22]~reg0.ACLR
reset_reg_clk => reg_data_out[21]~reg0.ACLR
reset_reg_clk => reg_data_out[20]~reg0.ACLR
reset_reg_clk => reg_data_out[19]~reg0.ACLR
reset_reg_clk => reg_data_out[18]~reg0.ACLR
reset_reg_clk => reg_data_out[17]~reg0.ACLR
reset_reg_clk => reg_data_out[16]~reg0.ACLR
reset_reg_clk => reg_data_out[15]~reg0.ACLR
reset_reg_clk => reg_data_out[14]~reg0.ACLR
reset_reg_clk => reg_data_out[13]~reg0.ACLR
reset_reg_clk => reg_data_out[12]~reg0.ACLR
reset_reg_clk => reg_data_out[11]~reg0.ACLR
reset_reg_clk => reg_data_out[10]~reg0.ACLR
reset_reg_clk => reg_data_out[9]~reg0.ACLR
reset_reg_clk => reg_data_out[8]~reg0.ACLR
reset_reg_clk => reg_data_out[7]~reg0.ACLR
reset_reg_clk => reg_data_out[6]~reg0.ACLR
reset_reg_clk => reg_data_out[5]~reg0.ACLR
reset_reg_clk => reg_data_out[4]~reg0.ACLR
reset_reg_clk => reg_data_out[3]~reg0.ACLR
reset_reg_clk => reg_data_out[2]~reg0.ACLR
reset_reg_clk => reg_data_out[1]~reg0.ACLR
reset_reg_clk => reg_data_out[0]~reg0.ACLR
reg_rd => mdio_rd_reg.DATAIN
reg_rd => reg_data_out~33.OUTPUTSELECT
reg_rd => reg_data_out~32.OUTPUTSELECT
reg_rd => reg_data_out~31.OUTPUTSELECT
reg_rd => reg_data_out~30.OUTPUTSELECT
reg_rd => reg_data_out~29.OUTPUTSELECT
reg_rd => reg_data_out~28.OUTPUTSELECT
reg_rd => reg_data_out~27.OUTPUTSELECT
reg_rd => reg_data_out~26.OUTPUTSELECT
reg_rd => reg_data_out~25.OUTPUTSELECT
reg_rd => reg_data_out~24.OUTPUTSELECT
reg_rd => reg_data_out~23.OUTPUTSELECT
reg_rd => reg_data_out~22.OUTPUTSELECT
reg_rd => reg_data_out~21.OUTPUTSELECT
reg_rd => reg_data_out~20.OUTPUTSELECT
reg_rd => reg_data_out~19.OUTPUTSELECT
reg_rd => reg_data_out~18.OUTPUTSELECT
reg_rd => reg_data_out~17.OUTPUTSELECT
reg_rd => reg_data_out~16.OUTPUTSELECT
reg_rd => reg_data_out~15.OUTPUTSELECT
reg_rd => reg_data_out~14.OUTPUTSELECT
reg_rd => reg_data_out~13.OUTPUTSELECT
reg_rd => reg_data_out~12.OUTPUTSELECT
reg_rd => reg_data_out~11.OUTPUTSELECT
reg_rd => reg_data_out~10.OUTPUTSELECT
reg_rd => reg_data_out~9.OUTPUTSELECT
reg_rd => reg_data_out~8.OUTPUTSELECT
reg_rd => reg_data_out~7.OUTPUTSELECT
reg_rd => reg_data_out~6.OUTPUTSELECT
reg_rd => reg_data_out~5.OUTPUTSELECT
reg_rd => reg_data_out~4.OUTPUTSELECT
reg_rd => reg_data_out~3.OUTPUTSELECT
reg_rd => reg_data_out~2.OUTPUTSELECT
reg_rd => always55~1.IN1
reg_rd => always47~0.IN0
reg_rd => always44~0.IN0
reg_rd => always43~0.IN0
reg_rd => always34~0.IN1
reg_wr => mdio_wr_reg.DATAIN
reg_wr => always55~1.IN0
reg_wr => always54~0.IN0
reg_wr => always51~0.IN0
reg_wr => always33~0.IN0
reg_wr => always32~0.IN0
reg_wr => always30~0.IN0
reg_wr => always28~0.IN0
reg_wr => always26~0.IN0
reg_wr => always24~0.IN0
reg_wr => always22~0.IN0
reg_wr => always20~0.IN0
reg_wr => always18~0.IN0
reg_wr => always16~0.IN0
reg_wr => always14~0.IN0
reg_wr => always12~0.IN0
reg_wr => always10~0.IN0
reg_wr => always8~0.IN0
reg_wr => always2~0.IN0
reg_wr => always0~0.IN1
reg_timout => reg_status~2.OUTPUTSELECT
reg_timout => command_config~9.OUTPUTSELECT
reg_timout => command_config~6.OUTPUTSELECT
reg_sel[0] => reg_sel[0]~7.IN2
reg_sel[1] => reg_sel[1]~6.IN2
reg_sel[2] => reg_sel[2]~5.IN2
reg_sel[3] => reg_sel[3]~4.IN2
reg_sel[4] => reg_sel[4]~3.IN2
reg_sel[5] => reg_sel[5]~2.IN2
reg_sel[6] => reg_sel[6]~1.IN2
reg_sel[7] => reg_sel[7]~0.IN2
reg_data_in[0] => mdio_data_out_reg[0].DATAIN
reg_data_in[0] => frm_length~31.DATAB
reg_data_in[0] => command_config~1.DATAB
reg_data_in[0] => scratch[0].DATAIN
reg_data_in[0] => mac_0[0].DATAIN
reg_data_in[0] => mac_1[0].DATAIN
reg_data_in[0] => rx_section_empty_reg[0].DATAIN
reg_data_in[0] => rx_section_full_reg[0].DATAIN
reg_data_in[0] => tx_section_empty_reg[0].DATAIN
reg_data_in[0] => tx_section_full_reg[0].DATAIN
reg_data_in[0] => rx_ae_level_reg[0].DATAIN
reg_data_in[0] => rx_af_level_reg[0].DATAIN
reg_data_in[0] => tx_ae_level_reg[0].DATAIN
reg_data_in[0] => tx_af_level_reg[0].DATAIN
reg_data_in[0] => mdio_addr0[0].DATAIN
reg_data_in[0] => mdio_addr1[0].DATAIN
reg_data_in[0] => tx_ipg_len_reg[0].DATAIN
reg_data_in[1] => mdio_data_out_reg[1].DATAIN
reg_data_in[1] => frm_length~30.DATAB
reg_data_in[1] => command_config~0.DATAB
reg_data_in[1] => scratch[1].DATAIN
reg_data_in[1] => mac_0[1].DATAIN
reg_data_in[1] => mac_1[1].DATAIN
reg_data_in[1] => rx_section_empty_reg[1].DATAIN
reg_data_in[1] => rx_section_full_reg[1].DATAIN
reg_data_in[1] => tx_section_empty_reg[1].DATAIN
reg_data_in[1] => tx_section_full_reg[1].DATAIN
reg_data_in[1] => rx_ae_level_reg[1].DATAIN
reg_data_in[1] => rx_af_level_reg[1].DATAIN
reg_data_in[1] => tx_ae_level_reg[1].DATAIN
reg_data_in[1] => tx_af_level_reg[1].DATAIN
reg_data_in[1] => mdio_addr0[1].DATAIN
reg_data_in[1] => mdio_addr1[1].DATAIN
reg_data_in[1] => tx_ipg_len_reg[1].DATAIN
reg_data_in[2] => mdio_data_out_reg[2].DATAIN
reg_data_in[2] => frm_length~29.DATAB
reg_data_in[2] => scratch[2].DATAIN
reg_data_in[2] => command_config[2].DATAIN
reg_data_in[2] => mac_0[2].DATAIN
reg_data_in[2] => mac_1[2].DATAIN
reg_data_in[2] => rx_section_empty_reg[2].DATAIN
reg_data_in[2] => rx_section_full_reg[2].DATAIN
reg_data_in[2] => tx_section_empty_reg[2].DATAIN
reg_data_in[2] => tx_section_full_reg[2].DATAIN
reg_data_in[2] => rx_ae_level_reg[2].DATAIN
reg_data_in[2] => rx_af_level_reg[2].DATAIN
reg_data_in[2] => tx_ae_level_reg[2].DATAIN
reg_data_in[2] => tx_af_level_reg[2].DATAIN
reg_data_in[2] => mdio_addr0[2].DATAIN
reg_data_in[2] => mdio_addr1[2].DATAIN
reg_data_in[2] => tx_ipg_len_reg[2].DATAIN
reg_data_in[3] => mdio_data_out_reg[3].DATAIN
reg_data_in[3] => frm_length~28.DATAB
reg_data_in[3] => scratch[3].DATAIN
reg_data_in[3] => command_config[3].DATAIN
reg_data_in[3] => mac_0[3].DATAIN
reg_data_in[3] => mac_1[3].DATAIN
reg_data_in[3] => rx_section_empty_reg[3].DATAIN
reg_data_in[3] => rx_section_full_reg[3].DATAIN
reg_data_in[3] => tx_section_empty_reg[3].DATAIN
reg_data_in[3] => tx_section_full_reg[3].DATAIN
reg_data_in[3] => rx_ae_level_reg[3].DATAIN
reg_data_in[3] => rx_af_level_reg[3].DATAIN
reg_data_in[3] => tx_ae_level_reg[3].DATAIN
reg_data_in[3] => tx_af_level_reg[3].DATAIN
reg_data_in[3] => mdio_addr0[3].DATAIN
reg_data_in[3] => mdio_addr1[3].DATAIN
reg_data_in[3] => tx_ipg_len_reg[3].DATAIN
reg_data_in[4] => mdio_data_out_reg[4].DATAIN
reg_data_in[4] => frm_length~27.DATAB
reg_data_in[4] => scratch[4].DATAIN
reg_data_in[4] => command_config[4].DATAIN
reg_data_in[4] => mac_0[4].DATAIN
reg_data_in[4] => mac_1[4].DATAIN
reg_data_in[4] => rx_section_empty_reg[4].DATAIN
reg_data_in[4] => rx_section_full_reg[4].DATAIN
reg_data_in[4] => tx_section_empty_reg[4].DATAIN
reg_data_in[4] => tx_section_full_reg[4].DATAIN
reg_data_in[4] => rx_ae_level_reg[4].DATAIN
reg_data_in[4] => rx_af_level_reg[4].DATAIN
reg_data_in[4] => tx_ae_level_reg[4].DATAIN
reg_data_in[4] => tx_af_level_reg[4].DATAIN
reg_data_in[4] => mdio_addr0[4].DATAIN
reg_data_in[4] => mdio_addr1[4].DATAIN
reg_data_in[4] => tx_ipg_len_reg[4].DATAIN
reg_data_in[5] => mdio_data_out_reg[5].DATAIN
reg_data_in[5] => frm_length~26.DATAB
reg_data_in[5] => scratch[5].DATAIN
reg_data_in[5] => command_config[5].DATAIN
reg_data_in[5] => mac_0[5].DATAIN
reg_data_in[5] => mac_1[5].DATAIN
reg_data_in[5] => rx_section_empty_reg[5].DATAIN
reg_data_in[5] => rx_section_full_reg[5].DATAIN
reg_data_in[5] => tx_section_empty_reg[5].DATAIN
reg_data_in[5] => tx_section_full_reg[5].DATAIN
reg_data_in[5] => rx_ae_level_reg[5].DATAIN
reg_data_in[5] => rx_af_level_reg[5].DATAIN
reg_data_in[5] => tx_ae_level_reg[5].DATAIN
reg_data_in[5] => tx_af_level_reg[5].DATAIN
reg_data_in[6] => mdio_data_out_reg[6].DATAIN
reg_data_in[6] => frm_length~25.DATAB
reg_data_in[6] => scratch[6].DATAIN
reg_data_in[6] => command_config[6].DATAIN
reg_data_in[6] => mac_0[6].DATAIN
reg_data_in[6] => mac_1[6].DATAIN
reg_data_in[6] => rx_section_empty_reg[6].DATAIN
reg_data_in[6] => rx_section_full_reg[6].DATAIN
reg_data_in[6] => tx_section_empty_reg[6].DATAIN
reg_data_in[6] => tx_section_full_reg[6].DATAIN
reg_data_in[6] => rx_ae_level_reg[6].DATAIN
reg_data_in[6] => rx_af_level_reg[6].DATAIN
reg_data_in[6] => tx_ae_level_reg[6].DATAIN
reg_data_in[6] => tx_af_level_reg[6].DATAIN
reg_data_in[7] => mdio_data_out_reg[7].DATAIN
reg_data_in[7] => frm_length~24.DATAB
reg_data_in[7] => scratch[7].DATAIN
reg_data_in[7] => command_config[7].DATAIN
reg_data_in[7] => mac_0[7].DATAIN
reg_data_in[7] => mac_1[7].DATAIN
reg_data_in[7] => rx_section_empty_reg[7].DATAIN
reg_data_in[7] => rx_section_full_reg[7].DATAIN
reg_data_in[7] => tx_section_empty_reg[7].DATAIN
reg_data_in[7] => tx_section_full_reg[7].DATAIN
reg_data_in[7] => rx_ae_level_reg[7].DATAIN
reg_data_in[7] => rx_af_level_reg[7].DATAIN
reg_data_in[7] => tx_ae_level_reg[7].DATAIN
reg_data_in[7] => tx_af_level_reg[7].DATAIN
reg_data_in[8] => mdio_data_out_reg[8].DATAIN
reg_data_in[8] => frm_length~23.DATAB
reg_data_in[8] => scratch[8].DATAIN
reg_data_in[8] => command_config[8].DATAIN
reg_data_in[8] => mac_0[8].DATAIN
reg_data_in[8] => mac_1[8].DATAIN
reg_data_in[8] => rx_section_empty_reg[8].DATAIN
reg_data_in[8] => rx_section_full_reg[8].DATAIN
reg_data_in[8] => tx_section_empty_reg[8].DATAIN
reg_data_in[8] => tx_section_full_reg[8].DATAIN
reg_data_in[8] => rx_ae_level_reg[8].DATAIN
reg_data_in[8] => rx_af_level_reg[8].DATAIN
reg_data_in[8] => tx_ae_level_reg[8].DATAIN
reg_data_in[8] => tx_af_level_reg[8].DATAIN
reg_data_in[9] => mdio_data_out_reg[9].DATAIN
reg_data_in[9] => frm_length~22.DATAB
reg_data_in[9] => scratch[9].DATAIN
reg_data_in[9] => command_config[9].DATAIN
reg_data_in[9] => mac_0[9].DATAIN
reg_data_in[9] => mac_1[9].DATAIN
reg_data_in[9] => rx_section_empty_reg[9].DATAIN
reg_data_in[9] => rx_section_full_reg[9].DATAIN
reg_data_in[9] => tx_section_empty_reg[9].DATAIN
reg_data_in[9] => tx_section_full_reg[9].DATAIN
reg_data_in[9] => rx_ae_level_reg[9].DATAIN
reg_data_in[9] => rx_af_level_reg[9].DATAIN
reg_data_in[9] => tx_ae_level_reg[9].DATAIN
reg_data_in[9] => tx_af_level_reg[9].DATAIN
reg_data_in[10] => mdio_data_out_reg[10].DATAIN
reg_data_in[10] => frm_length~21.DATAB
reg_data_in[10] => scratch[10].DATAIN
reg_data_in[10] => mac_0[10].DATAIN
reg_data_in[10] => mac_1[10].DATAIN
reg_data_in[10] => rx_section_empty_reg[10].DATAIN
reg_data_in[10] => rx_section_full_reg[10].DATAIN
reg_data_in[10] => tx_section_empty_reg[10].DATAIN
reg_data_in[10] => tx_section_full_reg[10].DATAIN
reg_data_in[10] => rx_ae_level_reg[10].DATAIN
reg_data_in[10] => rx_af_level_reg[10].DATAIN
reg_data_in[10] => tx_ae_level_reg[10].DATAIN
reg_data_in[10] => tx_af_level_reg[10].DATAIN
reg_data_in[11] => mdio_data_out_reg[11].DATAIN
reg_data_in[11] => frm_length~20.DATAB
reg_data_in[11] => scratch[11].DATAIN
reg_data_in[11] => mac_0[11].DATAIN
reg_data_in[11] => mac_1[11].DATAIN
reg_data_in[12] => mdio_data_out_reg[12].DATAIN
reg_data_in[12] => frm_length~19.DATAB
reg_data_in[12] => scratch[12].DATAIN
reg_data_in[12] => mac_0[12].DATAIN
reg_data_in[12] => mac_1[12].DATAIN
reg_data_in[13] => mdio_data_out_reg[13].DATAIN
reg_data_in[13] => frm_length~18.DATAB
reg_data_in[13] => command_config~4.DATAB
reg_data_in[13] => scratch[13].DATAIN
reg_data_in[13] => mac_0[13].DATAIN
reg_data_in[13] => mac_1[13].DATAIN
reg_data_in[14] => mdio_data_out_reg[14].DATAIN
reg_data_in[14] => frm_length~17.DATAB
reg_data_in[14] => scratch[14].DATAIN
reg_data_in[14] => command_config[14].DATAIN
reg_data_in[14] => mac_0[14].DATAIN
reg_data_in[14] => mac_1[14].DATAIN
reg_data_in[15] => mdio_data_out_reg[15].DATAIN
reg_data_in[15] => frm_length~16.DATAB
reg_data_in[15] => scratch[15].DATAIN
reg_data_in[15] => command_config[15].DATAIN
reg_data_in[15] => mac_0[15].DATAIN
reg_data_in[15] => mac_1[15].DATAIN
reg_data_in[16] => scratch[16].DATAIN
reg_data_in[16] => command_config[16].DATAIN
reg_data_in[16] => mac_0[16].DATAIN
reg_data_in[17] => scratch[17].DATAIN
reg_data_in[17] => command_config[17].DATAIN
reg_data_in[17] => mac_0[17].DATAIN
reg_data_in[17] => tx_command_status[17].DATAIN
reg_data_in[18] => scratch[18].DATAIN
reg_data_in[18] => command_config[18].DATAIN
reg_data_in[18] => mac_0[18].DATAIN
reg_data_in[19] => scratch[19].DATAIN
reg_data_in[19] => command_config[19].DATAIN
reg_data_in[19] => mac_0[19].DATAIN
reg_data_in[20] => scratch[20].DATAIN
reg_data_in[20] => command_config[20].DATAIN
reg_data_in[20] => mac_0[20].DATAIN
reg_data_in[21] => scratch[21].DATAIN
reg_data_in[21] => mac_0[21].DATAIN
reg_data_in[22] => scratch[22].DATAIN
reg_data_in[22] => command_config[22].DATAIN
reg_data_in[22] => mac_0[22].DATAIN
reg_data_in[23] => scratch[23].DATAIN
reg_data_in[23] => command_config[23].DATAIN
reg_data_in[23] => mac_0[23].DATAIN
reg_data_in[24] => scratch[24].DATAIN
reg_data_in[24] => command_config[24].DATAIN
reg_data_in[24] => mac_0[24].DATAIN
reg_data_in[25] => scratch[25].DATAIN
reg_data_in[25] => command_config[25].DATAIN
reg_data_in[25] => mac_0[25].DATAIN
reg_data_in[26] => scratch[26].DATAIN
reg_data_in[26] => command_config[26].DATAIN
reg_data_in[26] => mac_0[26].DATAIN
reg_data_in[27] => scratch[27].DATAIN
reg_data_in[27] => command_config[27].DATAIN
reg_data_in[27] => mac_0[27].DATAIN
reg_data_in[28] => scratch[28].DATAIN
reg_data_in[28] => mac_0[28].DATAIN
reg_data_in[29] => scratch[29].DATAIN
reg_data_in[29] => mac_0[29].DATAIN
reg_data_in[30] => scratch[30].DATAIN
reg_data_in[30] => mac_0[30].DATAIN
reg_data_in[31] => command_config~7.DATAB
reg_data_in[31] => scratch[31].DATAIN
reg_data_in[31] => mac_0[31].DATAIN
reg_data_out[0] <= reg_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= reg_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= reg_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= reg_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= reg_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= reg_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= reg_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= reg_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= reg_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= reg_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= reg_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= reg_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= reg_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= reg_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= reg_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= reg_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= reg_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= mdio_busy.DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[0] <= rx_section_empty_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[1] <= rx_section_empty_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[2] <= rx_section_empty_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[3] <= rx_section_empty_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[4] <= rx_section_empty_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[5] <= rx_section_empty_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[6] <= rx_section_empty_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[7] <= rx_section_empty_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[8] <= rx_section_empty_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[9] <= rx_section_empty_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[10] <= rx_section_empty_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[0] <= rx_section_full_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[1] <= rx_section_full_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[2] <= rx_section_full_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[3] <= rx_section_full_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[4] <= rx_section_full_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[5] <= rx_section_full_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[6] <= rx_section_full_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[7] <= rx_section_full_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[8] <= rx_section_full_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[9] <= rx_section_full_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[10] <= rx_section_full_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[0] <= tx_section_empty_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[1] <= tx_section_empty_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[2] <= tx_section_empty_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[3] <= tx_section_empty_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[4] <= tx_section_empty_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[5] <= tx_section_empty_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[6] <= tx_section_empty_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[7] <= tx_section_empty_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[8] <= tx_section_empty_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[9] <= tx_section_empty_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[10] <= tx_section_empty_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[0] <= tx_section_full_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[1] <= tx_section_full_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[2] <= tx_section_full_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[3] <= tx_section_full_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[4] <= tx_section_full_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[5] <= tx_section_full_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[6] <= tx_section_full_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[7] <= tx_section_full_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[8] <= tx_section_full_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[9] <= tx_section_full_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[10] <= tx_section_full_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[0] <= rx_ae_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[1] <= rx_ae_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[2] <= rx_ae_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[3] <= rx_ae_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[4] <= rx_ae_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[5] <= rx_ae_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[6] <= rx_ae_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[7] <= rx_ae_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[8] <= rx_ae_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[9] <= rx_ae_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[10] <= rx_ae_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[0] <= rx_af_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[1] <= rx_af_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[2] <= rx_af_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[3] <= rx_af_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[4] <= rx_af_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[5] <= rx_af_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[6] <= rx_af_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[7] <= rx_af_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[8] <= rx_af_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[9] <= rx_af_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[10] <= rx_af_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[0] <= tx_ae_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[1] <= tx_ae_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[2] <= tx_ae_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[3] <= tx_ae_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[4] <= tx_ae_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[5] <= tx_ae_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[6] <= tx_ae_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[7] <= tx_ae_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[8] <= tx_ae_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[9] <= tx_ae_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[10] <= tx_ae_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[0] <= tx_af_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[1] <= tx_af_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[2] <= tx_af_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[3] <= tx_af_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[4] <= tx_af_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[5] <= tx_af_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[6] <= tx_af_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[7] <= tx_af_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[8] <= tx_af_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[9] <= tx_af_level_reg[9].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[10] <= tx_af_level_reg[10].DB_MAX_OUTPUT_PORT_TYPE
excess_col => Selector20.IN68
late_col => Selector19.IN66
mac_addr[0] <= mac_0[0].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[1] <= mac_0[1].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[2] <= mac_0[2].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[3] <= mac_0[3].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[4] <= mac_0[4].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[5] <= mac_0[5].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[6] <= mac_0[6].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[7] <= mac_0[7].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[8] <= mac_0[8].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[9] <= mac_0[9].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[10] <= mac_0[10].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[11] <= mac_0[11].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[12] <= mac_0[12].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[13] <= mac_0[13].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[14] <= mac_0[14].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[15] <= mac_0[15].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[16] <= mac_0[16].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[17] <= mac_0[17].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[18] <= mac_0[18].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[19] <= mac_0[19].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[20] <= mac_0[20].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[21] <= mac_0[21].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[22] <= mac_0[22].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[23] <= mac_0[23].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[24] <= mac_0[24].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[25] <= mac_0[25].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[26] <= mac_0[26].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[27] <= mac_0[27].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[28] <= mac_0[28].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[29] <= mac_0[29].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[30] <= mac_0[30].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[31] <= mac_0[31].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[32] <= mac_1[0].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[33] <= mac_1[1].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[34] <= mac_1[2].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[35] <= mac_1[3].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[36] <= mac_1[4].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[37] <= mac_1[5].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[38] <= mac_1[6].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[39] <= mac_1[7].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[40] <= mac_1[8].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[41] <= mac_1[9].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[42] <= mac_1[10].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[43] <= mac_1[11].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[44] <= mac_1[12].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[45] <= mac_1[13].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[46] <= mac_1[14].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[47] <= mac_1[15].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[0] <= <GND>
pause_quant[1] <= <GND>
pause_quant[2] <= <GND>
pause_quant[3] <= <GND>
pause_quant[4] <= <GND>
pause_quant[5] <= <GND>
pause_quant[6] <= <GND>
pause_quant[7] <= <GND>
pause_quant[8] <= <GND>
pause_quant[9] <= <GND>
pause_quant[10] <= <GND>
pause_quant[11] <= <GND>
pause_quant[12] <= <GND>
pause_quant[13] <= <GND>
pause_quant[14] <= <GND>
pause_quant[15] <= <GND>
promis_en <= command_config[4].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[0] <= frm_length[0]~15.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[1] <= frm_length[1]~14.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[2] <= frm_length[2]~13.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[3] <= frm_length[3]~12.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[4] <= frm_length[4]~11.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[5] <= frm_length[5]~10.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[6] <= frm_length[6]~9.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[7] <= frm_length[7]~8.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[8] <= frm_length[8]~7.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[9] <= frm_length[9]~6.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[10] <= frm_length[10]~5.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[11] <= frm_length[11]~4.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[12] <= frm_length[12]~3.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[13] <= frm_length[13]~2.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[14] <= frm_length[14]~1.DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[15] <= frm_length[15]~0.DB_MAX_OUTPUT_PORT_TYPE
pause_fwd <= <GND>
pause_ignore <= <GND>
crc_fwd <= command_config[6].DB_MAX_OUTPUT_PORT_TYPE
pad_ena <= command_config[5].DB_MAX_OUTPUT_PORT_TYPE
ethernet_mode <= eth_mode~0.DB_MAX_OUTPUT_PORT_TYPE
eth_mode <= eth_mode~0.DB_MAX_OUTPUT_PORT_TYPE
enable_tx <= command_config[0].DB_MAX_OUTPUT_PORT_TYPE
enable_rx <= command_config[1].DB_MAX_OUTPUT_PORT_TYPE
hd_ena <= <GND>
tx_addr_ins <= command_config[9].DB_MAX_OUTPUT_PORT_TYPE
sw_reset <= command_config[13].DB_MAX_OUTPUT_PORT_TYPE
mhash_sel <= command_config[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_frm_ena <= command_config[23].DB_MAX_OUTPUT_PORT_TYPE
no_lgth_check <= command_config[24].DB_MAX_OUTPUT_PORT_TYPE
ena_10 <= ena_10~0.DB_MAX_OUTPUT_PORT_TYPE
set_1000 => eth_mode~0.DATAA
set_10 => ena_10~0.DATAA
rx_err_frm_disc <= command_config[26].DB_MAX_OUTPUT_PORT_TYPE
disable_rd_timeout <= command_config[27].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[0] <= tx_ipg_len_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[1] <= tx_ipg_len_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[2] <= tx_ipg_len_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[3] <= tx_ipg_len_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[4] <= tx_ipg_len_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_reset_done => sw_reset_int.IN1
magic_ena <= command_config[19].DB_MAX_OUTPUT_PORT_TYPE
magic_detect => command_config[21].DATAIN
sleep_ena <= sleep_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sleepn => reg_sleepn~0.IN1
reg_wakeup <= command_config[21].DB_MAX_OUTPUT_PORT_TYPE
xoff_gen <= <GND>
xon_gen <= <GND>
tx_crc_fwd_in => tx_crc_fwd_out~0.DATAA
tx_crc_fwd_out <= tx_crc_fwd_out~0.DB_MAX_OUTPUT_PORT_TYPE
tx_shift16 <= tx_command_status[18].DB_MAX_OUTPUT_PORT_TYPE
rx_shift16 <= rx_command_status[25].DB_MAX_OUTPUT_PORT_TYPE
lut_wren <= <GND>
lut_wdata <= <GND>
lut_waddr[0] <= <GND>
lut_waddr[1] <= <GND>
lut_waddr[2] <= <GND>
lut_waddr[3] <= <GND>
lut_waddr[4] <= <GND>
lut_waddr[5] <= <GND>
mdio_data_in[0] => Selector31.IN56
mdio_data_in[1] => Selector30.IN55
mdio_data_in[2] => Selector29.IN55
mdio_data_in[3] => Selector28.IN55
mdio_data_in[4] => Selector27.IN55
mdio_data_in[5] => Selector26.IN56
mdio_data_in[6] => Selector25.IN56
mdio_data_in[7] => Selector24.IN56
mdio_data_in[8] => Selector23.IN58
mdio_data_in[9] => Selector22.IN56
mdio_data_in[10] => Selector21.IN57
mdio_data_in[11] => Selector20.IN66
mdio_data_in[12] => Selector19.IN64
mdio_data_in[13] => Selector18.IN64
mdio_data_in[14] => Selector17.IN64
mdio_data_in[15] => Selector16.IN64
mdio_data_out[0] <= mdio_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[1] <= mdio_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[2] <= mdio_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[3] <= mdio_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[4] <= mdio_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[5] <= mdio_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[6] <= mdio_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[7] <= mdio_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[8] <= mdio_data_out_reg[8].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[9] <= mdio_data_out_reg[9].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[10] <= mdio_data_out_reg[10].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[11] <= mdio_data_out_reg[11].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[12] <= mdio_data_out_reg[12].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[13] <= mdio_data_out_reg[13].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[14] <= mdio_data_out_reg[14].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[15] <= mdio_data_out_reg[15].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[0] <= mdio_dev_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[1] <= mdio_dev_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[2] <= mdio_dev_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[3] <= mdio_dev_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[4] <= mdio_dev_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[0] <= mdio_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[1] <= mdio_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[2] <= mdio_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[3] <= mdio_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[4] <= mdio_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_cs <= mdio_cs_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_rd <= mdio_rd_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_wr <= mdio_wr_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_busy => busy.DATAIN
rx_total_lgth[0] => Add3.IN32
rx_total_lgth[1] => Add3.IN31
rx_total_lgth[2] => Add3.IN30
rx_total_lgth[3] => Add3.IN29
rx_total_lgth[4] => Add3.IN28
rx_total_lgth[5] => Add3.IN27
rx_total_lgth[6] => Add3.IN26
rx_total_lgth[7] => Add3.IN25
rx_total_lgth[8] => Add3.IN24
rx_total_lgth[9] => Add3.IN23
rx_total_lgth[10] => Add3.IN22
rx_total_lgth[11] => Add3.IN21
rx_total_lgth[12] => Add3.IN20
rx_total_lgth[13] => Add3.IN19
rx_total_lgth[14] => Add3.IN18
rx_total_lgth[15] => Add3.IN17
rx_total_val => etherstatsoctets_reg~31.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~30.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~29.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~28.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~27.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~26.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~25.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~24.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~23.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~22.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~21.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~20.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~19.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~18.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~17.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~16.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~15.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~14.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~13.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~12.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~11.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~10.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~9.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~8.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~7.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~6.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~5.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~4.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~3.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~2.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~1.OUTPUTSELECT
rx_total_val => etherstatsoctets_reg~0.OUTPUTSELECT
rx_frm_stat_val => rx_frm_stat_val~0.IN1
rx_frm_err => rx_frm_err~0.IN1
rx_frm_length[0] => rx_frm_length[0]~15.IN1
rx_frm_length[1] => rx_frm_length[1]~14.IN1
rx_frm_length[2] => rx_frm_length[2]~13.IN1
rx_frm_length[3] => rx_frm_length[3]~12.IN1
rx_frm_length[4] => rx_frm_length[4]~11.IN1
rx_frm_length[5] => rx_frm_length[5]~10.IN1
rx_frm_length[6] => rx_frm_length[6]~9.IN1
rx_frm_length[7] => rx_frm_length[7]~8.IN1
rx_frm_length[8] => rx_frm_length[8]~7.IN1
rx_frm_length[9] => rx_frm_length[9]~6.IN1
rx_frm_length[10] => rx_frm_length[10]~5.IN1
rx_frm_length[11] => rx_frm_length[11]~4.IN1
rx_frm_length[12] => rx_frm_length[12]~3.IN1
rx_frm_length[13] => rx_frm_length[13]~2.IN1
rx_frm_length[14] => rx_frm_length[14]~1.IN1
rx_frm_length[15] => rx_frm_length[15]~0.IN1
rx_frm_vlan => rx_frm_vlan~0.IN1
rx_frm_stack_vlan => rx_frm_stack_vlan~0.IN1
rx_frm_unicast => rx_frm_unicast~0.IN1
rx_frm_broadcast => rx_frm_broadcast~0.IN1
rx_frm_mltcast => rx_frm_mltcast~0.IN1
tx_frm_stat_val => tx_frm_stat_val~0.IN1
tx_frm_err => tx_frm_err~0.IN1
tx_frm_length[0] => tx_frm_length[0]~15.IN1
tx_frm_length[1] => tx_frm_length[1]~14.IN1
tx_frm_length[2] => tx_frm_length[2]~13.IN1
tx_frm_length[3] => tx_frm_length[3]~12.IN1
tx_frm_length[4] => tx_frm_length[4]~11.IN1
tx_frm_length[5] => tx_frm_length[5]~10.IN1
tx_frm_length[6] => tx_frm_length[6]~9.IN1
tx_frm_length[7] => tx_frm_length[7]~8.IN1
tx_frm_length[8] => tx_frm_length[8]~7.IN1
tx_frm_length[9] => tx_frm_length[9]~6.IN1
tx_frm_length[10] => tx_frm_length[10]~5.IN1
tx_frm_length[11] => tx_frm_length[11]~4.IN1
tx_frm_length[12] => tx_frm_length[12]~3.IN1
tx_frm_length[13] => tx_frm_length[13]~2.IN1
tx_frm_length[14] => tx_frm_length[14]~1.IN1
tx_frm_length[15] => tx_frm_length[15]~0.IN1
tx_frm_unicast => tx_frm_unicast~0.IN1
tx_frm_broadcast => tx_frm_broadcast~0.IN1
tx_frm_mltcast => tx_frm_mltcast~0.IN1
pause_rcv => apausemacctrlframesreceived_reg~31.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~30.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~29.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~28.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~27.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~26.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~25.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~24.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~23.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~22.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~21.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~20.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~19.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~18.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~17.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~16.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~15.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~14.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~13.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~12.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~11.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~10.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~9.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~8.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~7.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~6.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~5.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~4.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~3.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~2.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~1.OUTPUTSELECT
pause_rcv => apausemacctrlframesreceived_reg~0.OUTPUTSELECT
pause_tx => pause_tx~0.IN1
frm_align_err => aalignmenterrors_reg~31.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~30.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~29.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~28.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~27.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~26.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~25.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~24.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~23.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~22.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~21.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~20.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~19.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~18.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~17.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~16.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~15.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~14.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~13.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~12.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~11.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~10.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~9.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~8.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~7.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~6.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~5.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~4.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~3.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~2.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~1.OUTPUTSELECT
frm_align_err => aalignmenterrors_reg~0.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~31.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~30.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~29.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~28.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~27.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~26.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~25.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~24.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~23.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~22.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~21.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~20.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~19.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~18.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~17.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~16.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~15.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~14.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~13.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~12.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~11.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~10.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~9.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~8.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~7.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~6.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~5.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~4.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~3.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~2.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~1.OUTPUTSELECT
frm_crc_err => aframechecksequenceerrors_reg~0.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~31.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~30.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~29.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~28.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~27.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~26.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~25.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~24.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~23.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~22.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~21.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~20.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~19.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~18.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~17.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~16.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~15.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~14.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~13.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~12.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~11.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~10.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~9.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~8.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~7.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~6.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~5.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~4.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~3.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~2.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~1.OUTPUTSELECT
long_crc_err => etherStatsJabbers_reg~0.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~31.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~30.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~29.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~28.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~27.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~26.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~25.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~24.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~23.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~22.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~21.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~20.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~19.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~18.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~17.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~16.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~15.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~14.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~13.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~12.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~11.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~10.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~9.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~8.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~7.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~6.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~5.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~4.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~3.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~2.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~1.OUTPUTSELECT
short_crc_err => etherStatsFragments_reg~0.OUTPUTSELECT
frm_discard => frm_discard~0.IN1
gmii_loopback <= command_config[15].DB_MAX_OUTPUT_PORT_TYPE
smac_0[0] <= <GND>
smac_0[1] <= <GND>
smac_0[2] <= <GND>
smac_0[3] <= <GND>
smac_0[4] <= <GND>
smac_0[5] <= <GND>
smac_0[6] <= <GND>
smac_0[7] <= <GND>
smac_0[8] <= <GND>
smac_0[9] <= <GND>
smac_0[10] <= <GND>
smac_0[11] <= <GND>
smac_0[12] <= <GND>
smac_0[13] <= <GND>
smac_0[14] <= <GND>
smac_0[15] <= <GND>
smac_0[16] <= <GND>
smac_0[17] <= <GND>
smac_0[18] <= <GND>
smac_0[19] <= <GND>
smac_0[20] <= <GND>
smac_0[21] <= <GND>
smac_0[22] <= <GND>
smac_0[23] <= <GND>
smac_0[24] <= <GND>
smac_0[25] <= <GND>
smac_0[26] <= <GND>
smac_0[27] <= <GND>
smac_0[28] <= <GND>
smac_0[29] <= <GND>
smac_0[30] <= <GND>
smac_0[31] <= <GND>
smac_0[32] <= <GND>
smac_0[33] <= <GND>
smac_0[34] <= <GND>
smac_0[35] <= <GND>
smac_0[36] <= <GND>
smac_0[37] <= <GND>
smac_0[38] <= <GND>
smac_0[39] <= <GND>
smac_0[40] <= <GND>
smac_0[41] <= <GND>
smac_0[42] <= <GND>
smac_0[43] <= <GND>
smac_0[44] <= <GND>
smac_0[45] <= <GND>
smac_0[46] <= <GND>
smac_0[47] <= <GND>
smac_1[0] <= <GND>
smac_1[1] <= <GND>
smac_1[2] <= <GND>
smac_1[3] <= <GND>
smac_1[4] <= <GND>
smac_1[5] <= <GND>
smac_1[6] <= <GND>
smac_1[7] <= <GND>
smac_1[8] <= <GND>
smac_1[9] <= <GND>
smac_1[10] <= <GND>
smac_1[11] <= <GND>
smac_1[12] <= <GND>
smac_1[13] <= <GND>
smac_1[14] <= <GND>
smac_1[15] <= <GND>
smac_1[16] <= <GND>
smac_1[17] <= <GND>
smac_1[18] <= <GND>
smac_1[19] <= <GND>
smac_1[20] <= <GND>
smac_1[21] <= <GND>
smac_1[22] <= <GND>
smac_1[23] <= <GND>
smac_1[24] <= <GND>
smac_1[25] <= <GND>
smac_1[26] <= <GND>
smac_1[27] <= <GND>
smac_1[28] <= <GND>
smac_1[29] <= <GND>
smac_1[30] <= <GND>
smac_1[31] <= <GND>
smac_1[32] <= <GND>
smac_1[33] <= <GND>
smac_1[34] <= <GND>
smac_1[35] <= <GND>
smac_1[36] <= <GND>
smac_1[37] <= <GND>
smac_1[38] <= <GND>
smac_1[39] <= <GND>
smac_1[40] <= <GND>
smac_1[41] <= <GND>
smac_1[42] <= <GND>
smac_1[43] <= <GND>
smac_1[44] <= <GND>
smac_1[45] <= <GND>
smac_1[46] <= <GND>
smac_1[47] <= <GND>
smac_2[0] <= <GND>
smac_2[1] <= <GND>
smac_2[2] <= <GND>
smac_2[3] <= <GND>
smac_2[4] <= <GND>
smac_2[5] <= <GND>
smac_2[6] <= <GND>
smac_2[7] <= <GND>
smac_2[8] <= <GND>
smac_2[9] <= <GND>
smac_2[10] <= <GND>
smac_2[11] <= <GND>
smac_2[12] <= <GND>
smac_2[13] <= <GND>
smac_2[14] <= <GND>
smac_2[15] <= <GND>
smac_2[16] <= <GND>
smac_2[17] <= <GND>
smac_2[18] <= <GND>
smac_2[19] <= <GND>
smac_2[20] <= <GND>
smac_2[21] <= <GND>
smac_2[22] <= <GND>
smac_2[23] <= <GND>
smac_2[24] <= <GND>
smac_2[25] <= <GND>
smac_2[26] <= <GND>
smac_2[27] <= <GND>
smac_2[28] <= <GND>
smac_2[29] <= <GND>
smac_2[30] <= <GND>
smac_2[31] <= <GND>
smac_2[32] <= <GND>
smac_2[33] <= <GND>
smac_2[34] <= <GND>
smac_2[35] <= <GND>
smac_2[36] <= <GND>
smac_2[37] <= <GND>
smac_2[38] <= <GND>
smac_2[39] <= <GND>
smac_2[40] <= <GND>
smac_2[41] <= <GND>
smac_2[42] <= <GND>
smac_2[43] <= <GND>
smac_2[44] <= <GND>
smac_2[45] <= <GND>
smac_2[46] <= <GND>
smac_2[47] <= <GND>
smac_3[0] <= <GND>
smac_3[1] <= <GND>
smac_3[2] <= <GND>
smac_3[3] <= <GND>
smac_3[4] <= <GND>
smac_3[5] <= <GND>
smac_3[6] <= <GND>
smac_3[7] <= <GND>
smac_3[8] <= <GND>
smac_3[9] <= <GND>
smac_3[10] <= <GND>
smac_3[11] <= <GND>
smac_3[12] <= <GND>
smac_3[13] <= <GND>
smac_3[14] <= <GND>
smac_3[15] <= <GND>
smac_3[16] <= <GND>
smac_3[17] <= <GND>
smac_3[18] <= <GND>
smac_3[19] <= <GND>
smac_3[20] <= <GND>
smac_3[21] <= <GND>
smac_3[22] <= <GND>
smac_3[23] <= <GND>
smac_3[24] <= <GND>
smac_3[25] <= <GND>
smac_3[26] <= <GND>
smac_3[27] <= <GND>
smac_3[28] <= <GND>
smac_3[29] <= <GND>
smac_3[30] <= <GND>
smac_3[31] <= <GND>
smac_3[32] <= <GND>
smac_3[33] <= <GND>
smac_3[34] <= <GND>
smac_3[35] <= <GND>
smac_3[36] <= <GND>
smac_3[37] <= <GND>
smac_3[38] <= <GND>
smac_3[39] <= <GND>
smac_3[40] <= <GND>
smac_3[41] <= <GND>
smac_3[42] <= <GND>
smac_3[43] <= <GND>
smac_3[44] <= <GND>
smac_3[45] <= <GND>
smac_3[46] <= <GND>
smac_3[47] <= <GND>
tx_addr_sel[0] <= command_config[16].DB_MAX_OUTPUT_PORT_TYPE
tx_addr_sel[1] <= command_config[17].DB_MAX_OUTPUT_PORT_TYPE
tx_addr_sel[2] <= command_config[18].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT
reset => reset~0.IN2
clk => clk~0.IN3
reg_clk => reg_clk~0.IN1
sw_reset => Selector3.IN3
sw_reset => Selector2.IN3
sw_reset => nextstate~1.OUTPUTSELECT
sw_reset => nextstate~0.OUTPUTSELECT
sw_reset => Selector0.IN4
sw_reset_done <= sw_reset_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_frm_stat_val => nextstate~1.DATAA
rx_frm_stat_val => nextstate~0.DATAA
rx_frm_stat_val => frm_err_reg.ENA
rx_frm_stat_val => frm_length_reg[15].ENA
rx_frm_stat_val => frm_length_reg[14].ENA
rx_frm_stat_val => frm_length_reg[13].ENA
rx_frm_stat_val => frm_length_reg[12].ENA
rx_frm_stat_val => frm_length_reg[11].ENA
rx_frm_stat_val => frm_length_reg[10].ENA
rx_frm_stat_val => frm_length_reg[9].ENA
rx_frm_stat_val => frm_length_reg[8].ENA
rx_frm_stat_val => frm_length_reg[7].ENA
rx_frm_stat_val => frm_length_reg[6].ENA
rx_frm_stat_val => frm_length_reg[5].ENA
rx_frm_stat_val => frm_length_reg[4].ENA
rx_frm_stat_val => frm_length_reg[3].ENA
rx_frm_stat_val => frm_length_reg[2].ENA
rx_frm_stat_val => frm_length_reg[1].ENA
rx_frm_stat_val => frm_length_reg[0].ENA
rx_frm_stat_val => frm_length_payld[15].ENA
rx_frm_stat_val => frm_length_payld[14].ENA
rx_frm_stat_val => frm_length_payld[13].ENA
rx_frm_stat_val => frm_length_payld[12].ENA
rx_frm_stat_val => frm_length_payld[11].ENA
rx_frm_stat_val => frm_length_payld[10].ENA
rx_frm_stat_val => frm_length_payld[9].ENA
rx_frm_stat_val => frm_length_payld[8].ENA
rx_frm_stat_val => frm_length_payld[7].ENA
rx_frm_stat_val => frm_length_payld[6].ENA
rx_frm_stat_val => frm_length_payld[5].ENA
rx_frm_stat_val => frm_length_payld[4].ENA
rx_frm_stat_val => frm_length_payld[3].ENA
rx_frm_stat_val => frm_length_payld[2].ENA
rx_frm_stat_val => frm_length_payld[1].ENA
rx_frm_stat_val => frm_length_payld[0].ENA
rx_frm_stat_val => frm_unicast_reg.ENA
rx_frm_stat_val => frm_broadcast_reg.ENA
rx_frm_stat_val => frm_mltcast_reg.ENA
rx_frm_err => frm_err_reg.DATAIN
rx_frm_length[0] => frm_length_reg[0].DATAIN
rx_frm_length[0] => frm_length_payld[0].DATAIN
rx_frm_length[1] => frm_length_reg[1].DATAIN
rx_frm_length[1] => frm_length_payld[1].DATAIN
rx_frm_length[2] => frm_length_payld~27.DATAB
rx_frm_length[2] => frm_length_payld~13.DATAA
rx_frm_length[2] => Add1.IN28
rx_frm_length[2] => frm_length_reg[2].DATAIN
rx_frm_length[3] => frm_length_payld~12.DATAA
rx_frm_length[3] => Add1.IN27
rx_frm_length[3] => Add0.IN26
rx_frm_length[3] => frm_length_reg[3].DATAIN
rx_frm_length[4] => frm_length_payld~11.DATAA
rx_frm_length[4] => Add1.IN26
rx_frm_length[4] => Add0.IN25
rx_frm_length[4] => frm_length_reg[4].DATAIN
rx_frm_length[5] => frm_length_payld~10.DATAA
rx_frm_length[5] => Add1.IN25
rx_frm_length[5] => Add0.IN24
rx_frm_length[5] => frm_length_reg[5].DATAIN
rx_frm_length[6] => frm_length_payld~9.DATAA
rx_frm_length[6] => Add1.IN24
rx_frm_length[6] => Add0.IN23
rx_frm_length[6] => frm_length_reg[6].DATAIN
rx_frm_length[7] => frm_length_payld~8.DATAA
rx_frm_length[7] => Add1.IN23
rx_frm_length[7] => Add0.IN22
rx_frm_length[7] => frm_length_reg[7].DATAIN
rx_frm_length[8] => frm_length_payld~7.DATAA
rx_frm_length[8] => Add1.IN22
rx_frm_length[8] => Add0.IN21
rx_frm_length[8] => frm_length_reg[8].DATAIN
rx_frm_length[9] => frm_length_payld~6.DATAA
rx_frm_length[9] => Add1.IN21
rx_frm_length[9] => Add0.IN20
rx_frm_length[9] => frm_length_reg[9].DATAIN
rx_frm_length[10] => frm_length_payld~5.DATAA
rx_frm_length[10] => Add1.IN20
rx_frm_length[10] => Add0.IN19
rx_frm_length[10] => frm_length_reg[10].DATAIN
rx_frm_length[11] => frm_length_payld~4.DATAA
rx_frm_length[11] => Add1.IN19
rx_frm_length[11] => Add0.IN18
rx_frm_length[11] => frm_length_reg[11].DATAIN
rx_frm_length[12] => frm_length_payld~3.DATAA
rx_frm_length[12] => Add1.IN18
rx_frm_length[12] => Add0.IN17
rx_frm_length[12] => frm_length_reg[12].DATAIN
rx_frm_length[13] => frm_length_payld~2.DATAA
rx_frm_length[13] => Add1.IN17
rx_frm_length[13] => Add0.IN16
rx_frm_length[13] => frm_length_reg[13].DATAIN
rx_frm_length[14] => frm_length_payld~1.DATAA
rx_frm_length[14] => Add1.IN16
rx_frm_length[14] => Add0.IN15
rx_frm_length[14] => frm_length_reg[14].DATAIN
rx_frm_length[15] => frm_length_payld~0.DATAA
rx_frm_length[15] => Add1.IN15
rx_frm_length[15] => Add0.IN14
rx_frm_length[15] => frm_length_reg[15].DATAIN
rx_frm_unicast => frm_unicast_reg.DATAIN
rx_frm_broadcast => frm_broadcast_reg.DATAIN
rx_frm_mltcast => frm_mltcast_reg.DATAIN
rx_frm_vlan => frm_length_payld~13.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~12.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~11.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~10.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~9.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~8.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~7.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~6.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~5.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~4.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~3.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~2.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~1.OUTPUTSELECT
rx_frm_vlan => frm_length_payld~0.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~27.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~26.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~25.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~24.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~23.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~22.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~21.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~20.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~19.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~18.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~17.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~16.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~15.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld~14.OUTPUTSELECT
rx_frm_discard => discard_int~1.OUTPUTSELECT
rx_frm_discard => always1~0.IN1
frm_length_max[0] => LessThan0.IN16
frm_length_max[1] => Add2.IN30
frm_length_max[2] => Add2.IN29
frm_length_max[3] => Add2.IN28
frm_length_max[4] => Add2.IN27
frm_length_max[5] => Add2.IN26
frm_length_max[6] => Add2.IN25
frm_length_max[7] => Add2.IN24
frm_length_max[8] => Add2.IN23
frm_length_max[9] => Add2.IN22
frm_length_max[10] => Add2.IN21
frm_length_max[11] => Add2.IN20
frm_length_max[12] => Add2.IN19
frm_length_max[13] => Add2.IN18
frm_length_max[14] => Add2.IN17
frm_length_max[15] => Add2.IN16
host_addr[0] => Decoder1.IN7
host_addr[1] => Decoder1.IN6
host_addr[2] => Decoder1.IN5
host_addr[3] => Decoder1.IN4
host_addr[4] => Decoder1.IN3
host_addr[5] => Decoder1.IN2
host_addr[6] => Decoder1.IN1
host_addr[7] => Decoder1.IN0
host_data[0] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[1] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[2] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[3] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[4] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[5] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[6] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[7] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[8] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[9] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[10] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[11] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[12] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[13] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[14] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[15] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[16] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[17] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[18] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[19] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[20] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[21] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[22] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[23] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[24] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[25] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[26] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[27] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[28] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[29] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[30] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[31] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
msb_aOctetsReceivedOK[0] <= msb_aOctetsReceivedOK_reg[0].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[1] <= msb_aOctetsReceivedOK_reg[1].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[2] <= msb_aOctetsReceivedOK_reg[2].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[3] <= msb_aOctetsReceivedOK_reg[3].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[4] <= msb_aOctetsReceivedOK_reg[4].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[5] <= msb_aOctetsReceivedOK_reg[5].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[6] <= msb_aOctetsReceivedOK_reg[6].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[7] <= msb_aOctetsReceivedOK_reg[7].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[8] <= msb_aOctetsReceivedOK_reg[8].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[9] <= msb_aOctetsReceivedOK_reg[9].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[10] <= msb_aOctetsReceivedOK_reg[10].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[11] <= msb_aOctetsReceivedOK_reg[11].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[12] <= msb_aOctetsReceivedOK_reg[12].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[13] <= msb_aOctetsReceivedOK_reg[13].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[14] <= msb_aOctetsReceivedOK_reg[14].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[15] <= msb_aOctetsReceivedOK_reg[15].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[16] <= msb_aOctetsReceivedOK_reg[16].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[17] <= msb_aOctetsReceivedOK_reg[17].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[18] <= msb_aOctetsReceivedOK_reg[18].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[19] <= msb_aOctetsReceivedOK_reg[19].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[20] <= msb_aOctetsReceivedOK_reg[20].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[21] <= msb_aOctetsReceivedOK_reg[21].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[22] <= msb_aOctetsReceivedOK_reg[22].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[23] <= msb_aOctetsReceivedOK_reg[23].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[24] <= msb_aOctetsReceivedOK_reg[24].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[25] <= msb_aOctetsReceivedOK_reg[25].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[26] <= msb_aOctetsReceivedOK_reg[26].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[27] <= msb_aOctetsReceivedOK_reg[27].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[28] <= msb_aOctetsReceivedOK_reg[28].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[29] <= msb_aOctetsReceivedOK_reg[29].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[30] <= msb_aOctetsReceivedOK_reg[30].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsReceivedOK[31] <= msb_aOctetsReceivedOK_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rd_aclr => rd_aclr~0.IN1
rdaddress[0] => rdaddress[0]~3.IN1
rdaddress[1] => rdaddress[1]~2.IN1
rdaddress[2] => rdaddress[2]~1.IN1
rdaddress[3] => rdaddress[3]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~3.IN1
wraddress[1] => wraddress[1]~2.IN1
wraddress[2] => wraddress[2]~1.IN1
wraddress[3] => wraddress[3]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component
wren_a => altsyncram_73k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_73k1:auto_generated.data_a[0]
data_a[1] => altsyncram_73k1:auto_generated.data_a[1]
data_a[2] => altsyncram_73k1:auto_generated.data_a[2]
data_a[3] => altsyncram_73k1:auto_generated.data_a[3]
data_a[4] => altsyncram_73k1:auto_generated.data_a[4]
data_a[5] => altsyncram_73k1:auto_generated.data_a[5]
data_a[6] => altsyncram_73k1:auto_generated.data_a[6]
data_a[7] => altsyncram_73k1:auto_generated.data_a[7]
data_a[8] => altsyncram_73k1:auto_generated.data_a[8]
data_a[9] => altsyncram_73k1:auto_generated.data_a[9]
data_a[10] => altsyncram_73k1:auto_generated.data_a[10]
data_a[11] => altsyncram_73k1:auto_generated.data_a[11]
data_a[12] => altsyncram_73k1:auto_generated.data_a[12]
data_a[13] => altsyncram_73k1:auto_generated.data_a[13]
data_a[14] => altsyncram_73k1:auto_generated.data_a[14]
data_a[15] => altsyncram_73k1:auto_generated.data_a[15]
data_a[16] => altsyncram_73k1:auto_generated.data_a[16]
data_a[17] => altsyncram_73k1:auto_generated.data_a[17]
data_a[18] => altsyncram_73k1:auto_generated.data_a[18]
data_a[19] => altsyncram_73k1:auto_generated.data_a[19]
data_a[20] => altsyncram_73k1:auto_generated.data_a[20]
data_a[21] => altsyncram_73k1:auto_generated.data_a[21]
data_a[22] => altsyncram_73k1:auto_generated.data_a[22]
data_a[23] => altsyncram_73k1:auto_generated.data_a[23]
data_a[24] => altsyncram_73k1:auto_generated.data_a[24]
data_a[25] => altsyncram_73k1:auto_generated.data_a[25]
data_a[26] => altsyncram_73k1:auto_generated.data_a[26]
data_a[27] => altsyncram_73k1:auto_generated.data_a[27]
data_a[28] => altsyncram_73k1:auto_generated.data_a[28]
data_a[29] => altsyncram_73k1:auto_generated.data_a[29]
data_a[30] => altsyncram_73k1:auto_generated.data_a[30]
data_a[31] => altsyncram_73k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_73k1:auto_generated.address_a[0]
address_a[1] => altsyncram_73k1:auto_generated.address_a[1]
address_a[2] => altsyncram_73k1:auto_generated.address_a[2]
address_a[3] => altsyncram_73k1:auto_generated.address_a[3]
address_b[0] => altsyncram_73k1:auto_generated.address_b[0]
address_b[1] => altsyncram_73k1:auto_generated.address_b[1]
address_b[2] => altsyncram_73k1:auto_generated.address_b[2]
address_b[3] => altsyncram_73k1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_73k1:auto_generated.clock0
clock1 => altsyncram_73k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_73k1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_73k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_73k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_73k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_73k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_73k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_73k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_73k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_73k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_73k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_73k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_73k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_73k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_73k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_73k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_73k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_73k1:auto_generated.q_b[15]
q_b[16] <= altsyncram_73k1:auto_generated.q_b[16]
q_b[17] <= altsyncram_73k1:auto_generated.q_b[17]
q_b[18] <= altsyncram_73k1:auto_generated.q_b[18]
q_b[19] <= altsyncram_73k1:auto_generated.q_b[19]
q_b[20] <= altsyncram_73k1:auto_generated.q_b[20]
q_b[21] <= altsyncram_73k1:auto_generated.q_b[21]
q_b[22] <= altsyncram_73k1:auto_generated.q_b[22]
q_b[23] <= altsyncram_73k1:auto_generated.q_b[23]
q_b[24] <= altsyncram_73k1:auto_generated.q_b[24]
q_b[25] <= altsyncram_73k1:auto_generated.q_b[25]
q_b[26] <= altsyncram_73k1:auto_generated.q_b[26]
q_b[27] <= altsyncram_73k1:auto_generated.q_b[27]
q_b[28] <= altsyncram_73k1:auto_generated.q_b[28]
q_b[29] <= altsyncram_73k1:auto_generated.q_b[29]
q_b[30] <= altsyncram_73k1:auto_generated.q_b[30]
q_b[31] <= altsyncram_73k1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_73k1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rd_aclr => rd_aclr~0.IN1
rdaddress[0] => rdaddress[0]~3.IN1
rdaddress[1] => rdaddress[1]~2.IN1
rdaddress[2] => rdaddress[2]~1.IN1
rdaddress[3] => rdaddress[3]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~3.IN1
wraddress[1] => wraddress[1]~2.IN1
wraddress[2] => wraddress[2]~1.IN1
wraddress[3] => wraddress[3]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component
wren_a => altsyncram_73k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_73k1:auto_generated.data_a[0]
data_a[1] => altsyncram_73k1:auto_generated.data_a[1]
data_a[2] => altsyncram_73k1:auto_generated.data_a[2]
data_a[3] => altsyncram_73k1:auto_generated.data_a[3]
data_a[4] => altsyncram_73k1:auto_generated.data_a[4]
data_a[5] => altsyncram_73k1:auto_generated.data_a[5]
data_a[6] => altsyncram_73k1:auto_generated.data_a[6]
data_a[7] => altsyncram_73k1:auto_generated.data_a[7]
data_a[8] => altsyncram_73k1:auto_generated.data_a[8]
data_a[9] => altsyncram_73k1:auto_generated.data_a[9]
data_a[10] => altsyncram_73k1:auto_generated.data_a[10]
data_a[11] => altsyncram_73k1:auto_generated.data_a[11]
data_a[12] => altsyncram_73k1:auto_generated.data_a[12]
data_a[13] => altsyncram_73k1:auto_generated.data_a[13]
data_a[14] => altsyncram_73k1:auto_generated.data_a[14]
data_a[15] => altsyncram_73k1:auto_generated.data_a[15]
data_a[16] => altsyncram_73k1:auto_generated.data_a[16]
data_a[17] => altsyncram_73k1:auto_generated.data_a[17]
data_a[18] => altsyncram_73k1:auto_generated.data_a[18]
data_a[19] => altsyncram_73k1:auto_generated.data_a[19]
data_a[20] => altsyncram_73k1:auto_generated.data_a[20]
data_a[21] => altsyncram_73k1:auto_generated.data_a[21]
data_a[22] => altsyncram_73k1:auto_generated.data_a[22]
data_a[23] => altsyncram_73k1:auto_generated.data_a[23]
data_a[24] => altsyncram_73k1:auto_generated.data_a[24]
data_a[25] => altsyncram_73k1:auto_generated.data_a[25]
data_a[26] => altsyncram_73k1:auto_generated.data_a[26]
data_a[27] => altsyncram_73k1:auto_generated.data_a[27]
data_a[28] => altsyncram_73k1:auto_generated.data_a[28]
data_a[29] => altsyncram_73k1:auto_generated.data_a[29]
data_a[30] => altsyncram_73k1:auto_generated.data_a[30]
data_a[31] => altsyncram_73k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_73k1:auto_generated.address_a[0]
address_a[1] => altsyncram_73k1:auto_generated.address_a[1]
address_a[2] => altsyncram_73k1:auto_generated.address_a[2]
address_a[3] => altsyncram_73k1:auto_generated.address_a[3]
address_b[0] => altsyncram_73k1:auto_generated.address_b[0]
address_b[1] => altsyncram_73k1:auto_generated.address_b[1]
address_b[2] => altsyncram_73k1:auto_generated.address_b[2]
address_b[3] => altsyncram_73k1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_73k1:auto_generated.clock0
clock1 => altsyncram_73k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_73k1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_73k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_73k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_73k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_73k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_73k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_73k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_73k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_73k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_73k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_73k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_73k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_73k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_73k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_73k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_73k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_73k1:auto_generated.q_b[15]
q_b[16] <= altsyncram_73k1:auto_generated.q_b[16]
q_b[17] <= altsyncram_73k1:auto_generated.q_b[17]
q_b[18] <= altsyncram_73k1:auto_generated.q_b[18]
q_b[19] <= altsyncram_73k1:auto_generated.q_b[19]
q_b[20] <= altsyncram_73k1:auto_generated.q_b[20]
q_b[21] <= altsyncram_73k1:auto_generated.q_b[21]
q_b[22] <= altsyncram_73k1:auto_generated.q_b[22]
q_b[23] <= altsyncram_73k1:auto_generated.q_b[23]
q_b[24] <= altsyncram_73k1:auto_generated.q_b[24]
q_b[25] <= altsyncram_73k1:auto_generated.q_b[25]
q_b[26] <= altsyncram_73k1:auto_generated.q_b[26]
q_b[27] <= altsyncram_73k1:auto_generated.q_b[27]
q_b[28] <= altsyncram_73k1:auto_generated.q_b[28]
q_b[29] <= altsyncram_73k1:auto_generated.q_b[29]
q_b[30] <= altsyncram_73k1:auto_generated.q_b[30]
q_b[31] <= altsyncram_73k1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_73k1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT
reset => reset~0.IN2
tx_clk => tx_clk~0.IN3
reg_clk => reg_clk~0.IN1
sw_reset => Selector3.IN3
sw_reset => Selector2.IN3
sw_reset => nextstate~1.OUTPUTSELECT
sw_reset => nextstate~0.OUTPUTSELECT
sw_reset => Selector0.IN3
sw_reset_done <= sw_reset_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_frm_stat_val => nextstate~1.DATAA
tx_frm_stat_val => nextstate~0.DATAA
tx_frm_stat_val => frm_err_reg.ENA
tx_frm_stat_val => frm_length_reg[15].ENA
tx_frm_stat_val => frm_length_reg[14].ENA
tx_frm_stat_val => frm_length_reg[13].ENA
tx_frm_stat_val => frm_length_reg[12].ENA
tx_frm_stat_val => frm_length_reg[11].ENA
tx_frm_stat_val => frm_length_reg[10].ENA
tx_frm_stat_val => frm_length_reg[9].ENA
tx_frm_stat_val => frm_length_reg[8].ENA
tx_frm_stat_val => frm_length_reg[7].ENA
tx_frm_stat_val => frm_length_reg[6].ENA
tx_frm_stat_val => frm_length_reg[5].ENA
tx_frm_stat_val => frm_length_reg[4].ENA
tx_frm_stat_val => frm_length_reg[3].ENA
tx_frm_stat_val => frm_length_reg[2].ENA
tx_frm_stat_val => frm_length_reg[1].ENA
tx_frm_stat_val => frm_length_reg[0].ENA
tx_frm_stat_val => frm_unicast_reg.ENA
tx_frm_stat_val => frm_broadcast_reg.ENA
tx_frm_stat_val => frm_mltcast_reg.ENA
tx_frm_err => frm_err_reg.DATAIN
tx_frm_length[0] => frm_length_reg[0].DATAIN
tx_frm_length[1] => frm_length_reg[1].DATAIN
tx_frm_length[2] => frm_length_reg[2].DATAIN
tx_frm_length[3] => frm_length_reg[3].DATAIN
tx_frm_length[4] => frm_length_reg[4].DATAIN
tx_frm_length[5] => frm_length_reg[5].DATAIN
tx_frm_length[6] => frm_length_reg[6].DATAIN
tx_frm_length[7] => frm_length_reg[7].DATAIN
tx_frm_length[8] => frm_length_reg[8].DATAIN
tx_frm_length[9] => frm_length_reg[9].DATAIN
tx_frm_length[10] => frm_length_reg[10].DATAIN
tx_frm_length[11] => frm_length_reg[11].DATAIN
tx_frm_length[12] => frm_length_reg[12].DATAIN
tx_frm_length[13] => frm_length_reg[13].DATAIN
tx_frm_length[14] => frm_length_reg[14].DATAIN
tx_frm_length[15] => frm_length_reg[15].DATAIN
tx_frm_unicast => frm_unicast_reg.DATAIN
tx_frm_broadcast => frm_broadcast_reg.DATAIN
tx_frm_mltcast => frm_mltcast_reg.DATAIN
tx_frm_pause => frm_pause_reg~1.OUTPUTSELECT
host_addr[0] => Equal9.IN28
host_addr[0] => Equal10.IN26
host_addr[0] => Equal11.IN0
host_addr[0] => Equal12.IN27
host_addr[0] => Equal13.IN0
host_addr[0] => Equal14.IN27
host_addr[1] => Equal9.IN0
host_addr[1] => Equal10.IN27
host_addr[1] => Equal11.IN27
host_addr[1] => Equal12.IN0
host_addr[1] => Equal13.IN1
host_addr[1] => Equal14.IN0
host_addr[2] => Equal9.IN1
host_addr[2] => Equal10.IN28
host_addr[2] => Equal11.IN28
host_addr[2] => Equal12.IN28
host_addr[2] => Equal13.IN27
host_addr[2] => Equal14.IN28
host_addr[3] => Equal9.IN2
host_addr[3] => Equal10.IN0
host_addr[3] => Equal11.IN1
host_addr[3] => Equal12.IN1
host_addr[3] => Equal13.IN28
host_addr[3] => Equal14.IN1
host_addr[4] => Equal9.IN3
host_addr[4] => Equal10.IN29
host_addr[4] => Equal11.IN29
host_addr[4] => Equal12.IN29
host_addr[4] => Equal13.IN29
host_addr[4] => Equal14.IN2
host_addr[5] => Equal9.IN29
host_addr[5] => Equal10.IN1
host_addr[5] => Equal11.IN2
host_addr[5] => Equal12.IN2
host_addr[5] => Equal13.IN2
host_addr[5] => Equal14.IN29
host_addr[6] => Equal9.IN30
host_addr[6] => Equal10.IN30
host_addr[6] => Equal11.IN30
host_addr[6] => Equal12.IN30
host_addr[6] => Equal13.IN30
host_addr[6] => Equal14.IN30
host_addr[7] => Equal9.IN31
host_addr[7] => Equal10.IN31
host_addr[7] => Equal11.IN31
host_addr[7] => Equal12.IN31
host_addr[7] => Equal13.IN31
host_addr[7] => Equal14.IN31
host_data[0] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[1] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[2] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[3] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[4] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[5] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[6] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[7] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[8] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[9] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[10] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[11] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[12] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[13] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[14] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[15] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[16] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[17] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[18] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[19] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[20] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[21] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[22] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[23] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[24] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[25] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[26] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[27] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[28] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[29] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[30] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[31] <= altera_tse_dpram_8x32:U_ARRAY_2.q
msb_aOctetsTransmittedOK[0] <= msb_aOctetsTransmittedOK_reg[0].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[1] <= msb_aOctetsTransmittedOK_reg[1].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[2] <= msb_aOctetsTransmittedOK_reg[2].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[3] <= msb_aOctetsTransmittedOK_reg[3].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[4] <= msb_aOctetsTransmittedOK_reg[4].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[5] <= msb_aOctetsTransmittedOK_reg[5].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[6] <= msb_aOctetsTransmittedOK_reg[6].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[7] <= msb_aOctetsTransmittedOK_reg[7].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[8] <= msb_aOctetsTransmittedOK_reg[8].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[9] <= msb_aOctetsTransmittedOK_reg[9].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[10] <= msb_aOctetsTransmittedOK_reg[10].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[11] <= msb_aOctetsTransmittedOK_reg[11].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[12] <= msb_aOctetsTransmittedOK_reg[12].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[13] <= msb_aOctetsTransmittedOK_reg[13].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[14] <= msb_aOctetsTransmittedOK_reg[14].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[15] <= msb_aOctetsTransmittedOK_reg[15].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[16] <= msb_aOctetsTransmittedOK_reg[16].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[17] <= msb_aOctetsTransmittedOK_reg[17].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[18] <= msb_aOctetsTransmittedOK_reg[18].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[19] <= msb_aOctetsTransmittedOK_reg[19].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[20] <= msb_aOctetsTransmittedOK_reg[20].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[21] <= msb_aOctetsTransmittedOK_reg[21].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[22] <= msb_aOctetsTransmittedOK_reg[22].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[23] <= msb_aOctetsTransmittedOK_reg[23].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[24] <= msb_aOctetsTransmittedOK_reg[24].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[25] <= msb_aOctetsTransmittedOK_reg[25].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[26] <= msb_aOctetsTransmittedOK_reg[26].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[27] <= msb_aOctetsTransmittedOK_reg[27].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[28] <= msb_aOctetsTransmittedOK_reg[28].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[29] <= msb_aOctetsTransmittedOK_reg[29].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[30] <= msb_aOctetsTransmittedOK_reg[30].DB_MAX_OUTPUT_PORT_TYPE
msb_aOctetsTransmittedOK[31] <= msb_aOctetsTransmittedOK_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rd_aclr => rd_aclr~0.IN1
rdaddress[0] => rdaddress[0]~3.IN1
rdaddress[1] => rdaddress[1]~2.IN1
rdaddress[2] => rdaddress[2]~1.IN1
rdaddress[3] => rdaddress[3]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~3.IN1
wraddress[1] => wraddress[1]~2.IN1
wraddress[2] => wraddress[2]~1.IN1
wraddress[3] => wraddress[3]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component
wren_a => altsyncram_70k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_70k1:auto_generated.data_a[0]
data_a[1] => altsyncram_70k1:auto_generated.data_a[1]
data_a[2] => altsyncram_70k1:auto_generated.data_a[2]
data_a[3] => altsyncram_70k1:auto_generated.data_a[3]
data_a[4] => altsyncram_70k1:auto_generated.data_a[4]
data_a[5] => altsyncram_70k1:auto_generated.data_a[5]
data_a[6] => altsyncram_70k1:auto_generated.data_a[6]
data_a[7] => altsyncram_70k1:auto_generated.data_a[7]
data_a[8] => altsyncram_70k1:auto_generated.data_a[8]
data_a[9] => altsyncram_70k1:auto_generated.data_a[9]
data_a[10] => altsyncram_70k1:auto_generated.data_a[10]
data_a[11] => altsyncram_70k1:auto_generated.data_a[11]
data_a[12] => altsyncram_70k1:auto_generated.data_a[12]
data_a[13] => altsyncram_70k1:auto_generated.data_a[13]
data_a[14] => altsyncram_70k1:auto_generated.data_a[14]
data_a[15] => altsyncram_70k1:auto_generated.data_a[15]
data_a[16] => altsyncram_70k1:auto_generated.data_a[16]
data_a[17] => altsyncram_70k1:auto_generated.data_a[17]
data_a[18] => altsyncram_70k1:auto_generated.data_a[18]
data_a[19] => altsyncram_70k1:auto_generated.data_a[19]
data_a[20] => altsyncram_70k1:auto_generated.data_a[20]
data_a[21] => altsyncram_70k1:auto_generated.data_a[21]
data_a[22] => altsyncram_70k1:auto_generated.data_a[22]
data_a[23] => altsyncram_70k1:auto_generated.data_a[23]
data_a[24] => altsyncram_70k1:auto_generated.data_a[24]
data_a[25] => altsyncram_70k1:auto_generated.data_a[25]
data_a[26] => altsyncram_70k1:auto_generated.data_a[26]
data_a[27] => altsyncram_70k1:auto_generated.data_a[27]
data_a[28] => altsyncram_70k1:auto_generated.data_a[28]
data_a[29] => altsyncram_70k1:auto_generated.data_a[29]
data_a[30] => altsyncram_70k1:auto_generated.data_a[30]
data_a[31] => altsyncram_70k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_70k1:auto_generated.address_a[0]
address_a[1] => altsyncram_70k1:auto_generated.address_a[1]
address_a[2] => altsyncram_70k1:auto_generated.address_a[2]
address_b[0] => altsyncram_70k1:auto_generated.address_b[0]
address_b[1] => altsyncram_70k1:auto_generated.address_b[1]
address_b[2] => altsyncram_70k1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_70k1:auto_generated.clock0
clock1 => altsyncram_70k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_70k1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_70k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_70k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_70k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_70k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_70k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_70k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_70k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_70k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_70k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_70k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_70k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_70k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_70k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_70k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_70k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_70k1:auto_generated.q_b[15]
q_b[16] <= altsyncram_70k1:auto_generated.q_b[16]
q_b[17] <= altsyncram_70k1:auto_generated.q_b[17]
q_b[18] <= altsyncram_70k1:auto_generated.q_b[18]
q_b[19] <= altsyncram_70k1:auto_generated.q_b[19]
q_b[20] <= altsyncram_70k1:auto_generated.q_b[20]
q_b[21] <= altsyncram_70k1:auto_generated.q_b[21]
q_b[22] <= altsyncram_70k1:auto_generated.q_b[22]
q_b[23] <= altsyncram_70k1:auto_generated.q_b[23]
q_b[24] <= altsyncram_70k1:auto_generated.q_b[24]
q_b[25] <= altsyncram_70k1:auto_generated.q_b[25]
q_b[26] <= altsyncram_70k1:auto_generated.q_b[26]
q_b[27] <= altsyncram_70k1:auto_generated.q_b[27]
q_b[28] <= altsyncram_70k1:auto_generated.q_b[28]
q_b[29] <= altsyncram_70k1:auto_generated.q_b[29]
q_b[30] <= altsyncram_70k1:auto_generated.q_b[30]
q_b[31] <= altsyncram_70k1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rd_aclr => rd_aclr~0.IN1
rdaddress[0] => rdaddress[0]~3.IN1
rdaddress[1] => rdaddress[1]~2.IN1
rdaddress[2] => rdaddress[2]~1.IN1
rdaddress[3] => rdaddress[3]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~3.IN1
wraddress[1] => wraddress[1]~2.IN1
wraddress[2] => wraddress[2]~1.IN1
wraddress[3] => wraddress[3]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component
wren_a => altsyncram_70k1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_70k1:auto_generated.data_a[0]
data_a[1] => altsyncram_70k1:auto_generated.data_a[1]
data_a[2] => altsyncram_70k1:auto_generated.data_a[2]
data_a[3] => altsyncram_70k1:auto_generated.data_a[3]
data_a[4] => altsyncram_70k1:auto_generated.data_a[4]
data_a[5] => altsyncram_70k1:auto_generated.data_a[5]
data_a[6] => altsyncram_70k1:auto_generated.data_a[6]
data_a[7] => altsyncram_70k1:auto_generated.data_a[7]
data_a[8] => altsyncram_70k1:auto_generated.data_a[8]
data_a[9] => altsyncram_70k1:auto_generated.data_a[9]
data_a[10] => altsyncram_70k1:auto_generated.data_a[10]
data_a[11] => altsyncram_70k1:auto_generated.data_a[11]
data_a[12] => altsyncram_70k1:auto_generated.data_a[12]
data_a[13] => altsyncram_70k1:auto_generated.data_a[13]
data_a[14] => altsyncram_70k1:auto_generated.data_a[14]
data_a[15] => altsyncram_70k1:auto_generated.data_a[15]
data_a[16] => altsyncram_70k1:auto_generated.data_a[16]
data_a[17] => altsyncram_70k1:auto_generated.data_a[17]
data_a[18] => altsyncram_70k1:auto_generated.data_a[18]
data_a[19] => altsyncram_70k1:auto_generated.data_a[19]
data_a[20] => altsyncram_70k1:auto_generated.data_a[20]
data_a[21] => altsyncram_70k1:auto_generated.data_a[21]
data_a[22] => altsyncram_70k1:auto_generated.data_a[22]
data_a[23] => altsyncram_70k1:auto_generated.data_a[23]
data_a[24] => altsyncram_70k1:auto_generated.data_a[24]
data_a[25] => altsyncram_70k1:auto_generated.data_a[25]
data_a[26] => altsyncram_70k1:auto_generated.data_a[26]
data_a[27] => altsyncram_70k1:auto_generated.data_a[27]
data_a[28] => altsyncram_70k1:auto_generated.data_a[28]
data_a[29] => altsyncram_70k1:auto_generated.data_a[29]
data_a[30] => altsyncram_70k1:auto_generated.data_a[30]
data_a[31] => altsyncram_70k1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_70k1:auto_generated.address_a[0]
address_a[1] => altsyncram_70k1:auto_generated.address_a[1]
address_a[2] => altsyncram_70k1:auto_generated.address_a[2]
address_b[0] => altsyncram_70k1:auto_generated.address_b[0]
address_b[1] => altsyncram_70k1:auto_generated.address_b[1]
address_b[2] => altsyncram_70k1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_70k1:auto_generated.clock0
clock1 => altsyncram_70k1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_70k1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_70k1:auto_generated.q_b[0]
q_b[1] <= altsyncram_70k1:auto_generated.q_b[1]
q_b[2] <= altsyncram_70k1:auto_generated.q_b[2]
q_b[3] <= altsyncram_70k1:auto_generated.q_b[3]
q_b[4] <= altsyncram_70k1:auto_generated.q_b[4]
q_b[5] <= altsyncram_70k1:auto_generated.q_b[5]
q_b[6] <= altsyncram_70k1:auto_generated.q_b[6]
q_b[7] <= altsyncram_70k1:auto_generated.q_b[7]
q_b[8] <= altsyncram_70k1:auto_generated.q_b[8]
q_b[9] <= altsyncram_70k1:auto_generated.q_b[9]
q_b[10] <= altsyncram_70k1:auto_generated.q_b[10]
q_b[11] <= altsyncram_70k1:auto_generated.q_b[11]
q_b[12] <= altsyncram_70k1:auto_generated.q_b[12]
q_b[13] <= altsyncram_70k1:auto_generated.q_b[13]
q_b[14] <= altsyncram_70k1:auto_generated.q_b[14]
q_b[15] <= altsyncram_70k1:auto_generated.q_b[15]
q_b[16] <= altsyncram_70k1:auto_generated.q_b[16]
q_b[17] <= altsyncram_70k1:auto_generated.q_b[17]
q_b[18] <= altsyncram_70k1:auto_generated.q_b[18]
q_b[19] <= altsyncram_70k1:auto_generated.q_b[19]
q_b[20] <= altsyncram_70k1:auto_generated.q_b[20]
q_b[21] <= altsyncram_70k1:auto_generated.q_b[21]
q_b[22] <= altsyncram_70k1:auto_generated.q_b[22]
q_b[23] <= altsyncram_70k1:auto_generated.q_b[23]
q_b[24] <= altsyncram_70k1:auto_generated.q_b[24]
q_b[25] <= altsyncram_70k1:auto_generated.q_b[25]
q_b[26] <= altsyncram_70k1:auto_generated.q_b[26]
q_b[27] <= altsyncram_70k1:auto_generated.q_b[27]
q_b[28] <= altsyncram_70k1:auto_generated.q_b[28]
q_b[29] <= altsyncram_70k1:auto_generated.q_b[29]
q_b[30] <= altsyncram_70k1:auto_generated.q_b[30]
q_b[31] <= altsyncram_70k1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL
reset => rd_timout[7].ACLR
reset => rd_timout[6].ACLR
reset => rd_timout[5].ACLR
reset => rd_timout[4].ACLR
reset => rd_timout[3].ACLR
reset => rd_timout[2].ACLR
reset => rd_timout[1].ACLR
reset => rd_timout[0].ACLR
reset => rd_timout_done.ACLR
reset => reg_rd_req.ACLR
reset => reg_rd_ack.ACLR
reset => reg_rd_ack_reg1.ACLR
reset_phy_clk => phy_rd_ack0.ACLR
clk => rd_timout[7].CLK
clk => rd_timout[6].CLK
clk => rd_timout[5].CLK
clk => rd_timout[4].CLK
clk => rd_timout[3].CLK
clk => rd_timout[2].CLK
clk => rd_timout[1].CLK
clk => rd_timout[0].CLK
clk => rd_timout_done.CLK
clk => reg_rd_req.CLK
clk => reg_rd_ack.CLK
clk => reg_rd_ack_reg1.CLK
phy_clk => phy_clk~0.IN1
cs => always1~9.IN0
cs => always1~3.IN1
rd => reg_rd~1.DATAB
rd => always1~4.IN1
rd => always1~9.IN1
wr => reg_wr~1.DATAB
wr => always1~10.IN0
wr => always1~3.IN0
sel[0] => LessThan3.IN16
sel[0] => LessThan2.IN16
sel[0] => LessThan1.IN16
sel[0] => LessThan0.IN16
sel[0] => reg_sel[0].DATAIN
sel[1] => LessThan3.IN15
sel[1] => LessThan2.IN15
sel[1] => LessThan1.IN15
sel[1] => LessThan0.IN15
sel[1] => reg_sel[1].DATAIN
sel[2] => LessThan3.IN14
sel[2] => LessThan2.IN14
sel[2] => LessThan1.IN14
sel[2] => LessThan0.IN14
sel[2] => reg_sel[2].DATAIN
sel[3] => LessThan3.IN13
sel[3] => LessThan2.IN13
sel[3] => LessThan1.IN13
sel[3] => LessThan0.IN13
sel[3] => reg_sel[3].DATAIN
sel[4] => LessThan3.IN12
sel[4] => LessThan2.IN12
sel[4] => LessThan1.IN12
sel[4] => LessThan0.IN12
sel[4] => reg_sel[4].DATAIN
sel[5] => LessThan3.IN11
sel[5] => LessThan2.IN11
sel[5] => LessThan1.IN11
sel[5] => LessThan0.IN11
sel[5] => reg_sel[5].DATAIN
sel[6] => LessThan3.IN10
sel[6] => LessThan2.IN10
sel[6] => LessThan1.IN10
sel[6] => LessThan0.IN10
sel[6] => reg_sel[6].DATAIN
sel[7] => LessThan3.IN9
sel[7] => LessThan2.IN9
sel[7] => LessThan1.IN9
sel[7] => LessThan0.IN9
sel[7] => reg_sel[7].DATAIN
data_in[0] => reg_data_out[0].DATAIN
data_in[1] => reg_data_out[1].DATAIN
data_in[2] => reg_data_out[2].DATAIN
data_in[3] => reg_data_out[3].DATAIN
data_in[4] => reg_data_out[4].DATAIN
data_in[5] => reg_data_out[5].DATAIN
data_in[6] => reg_data_out[6].DATAIN
data_in[7] => reg_data_out[7].DATAIN
data_in[8] => reg_data_out[8].DATAIN
data_in[9] => reg_data_out[9].DATAIN
data_in[10] => reg_data_out[10].DATAIN
data_in[11] => reg_data_out[11].DATAIN
data_in[12] => reg_data_out[12].DATAIN
data_in[13] => reg_data_out[13].DATAIN
data_in[14] => reg_data_out[14].DATAIN
data_in[15] => reg_data_out[15].DATAIN
data_in[16] => reg_data_out[16].DATAIN
data_in[17] => reg_data_out[17].DATAIN
data_in[18] => reg_data_out[18].DATAIN
data_in[19] => reg_data_out[19].DATAIN
data_in[20] => reg_data_out[20].DATAIN
data_in[21] => reg_data_out[21].DATAIN
data_in[22] => reg_data_out[22].DATAIN
data_in[23] => reg_data_out[23].DATAIN
data_in[24] => reg_data_out[24].DATAIN
data_in[25] => reg_data_out[25].DATAIN
data_in[26] => reg_data_out[26].DATAIN
data_in[27] => reg_data_out[27].DATAIN
data_in[28] => reg_data_out[28].DATAIN
data_in[29] => reg_data_out[29].DATAIN
data_in[30] => reg_data_out[30].DATAIN
data_in[31] => reg_data_out[31].DATAIN
data_out[0] <= reg_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= reg_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= reg_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= reg_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= reg_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= reg_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= reg_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= reg_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= reg_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= reg_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= reg_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= reg_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= reg_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= reg_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= reg_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= reg_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= reg_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= reg_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= reg_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= reg_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= reg_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= reg_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= reg_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= reg_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
reg_timout <= rd_timout_done.DB_MAX_OUTPUT_PORT_TYPE
reg_rd <= reg_rd~1.DB_MAX_OUTPUT_PORT_TYPE
reg_wr <= reg_wr~1.DB_MAX_OUTPUT_PORT_TYPE
reg_sel[0] <= sel[0].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[1] <= sel[1].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[2] <= sel[2].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[3] <= sel[3].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[4] <= sel[4].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[5] <= sel[5].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[6] <= sel[6].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[7] <= sel[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_in[0] => data_out[0].DATAIN
reg_data_in[1] => data_out[1].DATAIN
reg_data_in[2] => data_out[2].DATAIN
reg_data_in[3] => data_out[3].DATAIN
reg_data_in[4] => data_out[4].DATAIN
reg_data_in[5] => data_out[5].DATAIN
reg_data_in[6] => data_out[6].DATAIN
reg_data_in[7] => data_out[7].DATAIN
reg_data_in[8] => data_out[8].DATAIN
reg_data_in[9] => data_out[9].DATAIN
reg_data_in[10] => data_out[10].DATAIN
reg_data_in[11] => data_out[11].DATAIN
reg_data_in[12] => data_out[12].DATAIN
reg_data_in[13] => data_out[13].DATAIN
reg_data_in[14] => data_out[14].DATAIN
reg_data_in[15] => data_out[15].DATAIN
reg_data_in[16] => data_out[16].DATAIN
reg_data_in[17] => data_out[17].DATAIN
reg_data_in[18] => data_out[18].DATAIN
reg_data_in[19] => data_out[19].DATAIN
reg_data_in[20] => data_out[20].DATAIN
reg_data_in[21] => data_out[21].DATAIN
reg_data_in[22] => data_out[22].DATAIN
reg_data_in[23] => data_out[23].DATAIN
reg_data_in[24] => data_out[24].DATAIN
reg_data_in[25] => data_out[25].DATAIN
reg_data_in[26] => data_out[26].DATAIN
reg_data_in[27] => data_out[27].DATAIN
reg_data_in[28] => data_out[28].DATAIN
reg_data_in[29] => data_out[29].DATAIN
reg_data_in[30] => data_out[30].DATAIN
reg_data_in[31] => data_out[31].DATAIN
reg_data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
disable_rd_timeout => always4~0.IN1
mdio_busy => Selector3.IN4
mdio_busy => Selector2.IN3
mdio_busy => Selector1.IN3
mdio_busy => Selector5.IN0


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO
reset => reset~0.IN3
reg_clk => reg_clk~0.IN3
mdc <= altera_tse_mdio_clk_gen:U_CLKGEN.mdio_clk
mdio_in => mdio_in~0.IN1
mdio_out <= mdio_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_oen <= mdio_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_in[0] => host_data_in[0]~15.IN1
host_data_in[1] => host_data_in[1]~14.IN1
host_data_in[2] => host_data_in[2]~13.IN1
host_data_in[3] => host_data_in[3]~12.IN1
host_data_in[4] => host_data_in[4]~11.IN1
host_data_in[5] => host_data_in[5]~10.IN1
host_data_in[6] => host_data_in[6]~9.IN1
host_data_in[7] => host_data_in[7]~8.IN1
host_data_in[8] => host_data_in[8]~7.IN1
host_data_in[9] => host_data_in[9]~6.IN1
host_data_in[10] => host_data_in[10]~5.IN1
host_data_in[11] => host_data_in[11]~4.IN1
host_data_in[12] => host_data_in[12]~3.IN1
host_data_in[13] => host_data_in[13]~2.IN1
host_data_in[14] => host_data_in[14]~1.IN1
host_data_in[15] => host_data_in[15]~0.IN1
host_data_out[0] <= host_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[1] <= host_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[2] <= host_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[3] <= host_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[4] <= host_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[5] <= host_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[6] <= host_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[7] <= host_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[8] <= host_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[9] <= host_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[10] <= host_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[11] <= host_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[12] <= host_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[13] <= host_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[14] <= host_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[15] <= host_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_addr[0] => host_addr[0]~4.IN1
host_addr[1] => host_addr[1]~3.IN1
host_addr[2] => host_addr[2]~2.IN1
host_addr[3] => host_addr[3]~1.IN1
host_addr[4] => host_addr[4]~0.IN1
host_dev_addr[0] => host_dev_addr[0]~4.IN1
host_dev_addr[1] => host_dev_addr[1]~3.IN1
host_dev_addr[2] => host_dev_addr[2]~2.IN1
host_dev_addr[3] => host_dev_addr[3]~1.IN1
host_dev_addr[4] => host_dev_addr[4]~0.IN1
host_cs => host_cs~0.IN1
host_rd => host_rd~0.IN1
host_wr => host_wr~0.IN1
host_busy <= altera_tse_mdio_cntl:U_CNTL.host_busy


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN
reset => cnt[7].ACLR
reset => cnt[6].ACLR
reset => cnt[5].ACLR
reset => cnt[4].ACLR
reset => cnt[3].ACLR
reset => cnt[2].ACLR
reset => cnt[1].ACLR
reset => cnt[0].ACLR
reset => mdio_clk~reg0.ACLR
reset => clk_ena~reg0.ACLR
reg_clk => cnt[7].CLK
reg_clk => cnt[6].CLK
reg_clk => cnt[5].CLK
reg_clk => cnt[4].CLK
reg_clk => cnt[3].CLK
reg_clk => cnt[2].CLK
reg_clk => cnt[1].CLK
reg_clk => cnt[0].CLK
reg_clk => mdio_clk~reg0.CLK
reg_clk => clk_ena~reg0.CLK
clk_ena <= clk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_clk <= mdio_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL
reset => mdio_csn~reg0.PRESET
reset => mdio_sel[1]~reg0.ACLR
reset => mdio_sel[0]~reg0.ACLR
reset => mdio_wr~reg0.ACLR
reset => mdio_data_out[15]~reg0.ACLR
reset => mdio_data_out[14]~reg0.ACLR
reset => mdio_data_out[13]~reg0.ACLR
reset => mdio_data_out[12]~reg0.ACLR
reset => mdio_data_out[11]~reg0.ACLR
reset => mdio_data_out[10]~reg0.ACLR
reset => mdio_data_out[9]~reg0.ACLR
reset => mdio_data_out[8]~reg0.ACLR
reset => mdio_data_out[7]~reg0.ACLR
reset => mdio_data_out[6]~reg0.ACLR
reset => mdio_data_out[5]~reg0.ACLR
reset => mdio_data_out[4]~reg0.ACLR
reset => mdio_data_out[3]~reg0.ACLR
reset => mdio_data_out[2]~reg0.ACLR
reset => mdio_data_out[1]~reg0.ACLR
reset => mdio_data_out[0]~reg0.ACLR
reset => host_busy_int.PRESET
reg_clk => mdio_csn~reg0.CLK
reg_clk => mdio_sel[1]~reg0.CLK
reg_clk => mdio_sel[0]~reg0.CLK
reg_clk => mdio_wr~reg0.CLK
reg_clk => mdio_data_out[15]~reg0.CLK
reg_clk => mdio_data_out[14]~reg0.CLK
reg_clk => mdio_data_out[13]~reg0.CLK
reg_clk => mdio_data_out[12]~reg0.CLK
reg_clk => mdio_data_out[11]~reg0.CLK
reg_clk => mdio_data_out[10]~reg0.CLK
reg_clk => mdio_data_out[9]~reg0.CLK
reg_clk => mdio_data_out[8]~reg0.CLK
reg_clk => mdio_data_out[7]~reg0.CLK
reg_clk => mdio_data_out[6]~reg0.CLK
reg_clk => mdio_data_out[5]~reg0.CLK
reg_clk => mdio_data_out[4]~reg0.CLK
reg_clk => mdio_data_out[3]~reg0.CLK
reg_clk => mdio_data_out[2]~reg0.CLK
reg_clk => mdio_data_out[1]~reg0.CLK
reg_clk => mdio_data_out[0]~reg0.CLK
reg_clk => host_busy_int.CLK
clk_ena => state~13.OUTPUTSELECT
clk_ena => state~12.OUTPUTSELECT
clk_ena => state~11.OUTPUTSELECT
clk_ena => state~10.OUTPUTSELECT
clk_ena => state~9.OUTPUTSELECT
clk_ena => state~8.OUTPUTSELECT
clk_ena => state~7.OUTPUTSELECT
clk_ena => state~6.OUTPUTSELECT
clk_ena => state~5.OUTPUTSELECT
clk_ena => state~4.OUTPUTSELECT
clk_ena => state~3.OUTPUTSELECT
clk_ena => state~2.OUTPUTSELECT
clk_ena => state~1.OUTPUTSELECT
clk_ena => state~0.OUTPUTSELECT
clk_ena => host_busy_int.ENA
mdio_data_out[0] <= mdio_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[1] <= mdio_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[2] <= mdio_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[3] <= mdio_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[4] <= mdio_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[5] <= mdio_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[6] <= mdio_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[7] <= mdio_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[8] <= mdio_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[9] <= mdio_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[10] <= mdio_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[11] <= mdio_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[12] <= mdio_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[13] <= mdio_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[14] <= mdio_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[15] <= mdio_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_csn <= mdio_csn~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_sel[0] <= mdio_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_sel[1] <= mdio_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_wr <= mdio_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_busy => Selector1.IN3
mdio_busy => Selector2.IN3
mdio_busy => nextstate.STM_TYP_HOST_WR_END.DATAB
mdio_busy => nextstate.STM_TYP_HOST_RD_REG.DATAB
host_data_in[0] => mdio_data_out~15.DATAB
host_data_in[1] => mdio_data_out~14.DATAB
host_data_in[2] => mdio_data_out~13.DATAB
host_data_in[3] => mdio_data_out~12.DATAB
host_data_in[4] => mdio_data_out~11.DATAB
host_data_in[5] => mdio_data_out~10.DATAB
host_data_in[6] => mdio_data_out~9.DATAB
host_data_in[7] => mdio_data_out~8.DATAB
host_data_in[8] => mdio_data_out~7.DATAB
host_data_in[9] => mdio_data_out~6.DATAB
host_data_in[10] => mdio_data_out~5.DATAB
host_data_in[11] => mdio_data_out~4.DATAB
host_data_in[12] => mdio_data_out~3.DATAB
host_data_in[13] => mdio_data_out~2.DATAB
host_data_in[14] => mdio_data_out~1.DATAB
host_data_in[15] => mdio_data_out~0.DATAB
host_addr[0] => mdio_data_out~63.DATAB
host_addr[0] => mdio_data_out~31.DATAB
host_addr[1] => mdio_data_out~62.DATAB
host_addr[1] => mdio_data_out~30.DATAB
host_addr[2] => mdio_data_out~61.DATAB
host_addr[2] => mdio_data_out~29.DATAB
host_addr[3] => mdio_data_out~60.DATAB
host_addr[3] => mdio_data_out~28.DATAB
host_addr[4] => mdio_data_out~59.DATAB
host_addr[4] => mdio_data_out~27.DATAB
host_dev_addr[0] => mdio_data_out~58.DATAB
host_dev_addr[0] => mdio_data_out~26.DATAB
host_dev_addr[1] => mdio_data_out~57.DATAB
host_dev_addr[1] => mdio_data_out~25.DATAB
host_dev_addr[2] => mdio_data_out~56.DATAB
host_dev_addr[2] => mdio_data_out~24.DATAB
host_dev_addr[3] => mdio_data_out~55.DATAB
host_dev_addr[3] => mdio_data_out~23.DATAB
host_dev_addr[4] => mdio_data_out~54.DATAB
host_dev_addr[4] => mdio_data_out~22.DATAB
host_cs => always1~1.IN0
host_cs => always1~0.IN0
host_rd => always1~1.IN1
host_wr => always1~0.IN1
host_busy <= host_busy_int.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO
reset => reg_phy_reg_add[9].ACLR
reset => reg_phy_reg_add[8].ACLR
reset => reg_phy_reg_add[7].ACLR
reset => reg_phy_reg_add[6].ACLR
reset => reg_phy_reg_add[5].PRESET
reset => reg_phy_reg_add[4].ACLR
reset => reg_phy_reg_add[3].ACLR
reset => reg_phy_reg_add[2].ACLR
reset => reg_phy_reg_add[1].ACLR
reset => reg_phy_reg_add[0].ACLR
reset => reg_data[15].ACLR
reset => reg_data[14].ACLR
reset => reg_data[13].ACLR
reset => reg_data[12].ACLR
reset => reg_data[11].ACLR
reset => reg_data[10].ACLR
reset => reg_data[9].ACLR
reset => reg_data[8].ACLR
reset => reg_data[7].ACLR
reset => reg_data[6].ACLR
reset => reg_data[5].ACLR
reset => reg_data[4].ACLR
reset => reg_data[3].ACLR
reset => reg_data[2].ACLR
reset => reg_data[1].ACLR
reset => reg_data[0].ACLR
reset => reg_data_rd[15].ACLR
reset => reg_data_rd[14].ACLR
reset => reg_data_rd[13].ACLR
reset => reg_data_rd[12].ACLR
reset => reg_data_rd[11].ACLR
reset => reg_data_rd[10].ACLR
reset => reg_data_rd[9].ACLR
reset => reg_data_rd[8].ACLR
reset => reg_data_rd[7].ACLR
reset => reg_data_rd[6].ACLR
reset => reg_data_rd[5].ACLR
reset => reg_data_rd[4].ACLR
reset => reg_data_rd[3].ACLR
reset => reg_data_rd[2].ACLR
reset => reg_data_rd[1].ACLR
reset => reg_data_rd[0].ACLR
reset => run_read.ACLR
reset => run_write.ACLR
reset => cnt_32[4].ACLR
reset => cnt_32[3].ACLR
reset => cnt_32[2].ACLR
reset => cnt_32[1].ACLR
reset => cnt_32[0].ACLR
reset => mdio_wait.PRESET
reset => mdio_run[19].ACLR
reset => mdio_run[18].ACLR
reset => mdio_run[17].ACLR
reset => mdio_run[16].ACLR
reset => mdio_run[15].ACLR
reset => mdio_run[14].ACLR
reset => mdio_run[13].ACLR
reset => mdio_run[12].ACLR
reset => mdio_run[11].ACLR
reset => mdio_run[10].ACLR
reset => mdio_run[9].ACLR
reset => mdio_run[8].ACLR
reset => mdio_run[7].ACLR
reset => mdio_run[6].ACLR
reset => mdio_run[5].ACLR
reset => mdio_run[4].ACLR
reset => mdio_run[3].ACLR
reset => mdio_run[2].ACLR
reset => mdio_run[1].ACLR
reset => mdio_run[0].ACLR
reset => cd_oe.PRESET
reset => mux_out.PRESET
reset => read_error.ACLR
mdc => reg_phy_reg_add[9].CLK
mdc => reg_phy_reg_add[8].CLK
mdc => reg_phy_reg_add[7].CLK
mdc => reg_phy_reg_add[6].CLK
mdc => reg_phy_reg_add[5].CLK
mdc => reg_phy_reg_add[4].CLK
mdc => reg_phy_reg_add[3].CLK
mdc => reg_phy_reg_add[2].CLK
mdc => reg_phy_reg_add[1].CLK
mdc => reg_phy_reg_add[0].CLK
mdc => reg_data[15].CLK
mdc => reg_data[14].CLK
mdc => reg_data[13].CLK
mdc => reg_data[12].CLK
mdc => reg_data[11].CLK
mdc => reg_data[10].CLK
mdc => reg_data[9].CLK
mdc => reg_data[8].CLK
mdc => reg_data[7].CLK
mdc => reg_data[6].CLK
mdc => reg_data[5].CLK
mdc => reg_data[4].CLK
mdc => reg_data[3].CLK
mdc => reg_data[2].CLK
mdc => reg_data[1].CLK
mdc => reg_data[0].CLK
mdc => reg_data_rd[15].CLK
mdc => reg_data_rd[14].CLK
mdc => reg_data_rd[13].CLK
mdc => reg_data_rd[12].CLK
mdc => reg_data_rd[11].CLK
mdc => reg_data_rd[10].CLK
mdc => reg_data_rd[9].CLK
mdc => reg_data_rd[8].CLK
mdc => reg_data_rd[7].CLK
mdc => reg_data_rd[6].CLK
mdc => reg_data_rd[5].CLK
mdc => reg_data_rd[4].CLK
mdc => reg_data_rd[3].CLK
mdc => reg_data_rd[2].CLK
mdc => reg_data_rd[1].CLK
mdc => reg_data_rd[0].CLK
mdc => run_read.CLK
mdc => run_write.CLK
mdc => cnt_32[4].CLK
mdc => cnt_32[3].CLK
mdc => cnt_32[2].CLK
mdc => cnt_32[1].CLK
mdc => cnt_32[0].CLK
mdc => mdio_wait.CLK
mdc => mdio_run[19].CLK
mdc => mdio_run[18].CLK
mdc => mdio_run[17].CLK
mdc => mdio_run[16].CLK
mdc => mdio_run[15].CLK
mdc => mdio_run[14].CLK
mdc => mdio_run[13].CLK
mdc => mdio_run[12].CLK
mdc => mdio_run[11].CLK
mdc => mdio_run[10].CLK
mdc => mdio_run[9].CLK
mdc => mdio_run[8].CLK
mdc => mdio_run[7].CLK
mdc => mdio_run[6].CLK
mdc => mdio_run[5].CLK
mdc => mdio_run[4].CLK
mdc => mdio_run[3].CLK
mdc => mdio_run[2].CLK
mdc => mdio_run[1].CLK
mdc => mdio_run[0].CLK
mdc => cd_oe.CLK
mdc => mux_out.CLK
mdc => read_error.CLK
mdc_ena => reg_phy_reg_add[9].ENA
mdc_ena => reg_phy_reg_add[8].ENA
mdc_ena => reg_phy_reg_add[7].ENA
mdc_ena => reg_phy_reg_add[6].ENA
mdc_ena => reg_phy_reg_add[5].ENA
mdc_ena => reg_phy_reg_add[4].ENA
mdc_ena => reg_phy_reg_add[3].ENA
mdc_ena => reg_phy_reg_add[2].ENA
mdc_ena => reg_phy_reg_add[1].ENA
mdc_ena => reg_phy_reg_add[0].ENA
mdc_ena => reg_data[15].ENA
mdc_ena => reg_data[14].ENA
mdc_ena => reg_data[13].ENA
mdc_ena => reg_data[12].ENA
mdc_ena => reg_data[11].ENA
mdc_ena => reg_data[10].ENA
mdc_ena => reg_data[9].ENA
mdc_ena => reg_data[8].ENA
mdc_ena => reg_data[7].ENA
mdc_ena => reg_data[6].ENA
mdc_ena => reg_data[5].ENA
mdc_ena => reg_data[4].ENA
mdc_ena => reg_data[3].ENA
mdc_ena => reg_data[2].ENA
mdc_ena => reg_data[1].ENA
mdc_ena => reg_data[0].ENA
mdc_ena => reg_data_rd[15].ENA
mdc_ena => reg_data_rd[14].ENA
mdc_ena => reg_data_rd[13].ENA
mdc_ena => reg_data_rd[12].ENA
mdc_ena => reg_data_rd[11].ENA
mdc_ena => reg_data_rd[10].ENA
mdc_ena => reg_data_rd[9].ENA
mdc_ena => reg_data_rd[8].ENA
mdc_ena => reg_data_rd[7].ENA
mdc_ena => reg_data_rd[6].ENA
mdc_ena => reg_data_rd[5].ENA
mdc_ena => reg_data_rd[4].ENA
mdc_ena => reg_data_rd[3].ENA
mdc_ena => reg_data_rd[2].ENA
mdc_ena => reg_data_rd[1].ENA
mdc_ena => reg_data_rd[0].ENA
mdc_ena => run_read.ENA
mdc_ena => run_write.ENA
mdc_ena => cnt_32[4].ENA
mdc_ena => cnt_32[3].ENA
mdc_ena => cnt_32[2].ENA
mdc_ena => cnt_32[1].ENA
mdc_ena => cnt_32[0].ENA
mdc_ena => mdio_wait.ENA
mdc_ena => mdio_run[19].ENA
mdc_ena => mdio_run[18].ENA
mdc_ena => mdio_run[17].ENA
mdc_ena => mdio_run[16].ENA
mdc_ena => mdio_run[15].ENA
mdc_ena => mdio_run[14].ENA
mdc_ena => mdio_run[13].ENA
mdc_ena => mdio_run[12].ENA
mdc_ena => mdio_run[11].ENA
mdc_ena => mdio_run[10].ENA
mdc_ena => mdio_run[9].ENA
mdc_ena => mdio_run[8].ENA
mdc_ena => mdio_run[7].ENA
mdc_ena => mdio_run[6].ENA
mdc_ena => mdio_run[5].ENA
mdc_ena => mdio_run[4].ENA
mdc_ena => mdio_run[3].ENA
mdc_ena => mdio_run[2].ENA
mdc_ena => mdio_run[1].ENA
mdc_ena => mdio_run[0].ENA
mdc_ena => cd_oe.ENA
mdc_ena => mux_out.ENA
mdc_ena => read_error.ENA
mdio_in => reg_data_rd~15.DATAB
mdio_out <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mdio_oen <= cd_oe.DB_MAX_OUTPUT_PORT_TYPE
reg_data_in[0] => reg_data~30.DATAB
reg_data_in[0] => reg_phy_reg_add~19.DATAB
reg_data_in[1] => reg_data~29.DATAB
reg_data_in[1] => reg_phy_reg_add~18.DATAB
reg_data_in[2] => reg_data~28.DATAB
reg_data_in[2] => reg_phy_reg_add~17.DATAB
reg_data_in[3] => reg_data~27.DATAB
reg_data_in[3] => reg_phy_reg_add~16.DATAB
reg_data_in[4] => reg_data~26.DATAB
reg_data_in[4] => reg_phy_reg_add~15.DATAB
reg_data_in[5] => reg_data~25.DATAB
reg_data_in[5] => reg_phy_reg_add~14.DATAB
reg_data_in[6] => reg_data~24.DATAB
reg_data_in[6] => reg_phy_reg_add~13.DATAB
reg_data_in[7] => reg_data~23.DATAB
reg_data_in[7] => reg_phy_reg_add~12.DATAB
reg_data_in[8] => reg_data~22.DATAB
reg_data_in[8] => reg_phy_reg_add~11.DATAB
reg_data_in[9] => reg_data~21.DATAB
reg_data_in[9] => reg_phy_reg_add~10.DATAB
reg_data_in[10] => reg_data~20.DATAB
reg_data_in[11] => reg_data~19.DATAB
reg_data_in[12] => reg_data~18.DATAB
reg_data_in[13] => reg_data~17.DATAB
reg_data_in[14] => reg_data~16.DATAB
reg_data_in[15] => always0~7.IN1
reg_data_in[15] => reg_data~15.DATAB
reg_data_out[0] <= reg_data_out~16.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out~15.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out~14.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out~13.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out~12.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out~11.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out~10.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out~9.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out~8.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out~7.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out~6.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out~5.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out~4.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out~3.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out~2.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out~1.DB_MAX_OUTPUT_PORT_TYPE
reg_csn => always0~0.IN0
reg_wr => always0~0.IN1
reg_sel[0] => always0~2.IN1
reg_sel[0] => always0~5.IN0
reg_sel[0] => reg_data_out~0.IN1
reg_sel[1] => always0~4.IN1
reg_sel[1] => always0~1.IN1
reg_sel[1] => reg_data_out~0.IN0
busy <= mdio_wait.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP
reset_rx_clk => reset_rx_clk~0.IN5
reset_tx_clk => reset_tx_clk~0.IN5
reset_ff_rx_clk => reset_ff_rx_clk~0.IN1
reset_ff_tx_clk => reset_ff_tx_clk~0.IN1
rx_clk => rx_clk~0.IN6
tx_clk => tx_clk~0.IN5
rx_clkena => rx_clkena~0.IN3
tx_clkena => tx_clkena~0.IN3
reg_clk => reg_clk~0.IN1
gm_rx_d[0] => gm_rx_d[0]~7.IN1
gm_rx_d[1] => gm_rx_d[1]~6.IN1
gm_rx_d[2] => gm_rx_d[2]~5.IN1
gm_rx_d[3] => gm_rx_d[3]~4.IN1
gm_rx_d[4] => gm_rx_d[4]~3.IN1
gm_rx_d[5] => gm_rx_d[5]~2.IN1
gm_rx_d[6] => gm_rx_d[6]~1.IN1
gm_rx_d[7] => gm_rx_d[7]~0.IN1
gm_rx_dv => gm_rx_dv~0.IN1
gm_rx_err => gm_rx_err~0.IN1
gm_tx_d[0] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[1] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[2] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[3] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[4] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[5] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[6] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[7] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_en <= altera_tse_gmii_io:U_GMIF.gm_tx_en
gm_tx_err <= altera_tse_gmii_io:U_GMIF.gm_tx_err
m_rx_crs => m_rx_crs~0.IN1
m_rx_col => m_rx_col~0.IN1
m_rx_d[0] => m_rx_d[0]~3.IN1
m_rx_d[1] => m_rx_d[1]~2.IN1
m_rx_d[2] => m_rx_d[2]~1.IN1
m_rx_d[3] => m_rx_d[3]~0.IN1
m_rx_en => m_rx_en~0.IN1
m_rx_err => m_rx_err~0.IN1
m_tx_d[0] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[1] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[2] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[3] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_en <= altera_tse_mii_tx_if:U_MTX.mii_txdv
m_tx_err <= altera_tse_mii_tx_if:U_MTX.mii_txerr
rx_sav_section[0] => rx_sav_section[0]~10.IN1
rx_sav_section[1] => rx_sav_section[1]~9.IN1
rx_sav_section[2] => rx_sav_section[2]~8.IN1
rx_sav_section[3] => rx_sav_section[3]~7.IN1
rx_sav_section[4] => rx_sav_section[4]~6.IN1
rx_sav_section[5] => rx_sav_section[5]~5.IN1
rx_sav_section[6] => rx_sav_section[6]~4.IN1
rx_sav_section[7] => rx_sav_section[7]~3.IN1
rx_sav_section[8] => rx_sav_section[8]~2.IN1
rx_sav_section[9] => rx_sav_section[9]~1.IN1
rx_sav_section[10] => rx_sav_section[10]~0.IN1
rx_septy_section[0] => rx_septy_section[0]~10.IN1
rx_septy_section[1] => rx_septy_section[1]~9.IN1
rx_septy_section[2] => rx_septy_section[2]~8.IN1
rx_septy_section[3] => rx_septy_section[3]~7.IN1
rx_septy_section[4] => rx_septy_section[4]~6.IN1
rx_septy_section[5] => rx_septy_section[5]~5.IN1
rx_septy_section[6] => rx_septy_section[6]~4.IN1
rx_septy_section[7] => rx_septy_section[7]~3.IN1
rx_septy_section[8] => rx_septy_section[8]~2.IN1
rx_septy_section[9] => rx_septy_section[9]~1.IN1
rx_septy_section[10] => rx_septy_section[10]~0.IN1
rx_af_level[0] => rx_af_level[0]~10.IN1
rx_af_level[1] => rx_af_level[1]~9.IN1
rx_af_level[2] => rx_af_level[2]~8.IN1
rx_af_level[3] => rx_af_level[3]~7.IN1
rx_af_level[4] => rx_af_level[4]~6.IN1
rx_af_level[5] => rx_af_level[5]~5.IN1
rx_af_level[6] => rx_af_level[6]~4.IN1
rx_af_level[7] => rx_af_level[7]~3.IN1
rx_af_level[8] => rx_af_level[8]~2.IN1
rx_af_level[9] => rx_af_level[9]~1.IN1
rx_af_level[10] => rx_af_level[10]~0.IN1
rx_ae_level[0] => rx_ae_level[0]~10.IN1
rx_ae_level[1] => rx_ae_level[1]~9.IN1
rx_ae_level[2] => rx_ae_level[2]~8.IN1
rx_ae_level[3] => rx_ae_level[3]~7.IN1
rx_ae_level[4] => rx_ae_level[4]~6.IN1
rx_ae_level[5] => rx_ae_level[5]~5.IN1
rx_ae_level[6] => rx_ae_level[6]~4.IN1
rx_ae_level[7] => rx_ae_level[7]~3.IN1
rx_ae_level[8] => rx_ae_level[8]~2.IN1
rx_ae_level[9] => rx_ae_level[9]~1.IN1
rx_ae_level[10] => rx_ae_level[10]~0.IN1
rx_a_full <= altera_tse_top_w_fifo:U_MAC.rx_a_full
rx_a_empty <= altera_tse_top_w_fifo:U_MAC.rx_a_empty
ff_rx_clk => ff_rx_clk~0.IN1
ff_rx_data[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[2] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[3] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[4] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[5] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[6] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[7] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[8] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[9] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[10] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[11] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[12] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[13] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[14] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[15] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[16] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[17] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[18] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[19] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[20] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[21] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[22] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[23] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[24] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[25] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[26] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[27] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[28] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[29] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[30] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[31] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_mod[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_mod
ff_rx_mod[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_mod
ff_rx_sop <= altera_tse_top_w_fifo:U_MAC.ff_rx_sop
ff_rx_eop <= altera_tse_top_w_fifo:U_MAC.ff_rx_eop
ff_rx_err <= altera_tse_top_w_fifo:U_MAC.ff_rx_err
ff_rx_err_stat[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[2] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[3] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[4] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[5] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[6] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[7] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[8] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[9] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[10] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[11] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[12] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[13] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[14] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[15] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[16] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[17] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[18] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[19] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[20] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[21] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[22] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_ucast <= altera_tse_top_w_fifo:U_MAC.ff_rx_ucast
ff_rx_bcast <= altera_tse_top_w_fifo:U_MAC.ff_rx_bcast
ff_rx_mcast <= altera_tse_top_w_fifo:U_MAC.ff_rx_mcast
ff_rx_vlan <= altera_tse_top_w_fifo:U_MAC.ff_rx_vlan
ff_rx_rdy => ff_rx_rdy~0.IN1
ff_rx_dval <= altera_tse_top_w_fifo:U_MAC.ff_rx_dval
ff_rx_dsav <= altera_tse_top_w_fifo:U_MAC.ff_rx_dsav
tx_sav_section[0] => tx_sav_section[0]~10.IN1
tx_sav_section[1] => tx_sav_section[1]~9.IN1
tx_sav_section[2] => tx_sav_section[2]~8.IN1
tx_sav_section[3] => tx_sav_section[3]~7.IN1
tx_sav_section[4] => tx_sav_section[4]~6.IN1
tx_sav_section[5] => tx_sav_section[5]~5.IN1
tx_sav_section[6] => tx_sav_section[6]~4.IN1
tx_sav_section[7] => tx_sav_section[7]~3.IN1
tx_sav_section[8] => tx_sav_section[8]~2.IN1
tx_sav_section[9] => tx_sav_section[9]~1.IN1
tx_sav_section[10] => tx_sav_section[10]~0.IN1
tx_septy_section[0] => tx_septy_section[0]~10.IN1
tx_septy_section[1] => tx_septy_section[1]~9.IN1
tx_septy_section[2] => tx_septy_section[2]~8.IN1
tx_septy_section[3] => tx_septy_section[3]~7.IN1
tx_septy_section[4] => tx_septy_section[4]~6.IN1
tx_septy_section[5] => tx_septy_section[5]~5.IN1
tx_septy_section[6] => tx_septy_section[6]~4.IN1
tx_septy_section[7] => tx_septy_section[7]~3.IN1
tx_septy_section[8] => tx_septy_section[8]~2.IN1
tx_septy_section[9] => tx_septy_section[9]~1.IN1
tx_septy_section[10] => tx_septy_section[10]~0.IN1
tx_af_level[0] => tx_af_level[0]~10.IN1
tx_af_level[1] => tx_af_level[1]~9.IN1
tx_af_level[2] => tx_af_level[2]~8.IN1
tx_af_level[3] => tx_af_level[3]~7.IN1
tx_af_level[4] => tx_af_level[4]~6.IN1
tx_af_level[5] => tx_af_level[5]~5.IN1
tx_af_level[6] => tx_af_level[6]~4.IN1
tx_af_level[7] => tx_af_level[7]~3.IN1
tx_af_level[8] => tx_af_level[8]~2.IN1
tx_af_level[9] => tx_af_level[9]~1.IN1
tx_af_level[10] => tx_af_level[10]~0.IN1
tx_ae_level[0] => tx_ae_level[0]~10.IN1
tx_ae_level[1] => tx_ae_level[1]~9.IN1
tx_ae_level[2] => tx_ae_level[2]~8.IN1
tx_ae_level[3] => tx_ae_level[3]~7.IN1
tx_ae_level[4] => tx_ae_level[4]~6.IN1
tx_ae_level[5] => tx_ae_level[5]~5.IN1
tx_ae_level[6] => tx_ae_level[6]~4.IN1
tx_ae_level[7] => tx_ae_level[7]~3.IN1
tx_ae_level[8] => tx_ae_level[8]~2.IN1
tx_ae_level[9] => tx_ae_level[9]~1.IN1
tx_ae_level[10] => tx_ae_level[10]~0.IN1
tx_a_full <= altera_tse_top_w_fifo:U_MAC.tx_a_full
tx_a_empty <= altera_tse_top_w_fifo:U_MAC.tx_a_empty
ff_tx_clk => ff_tx_clk~0.IN1
ff_tx_data[0] => ff_tx_data[0]~31.IN1
ff_tx_data[1] => ff_tx_data[1]~30.IN1
ff_tx_data[2] => ff_tx_data[2]~29.IN1
ff_tx_data[3] => ff_tx_data[3]~28.IN1
ff_tx_data[4] => ff_tx_data[4]~27.IN1
ff_tx_data[5] => ff_tx_data[5]~26.IN1
ff_tx_data[6] => ff_tx_data[6]~25.IN1
ff_tx_data[7] => ff_tx_data[7]~24.IN1
ff_tx_data[8] => ff_tx_data[8]~23.IN1
ff_tx_data[9] => ff_tx_data[9]~22.IN1
ff_tx_data[10] => ff_tx_data[10]~21.IN1
ff_tx_data[11] => ff_tx_data[11]~20.IN1
ff_tx_data[12] => ff_tx_data[12]~19.IN1
ff_tx_data[13] => ff_tx_data[13]~18.IN1
ff_tx_data[14] => ff_tx_data[14]~17.IN1
ff_tx_data[15] => ff_tx_data[15]~16.IN1
ff_tx_data[16] => ff_tx_data[16]~15.IN1
ff_tx_data[17] => ff_tx_data[17]~14.IN1
ff_tx_data[18] => ff_tx_data[18]~13.IN1
ff_tx_data[19] => ff_tx_data[19]~12.IN1
ff_tx_data[20] => ff_tx_data[20]~11.IN1
ff_tx_data[21] => ff_tx_data[21]~10.IN1
ff_tx_data[22] => ff_tx_data[22]~9.IN1
ff_tx_data[23] => ff_tx_data[23]~8.IN1
ff_tx_data[24] => ff_tx_data[24]~7.IN1
ff_tx_data[25] => ff_tx_data[25]~6.IN1
ff_tx_data[26] => ff_tx_data[26]~5.IN1
ff_tx_data[27] => ff_tx_data[27]~4.IN1
ff_tx_data[28] => ff_tx_data[28]~3.IN1
ff_tx_data[29] => ff_tx_data[29]~2.IN1
ff_tx_data[30] => ff_tx_data[30]~1.IN1
ff_tx_data[31] => ff_tx_data[31]~0.IN1
ff_tx_mod[0] => ff_tx_mod[0]~1.IN1
ff_tx_mod[1] => ff_tx_mod[1]~0.IN1
ff_tx_sop => ff_tx_sop~0.IN1
ff_tx_eop => ff_tx_eop~0.IN1
ff_tx_err => ff_tx_err~0.IN1
ff_tx_wren => ff_tx_wren~0.IN1
ff_tx_rdy <= altera_tse_top_w_fifo:U_MAC.ff_tx_rdy
ff_tx_septy <= altera_tse_top_w_fifo:U_MAC.ff_tx_septy
tx_ff_uflow <= altera_tse_top_w_fifo:U_MAC.tx_ff_uflow
xoff_gen => xoff_gen~0.IN1
xon_gen => xon_gen~0.IN1
mac_addr[0] => mac_addr[0]~47.IN1
mac_addr[1] => mac_addr[1]~46.IN1
mac_addr[2] => mac_addr[2]~45.IN1
mac_addr[3] => mac_addr[3]~44.IN1
mac_addr[4] => mac_addr[4]~43.IN1
mac_addr[5] => mac_addr[5]~42.IN1
mac_addr[6] => mac_addr[6]~41.IN1
mac_addr[7] => mac_addr[7]~40.IN1
mac_addr[8] => mac_addr[8]~39.IN1
mac_addr[9] => mac_addr[9]~38.IN1
mac_addr[10] => mac_addr[10]~37.IN1
mac_addr[11] => mac_addr[11]~36.IN1
mac_addr[12] => mac_addr[12]~35.IN1
mac_addr[13] => mac_addr[13]~34.IN1
mac_addr[14] => mac_addr[14]~33.IN1
mac_addr[15] => mac_addr[15]~32.IN1
mac_addr[16] => mac_addr[16]~31.IN1
mac_addr[17] => mac_addr[17]~30.IN1
mac_addr[18] => mac_addr[18]~29.IN1
mac_addr[19] => mac_addr[19]~28.IN1
mac_addr[20] => mac_addr[20]~27.IN1
mac_addr[21] => mac_addr[21]~26.IN1
mac_addr[22] => mac_addr[22]~25.IN1
mac_addr[23] => mac_addr[23]~24.IN1
mac_addr[24] => mac_addr[24]~23.IN1
mac_addr[25] => mac_addr[25]~22.IN1
mac_addr[26] => mac_addr[26]~21.IN1
mac_addr[27] => mac_addr[27]~20.IN1
mac_addr[28] => mac_addr[28]~19.IN1
mac_addr[29] => mac_addr[29]~18.IN1
mac_addr[30] => mac_addr[30]~17.IN1
mac_addr[31] => mac_addr[31]~16.IN1
mac_addr[32] => mac_addr[32]~15.IN1
mac_addr[33] => mac_addr[33]~14.IN1
mac_addr[34] => mac_addr[34]~13.IN1
mac_addr[35] => mac_addr[35]~12.IN1
mac_addr[36] => mac_addr[36]~11.IN1
mac_addr[37] => mac_addr[37]~10.IN1
mac_addr[38] => mac_addr[38]~9.IN1
mac_addr[39] => mac_addr[39]~8.IN1
mac_addr[40] => mac_addr[40]~7.IN1
mac_addr[41] => mac_addr[41]~6.IN1
mac_addr[42] => mac_addr[42]~5.IN1
mac_addr[43] => mac_addr[43]~4.IN1
mac_addr[44] => mac_addr[44]~3.IN1
mac_addr[45] => mac_addr[45]~2.IN1
mac_addr[46] => mac_addr[46]~1.IN1
mac_addr[47] => mac_addr[47]~0.IN1
smac_0[0] => smac_0[0]~47.IN1
smac_0[1] => smac_0[1]~46.IN1
smac_0[2] => smac_0[2]~45.IN1
smac_0[3] => smac_0[3]~44.IN1
smac_0[4] => smac_0[4]~43.IN1
smac_0[5] => smac_0[5]~42.IN1
smac_0[6] => smac_0[6]~41.IN1
smac_0[7] => smac_0[7]~40.IN1
smac_0[8] => smac_0[8]~39.IN1
smac_0[9] => smac_0[9]~38.IN1
smac_0[10] => smac_0[10]~37.IN1
smac_0[11] => smac_0[11]~36.IN1
smac_0[12] => smac_0[12]~35.IN1
smac_0[13] => smac_0[13]~34.IN1
smac_0[14] => smac_0[14]~33.IN1
smac_0[15] => smac_0[15]~32.IN1
smac_0[16] => smac_0[16]~31.IN1
smac_0[17] => smac_0[17]~30.IN1
smac_0[18] => smac_0[18]~29.IN1
smac_0[19] => smac_0[19]~28.IN1
smac_0[20] => smac_0[20]~27.IN1
smac_0[21] => smac_0[21]~26.IN1
smac_0[22] => smac_0[22]~25.IN1
smac_0[23] => smac_0[23]~24.IN1
smac_0[24] => smac_0[24]~23.IN1
smac_0[25] => smac_0[25]~22.IN1
smac_0[26] => smac_0[26]~21.IN1
smac_0[27] => smac_0[27]~20.IN1
smac_0[28] => smac_0[28]~19.IN1
smac_0[29] => smac_0[29]~18.IN1
smac_0[30] => smac_0[30]~17.IN1
smac_0[31] => smac_0[31]~16.IN1
smac_0[32] => smac_0[32]~15.IN1
smac_0[33] => smac_0[33]~14.IN1
smac_0[34] => smac_0[34]~13.IN1
smac_0[35] => smac_0[35]~12.IN1
smac_0[36] => smac_0[36]~11.IN1
smac_0[37] => smac_0[37]~10.IN1
smac_0[38] => smac_0[38]~9.IN1
smac_0[39] => smac_0[39]~8.IN1
smac_0[40] => smac_0[40]~7.IN1
smac_0[41] => smac_0[41]~6.IN1
smac_0[42] => smac_0[42]~5.IN1
smac_0[43] => smac_0[43]~4.IN1
smac_0[44] => smac_0[44]~3.IN1
smac_0[45] => smac_0[45]~2.IN1
smac_0[46] => smac_0[46]~1.IN1
smac_0[47] => smac_0[47]~0.IN1
smac_1[0] => smac_1[0]~47.IN1
smac_1[1] => smac_1[1]~46.IN1
smac_1[2] => smac_1[2]~45.IN1
smac_1[3] => smac_1[3]~44.IN1
smac_1[4] => smac_1[4]~43.IN1
smac_1[5] => smac_1[5]~42.IN1
smac_1[6] => smac_1[6]~41.IN1
smac_1[7] => smac_1[7]~40.IN1
smac_1[8] => smac_1[8]~39.IN1
smac_1[9] => smac_1[9]~38.IN1
smac_1[10] => smac_1[10]~37.IN1
smac_1[11] => smac_1[11]~36.IN1
smac_1[12] => smac_1[12]~35.IN1
smac_1[13] => smac_1[13]~34.IN1
smac_1[14] => smac_1[14]~33.IN1
smac_1[15] => smac_1[15]~32.IN1
smac_1[16] => smac_1[16]~31.IN1
smac_1[17] => smac_1[17]~30.IN1
smac_1[18] => smac_1[18]~29.IN1
smac_1[19] => smac_1[19]~28.IN1
smac_1[20] => smac_1[20]~27.IN1
smac_1[21] => smac_1[21]~26.IN1
smac_1[22] => smac_1[22]~25.IN1
smac_1[23] => smac_1[23]~24.IN1
smac_1[24] => smac_1[24]~23.IN1
smac_1[25] => smac_1[25]~22.IN1
smac_1[26] => smac_1[26]~21.IN1
smac_1[27] => smac_1[27]~20.IN1
smac_1[28] => smac_1[28]~19.IN1
smac_1[29] => smac_1[29]~18.IN1
smac_1[30] => smac_1[30]~17.IN1
smac_1[31] => smac_1[31]~16.IN1
smac_1[32] => smac_1[32]~15.IN1
smac_1[33] => smac_1[33]~14.IN1
smac_1[34] => smac_1[34]~13.IN1
smac_1[35] => smac_1[35]~12.IN1
smac_1[36] => smac_1[36]~11.IN1
smac_1[37] => smac_1[37]~10.IN1
smac_1[38] => smac_1[38]~9.IN1
smac_1[39] => smac_1[39]~8.IN1
smac_1[40] => smac_1[40]~7.IN1
smac_1[41] => smac_1[41]~6.IN1
smac_1[42] => smac_1[42]~5.IN1
smac_1[43] => smac_1[43]~4.IN1
smac_1[44] => smac_1[44]~3.IN1
smac_1[45] => smac_1[45]~2.IN1
smac_1[46] => smac_1[46]~1.IN1
smac_1[47] => smac_1[47]~0.IN1
smac_2[0] => smac_2[0]~47.IN1
smac_2[1] => smac_2[1]~46.IN1
smac_2[2] => smac_2[2]~45.IN1
smac_2[3] => smac_2[3]~44.IN1
smac_2[4] => smac_2[4]~43.IN1
smac_2[5] => smac_2[5]~42.IN1
smac_2[6] => smac_2[6]~41.IN1
smac_2[7] => smac_2[7]~40.IN1
smac_2[8] => smac_2[8]~39.IN1
smac_2[9] => smac_2[9]~38.IN1
smac_2[10] => smac_2[10]~37.IN1
smac_2[11] => smac_2[11]~36.IN1
smac_2[12] => smac_2[12]~35.IN1
smac_2[13] => smac_2[13]~34.IN1
smac_2[14] => smac_2[14]~33.IN1
smac_2[15] => smac_2[15]~32.IN1
smac_2[16] => smac_2[16]~31.IN1
smac_2[17] => smac_2[17]~30.IN1
smac_2[18] => smac_2[18]~29.IN1
smac_2[19] => smac_2[19]~28.IN1
smac_2[20] => smac_2[20]~27.IN1
smac_2[21] => smac_2[21]~26.IN1
smac_2[22] => smac_2[22]~25.IN1
smac_2[23] => smac_2[23]~24.IN1
smac_2[24] => smac_2[24]~23.IN1
smac_2[25] => smac_2[25]~22.IN1
smac_2[26] => smac_2[26]~21.IN1
smac_2[27] => smac_2[27]~20.IN1
smac_2[28] => smac_2[28]~19.IN1
smac_2[29] => smac_2[29]~18.IN1
smac_2[30] => smac_2[30]~17.IN1
smac_2[31] => smac_2[31]~16.IN1
smac_2[32] => smac_2[32]~15.IN1
smac_2[33] => smac_2[33]~14.IN1
smac_2[34] => smac_2[34]~13.IN1
smac_2[35] => smac_2[35]~12.IN1
smac_2[36] => smac_2[36]~11.IN1
smac_2[37] => smac_2[37]~10.IN1
smac_2[38] => smac_2[38]~9.IN1
smac_2[39] => smac_2[39]~8.IN1
smac_2[40] => smac_2[40]~7.IN1
smac_2[41] => smac_2[41]~6.IN1
smac_2[42] => smac_2[42]~5.IN1
smac_2[43] => smac_2[43]~4.IN1
smac_2[44] => smac_2[44]~3.IN1
smac_2[45] => smac_2[45]~2.IN1
smac_2[46] => smac_2[46]~1.IN1
smac_2[47] => smac_2[47]~0.IN1
smac_3[0] => smac_3[0]~47.IN1
smac_3[1] => smac_3[1]~46.IN1
smac_3[2] => smac_3[2]~45.IN1
smac_3[3] => smac_3[3]~44.IN1
smac_3[4] => smac_3[4]~43.IN1
smac_3[5] => smac_3[5]~42.IN1
smac_3[6] => smac_3[6]~41.IN1
smac_3[7] => smac_3[7]~40.IN1
smac_3[8] => smac_3[8]~39.IN1
smac_3[9] => smac_3[9]~38.IN1
smac_3[10] => smac_3[10]~37.IN1
smac_3[11] => smac_3[11]~36.IN1
smac_3[12] => smac_3[12]~35.IN1
smac_3[13] => smac_3[13]~34.IN1
smac_3[14] => smac_3[14]~33.IN1
smac_3[15] => smac_3[15]~32.IN1
smac_3[16] => smac_3[16]~31.IN1
smac_3[17] => smac_3[17]~30.IN1
smac_3[18] => smac_3[18]~29.IN1
smac_3[19] => smac_3[19]~28.IN1
smac_3[20] => smac_3[20]~27.IN1
smac_3[21] => smac_3[21]~26.IN1
smac_3[22] => smac_3[22]~25.IN1
smac_3[23] => smac_3[23]~24.IN1
smac_3[24] => smac_3[24]~23.IN1
smac_3[25] => smac_3[25]~22.IN1
smac_3[26] => smac_3[26]~21.IN1
smac_3[27] => smac_3[27]~20.IN1
smac_3[28] => smac_3[28]~19.IN1
smac_3[29] => smac_3[29]~18.IN1
smac_3[30] => smac_3[30]~17.IN1
smac_3[31] => smac_3[31]~16.IN1
smac_3[32] => smac_3[32]~15.IN1
smac_3[33] => smac_3[33]~14.IN1
smac_3[34] => smac_3[34]~13.IN1
smac_3[35] => smac_3[35]~12.IN1
smac_3[36] => smac_3[36]~11.IN1
smac_3[37] => smac_3[37]~10.IN1
smac_3[38] => smac_3[38]~9.IN1
smac_3[39] => smac_3[39]~8.IN1
smac_3[40] => smac_3[40]~7.IN1
smac_3[41] => smac_3[41]~6.IN1
smac_3[42] => smac_3[42]~5.IN1
smac_3[43] => smac_3[43]~4.IN1
smac_3[44] => smac_3[44]~3.IN1
smac_3[45] => smac_3[45]~2.IN1
smac_3[46] => smac_3[46]~1.IN1
smac_3[47] => smac_3[47]~0.IN1
tx_shift16 => tx_shift16~0.IN1
rx_shift16 => rx_shift16~0.IN1
sw_reset => sw_reset~0.IN1
rx_reset_done <= altera_tse_top_w_fifo:U_MAC.rx_reset_done
rx_total_lgth[0] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[1] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[2] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[3] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[4] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[5] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[6] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[7] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[8] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[9] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[10] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[11] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[12] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[13] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[14] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[15] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_val <= altera_tse_top_w_fifo:U_MAC.rx_total_val
rx_frm_stat_val <= altera_tse_top_w_fifo:U_MAC.rx_frm_stat_val
rx_frm_err <= altera_tse_top_w_fifo:U_MAC.rx_frm_err
rx_frm_length[0] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[1] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[2] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[3] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[4] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[5] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[6] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[7] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[8] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[9] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[10] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[11] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[12] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[13] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[14] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[15] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_vlan <= altera_tse_top_w_fifo:U_MAC.rx_frm_vlan
rx_frm_stack_vlan <= altera_tse_top_w_fifo:U_MAC.rx_frm_stack_vlan
rx_frm_unicast <= altera_tse_top_w_fifo:U_MAC.rx_frm_unicast
rx_frm_broadcast <= altera_tse_top_w_fifo:U_MAC.rx_frm_broadcast
rx_frm_mltcast <= altera_tse_top_w_fifo:U_MAC.rx_frm_mltcast
pause_rcv <= altera_tse_top_w_fifo:U_MAC.pause_rcv
frm_align_err <= altera_tse_top_w_fifo:U_MAC.frm_align_err
frm_crc_err <= altera_tse_top_w_fifo:U_MAC.frm_crc_err
long_crc_err <= altera_tse_top_w_fifo:U_MAC.long_crc_err
short_crc_err <= altera_tse_top_w_fifo:U_MAC.short_crc_err
frm_discard <= altera_tse_top_w_fifo:U_MAC.frm_discard
tx_frm_stat_val <= altera_tse_top_w_fifo:U_MAC.tx_frm_stat_val
tx_frm_err <= altera_tse_top_w_fifo:U_MAC.tx_frm_err
tx_frm_length[0] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[1] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[2] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[3] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[4] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[5] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[6] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[7] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[8] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[9] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[10] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[11] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[12] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[13] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[14] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[15] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_unicast <= altera_tse_top_w_fifo:U_MAC.tx_frm_unicast
tx_frm_broadcast <= altera_tse_top_w_fifo:U_MAC.tx_frm_broadcast
tx_frm_mltcast <= altera_tse_top_w_fifo:U_MAC.tx_frm_mltcast
excess_col <= altera_tse_top_w_fifo:U_MAC.excess_col
late_col <= altera_tse_top_w_fifo:U_MAC.late_col
pause_tx <= altera_tse_top_w_fifo:U_MAC.pause_tx
tx_addr_ins => tx_addr_ins~0.IN1
tx_addr_sel[0] => tx_addr_sel[0]~2.IN1
tx_addr_sel[1] => tx_addr_sel[1]~1.IN1
tx_addr_sel[2] => tx_addr_sel[2]~0.IN1
enable_tx => enable_tx~0.IN1
tx_ipg_len[0] => tx_ipg_len[0]~4.IN1
tx_ipg_len[1] => tx_ipg_len[1]~3.IN1
tx_ipg_len[2] => tx_ipg_len[2]~2.IN1
tx_ipg_len[3] => tx_ipg_len[3]~1.IN1
tx_ipg_len[4] => tx_ipg_len[4]~0.IN1
tx_crc_fwd => tx_crc_fwd~0.IN1
gmii_loopback => gmii_loopback~0.IN1
enable_rx => enable_rx~0.IN1
no_lgth_check => no_lgth_check~0.IN1
rx_err_frm_disc => rx_err_frm_disc~0.IN1
frm_length_max[0] => frm_length_max[0]~15.IN1
frm_length_max[1] => frm_length_max[1]~14.IN1
frm_length_max[2] => frm_length_max[2]~13.IN1
frm_length_max[3] => frm_length_max[3]~12.IN1
frm_length_max[4] => frm_length_max[4]~11.IN1
frm_length_max[5] => frm_length_max[5]~10.IN1
frm_length_max[6] => frm_length_max[6]~9.IN1
frm_length_max[7] => frm_length_max[7]~8.IN1
frm_length_max[8] => frm_length_max[8]~7.IN1
frm_length_max[9] => frm_length_max[9]~6.IN1
frm_length_max[10] => frm_length_max[10]~5.IN1
frm_length_max[11] => frm_length_max[11]~4.IN1
frm_length_max[12] => frm_length_max[12]~3.IN1
frm_length_max[13] => frm_length_max[13]~2.IN1
frm_length_max[14] => frm_length_max[14]~1.IN1
frm_length_max[15] => frm_length_max[15]~0.IN1
promis_en => promis_en~0.IN1
crc_fwd => crc_fwd~0.IN1
pad_ena => pad_ena~0.IN1
half_duplex_ena => half_duplex_ena~0.IN1
ethernet_mode => ethernet_mode_sig.IN5
magic_ena => magic_ena~0.IN1
sleep_ena => sleep_ena~0.IN1
magic_detect <= altera_tse_top_w_fifo:U_MAC.magic_detect
cmd_frm_ena => cmd_frm_ena~0.IN1
pause_quant[0] => pause_quant[0]~15.IN1
pause_quant[1] => pause_quant[1]~14.IN1
pause_quant[2] => pause_quant[2]~13.IN1
pause_quant[3] => pause_quant[3]~12.IN1
pause_quant[4] => pause_quant[4]~11.IN1
pause_quant[5] => pause_quant[5]~10.IN1
pause_quant[6] => pause_quant[6]~9.IN1
pause_quant[7] => pause_quant[7]~8.IN1
pause_quant[8] => pause_quant[8]~7.IN1
pause_quant[9] => pause_quant[9]~6.IN1
pause_quant[10] => pause_quant[10]~5.IN1
pause_quant[11] => pause_quant[11]~4.IN1
pause_quant[12] => pause_quant[12]~3.IN1
pause_quant[13] => pause_quant[13]~2.IN1
pause_quant[14] => pause_quant[14]~1.IN1
pause_quant[15] => pause_quant[15]~0.IN1
pause_fwd => pause_fwd~0.IN1
pause_ignore => pause_ignore~0.IN1
mhash_sel => mhash_sel~0.IN1
hash_wren => hash_wren~0.IN1
hash_wdata => hash_wdata~0.IN1
hash_waddr[0] => hash_waddr[0]~5.IN1
hash_waddr[1] => hash_waddr[1]~4.IN1
hash_waddr[2] => hash_waddr[2]~3.IN1
hash_waddr[3] => hash_waddr[3]~2.IN1
hash_waddr[4] => hash_waddr[4]~1.IN1
hash_waddr[5] => hash_waddr[5]~0.IN1


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT
reset_rx_clk => rx_ethernet_mode_reg1.ACLR
reset_rx_clk => rx_ethernet_mode_reg2.ACLR
reset_rx_clk => rxclk_ena_i.ACLR
reset_rx_clk => rxclk_ena~reg0.ACLR
reset_tx_clk => tx_ethernet_mode_reg1.ACLR
reset_tx_clk => tx_ethernet_mode_reg2.ACLR
reset_tx_clk => txclk_ena_i.ACLR
reset_tx_clk => txclk_ena~reg0.ACLR
ethernet_mode => rx_ethernet_mode_reg1.DATAIN
ethernet_mode => tx_ethernet_mode_reg1.DATAIN
rx_clk => rx_ethernet_mode_reg1.CLK
rx_clk => rx_ethernet_mode_reg2.CLK
rx_clk => rxclk_ena_i.CLK
rx_clk => rxclk_ena~reg0.CLK
tx_clk => tx_ethernet_mode_reg1.CLK
tx_clk => tx_ethernet_mode_reg2.CLK
tx_clk => txclk_ena_i.CLK
tx_clk => txclk_ena~reg0.CLK
rx_clkena => rxclk_ena~0.IN1
rx_clkena => rxclk_ena_i.ENA
tx_clkena => txclk_ena~0.IN1
tx_clkena => txclk_ena_i.ENA
rxclk_ena <= rxclk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
txclk_ena <= txclk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX
reset => mii_rxd_reg[3].ACLR
reset => mii_rxd_reg[2].ACLR
reset => mii_rxd_reg[1].ACLR
reset => mii_rxd_reg[0].ACLR
reset => mii_rxd_i[3].ACLR
reset => mii_rxd_i[2].ACLR
reset => mii_rxd_i[1].ACLR
reset => mii_rxd_i[0].ACLR
reset => mii_rxdv_i.ACLR
reset => mii_rxerr_i.ACLR
reset => mii_err_reg.ACLR
reset => data_reg[7].ACLR
reset => data_reg[6].ACLR
reset => data_reg[5].ACLR
reset => data_reg[4].ACLR
reset => data_reg[3].ACLR
reset => data_reg[2].ACLR
reset => data_reg[1].ACLR
reset => data_reg[0].ACLR
reset => data_pos_reg[7].ACLR
reset => data_pos_reg[6].ACLR
reset => data_pos_reg[5].ACLR
reset => data_pos_reg[4].ACLR
reset => data_pos_reg[3].ACLR
reset => data_pos_reg[2].ACLR
reset => data_pos_reg[1].ACLR
reset => data_pos_reg[0].ACLR
reset => mii_pos.ACLR
reset => mii_rxd_int[7].ACLR
reset => mii_rxd_int[6].ACLR
reset => mii_rxd_int[5].ACLR
reset => mii_rxd_int[4].ACLR
reset => mii_rxd_int[3].ACLR
reset => mii_rxd_int[2].ACLR
reset => mii_rxd_int[1].ACLR
reset => mii_rxd_int[0].ACLR
reset => mii_rxdv_int.ACLR
reset => mii_rxdv_reg.ACLR
reset => mii_rxd_o[7]~reg0.ACLR
reset => mii_rxd_o[6]~reg0.ACLR
reset => mii_rxd_o[5]~reg0.ACLR
reset => mii_rxd_o[4]~reg0.ACLR
reset => mii_rxd_o[3]~reg0.ACLR
reset => mii_rxd_o[2]~reg0.ACLR
reset => mii_rxd_o[1]~reg0.ACLR
reset => mii_rxd_o[0]~reg0.ACLR
reset => mii_rxdv_o~reg0.ACLR
reset => mii_rxerr_o~reg0.ACLR
rx_clk => mii_rxd_reg[3].CLK
rx_clk => mii_rxd_reg[2].CLK
rx_clk => mii_rxd_reg[1].CLK
rx_clk => mii_rxd_reg[0].CLK
rx_clk => mii_rxd_i[3].CLK
rx_clk => mii_rxd_i[2].CLK
rx_clk => mii_rxd_i[1].CLK
rx_clk => mii_rxd_i[0].CLK
rx_clk => mii_rxdv_i.CLK
rx_clk => mii_rxerr_i.CLK
rx_clk => mii_err_reg.CLK
rx_clk => data_reg[7].CLK
rx_clk => data_reg[6].CLK
rx_clk => data_reg[5].CLK
rx_clk => data_reg[4].CLK
rx_clk => data_reg[3].CLK
rx_clk => data_reg[2].CLK
rx_clk => data_reg[1].CLK
rx_clk => data_reg[0].CLK
rx_clk => data_pos_reg[7].CLK
rx_clk => data_pos_reg[6].CLK
rx_clk => data_pos_reg[5].CLK
rx_clk => data_pos_reg[4].CLK
rx_clk => data_pos_reg[3].CLK
rx_clk => data_pos_reg[2].CLK
rx_clk => data_pos_reg[1].CLK
rx_clk => data_pos_reg[0].CLK
rx_clk => mii_pos.CLK
rx_clk => mii_rxd_int[7].CLK
rx_clk => mii_rxd_int[6].CLK
rx_clk => mii_rxd_int[5].CLK
rx_clk => mii_rxd_int[4].CLK
rx_clk => mii_rxd_int[3].CLK
rx_clk => mii_rxd_int[2].CLK
rx_clk => mii_rxd_int[1].CLK
rx_clk => mii_rxd_int[0].CLK
rx_clk => mii_rxdv_int.CLK
rx_clk => mii_rxdv_reg.CLK
rx_clk => mii_rxd_o[7]~reg0.CLK
rx_clk => mii_rxd_o[6]~reg0.CLK
rx_clk => mii_rxd_o[5]~reg0.CLK
rx_clk => mii_rxd_o[4]~reg0.CLK
rx_clk => mii_rxd_o[3]~reg0.CLK
rx_clk => mii_rxd_o[2]~reg0.CLK
rx_clk => mii_rxd_o[1]~reg0.CLK
rx_clk => mii_rxd_o[0]~reg0.CLK
rx_clk => mii_rxdv_o~reg0.CLK
rx_clk => mii_rxerr_o~reg0.CLK
clk_ena => always8~0.IN1
clk_ena => state~3.OUTPUTSELECT
clk_ena => state~2.OUTPUTSELECT
clk_ena => state~1.OUTPUTSELECT
clk_ena => state~0.OUTPUTSELECT
clk_ena => mii_rxd_reg[3].ENA
clk_ena => mii_rxd_reg[2].ENA
clk_ena => mii_rxd_reg[1].ENA
clk_ena => mii_rxd_reg[0].ENA
clk_ena => mii_rxd_i[3].ENA
clk_ena => mii_rxd_i[2].ENA
clk_ena => mii_rxd_i[1].ENA
clk_ena => mii_rxd_i[0].ENA
clk_ena => mii_rxdv_i.ENA
clk_ena => mii_rxerr_i.ENA
clk_ena => mii_err_reg.ENA
clk_ena => data_reg[7].ENA
clk_ena => data_reg[6].ENA
clk_ena => data_reg[5].ENA
clk_ena => data_reg[4].ENA
clk_ena => data_reg[3].ENA
clk_ena => data_reg[2].ENA
clk_ena => data_reg[1].ENA
clk_ena => data_reg[0].ENA
clk_ena => data_pos_reg[7].ENA
clk_ena => data_pos_reg[6].ENA
clk_ena => data_pos_reg[5].ENA
clk_ena => data_pos_reg[4].ENA
clk_ena => data_pos_reg[3].ENA
clk_ena => data_pos_reg[2].ENA
clk_ena => data_pos_reg[1].ENA
clk_ena => data_pos_reg[0].ENA
clk_ena => mii_pos.ENA
clk_ena => mii_rxd_int[7].ENA
clk_ena => mii_rxd_int[6].ENA
clk_ena => mii_rxd_int[5].ENA
clk_ena => mii_rxd_int[4].ENA
clk_ena => mii_rxd_int[3].ENA
clk_ena => mii_rxd_int[2].ENA
clk_ena => mii_rxd_int[1].ENA
clk_ena => mii_rxd_int[0].ENA
clk_ena => mii_rxdv_int.ENA
clk_ena => mii_rxdv_reg.ENA
mii_rxd[0] => mii_rxd_reg[0].DATAIN
mii_rxd[1] => mii_rxd_reg[1].DATAIN
mii_rxd[2] => mii_rxd_reg[2].DATAIN
mii_rxd[3] => mii_rxd_reg[3].DATAIN
mii_rxdv => mii_rxdv_i.DATAIN
mii_rxerr => mii_rxerr_i.DATAIN
mii_rxd_o[0] <= mii_rxd_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[1] <= mii_rxd_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[2] <= mii_rxd_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[3] <= mii_rxd_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[4] <= mii_rxd_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[5] <= mii_rxd_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[6] <= mii_rxd_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[7] <= mii_rxd_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxdv_o <= mii_rxdv_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxerr_o <= mii_rxerr_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX
reset => tx_clkena_reg.ACLR
reset => enan_reg1.ACLR
reset => enan_reg2.ACLR
reset => mii_txd_reg[3].ACLR
reset => mii_txd_reg[2].ACLR
reset => mii_txd_reg[1].ACLR
reset => mii_txd_reg[0].ACLR
reset => mii_txdv_reg.ACLR
reset => mii_txerr_reg.ACLR
reset => mii_pos.ACLR
reset => mii_txd_int[3].ACLR
reset => mii_txd_int[2].ACLR
reset => mii_txd_int[1].ACLR
reset => mii_txd_int[0].ACLR
reset => mii_txdv_int.ACLR
reset => mii_txerr_int.ACLR
tx_clk => tx_clkena_reg.CLK
tx_clk => enan_reg1.CLK
tx_clk => enan_reg2.CLK
tx_clk => mii_txd_reg[3].CLK
tx_clk => mii_txd_reg[2].CLK
tx_clk => mii_txd_reg[1].CLK
tx_clk => mii_txd_reg[0].CLK
tx_clk => mii_txdv_reg.CLK
tx_clk => mii_txerr_reg.CLK
tx_clk => mii_pos.CLK
tx_clk => mii_txd_int[3].CLK
tx_clk => mii_txd_int[2].CLK
tx_clk => mii_txd_int[1].CLK
tx_clk => mii_txd_int[0].CLK
tx_clk => mii_txdv_int.CLK
tx_clk => mii_txerr_int.CLK
tx_clkena => tx_clkena_reg.DATAIN
clk_ena => mii_pos.DATAIN
enan => enan_reg1.DATAIN
mii_txd[0] <= mii_txd_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[1] <= mii_txd_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[2] <= mii_txd_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[3] <= mii_txd_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mii_txdv <= mii_txdv_reg.DB_MAX_OUTPUT_PORT_TYPE
mii_txerr <= mii_txerr_reg.DB_MAX_OUTPUT_PORT_TYPE
mii_txd_i[0] => mii_txd_int~3.DATAB
mii_txd_i[1] => mii_txd_int~2.DATAB
mii_txd_i[2] => mii_txd_int~1.DATAB
mii_txd_i[3] => mii_txd_int~0.DATAB
mii_txd_i[4] => mii_txd_int~3.DATAA
mii_txd_i[5] => mii_txd_int~2.DATAA
mii_txd_i[6] => mii_txd_int~1.DATAA
mii_txd_i[7] => mii_txd_int~0.DATAA
mii_txdv_i => mii_txdv_int.DATAIN
mii_txerr_i => mii_txerr_int.DATAIN


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF
reset_rx_clk => gm_rx_en_i_reg.ACLR
reset_rx_clk => gm_rx_err_i_reg.ACLR
reset_rx_clk => gm_rx_d_i_reg[7].ACLR
reset_rx_clk => gm_rx_d_i_reg[6].ACLR
reset_rx_clk => gm_rx_d_i_reg[5].ACLR
reset_rx_clk => gm_rx_d_i_reg[4].ACLR
reset_rx_clk => gm_rx_d_i_reg[3].ACLR
reset_rx_clk => gm_rx_d_i_reg[2].ACLR
reset_rx_clk => gm_rx_d_i_reg[1].ACLR
reset_rx_clk => gm_rx_d_i_reg[0].ACLR
reset_tx_clk => ena_reg1.ACLR
reset_tx_clk => ena_reg2.ACLR
reset_tx_clk => gm_tx_en_reg.ACLR
reset_tx_clk => gm_tx_err_reg.ACLR
reset_tx_clk => gm_tx_d_reg[7].ACLR
reset_tx_clk => gm_tx_d_reg[6].ACLR
reset_tx_clk => gm_tx_d_reg[5].ACLR
reset_tx_clk => gm_tx_d_reg[4].ACLR
reset_tx_clk => gm_tx_d_reg[3].ACLR
reset_tx_clk => gm_tx_d_reg[2].ACLR
reset_tx_clk => gm_tx_d_reg[1].ACLR
reset_tx_clk => gm_tx_d_reg[0].ACLR
ena => ena_reg1.DATAIN
rx_clk => gm_rx_en_i_reg.CLK
rx_clk => gm_rx_err_i_reg.CLK
rx_clk => gm_rx_d_i_reg[7].CLK
rx_clk => gm_rx_d_i_reg[6].CLK
rx_clk => gm_rx_d_i_reg[5].CLK
rx_clk => gm_rx_d_i_reg[4].CLK
rx_clk => gm_rx_d_i_reg[3].CLK
rx_clk => gm_rx_d_i_reg[2].CLK
rx_clk => gm_rx_d_i_reg[1].CLK
rx_clk => gm_rx_d_i_reg[0].CLK
gm_rx_d[0] => gm_rx_d_i_reg[0].DATAIN
gm_rx_d[1] => gm_rx_d_i_reg[1].DATAIN
gm_rx_d[2] => gm_rx_d_i_reg[2].DATAIN
gm_rx_d[3] => gm_rx_d_i_reg[3].DATAIN
gm_rx_d[4] => gm_rx_d_i_reg[4].DATAIN
gm_rx_d[5] => gm_rx_d_i_reg[5].DATAIN
gm_rx_d[6] => gm_rx_d_i_reg[6].DATAIN
gm_rx_d[7] => gm_rx_d_i_reg[7].DATAIN
gm_rx_en => gm_rx_en_i_reg.DATAIN
gm_rx_err => gm_rx_err_i_reg.DATAIN
gm_rx_d_i[0] <= gm_rx_d_i_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[1] <= gm_rx_d_i_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[2] <= gm_rx_d_i_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[3] <= gm_rx_d_i_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[4] <= gm_rx_d_i_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[5] <= gm_rx_d_i_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[6] <= gm_rx_d_i_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[7] <= gm_rx_d_i_reg[7].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_en_i <= gm_rx_en_i_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_rx_err_i <= gm_rx_err_i_reg.DB_MAX_OUTPUT_PORT_TYPE
tx_clk => ena_reg1.CLK
tx_clk => ena_reg2.CLK
tx_clk => gm_tx_en_reg.CLK
tx_clk => gm_tx_err_reg.CLK
tx_clk => gm_tx_d_reg[7].CLK
tx_clk => gm_tx_d_reg[6].CLK
tx_clk => gm_tx_d_reg[5].CLK
tx_clk => gm_tx_d_reg[4].CLK
tx_clk => gm_tx_d_reg[3].CLK
tx_clk => gm_tx_d_reg[2].CLK
tx_clk => gm_tx_d_reg[1].CLK
tx_clk => gm_tx_d_reg[0].CLK
gm_tx_d[0] <= gm_tx_d_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[1] <= gm_tx_d_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[2] <= gm_tx_d_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[3] <= gm_tx_d_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[4] <= gm_tx_d_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[5] <= gm_tx_d_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[6] <= gm_tx_d_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[7] <= gm_tx_d_reg[7].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_en <= gm_tx_en_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_err <= gm_tx_err_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d_o[0] => gm_tx_d_reg~7.DATAB
gm_tx_d_o[1] => gm_tx_d_reg~6.DATAB
gm_tx_d_o[2] => gm_tx_d_reg~5.DATAB
gm_tx_d_o[3] => gm_tx_d_reg~4.DATAB
gm_tx_d_o[4] => gm_tx_d_reg~3.DATAB
gm_tx_d_o[5] => gm_tx_d_reg~2.DATAB
gm_tx_d_o[6] => gm_tx_d_reg~1.DATAB
gm_tx_d_o[7] => gm_tx_d_reg~0.DATAB
gm_tx_en_o => gm_tx_en_reg~0.DATAB
gm_tx_err_o => gm_tx_err_reg~0.DATAB


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF
reset_rx_clk => reset_rx_clk~0.IN2
reset_tx_clk => reset_tx_clk~0.IN2
loopback_ena => loopback_ena~0.IN2
rx_clk => rx_clk~0.IN3
rx_clkena => rx_clkena~0.IN1
rx_en => en~0.DATAA
rx_data[0] => data~7.DATAA
rx_data[1] => data~6.DATAA
rx_data[2] => data~5.DATAA
rx_data[3] => data~4.DATAA
rx_data[4] => data~3.DATAA
rx_data[5] => data~2.DATAA
rx_data[6] => data~1.DATAA
rx_data[7] => data~0.DATAA
rx_err => err~0.DATAA
tx_clk => tx_clk~0.IN2
tx_clkena => tx_clkena~0.IN1
lb_en => ff_din[8].IN2
lb_data[0] => ff_din[0].IN1
lb_data[1] => ff_din[1].IN1
lb_data[2] => ff_din[2].IN1
lb_data[3] => ff_din[3].IN1
lb_data[4] => ff_din[4].IN1
lb_data[5] => ff_din[5].IN1
lb_data[6] => ff_din[6].IN1
lb_data[7] => ff_din[7].IN1
lb_err => ff_din[9].IN1
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err <= err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW
reset => loopback_ena_reg1.ACLR
reset => loopback_ena_reg2.ACLR
clk => loopback_ena_reg1.CLK
clk => loopback_ena_reg2.CLK
clkena => ff_wren~2.DATAB
clkena => state~3.OUTPUTSELECT
clkena => state~2.OUTPUTSELECT
clkena => state~1.OUTPUTSELECT
clkena => state~0.OUTPUTSELECT
loopback_ena => loopback_ena_reg1.DATAIN
gmii_en => Selector2.IN3
gmii_en => always2~1.IN1
gmii_en => nextstate.STM_TYPE_NEXT_FRM.DATAB
gmii_en => always2~0.IN1
ff_afull => always2~1.IN0
ff_wren <= ff_wren~2.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF
reset_wclk => reset_wclk~0.IN1
reset_rclk => reset_rclk~0.IN1
wclk => wclk~0.IN2
wclk_ena => wclk_ena~0.IN1
wren => wren~0.IN2
din[0] => din[0]~9.IN1
din[1] => din[1]~8.IN1
din[2] => din[2]~7.IN1
din[3] => din[3]~6.IN1
din[4] => din[4]~5.IN1
din[5] => din[5]~4.IN1
din[6] => din[6]~3.IN1
din[7] => din[7]~2.IN1
din[8] => din[8]~1.IN1
din[9] => din[9]~0.IN1
rclk => rclk~0.IN2
rclk_ena => rclk_ena~0.IN1
rden => rden~0.IN1
dout[0] <= altera_tse_sdpm_altsyncram:U_RAM.q
dout[1] <= altera_tse_sdpm_altsyncram:U_RAM.q
dout[2] <= altera_tse_sdpm_altsyncram:U_RAM.q
dout[3] <= altera_tse_sdpm_altsyncram:U_RAM.q
dout[4] <= altera_tse_sdpm_altsyncram:U_RAM.q
dout[5] <= altera_tse_sdpm_altsyncram:U_RAM.q
dout[6] <= altera_tse_sdpm_altsyncram:U_RAM.q
dout[7] <= altera_tse_sdpm_altsyncram:U_RAM.q
dout[8] <= altera_tse_sdpm_altsyncram:U_RAM.q
dout[9] <= altera_tse_sdpm_altsyncram:U_RAM.q
afull <= afull_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM
data[0] => data[0]~9.IN1
data[1] => data[1]~8.IN1
data[2] => data[2]~7.IN1
data[3] => data[3]~6.IN1
data[4] => data[4]~5.IN1
data[5] => data[5]~4.IN1
data[6] => data[6]~3.IN1
data[7] => data[7]~2.IN1
data[8] => data[8]~1.IN1
data[9] => data[9]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_etd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_etd1:auto_generated.data_a[0]
data_a[1] => altsyncram_etd1:auto_generated.data_a[1]
data_a[2] => altsyncram_etd1:auto_generated.data_a[2]
data_a[3] => altsyncram_etd1:auto_generated.data_a[3]
data_a[4] => altsyncram_etd1:auto_generated.data_a[4]
data_a[5] => altsyncram_etd1:auto_generated.data_a[5]
data_a[6] => altsyncram_etd1:auto_generated.data_a[6]
data_a[7] => altsyncram_etd1:auto_generated.data_a[7]
data_a[8] => altsyncram_etd1:auto_generated.data_a[8]
data_a[9] => altsyncram_etd1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_etd1:auto_generated.address_a[0]
address_a[1] => altsyncram_etd1:auto_generated.address_a[1]
address_a[2] => altsyncram_etd1:auto_generated.address_a[2]
address_a[3] => altsyncram_etd1:auto_generated.address_a[3]
address_a[4] => altsyncram_etd1:auto_generated.address_a[4]
address_b[0] => altsyncram_etd1:auto_generated.address_b[0]
address_b[1] => altsyncram_etd1:auto_generated.address_b[1]
address_b[2] => altsyncram_etd1:auto_generated.address_b[2]
address_b[3] => altsyncram_etd1:auto_generated.address_b[3]
address_b[4] => altsyncram_etd1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_etd1:auto_generated.clock0
clock1 => altsyncram_etd1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_etd1:auto_generated.q_b[0]
q_b[1] <= altsyncram_etd1:auto_generated.q_b[1]
q_b[2] <= altsyncram_etd1:auto_generated.q_b[2]
q_b[3] <= altsyncram_etd1:auto_generated.q_b[3]
q_b[4] <= altsyncram_etd1:auto_generated.q_b[4]
q_b[5] <= altsyncram_etd1:auto_generated.q_b[5]
q_b[6] <= altsyncram_etd1:auto_generated.q_b[6]
q_b[7] <= altsyncram_etd1:auto_generated.q_b[7]
q_b[8] <= altsyncram_etd1:auto_generated.q_b[8]
q_b[9] <= altsyncram_etd1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT
clk => b_int[4].CLK
clk => b_int[3].CLK
clk => b_int[2].CLK
clk => b_int[1].CLK
clk => b_int[0].CLK
clk => b_out[4]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[0]~reg0.CLK
clkena => always1~0.IN0
reset => b_int[4].ACLR
reset => b_int[3].ACLR
reset => b_int[2].ACLR
reset => b_int[1].ACLR
reset => b_int[0].PRESET
reset => b_out[4]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
enable => always1~0.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD
clk => b_int[4].CLK
clk => b_int[3].CLK
clk => b_int[2].CLK
clk => b_int[1].CLK
clk => b_int[0].CLK
clk => b_out[4]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[0]~reg0.CLK
clkena => always1~0.IN0
reset => b_int[4].ACLR
reset => b_int[3].ACLR
reset => b_int[2].ACLR
reset => b_int[1].ACLR
reset => b_int[0].PRESET
reset => b_out[4]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
enable => always1~0.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR
reset => ff_gmii_reg.ACLR
clk => ff_gmii_reg.CLK
clkena => ff_rden~0.DATAB
clkena => state~2.OUTPUTSELECT
clkena => state~1.OUTPUTSELECT
clkena => state~0.OUTPUTSELECT
clkena => ff_gmii_reg.ENA
ff_gmii_en => ff_gmii_reg.DATAIN
gmii_en <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
ff_sav => Selector0.IN2
ff_sav => Selector1.IN1
ff_rden <= ff_rden~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC
reset_rx_clk => reset_rx_clk~0.IN2
reset_tx_clk => reset_tx_clk~0.IN2
reset_ff_rx_clk => reset_ff_rx_clk~0.IN1
reset_ff_tx_clk => reset_ff_tx_clk~0.IN1
rx_clk => rx_clk~0.IN2
rxclk_ena => rxclk_ena~0.IN1
tx_clk => tx_clk~0.IN2
txclk_ena => txclk_ena~0.IN2
reg_clk => reg_clk~0.IN1
gm_rx_crs => gm_rx_crs~0.IN1
gm_rx_col => gm_rx_col~0.IN1
gm_rx_d[0] => gm_rx_d[0]~7.IN1
gm_rx_d[1] => gm_rx_d[1]~6.IN1
gm_rx_d[2] => gm_rx_d[2]~5.IN1
gm_rx_d[3] => gm_rx_d[3]~4.IN1
gm_rx_d[4] => gm_rx_d[4]~3.IN1
gm_rx_d[5] => gm_rx_d[5]~2.IN1
gm_rx_d[6] => gm_rx_d[6]~1.IN1
gm_rx_d[7] => gm_rx_d[7]~0.IN1
gm_rx_en => gm_rx_en~0.IN1
gm_rx_err => gm_rx_err~0.IN1
gm_tx_d[0] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[1] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[2] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[3] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[4] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[5] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[6] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[7] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_en <= altera_tse_top_1geth:U_GETH.gm_tx_en
gm_tx_err <= altera_tse_top_1geth:U_GETH.gm_tx_err
rx_sav_section[0] => rx_sav_section[0]~10.IN1
rx_sav_section[1] => rx_sav_section[1]~9.IN1
rx_sav_section[2] => rx_sav_section[2]~8.IN1
rx_sav_section[3] => rx_sav_section[3]~7.IN1
rx_sav_section[4] => rx_sav_section[4]~6.IN1
rx_sav_section[5] => rx_sav_section[5]~5.IN1
rx_sav_section[6] => rx_sav_section[6]~4.IN1
rx_sav_section[7] => rx_sav_section[7]~3.IN1
rx_sav_section[8] => rx_sav_section[8]~2.IN1
rx_sav_section[9] => rx_sav_section[9]~1.IN1
rx_sav_section[10] => rx_sav_section[10]~0.IN1
rx_septy_section[0] => rx_septy_section[0]~10.IN1
rx_septy_section[1] => rx_septy_section[1]~9.IN1
rx_septy_section[2] => rx_septy_section[2]~8.IN1
rx_septy_section[3] => rx_septy_section[3]~7.IN1
rx_septy_section[4] => rx_septy_section[4]~6.IN1
rx_septy_section[5] => rx_septy_section[5]~5.IN1
rx_septy_section[6] => rx_septy_section[6]~4.IN1
rx_septy_section[7] => rx_septy_section[7]~3.IN1
rx_septy_section[8] => rx_septy_section[8]~2.IN1
rx_septy_section[9] => rx_septy_section[9]~1.IN1
rx_septy_section[10] => rx_septy_section[10]~0.IN1
rx_af_level[0] => rx_af_level[0]~10.IN1
rx_af_level[1] => rx_af_level[1]~9.IN1
rx_af_level[2] => rx_af_level[2]~8.IN1
rx_af_level[3] => rx_af_level[3]~7.IN1
rx_af_level[4] => rx_af_level[4]~6.IN1
rx_af_level[5] => rx_af_level[5]~5.IN1
rx_af_level[6] => rx_af_level[6]~4.IN1
rx_af_level[7] => rx_af_level[7]~3.IN1
rx_af_level[8] => rx_af_level[8]~2.IN1
rx_af_level[9] => rx_af_level[9]~1.IN1
rx_af_level[10] => rx_af_level[10]~0.IN1
rx_ae_level[0] => rx_ae_level[0]~10.IN1
rx_ae_level[1] => rx_ae_level[1]~9.IN1
rx_ae_level[2] => rx_ae_level[2]~8.IN1
rx_ae_level[3] => rx_ae_level[3]~7.IN1
rx_ae_level[4] => rx_ae_level[4]~6.IN1
rx_ae_level[5] => rx_ae_level[5]~5.IN1
rx_ae_level[6] => rx_ae_level[6]~4.IN1
rx_ae_level[7] => rx_ae_level[7]~3.IN1
rx_ae_level[8] => rx_ae_level[8]~2.IN1
rx_ae_level[9] => rx_ae_level[9]~1.IN1
rx_ae_level[10] => rx_ae_level[10]~0.IN1
rx_a_full <= rx_afull.DB_MAX_OUTPUT_PORT_TYPE
rx_a_empty <= altera_tse_rx_min_ff:U_RXFF.rx_a_empty
ff_rx_clk => ff_rx_clk~0.IN1
ff_rx_data[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[2] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[3] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[4] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[5] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[6] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[7] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[8] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[9] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[10] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[11] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[12] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[13] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[14] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[15] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[16] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[17] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[18] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[19] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[20] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[21] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[22] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[23] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[24] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[25] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[26] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[27] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[28] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[29] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[30] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[31] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_mod[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mod
ff_rx_mod[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mod
ff_rx_sop <= altera_tse_rx_min_ff:U_RXFF.ff_rx_sop
ff_rx_eop <= altera_tse_rx_min_ff:U_RXFF.ff_rx_eop
ff_rx_err <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err
ff_rx_err_stat[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[2] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[3] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[4] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[5] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[6] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[7] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[8] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[9] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[10] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[11] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[12] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[13] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[14] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[15] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[16] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[17] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[18] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[19] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[20] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[21] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[22] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_rdy => ff_rx_rdy~0.IN1
ff_rx_ucast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_ucast
ff_rx_bcast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_bcast
ff_rx_mcast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mcast
ff_rx_vlan <= altera_tse_rx_min_ff:U_RXFF.ff_rx_vlan
ff_rx_dval <= altera_tse_rx_min_ff:U_RXFF.ff_rx_dval
ff_rx_dsav <= altera_tse_rx_min_ff:U_RXFF.ff_rx_dsav
tx_sav_section[0] => tx_sav_section[0]~10.IN1
tx_sav_section[1] => tx_sav_section[1]~9.IN1
tx_sav_section[2] => tx_sav_section[2]~8.IN1
tx_sav_section[3] => tx_sav_section[3]~7.IN1
tx_sav_section[4] => tx_sav_section[4]~6.IN1
tx_sav_section[5] => tx_sav_section[5]~5.IN1
tx_sav_section[6] => tx_sav_section[6]~4.IN1
tx_sav_section[7] => tx_sav_section[7]~3.IN1
tx_sav_section[8] => tx_sav_section[8]~2.IN1
tx_sav_section[9] => tx_sav_section[9]~1.IN1
tx_sav_section[10] => tx_sav_section[10]~0.IN1
tx_septy_section[0] => tx_septy_section[0]~10.IN1
tx_septy_section[1] => tx_septy_section[1]~9.IN1
tx_septy_section[2] => tx_septy_section[2]~8.IN1
tx_septy_section[3] => tx_septy_section[3]~7.IN1
tx_septy_section[4] => tx_septy_section[4]~6.IN1
tx_septy_section[5] => tx_septy_section[5]~5.IN1
tx_septy_section[6] => tx_septy_section[6]~4.IN1
tx_septy_section[7] => tx_septy_section[7]~3.IN1
tx_septy_section[8] => tx_septy_section[8]~2.IN1
tx_septy_section[9] => tx_septy_section[9]~1.IN1
tx_septy_section[10] => tx_septy_section[10]~0.IN1
tx_af_level[0] => tx_af_level[0]~10.IN1
tx_af_level[1] => tx_af_level[1]~9.IN1
tx_af_level[2] => tx_af_level[2]~8.IN1
tx_af_level[3] => tx_af_level[3]~7.IN1
tx_af_level[4] => tx_af_level[4]~6.IN1
tx_af_level[5] => tx_af_level[5]~5.IN1
tx_af_level[6] => tx_af_level[6]~4.IN1
tx_af_level[7] => tx_af_level[7]~3.IN1
tx_af_level[8] => tx_af_level[8]~2.IN1
tx_af_level[9] => tx_af_level[9]~1.IN1
tx_af_level[10] => tx_af_level[10]~0.IN1
tx_ae_level[0] => tx_ae_level[0]~10.IN1
tx_ae_level[1] => tx_ae_level[1]~9.IN1
tx_ae_level[2] => tx_ae_level[2]~8.IN1
tx_ae_level[3] => tx_ae_level[3]~7.IN1
tx_ae_level[4] => tx_ae_level[4]~6.IN1
tx_ae_level[5] => tx_ae_level[5]~5.IN1
tx_ae_level[6] => tx_ae_level[6]~4.IN1
tx_ae_level[7] => tx_ae_level[7]~3.IN1
tx_ae_level[8] => tx_ae_level[8]~2.IN1
tx_ae_level[9] => tx_ae_level[9]~1.IN1
tx_ae_level[10] => tx_ae_level[10]~0.IN1
tx_a_full <= altera_tse_tx_min_ff:U_TXFF.tx_a_full
tx_a_empty <= altera_tse_tx_min_ff:U_TXFF.tx_a_empty
ff_tx_clk => ff_tx_clk~0.IN1
ff_tx_data[0] => ff_tx_data[0]~31.IN1
ff_tx_data[1] => ff_tx_data[1]~30.IN1
ff_tx_data[2] => ff_tx_data[2]~29.IN1
ff_tx_data[3] => ff_tx_data[3]~28.IN1
ff_tx_data[4] => ff_tx_data[4]~27.IN1
ff_tx_data[5] => ff_tx_data[5]~26.IN1
ff_tx_data[6] => ff_tx_data[6]~25.IN1
ff_tx_data[7] => ff_tx_data[7]~24.IN1
ff_tx_data[8] => ff_tx_data[8]~23.IN1
ff_tx_data[9] => ff_tx_data[9]~22.IN1
ff_tx_data[10] => ff_tx_data[10]~21.IN1
ff_tx_data[11] => ff_tx_data[11]~20.IN1
ff_tx_data[12] => ff_tx_data[12]~19.IN1
ff_tx_data[13] => ff_tx_data[13]~18.IN1
ff_tx_data[14] => ff_tx_data[14]~17.IN1
ff_tx_data[15] => ff_tx_data[15]~16.IN1
ff_tx_data[16] => ff_tx_data[16]~15.IN1
ff_tx_data[17] => ff_tx_data[17]~14.IN1
ff_tx_data[18] => ff_tx_data[18]~13.IN1
ff_tx_data[19] => ff_tx_data[19]~12.IN1
ff_tx_data[20] => ff_tx_data[20]~11.IN1
ff_tx_data[21] => ff_tx_data[21]~10.IN1
ff_tx_data[22] => ff_tx_data[22]~9.IN1
ff_tx_data[23] => ff_tx_data[23]~8.IN1
ff_tx_data[24] => ff_tx_data[24]~7.IN1
ff_tx_data[25] => ff_tx_data[25]~6.IN1
ff_tx_data[26] => ff_tx_data[26]~5.IN1
ff_tx_data[27] => ff_tx_data[27]~4.IN1
ff_tx_data[28] => ff_tx_data[28]~3.IN1
ff_tx_data[29] => ff_tx_data[29]~2.IN1
ff_tx_data[30] => ff_tx_data[30]~1.IN1
ff_tx_data[31] => ff_tx_data[31]~0.IN1
ff_tx_mod[0] => ff_tx_mod[0]~1.IN1
ff_tx_mod[1] => ff_tx_mod[1]~0.IN1
ff_tx_sop => ff_tx_sop~0.IN1
ff_tx_eop => ff_tx_eop~0.IN1
ff_tx_err => ff_tx_err~0.IN1
ff_tx_wren => ff_tx_wren~0.IN1
ff_tx_rdy <= altera_tse_tx_min_ff:U_TXFF.ff_tx_rdy
ff_tx_septy <= altera_tse_tx_min_ff:U_TXFF.ff_tx_septy
tx_ff_uflow <= altera_tse_top_1geth:U_GETH.tx_ff_uflow
xoff_gen => xoff_gen~0.IN1
xon_gen => xon_gen~0.IN1
mac_addr[0] => mac_addr[0]~47.IN1
mac_addr[1] => mac_addr[1]~46.IN1
mac_addr[2] => mac_addr[2]~45.IN1
mac_addr[3] => mac_addr[3]~44.IN1
mac_addr[4] => mac_addr[4]~43.IN1
mac_addr[5] => mac_addr[5]~42.IN1
mac_addr[6] => mac_addr[6]~41.IN1
mac_addr[7] => mac_addr[7]~40.IN1
mac_addr[8] => mac_addr[8]~39.IN1
mac_addr[9] => mac_addr[9]~38.IN1
mac_addr[10] => mac_addr[10]~37.IN1
mac_addr[11] => mac_addr[11]~36.IN1
mac_addr[12] => mac_addr[12]~35.IN1
mac_addr[13] => mac_addr[13]~34.IN1
mac_addr[14] => mac_addr[14]~33.IN1
mac_addr[15] => mac_addr[15]~32.IN1
mac_addr[16] => mac_addr[16]~31.IN1
mac_addr[17] => mac_addr[17]~30.IN1
mac_addr[18] => mac_addr[18]~29.IN1
mac_addr[19] => mac_addr[19]~28.IN1
mac_addr[20] => mac_addr[20]~27.IN1
mac_addr[21] => mac_addr[21]~26.IN1
mac_addr[22] => mac_addr[22]~25.IN1
mac_addr[23] => mac_addr[23]~24.IN1
mac_addr[24] => mac_addr[24]~23.IN1
mac_addr[25] => mac_addr[25]~22.IN1
mac_addr[26] => mac_addr[26]~21.IN1
mac_addr[27] => mac_addr[27]~20.IN1
mac_addr[28] => mac_addr[28]~19.IN1
mac_addr[29] => mac_addr[29]~18.IN1
mac_addr[30] => mac_addr[30]~17.IN1
mac_addr[31] => mac_addr[31]~16.IN1
mac_addr[32] => mac_addr[32]~15.IN1
mac_addr[33] => mac_addr[33]~14.IN1
mac_addr[34] => mac_addr[34]~13.IN1
mac_addr[35] => mac_addr[35]~12.IN1
mac_addr[36] => mac_addr[36]~11.IN1
mac_addr[37] => mac_addr[37]~10.IN1
mac_addr[38] => mac_addr[38]~9.IN1
mac_addr[39] => mac_addr[39]~8.IN1
mac_addr[40] => mac_addr[40]~7.IN1
mac_addr[41] => mac_addr[41]~6.IN1
mac_addr[42] => mac_addr[42]~5.IN1
mac_addr[43] => mac_addr[43]~4.IN1
mac_addr[44] => mac_addr[44]~3.IN1
mac_addr[45] => mac_addr[45]~2.IN1
mac_addr[46] => mac_addr[46]~1.IN1
mac_addr[47] => mac_addr[47]~0.IN1
smac_0[0] => smac_0[0]~47.IN1
smac_0[1] => smac_0[1]~46.IN1
smac_0[2] => smac_0[2]~45.IN1
smac_0[3] => smac_0[3]~44.IN1
smac_0[4] => smac_0[4]~43.IN1
smac_0[5] => smac_0[5]~42.IN1
smac_0[6] => smac_0[6]~41.IN1
smac_0[7] => smac_0[7]~40.IN1
smac_0[8] => smac_0[8]~39.IN1
smac_0[9] => smac_0[9]~38.IN1
smac_0[10] => smac_0[10]~37.IN1
smac_0[11] => smac_0[11]~36.IN1
smac_0[12] => smac_0[12]~35.IN1
smac_0[13] => smac_0[13]~34.IN1
smac_0[14] => smac_0[14]~33.IN1
smac_0[15] => smac_0[15]~32.IN1
smac_0[16] => smac_0[16]~31.IN1
smac_0[17] => smac_0[17]~30.IN1
smac_0[18] => smac_0[18]~29.IN1
smac_0[19] => smac_0[19]~28.IN1
smac_0[20] => smac_0[20]~27.IN1
smac_0[21] => smac_0[21]~26.IN1
smac_0[22] => smac_0[22]~25.IN1
smac_0[23] => smac_0[23]~24.IN1
smac_0[24] => smac_0[24]~23.IN1
smac_0[25] => smac_0[25]~22.IN1
smac_0[26] => smac_0[26]~21.IN1
smac_0[27] => smac_0[27]~20.IN1
smac_0[28] => smac_0[28]~19.IN1
smac_0[29] => smac_0[29]~18.IN1
smac_0[30] => smac_0[30]~17.IN1
smac_0[31] => smac_0[31]~16.IN1
smac_0[32] => smac_0[32]~15.IN1
smac_0[33] => smac_0[33]~14.IN1
smac_0[34] => smac_0[34]~13.IN1
smac_0[35] => smac_0[35]~12.IN1
smac_0[36] => smac_0[36]~11.IN1
smac_0[37] => smac_0[37]~10.IN1
smac_0[38] => smac_0[38]~9.IN1
smac_0[39] => smac_0[39]~8.IN1
smac_0[40] => smac_0[40]~7.IN1
smac_0[41] => smac_0[41]~6.IN1
smac_0[42] => smac_0[42]~5.IN1
smac_0[43] => smac_0[43]~4.IN1
smac_0[44] => smac_0[44]~3.IN1
smac_0[45] => smac_0[45]~2.IN1
smac_0[46] => smac_0[46]~1.IN1
smac_0[47] => smac_0[47]~0.IN1
smac_1[0] => smac_1[0]~47.IN1
smac_1[1] => smac_1[1]~46.IN1
smac_1[2] => smac_1[2]~45.IN1
smac_1[3] => smac_1[3]~44.IN1
smac_1[4] => smac_1[4]~43.IN1
smac_1[5] => smac_1[5]~42.IN1
smac_1[6] => smac_1[6]~41.IN1
smac_1[7] => smac_1[7]~40.IN1
smac_1[8] => smac_1[8]~39.IN1
smac_1[9] => smac_1[9]~38.IN1
smac_1[10] => smac_1[10]~37.IN1
smac_1[11] => smac_1[11]~36.IN1
smac_1[12] => smac_1[12]~35.IN1
smac_1[13] => smac_1[13]~34.IN1
smac_1[14] => smac_1[14]~33.IN1
smac_1[15] => smac_1[15]~32.IN1
smac_1[16] => smac_1[16]~31.IN1
smac_1[17] => smac_1[17]~30.IN1
smac_1[18] => smac_1[18]~29.IN1
smac_1[19] => smac_1[19]~28.IN1
smac_1[20] => smac_1[20]~27.IN1
smac_1[21] => smac_1[21]~26.IN1
smac_1[22] => smac_1[22]~25.IN1
smac_1[23] => smac_1[23]~24.IN1
smac_1[24] => smac_1[24]~23.IN1
smac_1[25] => smac_1[25]~22.IN1
smac_1[26] => smac_1[26]~21.IN1
smac_1[27] => smac_1[27]~20.IN1
smac_1[28] => smac_1[28]~19.IN1
smac_1[29] => smac_1[29]~18.IN1
smac_1[30] => smac_1[30]~17.IN1
smac_1[31] => smac_1[31]~16.IN1
smac_1[32] => smac_1[32]~15.IN1
smac_1[33] => smac_1[33]~14.IN1
smac_1[34] => smac_1[34]~13.IN1
smac_1[35] => smac_1[35]~12.IN1
smac_1[36] => smac_1[36]~11.IN1
smac_1[37] => smac_1[37]~10.IN1
smac_1[38] => smac_1[38]~9.IN1
smac_1[39] => smac_1[39]~8.IN1
smac_1[40] => smac_1[40]~7.IN1
smac_1[41] => smac_1[41]~6.IN1
smac_1[42] => smac_1[42]~5.IN1
smac_1[43] => smac_1[43]~4.IN1
smac_1[44] => smac_1[44]~3.IN1
smac_1[45] => smac_1[45]~2.IN1
smac_1[46] => smac_1[46]~1.IN1
smac_1[47] => smac_1[47]~0.IN1
smac_2[0] => smac_2[0]~47.IN1
smac_2[1] => smac_2[1]~46.IN1
smac_2[2] => smac_2[2]~45.IN1
smac_2[3] => smac_2[3]~44.IN1
smac_2[4] => smac_2[4]~43.IN1
smac_2[5] => smac_2[5]~42.IN1
smac_2[6] => smac_2[6]~41.IN1
smac_2[7] => smac_2[7]~40.IN1
smac_2[8] => smac_2[8]~39.IN1
smac_2[9] => smac_2[9]~38.IN1
smac_2[10] => smac_2[10]~37.IN1
smac_2[11] => smac_2[11]~36.IN1
smac_2[12] => smac_2[12]~35.IN1
smac_2[13] => smac_2[13]~34.IN1
smac_2[14] => smac_2[14]~33.IN1
smac_2[15] => smac_2[15]~32.IN1
smac_2[16] => smac_2[16]~31.IN1
smac_2[17] => smac_2[17]~30.IN1
smac_2[18] => smac_2[18]~29.IN1
smac_2[19] => smac_2[19]~28.IN1
smac_2[20] => smac_2[20]~27.IN1
smac_2[21] => smac_2[21]~26.IN1
smac_2[22] => smac_2[22]~25.IN1
smac_2[23] => smac_2[23]~24.IN1
smac_2[24] => smac_2[24]~23.IN1
smac_2[25] => smac_2[25]~22.IN1
smac_2[26] => smac_2[26]~21.IN1
smac_2[27] => smac_2[27]~20.IN1
smac_2[28] => smac_2[28]~19.IN1
smac_2[29] => smac_2[29]~18.IN1
smac_2[30] => smac_2[30]~17.IN1
smac_2[31] => smac_2[31]~16.IN1
smac_2[32] => smac_2[32]~15.IN1
smac_2[33] => smac_2[33]~14.IN1
smac_2[34] => smac_2[34]~13.IN1
smac_2[35] => smac_2[35]~12.IN1
smac_2[36] => smac_2[36]~11.IN1
smac_2[37] => smac_2[37]~10.IN1
smac_2[38] => smac_2[38]~9.IN1
smac_2[39] => smac_2[39]~8.IN1
smac_2[40] => smac_2[40]~7.IN1
smac_2[41] => smac_2[41]~6.IN1
smac_2[42] => smac_2[42]~5.IN1
smac_2[43] => smac_2[43]~4.IN1
smac_2[44] => smac_2[44]~3.IN1
smac_2[45] => smac_2[45]~2.IN1
smac_2[46] => smac_2[46]~1.IN1
smac_2[47] => smac_2[47]~0.IN1
smac_3[0] => smac_3[0]~47.IN1
smac_3[1] => smac_3[1]~46.IN1
smac_3[2] => smac_3[2]~45.IN1
smac_3[3] => smac_3[3]~44.IN1
smac_3[4] => smac_3[4]~43.IN1
smac_3[5] => smac_3[5]~42.IN1
smac_3[6] => smac_3[6]~41.IN1
smac_3[7] => smac_3[7]~40.IN1
smac_3[8] => smac_3[8]~39.IN1
smac_3[9] => smac_3[9]~38.IN1
smac_3[10] => smac_3[10]~37.IN1
smac_3[11] => smac_3[11]~36.IN1
smac_3[12] => smac_3[12]~35.IN1
smac_3[13] => smac_3[13]~34.IN1
smac_3[14] => smac_3[14]~33.IN1
smac_3[15] => smac_3[15]~32.IN1
smac_3[16] => smac_3[16]~31.IN1
smac_3[17] => smac_3[17]~30.IN1
smac_3[18] => smac_3[18]~29.IN1
smac_3[19] => smac_3[19]~28.IN1
smac_3[20] => smac_3[20]~27.IN1
smac_3[21] => smac_3[21]~26.IN1
smac_3[22] => smac_3[22]~25.IN1
smac_3[23] => smac_3[23]~24.IN1
smac_3[24] => smac_3[24]~23.IN1
smac_3[25] => smac_3[25]~22.IN1
smac_3[26] => smac_3[26]~21.IN1
smac_3[27] => smac_3[27]~20.IN1
smac_3[28] => smac_3[28]~19.IN1
smac_3[29] => smac_3[29]~18.IN1
smac_3[30] => smac_3[30]~17.IN1
smac_3[31] => smac_3[31]~16.IN1
smac_3[32] => smac_3[32]~15.IN1
smac_3[33] => smac_3[33]~14.IN1
smac_3[34] => smac_3[34]~13.IN1
smac_3[35] => smac_3[35]~12.IN1
smac_3[36] => smac_3[36]~11.IN1
smac_3[37] => smac_3[37]~10.IN1
smac_3[38] => smac_3[38]~9.IN1
smac_3[39] => smac_3[39]~8.IN1
smac_3[40] => smac_3[40]~7.IN1
smac_3[41] => smac_3[41]~6.IN1
smac_3[42] => smac_3[42]~5.IN1
smac_3[43] => smac_3[43]~4.IN1
smac_3[44] => smac_3[44]~3.IN1
smac_3[45] => smac_3[45]~2.IN1
smac_3[46] => smac_3[46]~1.IN1
smac_3[47] => smac_3[47]~0.IN1
tx_shift16 => tx_shift16~0.IN1
rx_shift16 => rx_shift16~0.IN1
sw_reset => sw_reset~0.IN2
rx_reset_done <= altera_tse_rx_min_ff:U_RXFF.sw_reset_done
rx_total_lgth[0] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[1] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[2] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[3] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[4] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[5] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[6] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[7] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[8] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[9] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[10] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[11] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[12] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[13] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[14] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[15] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_val <= altera_tse_top_1geth:U_GETH.rx_total_val
rx_frm_stat_val <= altera_tse_top_1geth:U_GETH.rx_frm_stat_val
rx_frm_err <= altera_tse_top_1geth:U_GETH.rx_frm_err
rx_frm_length[0] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[1] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[2] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[3] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[4] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[5] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[6] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[7] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[8] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[9] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[10] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[11] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[12] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[13] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[14] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[15] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_vlan <= altera_tse_top_1geth:U_GETH.rx_frm_vlan
rx_frm_stack_vlan <= altera_tse_top_1geth:U_GETH.rx_frm_stack_vlan
rx_frm_unicast <= altera_tse_top_1geth:U_GETH.rx_frm_unicast
rx_frm_broadcast <= altera_tse_top_1geth:U_GETH.rx_frm_broadcast
rx_frm_mltcast <= altera_tse_top_1geth:U_GETH.rx_frm_mltcast
pause_rcv <= altera_tse_top_1geth:U_GETH.pause_rcv
frm_align_err <= altera_tse_top_1geth:U_GETH.frm_align_err
frm_crc_err <= altera_tse_top_1geth:U_GETH.frm_crc_err
long_crc_err <= altera_tse_top_1geth:U_GETH.long_crc_err
short_crc_err <= altera_tse_top_1geth:U_GETH.short_crc_err
frm_discard <= altera_tse_top_1geth:U_GETH.frm_discard
tx_frm_stat_val <= altera_tse_top_1geth:U_GETH.tx_frm_stat_val
tx_frm_err <= altera_tse_top_1geth:U_GETH.tx_frm_err
tx_frm_length[0] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[1] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[2] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[3] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[4] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[5] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[6] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[7] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[8] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[9] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[10] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[11] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[12] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[13] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[14] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[15] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_unicast <= altera_tse_top_1geth:U_GETH.tx_frm_unicast
tx_frm_broadcast <= altera_tse_top_1geth:U_GETH.tx_frm_broadcast
tx_frm_mltcast <= altera_tse_top_1geth:U_GETH.tx_frm_mltcast
excess_col <= altera_tse_tx_min_ff:U_TXFF.excess_col
late_col <= altera_tse_tx_min_ff:U_TXFF.late_col
pause_tx <= altera_tse_top_1geth:U_GETH.pause_tx
tx_addr_sel[0] => tx_addr_sel[0]~2.IN1
tx_addr_sel[1] => tx_addr_sel[1]~1.IN1
tx_addr_sel[2] => tx_addr_sel[2]~0.IN1
src_mac_insert => src_mac_insert~0.IN1
enable_tx => enable_tx~0.IN1
tx_ipg_len[0] => tx_ipg_len[0]~4.IN1
tx_ipg_len[1] => tx_ipg_len[1]~3.IN1
tx_ipg_len[2] => tx_ipg_len[2]~2.IN1
tx_ipg_len[3] => tx_ipg_len[3]~1.IN1
tx_ipg_len[4] => tx_ipg_len[4]~0.IN1
tx_crc_fwd => tx_crc_fwd~0.IN1
enable_rx => enable_rx~0.IN1
no_lgth_check => no_lgth_check~0.IN1
rx_err_frm_disc => rx_err_frm_disc~0.IN1
frm_length_max[0] => frm_length_max[0]~15.IN1
frm_length_max[1] => frm_length_max[1]~14.IN1
frm_length_max[2] => frm_length_max[2]~13.IN1
frm_length_max[3] => frm_length_max[3]~12.IN1
frm_length_max[4] => frm_length_max[4]~11.IN1
frm_length_max[5] => frm_length_max[5]~10.IN1
frm_length_max[6] => frm_length_max[6]~9.IN1
frm_length_max[7] => frm_length_max[7]~8.IN1
frm_length_max[8] => frm_length_max[8]~7.IN1
frm_length_max[9] => frm_length_max[9]~6.IN1
frm_length_max[10] => frm_length_max[10]~5.IN1
frm_length_max[11] => frm_length_max[11]~4.IN1
frm_length_max[12] => frm_length_max[12]~3.IN1
frm_length_max[13] => frm_length_max[13]~2.IN1
frm_length_max[14] => frm_length_max[14]~1.IN1
frm_length_max[15] => frm_length_max[15]~0.IN1
promis_en => promis_en~0.IN1
crc_fwd => crc_fwd~0.IN1
pad_ena => pad_ena~0.IN1
half_duplex_ena => half_duplex_ena~0.IN2
ethernet_mode => ethernet_mode~0.IN1
magic_ena => magic_ena~0.IN1
sleep_ena => sleep_ena~0.IN1
magic_detect <= <GND>
cmd_frm_ena => cmd_frm_ena~0.IN1
pause_quant[0] => pause_quant[0]~15.IN1
pause_quant[1] => pause_quant[1]~14.IN1
pause_quant[2] => pause_quant[2]~13.IN1
pause_quant[3] => pause_quant[3]~12.IN1
pause_quant[4] => pause_quant[4]~11.IN1
pause_quant[5] => pause_quant[5]~10.IN1
pause_quant[6] => pause_quant[6]~9.IN1
pause_quant[7] => pause_quant[7]~8.IN1
pause_quant[8] => pause_quant[8]~7.IN1
pause_quant[9] => pause_quant[9]~6.IN1
pause_quant[10] => pause_quant[10]~5.IN1
pause_quant[11] => pause_quant[11]~4.IN1
pause_quant[12] => pause_quant[12]~3.IN1
pause_quant[13] => pause_quant[13]~2.IN1
pause_quant[14] => pause_quant[14]~1.IN1
pause_quant[15] => pause_quant[15]~0.IN1
pause_fwd => pause_fwd~0.IN1
pause_ignore => pause_ignore~0.IN1
mhash_sel => mhash_sel~0.IN1
hash_wren => hash_wren~0.IN1
hash_wdata => hash_wdata~0.IN1
hash_waddr[0] => hash_waddr[0]~5.IN1
hash_waddr[1] => hash_waddr[1]~4.IN1
hash_waddr[2] => hash_waddr[2]~3.IN1
hash_waddr[3] => hash_waddr[3]~2.IN1
hash_waddr[4] => hash_waddr[4]~1.IN1
hash_waddr[5] => hash_waddr[5]~0.IN1


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH
reset_rx_clk => reset_rx_clk~0.IN2
reset_tx_clk => reset_tx_clk~0.IN3
rx_clk => rx_clk~0.IN2
rxclk_ena => rxclk_ena~0.IN2
tx_clk => tx_clk~0.IN3
txclk_ena => txclk_ena~0.IN2
reg_clk => reg_clk~0.IN1
gm_rx_crs => gm_rx_crs~0.IN1
gm_rx_col => gm_rx_col~0.IN2
col <= col~0.DB_MAX_OUTPUT_PORT_TYPE
crs <= altera_tse_mac_tx:U_TX.crs
gm_rx_d[0] => gm_rx_d[0]~7.IN2
gm_rx_d[1] => gm_rx_d[1]~6.IN2
gm_rx_d[2] => gm_rx_d[2]~5.IN2
gm_rx_d[3] => gm_rx_d[3]~4.IN2
gm_rx_d[4] => gm_rx_d[4]~3.IN2
gm_rx_d[5] => gm_rx_d[5]~2.IN2
gm_rx_d[6] => gm_rx_d[6]~1.IN2
gm_rx_d[7] => gm_rx_d[7]~0.IN2
gm_rx_en => gm_rx_en~0.IN2
gm_rx_err => gm_rx_err~0.IN1
gm_tx_d[0] <= gm_tx_d_i[0].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[1] <= gm_tx_d_i[1].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[2] <= gm_tx_d_i[2].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[3] <= gm_tx_d_i[3].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[4] <= gm_tx_d_i[4].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[5] <= gm_tx_d_i[5].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[6] <= gm_tx_d_i[6].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[7] <= gm_tx_d_i[7].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_en <= gm_tx_en_i.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_err <= gm_tx_err_i.DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[0] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[1] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[2] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[3] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[4] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[5] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[6] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[7] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[8] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[9] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[10] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[11] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[12] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[13] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[14] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[15] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[16] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[17] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[18] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[19] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[20] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[21] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[22] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_wren <= altera_tse_mac_rx:U_RX.rx_stat_wren
rx_data_int[0] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[1] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[2] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[3] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[4] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[5] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[6] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[7] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_a_full => rx_a_full~0.IN1
rx_sop_int <= altera_tse_mac_rx:U_RX.rx_sop_int
rx_eop_int <= altera_tse_mac_rx:U_RX.rx_eop_int
rx_wren_int <= altera_tse_mac_rx:U_RX.rx_wren_int
rx_data_val <= altera_tse_mac_rx:U_RX.rx_data_val
rx_ucast <= altera_tse_mac_rx:U_RX.rx_ucast
rx_bcast <= altera_tse_mac_rx:U_RX.rx_bcast
rx_mcast <= altera_tse_mac_rx:U_RX.rx_mcast
rx_vlan <= altera_tse_mac_rx:U_RX.rx_vlan
tx_stat_empty => tx_stat_empty~0.IN1
tx_stat => tx_stat~0.IN1
tx_stat_rden <= altera_tse_mac_tx:U_TX.tx_stat_rden
rx_septy => rx_septy~0.IN1
tx_data_int[0] => tx_data_int[0]~7.IN1
tx_data_int[1] => tx_data_int[1]~6.IN1
tx_data_int[2] => tx_data_int[2]~5.IN1
tx_data_int[3] => tx_data_int[3]~4.IN1
tx_data_int[4] => tx_data_int[4]~3.IN1
tx_data_int[5] => tx_data_int[5]~2.IN1
tx_data_int[6] => tx_data_int[6]~1.IN1
tx_data_int[7] => tx_data_int[7]~0.IN1
tx_sav_int => tx_sav_int~0.IN1
tx_empty => tx_empty~0.IN1
tx_sop_int => tx_sop_int~0.IN1
tx_eop_int => tx_eop_int~0.IN1
tx_rden_int <= altera_tse_mac_tx:U_TX.tx_rden_int
tx_ff_uflow <= altera_tse_mac_tx:U_TX.tx_ff_uflow
xoff_gen => xoff_gen~0.IN1
xon_gen => xon_gen~0.IN1
mac_addr[0] => mac_addr[0]~47.IN2
mac_addr[1] => mac_addr[1]~46.IN2
mac_addr[2] => mac_addr[2]~45.IN2
mac_addr[3] => mac_addr[3]~44.IN2
mac_addr[4] => mac_addr[4]~43.IN2
mac_addr[5] => mac_addr[5]~42.IN2
mac_addr[6] => mac_addr[6]~41.IN2
mac_addr[7] => mac_addr[7]~40.IN2
mac_addr[8] => mac_addr[8]~39.IN2
mac_addr[9] => mac_addr[9]~38.IN2
mac_addr[10] => mac_addr[10]~37.IN2
mac_addr[11] => mac_addr[11]~36.IN2
mac_addr[12] => mac_addr[12]~35.IN2
mac_addr[13] => mac_addr[13]~34.IN2
mac_addr[14] => mac_addr[14]~33.IN2
mac_addr[15] => mac_addr[15]~32.IN2
mac_addr[16] => mac_addr[16]~31.IN2
mac_addr[17] => mac_addr[17]~30.IN2
mac_addr[18] => mac_addr[18]~29.IN2
mac_addr[19] => mac_addr[19]~28.IN2
mac_addr[20] => mac_addr[20]~27.IN2
mac_addr[21] => mac_addr[21]~26.IN2
mac_addr[22] => mac_addr[22]~25.IN2
mac_addr[23] => mac_addr[23]~24.IN2
mac_addr[24] => mac_addr[24]~23.IN2
mac_addr[25] => mac_addr[25]~22.IN2
mac_addr[26] => mac_addr[26]~21.IN2
mac_addr[27] => mac_addr[27]~20.IN2
mac_addr[28] => mac_addr[28]~19.IN2
mac_addr[29] => mac_addr[29]~18.IN2
mac_addr[30] => mac_addr[30]~17.IN2
mac_addr[31] => mac_addr[31]~16.IN2
mac_addr[32] => mac_addr[32]~15.IN2
mac_addr[33] => mac_addr[33]~14.IN2
mac_addr[34] => mac_addr[34]~13.IN2
mac_addr[35] => mac_addr[35]~12.IN2
mac_addr[36] => mac_addr[36]~11.IN2
mac_addr[37] => mac_addr[37]~10.IN2
mac_addr[38] => mac_addr[38]~9.IN2
mac_addr[39] => mac_addr[39]~8.IN2
mac_addr[40] => mac_addr[40]~7.IN2
mac_addr[41] => mac_addr[41]~6.IN2
mac_addr[42] => mac_addr[42]~5.IN2
mac_addr[43] => mac_addr[43]~4.IN2
mac_addr[44] => mac_addr[44]~3.IN2
mac_addr[45] => mac_addr[45]~2.IN2
mac_addr[46] => mac_addr[46]~1.IN2
mac_addr[47] => mac_addr[47]~0.IN2
smac_0[0] => smac_0[0]~47.IN2
smac_0[1] => smac_0[1]~46.IN2
smac_0[2] => smac_0[2]~45.IN2
smac_0[3] => smac_0[3]~44.IN2
smac_0[4] => smac_0[4]~43.IN2
smac_0[5] => smac_0[5]~42.IN2
smac_0[6] => smac_0[6]~41.IN2
smac_0[7] => smac_0[7]~40.IN2
smac_0[8] => smac_0[8]~39.IN2
smac_0[9] => smac_0[9]~38.IN2
smac_0[10] => smac_0[10]~37.IN2
smac_0[11] => smac_0[11]~36.IN2
smac_0[12] => smac_0[12]~35.IN2
smac_0[13] => smac_0[13]~34.IN2
smac_0[14] => smac_0[14]~33.IN2
smac_0[15] => smac_0[15]~32.IN2
smac_0[16] => smac_0[16]~31.IN2
smac_0[17] => smac_0[17]~30.IN2
smac_0[18] => smac_0[18]~29.IN2
smac_0[19] => smac_0[19]~28.IN2
smac_0[20] => smac_0[20]~27.IN2
smac_0[21] => smac_0[21]~26.IN2
smac_0[22] => smac_0[22]~25.IN2
smac_0[23] => smac_0[23]~24.IN2
smac_0[24] => smac_0[24]~23.IN2
smac_0[25] => smac_0[25]~22.IN2
smac_0[26] => smac_0[26]~21.IN2
smac_0[27] => smac_0[27]~20.IN2
smac_0[28] => smac_0[28]~19.IN2
smac_0[29] => smac_0[29]~18.IN2
smac_0[30] => smac_0[30]~17.IN2
smac_0[31] => smac_0[31]~16.IN2
smac_0[32] => smac_0[32]~15.IN2
smac_0[33] => smac_0[33]~14.IN2
smac_0[34] => smac_0[34]~13.IN2
smac_0[35] => smac_0[35]~12.IN2
smac_0[36] => smac_0[36]~11.IN2
smac_0[37] => smac_0[37]~10.IN2
smac_0[38] => smac_0[38]~9.IN2
smac_0[39] => smac_0[39]~8.IN2
smac_0[40] => smac_0[40]~7.IN2
smac_0[41] => smac_0[41]~6.IN2
smac_0[42] => smac_0[42]~5.IN2
smac_0[43] => smac_0[43]~4.IN2
smac_0[44] => smac_0[44]~3.IN2
smac_0[45] => smac_0[45]~2.IN2
smac_0[46] => smac_0[46]~1.IN2
smac_0[47] => smac_0[47]~0.IN2
smac_1[0] => smac_1[0]~47.IN2
smac_1[1] => smac_1[1]~46.IN2
smac_1[2] => smac_1[2]~45.IN2
smac_1[3] => smac_1[3]~44.IN2
smac_1[4] => smac_1[4]~43.IN2
smac_1[5] => smac_1[5]~42.IN2
smac_1[6] => smac_1[6]~41.IN2
smac_1[7] => smac_1[7]~40.IN2
smac_1[8] => smac_1[8]~39.IN2
smac_1[9] => smac_1[9]~38.IN2
smac_1[10] => smac_1[10]~37.IN2
smac_1[11] => smac_1[11]~36.IN2
smac_1[12] => smac_1[12]~35.IN2
smac_1[13] => smac_1[13]~34.IN2
smac_1[14] => smac_1[14]~33.IN2
smac_1[15] => smac_1[15]~32.IN2
smac_1[16] => smac_1[16]~31.IN2
smac_1[17] => smac_1[17]~30.IN2
smac_1[18] => smac_1[18]~29.IN2
smac_1[19] => smac_1[19]~28.IN2
smac_1[20] => smac_1[20]~27.IN2
smac_1[21] => smac_1[21]~26.IN2
smac_1[22] => smac_1[22]~25.IN2
smac_1[23] => smac_1[23]~24.IN2
smac_1[24] => smac_1[24]~23.IN2
smac_1[25] => smac_1[25]~22.IN2
smac_1[26] => smac_1[26]~21.IN2
smac_1[27] => smac_1[27]~20.IN2
smac_1[28] => smac_1[28]~19.IN2
smac_1[29] => smac_1[29]~18.IN2
smac_1[30] => smac_1[30]~17.IN2
smac_1[31] => smac_1[31]~16.IN2
smac_1[32] => smac_1[32]~15.IN2
smac_1[33] => smac_1[33]~14.IN2
smac_1[34] => smac_1[34]~13.IN2
smac_1[35] => smac_1[35]~12.IN2
smac_1[36] => smac_1[36]~11.IN2
smac_1[37] => smac_1[37]~10.IN2
smac_1[38] => smac_1[38]~9.IN2
smac_1[39] => smac_1[39]~8.IN2
smac_1[40] => smac_1[40]~7.IN2
smac_1[41] => smac_1[41]~6.IN2
smac_1[42] => smac_1[42]~5.IN2
smac_1[43] => smac_1[43]~4.IN2
smac_1[44] => smac_1[44]~3.IN2
smac_1[45] => smac_1[45]~2.IN2
smac_1[46] => smac_1[46]~1.IN2
smac_1[47] => smac_1[47]~0.IN2
smac_2[0] => smac_2[0]~47.IN2
smac_2[1] => smac_2[1]~46.IN2
smac_2[2] => smac_2[2]~45.IN2
smac_2[3] => smac_2[3]~44.IN2
smac_2[4] => smac_2[4]~43.IN2
smac_2[5] => smac_2[5]~42.IN2
smac_2[6] => smac_2[6]~41.IN2
smac_2[7] => smac_2[7]~40.IN2
smac_2[8] => smac_2[8]~39.IN2
smac_2[9] => smac_2[9]~38.IN2
smac_2[10] => smac_2[10]~37.IN2
smac_2[11] => smac_2[11]~36.IN2
smac_2[12] => smac_2[12]~35.IN2
smac_2[13] => smac_2[13]~34.IN2
smac_2[14] => smac_2[14]~33.IN2
smac_2[15] => smac_2[15]~32.IN2
smac_2[16] => smac_2[16]~31.IN2
smac_2[17] => smac_2[17]~30.IN2
smac_2[18] => smac_2[18]~29.IN2
smac_2[19] => smac_2[19]~28.IN2
smac_2[20] => smac_2[20]~27.IN2
smac_2[21] => smac_2[21]~26.IN2
smac_2[22] => smac_2[22]~25.IN2
smac_2[23] => smac_2[23]~24.IN2
smac_2[24] => smac_2[24]~23.IN2
smac_2[25] => smac_2[25]~22.IN2
smac_2[26] => smac_2[26]~21.IN2
smac_2[27] => smac_2[27]~20.IN2
smac_2[28] => smac_2[28]~19.IN2
smac_2[29] => smac_2[29]~18.IN2
smac_2[30] => smac_2[30]~17.IN2
smac_2[31] => smac_2[31]~16.IN2
smac_2[32] => smac_2[32]~15.IN2
smac_2[33] => smac_2[33]~14.IN2
smac_2[34] => smac_2[34]~13.IN2
smac_2[35] => smac_2[35]~12.IN2
smac_2[36] => smac_2[36]~11.IN2
smac_2[37] => smac_2[37]~10.IN2
smac_2[38] => smac_2[38]~9.IN2
smac_2[39] => smac_2[39]~8.IN2
smac_2[40] => smac_2[40]~7.IN2
smac_2[41] => smac_2[41]~6.IN2
smac_2[42] => smac_2[42]~5.IN2
smac_2[43] => smac_2[43]~4.IN2
smac_2[44] => smac_2[44]~3.IN2
smac_2[45] => smac_2[45]~2.IN2
smac_2[46] => smac_2[46]~1.IN2
smac_2[47] => smac_2[47]~0.IN2
smac_3[0] => smac_3[0]~47.IN2
smac_3[1] => smac_3[1]~46.IN2
smac_3[2] => smac_3[2]~45.IN2
smac_3[3] => smac_3[3]~44.IN2
smac_3[4] => smac_3[4]~43.IN2
smac_3[5] => smac_3[5]~42.IN2
smac_3[6] => smac_3[6]~41.IN2
smac_3[7] => smac_3[7]~40.IN2
smac_3[8] => smac_3[8]~39.IN2
smac_3[9] => smac_3[9]~38.IN2
smac_3[10] => smac_3[10]~37.IN2
smac_3[11] => smac_3[11]~36.IN2
smac_3[12] => smac_3[12]~35.IN2
smac_3[13] => smac_3[13]~34.IN2
smac_3[14] => smac_3[14]~33.IN2
smac_3[15] => smac_3[15]~32.IN2
smac_3[16] => smac_3[16]~31.IN2
smac_3[17] => smac_3[17]~30.IN2
smac_3[18] => smac_3[18]~29.IN2
smac_3[19] => smac_3[19]~28.IN2
smac_3[20] => smac_3[20]~27.IN2
smac_3[21] => smac_3[21]~26.IN2
smac_3[22] => smac_3[22]~25.IN2
smac_3[23] => smac_3[23]~24.IN2
smac_3[24] => smac_3[24]~23.IN2
smac_3[25] => smac_3[25]~22.IN2
smac_3[26] => smac_3[26]~21.IN2
smac_3[27] => smac_3[27]~20.IN2
smac_3[28] => smac_3[28]~19.IN2
smac_3[29] => smac_3[29]~18.IN2
smac_3[30] => smac_3[30]~17.IN2
smac_3[31] => smac_3[31]~16.IN2
smac_3[32] => smac_3[32]~15.IN2
smac_3[33] => smac_3[33]~14.IN2
smac_3[34] => smac_3[34]~13.IN2
smac_3[35] => smac_3[35]~12.IN2
smac_3[36] => smac_3[36]~11.IN2
smac_3[37] => smac_3[37]~10.IN2
smac_3[38] => smac_3[38]~9.IN2
smac_3[39] => smac_3[39]~8.IN2
smac_3[40] => smac_3[40]~7.IN2
smac_3[41] => smac_3[41]~6.IN2
smac_3[42] => smac_3[42]~5.IN2
smac_3[43] => smac_3[43]~4.IN2
smac_3[44] => smac_3[44]~3.IN2
smac_3[45] => smac_3[45]~2.IN2
smac_3[46] => smac_3[46]~1.IN2
smac_3[47] => smac_3[47]~0.IN2
rx_frm_stat_val <= altera_tse_rx_stat_extract:U_RXSTAT.frm_stat_val
rx_total_lgth[0] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[1] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[2] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[3] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[4] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[5] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[6] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[7] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[8] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[9] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[10] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[11] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[12] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[13] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[14] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[15] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_val <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth_val
rx_frm_err <= altera_tse_rx_stat_extract:U_RXSTAT.frm_err
rx_frm_length[0] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[1] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[2] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[3] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[4] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[5] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[6] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[7] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[8] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[9] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[10] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[11] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[12] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[13] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[14] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[15] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_vlan <= altera_tse_rx_stat_extract:U_RXSTAT.frm_vlan
rx_frm_stack_vlan <= altera_tse_rx_stat_extract:U_RXSTAT.frm_stack_vlan
rx_frm_unicast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_unicast
rx_frm_broadcast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_broadcast
rx_frm_mltcast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_mltcast
pause_rcv <= pause_rcv_i.DB_MAX_OUTPUT_PORT_TYPE
frm_align_err <= altera_tse_mac_rx:U_RX.frm_align_err
frm_crc_err <= altera_tse_mac_rx:U_RX.frm_crc_err
long_crc_err <= altera_tse_mac_rx:U_RX.long_crc_err
short_crc_err <= altera_tse_mac_rx:U_RX.short_crc_err
frm_discard <= altera_tse_mac_rx:U_RX.frm_discard
tx_frm_stat_val <= altera_tse_tx_stat_extract:U_TXSTAT.frm_stat_val
tx_frm_err <= altera_tse_tx_stat_extract:U_TXSTAT.frm_err
tx_frm_length[0] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[1] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[2] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[3] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[4] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[5] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[6] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[7] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[8] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[9] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[10] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[11] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[12] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[13] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[14] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[15] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_unicast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_unicast
tx_frm_broadcast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_broadcast
tx_frm_mltcast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_mltcast
pause_tx <= pause_tx_i.DB_MAX_OUTPUT_PORT_TYPE
enable_tx => enable_tx~0.IN1
tx_addr_sel[0] => tx_addr_sel[0]~2.IN1
tx_addr_sel[1] => tx_addr_sel[1]~1.IN1
tx_addr_sel[2] => tx_addr_sel[2]~0.IN1
src_mac_insert => src_mac_insert~0.IN1
mac_ena_int => mac_ena_int~0.IN1
tx_ipg_len[0] => tx_ipg_len[0]~4.IN1
tx_ipg_len[1] => tx_ipg_len[1]~3.IN1
tx_ipg_len[2] => tx_ipg_len[2]~2.IN1
tx_ipg_len[3] => tx_ipg_len[3]~1.IN1
tx_ipg_len[4] => tx_ipg_len[4]~0.IN1
tx_crc_fwd => tx_crc_fwd~0.IN1
enable_rx => enable_rx~0.IN1
promis_en => promis_en~0.IN1
frm_length_max[0] => frm_length_max[0]~15.IN1
frm_length_max[1] => frm_length_max[1]~14.IN1
frm_length_max[2] => frm_length_max[2]~13.IN1
frm_length_max[3] => frm_length_max[3]~12.IN1
frm_length_max[4] => frm_length_max[4]~11.IN1
frm_length_max[5] => frm_length_max[5]~10.IN1
frm_length_max[6] => frm_length_max[6]~9.IN1
frm_length_max[7] => frm_length_max[7]~8.IN1
frm_length_max[8] => frm_length_max[8]~7.IN1
frm_length_max[9] => frm_length_max[9]~6.IN1
frm_length_max[10] => frm_length_max[10]~5.IN1
frm_length_max[11] => frm_length_max[11]~4.IN1
frm_length_max[12] => frm_length_max[12]~3.IN1
frm_length_max[13] => frm_length_max[13]~2.IN1
frm_length_max[14] => frm_length_max[14]~1.IN1
frm_length_max[15] => frm_length_max[15]~0.IN1
no_lgth_check => no_lgth_check~0.IN1
crc_fwd => crc_fwd~0.IN1
pad_ena => pad_ena~0.IN1
half_duplex_ena => half_duplex_ena~0.IN2
ethernet_mode => ethernet_mode~0.IN2
sw_reset => sw_reset~0.IN1
cmd_frm_ena => cmd_frm_ena~0.IN1
pause_quant[0] => pause_quant[0]~15.IN1
pause_quant[1] => pause_quant[1]~14.IN1
pause_quant[2] => pause_quant[2]~13.IN1
pause_quant[3] => pause_quant[3]~12.IN1
pause_quant[4] => pause_quant[4]~11.IN1
pause_quant[5] => pause_quant[5]~10.IN1
pause_quant[6] => pause_quant[6]~9.IN1
pause_quant[7] => pause_quant[7]~8.IN1
pause_quant[8] => pause_quant[8]~7.IN1
pause_quant[9] => pause_quant[9]~6.IN1
pause_quant[10] => pause_quant[10]~5.IN1
pause_quant[11] => pause_quant[11]~4.IN1
pause_quant[12] => pause_quant[12]~3.IN1
pause_quant[13] => pause_quant[13]~2.IN1
pause_quant[14] => pause_quant[14]~1.IN1
pause_quant[15] => pause_quant[15]~0.IN1
pause_fwd => pause_fwd~0.IN1
pause_ignore => pause_ignore~0.IN1
magic_ena => magic_ena~0.IN2
sleep_ena => sleep_ena~0.IN2
magic_pkt_ena <= altera_tse_mac_rx:U_RX.magic_pkt_ena
mhash_sel => mhash_sel~0.IN1
hash_wren => hash_wren~0.IN1
hash_wdata => hash_wdata~0.IN1
hash_waddr[0] => hash_waddr[0]~5.IN1
hash_waddr[1] => hash_waddr[1]~4.IN1
hash_waddr[2] => hash_waddr[2]~3.IN1
hash_waddr[3] => hash_waddr[3]~2.IN1
hash_waddr[4] => hash_waddr[4]~1.IN1
hash_waddr[5] => hash_waddr[5]~0.IN1


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT
reset => total_frm_cnt[15].ACLR
reset => total_frm_cnt[14].ACLR
reset => total_frm_cnt[13].ACLR
reset => total_frm_cnt[12].ACLR
reset => total_frm_cnt[11].ACLR
reset => total_frm_cnt[10].ACLR
reset => total_frm_cnt[9].ACLR
reset => total_frm_cnt[8].ACLR
reset => total_frm_cnt[7].ACLR
reset => total_frm_cnt[6].ACLR
reset => total_frm_cnt[5].ACLR
reset => total_frm_cnt[4].ACLR
reset => total_frm_cnt[3].ACLR
reset => total_frm_cnt[2].ACLR
reset => total_frm_cnt[1].ACLR
reset => total_frm_cnt[0].ACLR
reset => total_lgth_val~reg0.ACLR
reset => sop_reg[7].ACLR
reset => sop_reg[6].ACLR
reset => sop_reg[5].ACLR
reset => sop_reg[4].ACLR
reset => sop_reg[3].ACLR
reset => sop_reg[2].ACLR
reset => sop_reg[1].ACLR
reset => sop_reg[0].ACLR
reset => frm_cnt[15].ACLR
reset => frm_cnt[14].ACLR
reset => frm_cnt[13].ACLR
reset => frm_cnt[12].ACLR
reset => frm_cnt[11].ACLR
reset => frm_cnt[10].ACLR
reset => frm_cnt[9].ACLR
reset => frm_cnt[8].ACLR
reset => frm_cnt[7].ACLR
reset => frm_cnt[6].ACLR
reset => frm_cnt[5].ACLR
reset => frm_cnt[4].ACLR
reset => frm_cnt[3].ACLR
reset => frm_cnt[2].ACLR
reset => frm_cnt[1].ACLR
reset => frm_cnt[0].ACLR
reset => frm_length[15]~reg0.ACLR
reset => frm_length[14]~reg0.ACLR
reset => frm_length[13]~reg0.ACLR
reset => frm_length[12]~reg0.ACLR
reset => frm_length[11]~reg0.ACLR
reset => frm_length[10]~reg0.ACLR
reset => frm_length[9]~reg0.ACLR
reset => frm_length[8]~reg0.ACLR
reset => frm_length[7]~reg0.ACLR
reset => frm_length[6]~reg0.ACLR
reset => frm_length[5]~reg0.ACLR
reset => frm_length[4]~reg0.ACLR
reset => frm_length[3]~reg0.ACLR
reset => frm_length[2]~reg0.ACLR
reset => frm_length[1]~reg0.ACLR
reset => frm_length[0]~reg0.ACLR
reset => dest_addr[47].ACLR
reset => dest_addr[46].ACLR
reset => dest_addr[45].ACLR
reset => dest_addr[44].ACLR
reset => dest_addr[43].ACLR
reset => dest_addr[42].ACLR
reset => dest_addr[41].ACLR
reset => dest_addr[40].ACLR
reset => dest_addr[39].ACLR
reset => dest_addr[38].ACLR
reset => dest_addr[37].ACLR
reset => dest_addr[36].ACLR
reset => dest_addr[35].ACLR
reset => dest_addr[34].ACLR
reset => dest_addr[33].ACLR
reset => dest_addr[32].ACLR
reset => dest_addr[31].ACLR
reset => dest_addr[30].ACLR
reset => dest_addr[29].ACLR
reset => dest_addr[28].ACLR
reset => dest_addr[27].ACLR
reset => dest_addr[26].ACLR
reset => dest_addr[25].ACLR
reset => dest_addr[24].ACLR
reset => dest_addr[23].ACLR
reset => dest_addr[22].ACLR
reset => dest_addr[21].ACLR
reset => dest_addr[20].ACLR
reset => dest_addr[19].ACLR
reset => dest_addr[18].ACLR
reset => dest_addr[17].ACLR
reset => dest_addr[16].ACLR
reset => dest_addr[15].ACLR
reset => dest_addr[14].ACLR
reset => dest_addr[13].ACLR
reset => dest_addr[12].ACLR
reset => dest_addr[11].ACLR
reset => dest_addr[10].ACLR
reset => dest_addr[9].ACLR
reset => dest_addr[8].ACLR
reset => dest_addr[7].ACLR
reset => dest_addr[6].ACLR
reset => dest_addr[5].ACLR
reset => dest_addr[4].ACLR
reset => dest_addr[3].ACLR
reset => dest_addr[2].ACLR
reset => dest_addr[1].ACLR
reset => dest_addr[0].ACLR
reset => frm_broadcast~reg0.ACLR
reset => frm_unicast~reg0.ACLR
reset => frm_mltcast~reg0.ACLR
reset => frm_stat_val_r.ACLR
reset => frm_err_r.ACLR
rx_clk => total_frm_cnt[15].CLK
rx_clk => total_frm_cnt[14].CLK
rx_clk => total_frm_cnt[13].CLK
rx_clk => total_frm_cnt[12].CLK
rx_clk => total_frm_cnt[11].CLK
rx_clk => total_frm_cnt[10].CLK
rx_clk => total_frm_cnt[9].CLK
rx_clk => total_frm_cnt[8].CLK
rx_clk => total_frm_cnt[7].CLK
rx_clk => total_frm_cnt[6].CLK
rx_clk => total_frm_cnt[5].CLK
rx_clk => total_frm_cnt[4].CLK
rx_clk => total_frm_cnt[3].CLK
rx_clk => total_frm_cnt[2].CLK
rx_clk => total_frm_cnt[1].CLK
rx_clk => total_frm_cnt[0].CLK
rx_clk => total_lgth_val~reg0.CLK
rx_clk => sop_reg[7].CLK
rx_clk => sop_reg[6].CLK
rx_clk => sop_reg[5].CLK
rx_clk => sop_reg[4].CLK
rx_clk => sop_reg[3].CLK
rx_clk => sop_reg[2].CLK
rx_clk => sop_reg[1].CLK
rx_clk => sop_reg[0].CLK
rx_clk => frm_cnt[15].CLK
rx_clk => frm_cnt[14].CLK
rx_clk => frm_cnt[13].CLK
rx_clk => frm_cnt[12].CLK
rx_clk => frm_cnt[11].CLK
rx_clk => frm_cnt[10].CLK
rx_clk => frm_cnt[9].CLK
rx_clk => frm_cnt[8].CLK
rx_clk => frm_cnt[7].CLK
rx_clk => frm_cnt[6].CLK
rx_clk => frm_cnt[5].CLK
rx_clk => frm_cnt[4].CLK
rx_clk => frm_cnt[3].CLK
rx_clk => frm_cnt[2].CLK
rx_clk => frm_cnt[1].CLK
rx_clk => frm_cnt[0].CLK
rx_clk => frm_length[15]~reg0.CLK
rx_clk => frm_length[14]~reg0.CLK
rx_clk => frm_length[13]~reg0.CLK
rx_clk => frm_length[12]~reg0.CLK
rx_clk => frm_length[11]~reg0.CLK
rx_clk => frm_length[10]~reg0.CLK
rx_clk => frm_length[9]~reg0.CLK
rx_clk => frm_length[8]~reg0.CLK
rx_clk => frm_length[7]~reg0.CLK
rx_clk => frm_length[6]~reg0.CLK
rx_clk => frm_length[5]~reg0.CLK
rx_clk => frm_length[4]~reg0.CLK
rx_clk => frm_length[3]~reg0.CLK
rx_clk => frm_length[2]~reg0.CLK
rx_clk => frm_length[1]~reg0.CLK
rx_clk => frm_length[0]~reg0.CLK
rx_clk => dest_addr[47].CLK
rx_clk => dest_addr[46].CLK
rx_clk => dest_addr[45].CLK
rx_clk => dest_addr[44].CLK
rx_clk => dest_addr[43].CLK
rx_clk => dest_addr[42].CLK
rx_clk => dest_addr[41].CLK
rx_clk => dest_addr[40].CLK
rx_clk => dest_addr[39].CLK
rx_clk => dest_addr[38].CLK
rx_clk => dest_addr[37].CLK
rx_clk => dest_addr[36].CLK
rx_clk => dest_addr[35].CLK
rx_clk => dest_addr[34].CLK
rx_clk => dest_addr[33].CLK
rx_clk => dest_addr[32].CLK
rx_clk => dest_addr[31].CLK
rx_clk => dest_addr[30].CLK
rx_clk => dest_addr[29].CLK
rx_clk => dest_addr[28].CLK
rx_clk => dest_addr[27].CLK
rx_clk => dest_addr[26].CLK
rx_clk => dest_addr[25].CLK
rx_clk => dest_addr[24].CLK
rx_clk => dest_addr[23].CLK
rx_clk => dest_addr[22].CLK
rx_clk => dest_addr[21].CLK
rx_clk => dest_addr[20].CLK
rx_clk => dest_addr[19].CLK
rx_clk => dest_addr[18].CLK
rx_clk => dest_addr[17].CLK
rx_clk => dest_addr[16].CLK
rx_clk => dest_addr[15].CLK
rx_clk => dest_addr[14].CLK
rx_clk => dest_addr[13].CLK
rx_clk => dest_addr[12].CLK
rx_clk => dest_addr[11].CLK
rx_clk => dest_addr[10].CLK
rx_clk => dest_addr[9].CLK
rx_clk => dest_addr[8].CLK
rx_clk => dest_addr[7].CLK
rx_clk => dest_addr[6].CLK
rx_clk => dest_addr[5].CLK
rx_clk => dest_addr[4].CLK
rx_clk => dest_addr[3].CLK
rx_clk => dest_addr[2].CLK
rx_clk => dest_addr[1].CLK
rx_clk => dest_addr[0].CLK
rx_clk => frm_broadcast~reg0.CLK
rx_clk => frm_unicast~reg0.CLK
rx_clk => frm_mltcast~reg0.CLK
rx_clk => frm_stat_val_r.CLK
rx_clk => frm_err_r.CLK
clk_ena => frm_err~0.IN1
clk_ena => frm_stat_val~0.IN1
clk_ena => total_lgth_val~0.DATAB
clk_ena => state~3.OUTPUTSELECT
clk_ena => state~2.OUTPUTSELECT
clk_ena => state~1.OUTPUTSELECT
clk_ena => state~0.OUTPUTSELECT
clk_ena => total_frm_cnt[15].ENA
clk_ena => total_frm_cnt[14].ENA
clk_ena => total_frm_cnt[13].ENA
clk_ena => total_frm_cnt[12].ENA
clk_ena => total_frm_cnt[11].ENA
clk_ena => total_frm_cnt[10].ENA
clk_ena => total_frm_cnt[9].ENA
clk_ena => total_frm_cnt[8].ENA
clk_ena => total_frm_cnt[7].ENA
clk_ena => total_frm_cnt[6].ENA
clk_ena => total_frm_cnt[5].ENA
clk_ena => total_frm_cnt[4].ENA
clk_ena => total_frm_cnt[3].ENA
clk_ena => total_frm_cnt[2].ENA
clk_ena => total_frm_cnt[1].ENA
clk_ena => total_frm_cnt[0].ENA
clk_ena => sop_reg[7].ENA
clk_ena => sop_reg[6].ENA
clk_ena => sop_reg[5].ENA
clk_ena => sop_reg[4].ENA
clk_ena => sop_reg[3].ENA
clk_ena => sop_reg[2].ENA
clk_ena => sop_reg[1].ENA
clk_ena => sop_reg[0].ENA
clk_ena => frm_cnt[15].ENA
clk_ena => frm_cnt[14].ENA
clk_ena => frm_cnt[13].ENA
clk_ena => frm_cnt[12].ENA
clk_ena => frm_cnt[11].ENA
clk_ena => frm_cnt[10].ENA
clk_ena => frm_cnt[9].ENA
clk_ena => frm_cnt[8].ENA
clk_ena => frm_cnt[7].ENA
clk_ena => frm_cnt[6].ENA
clk_ena => frm_cnt[5].ENA
clk_ena => frm_cnt[4].ENA
clk_ena => frm_cnt[3].ENA
clk_ena => frm_cnt[2].ENA
clk_ena => frm_cnt[1].ENA
clk_ena => frm_cnt[0].ENA
clk_ena => frm_length[15]~reg0.ENA
clk_ena => frm_length[14]~reg0.ENA
clk_ena => frm_length[13]~reg0.ENA
clk_ena => frm_length[12]~reg0.ENA
clk_ena => frm_length[11]~reg0.ENA
clk_ena => frm_length[10]~reg0.ENA
clk_ena => frm_length[9]~reg0.ENA
clk_ena => frm_length[8]~reg0.ENA
clk_ena => frm_length[7]~reg0.ENA
clk_ena => frm_length[6]~reg0.ENA
clk_ena => frm_length[5]~reg0.ENA
clk_ena => frm_length[4]~reg0.ENA
clk_ena => frm_length[3]~reg0.ENA
clk_ena => frm_length[2]~reg0.ENA
clk_ena => frm_length[1]~reg0.ENA
clk_ena => frm_length[0]~reg0.ENA
clk_ena => dest_addr[47].ENA
clk_ena => dest_addr[46].ENA
clk_ena => dest_addr[45].ENA
clk_ena => dest_addr[44].ENA
clk_ena => dest_addr[43].ENA
clk_ena => dest_addr[42].ENA
clk_ena => dest_addr[41].ENA
clk_ena => dest_addr[40].ENA
clk_ena => dest_addr[39].ENA
clk_ena => dest_addr[38].ENA
clk_ena => dest_addr[37].ENA
clk_ena => dest_addr[36].ENA
clk_ena => dest_addr[35].ENA
clk_ena => dest_addr[34].ENA
clk_ena => dest_addr[33].ENA
clk_ena => dest_addr[32].ENA
clk_ena => dest_addr[31].ENA
clk_ena => dest_addr[30].ENA
clk_ena => dest_addr[29].ENA
clk_ena => dest_addr[28].ENA
clk_ena => dest_addr[27].ENA
clk_ena => dest_addr[26].ENA
clk_ena => dest_addr[25].ENA
clk_ena => dest_addr[24].ENA
clk_ena => dest_addr[23].ENA
clk_ena => dest_addr[22].ENA
clk_ena => dest_addr[21].ENA
clk_ena => dest_addr[20].ENA
clk_ena => dest_addr[19].ENA
clk_ena => dest_addr[18].ENA
clk_ena => dest_addr[17].ENA
clk_ena => dest_addr[16].ENA
clk_ena => dest_addr[15].ENA
clk_ena => dest_addr[14].ENA
clk_ena => dest_addr[13].ENA
clk_ena => dest_addr[12].ENA
clk_ena => dest_addr[11].ENA
clk_ena => dest_addr[10].ENA
clk_ena => dest_addr[9].ENA
clk_ena => dest_addr[8].ENA
clk_ena => dest_addr[7].ENA
clk_ena => dest_addr[6].ENA
clk_ena => dest_addr[5].ENA
clk_ena => dest_addr[4].ENA
clk_ena => dest_addr[3].ENA
clk_ena => dest_addr[2].ENA
clk_ena => dest_addr[1].ENA
clk_ena => dest_addr[0].ENA
clk_ena => frm_err_r.ENA
clk_ena => frm_stat_val_r.ENA
gmii_en => Selector1.IN0
gmii_en => always1~0.IN0
gmii_en => nextstate.stm_typ_end_frm.DATAB
gmii_en => Selector0.IN3
gmii_data[0] => Equal0.IN0
gmii_data[1] => Equal0.IN7
gmii_data[2] => Equal0.IN1
gmii_data[3] => Equal0.IN6
gmii_data[4] => Equal0.IN2
gmii_data[5] => Equal0.IN5
gmii_data[6] => Equal0.IN3
gmii_data[7] => Equal0.IN4
data_en => always6~0.IN0
data_en => always5~0.IN1
data_en => frm_cnt~15.OUTPUTSELECT
data_en => frm_cnt~14.OUTPUTSELECT
data_en => frm_cnt~13.OUTPUTSELECT
data_en => frm_cnt~12.OUTPUTSELECT
data_en => frm_cnt~11.OUTPUTSELECT
data_en => frm_cnt~10.OUTPUTSELECT
data_en => frm_cnt~9.OUTPUTSELECT
data_en => frm_cnt~8.OUTPUTSELECT
data_en => frm_cnt~7.OUTPUTSELECT
data_en => frm_cnt~6.OUTPUTSELECT
data_en => frm_cnt~5.OUTPUTSELECT
data_en => frm_cnt~4.OUTPUTSELECT
data_en => frm_cnt~3.OUTPUTSELECT
data_en => frm_cnt~2.OUTPUTSELECT
data_en => frm_cnt~1.OUTPUTSELECT
data_en => frm_cnt~0.OUTPUTSELECT
data_en => sop_reg~7.DATAA
data_en => always5~2.IN1
data_err => frm_err_r~0.DATAB
data[0] => dest_addr~167.DATAB
data[0] => dest_addr~119.DATAB
data[0] => dest_addr~79.DATAB
data[0] => dest_addr~47.DATAB
data[0] => dest_addr~23.DATAB
data[0] => dest_addr~7.DATAB
data[1] => dest_addr~166.DATAB
data[1] => dest_addr~118.DATAB
data[1] => dest_addr~78.DATAB
data[1] => dest_addr~46.DATAB
data[1] => dest_addr~22.DATAB
data[1] => dest_addr~6.DATAB
data[2] => dest_addr~165.DATAB
data[2] => dest_addr~117.DATAB
data[2] => dest_addr~77.DATAB
data[2] => dest_addr~45.DATAB
data[2] => dest_addr~21.DATAB
data[2] => dest_addr~5.DATAB
data[3] => dest_addr~164.DATAB
data[3] => dest_addr~116.DATAB
data[3] => dest_addr~76.DATAB
data[3] => dest_addr~44.DATAB
data[3] => dest_addr~20.DATAB
data[3] => dest_addr~4.DATAB
data[4] => dest_addr~163.DATAB
data[4] => dest_addr~115.DATAB
data[4] => dest_addr~75.DATAB
data[4] => dest_addr~43.DATAB
data[4] => dest_addr~19.DATAB
data[4] => dest_addr~3.DATAB
data[5] => dest_addr~162.DATAB
data[5] => dest_addr~114.DATAB
data[5] => dest_addr~74.DATAB
data[5] => dest_addr~42.DATAB
data[5] => dest_addr~18.DATAB
data[5] => dest_addr~2.DATAB
data[6] => dest_addr~161.DATAB
data[6] => dest_addr~113.DATAB
data[6] => dest_addr~73.DATAB
data[6] => dest_addr~41.DATAB
data[6] => dest_addr~17.DATAB
data[6] => dest_addr~1.DATAB
data[7] => dest_addr~160.DATAB
data[7] => dest_addr~112.DATAB
data[7] => dest_addr~72.DATAB
data[7] => dest_addr~40.DATAB
data[7] => dest_addr~16.DATAB
data[7] => dest_addr~0.DATAB
pause_rcv => always11~0.IN1
pause_rcv => frm_mltcast~2.OUTPUTSELECT
pause_rcv => frm_unicast~2.OUTPUTSELECT
data_err_ena => always11~0.IN0
data_err_ena => always5~1.IN1
total_lgth[0] <= total_frm_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[1] <= total_frm_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[2] <= total_frm_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[3] <= total_frm_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[4] <= total_frm_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[5] <= total_frm_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[6] <= total_frm_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[7] <= total_frm_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[8] <= total_frm_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[9] <= total_frm_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[10] <= total_frm_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[11] <= total_frm_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[12] <= total_frm_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[13] <= total_frm_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[14] <= total_frm_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[15] <= total_frm_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
total_lgth_val <= total_lgth_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_stat_val <= frm_stat_val~0.DB_MAX_OUTPUT_PORT_TYPE
frm_err <= frm_err~0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[0] <= frm_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[1] <= frm_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[2] <= frm_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[3] <= frm_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[4] <= frm_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[5] <= frm_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[6] <= frm_length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[7] <= frm_length[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[8] <= frm_length[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[9] <= frm_length[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[10] <= frm_length[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[11] <= frm_length[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[12] <= frm_length[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[13] <= frm_length[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[14] <= frm_length[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[15] <= frm_length[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_vlan <= <GND>
frm_stack_vlan <= <GND>
frm_unicast <= frm_unicast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_broadcast <= frm_broadcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_mltcast <= frm_mltcast~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX
rx_col => ~NO_FANOUT~
smac_0[0] => ~NO_FANOUT~
smac_0[1] => ~NO_FANOUT~
smac_0[2] => ~NO_FANOUT~
smac_0[3] => ~NO_FANOUT~
smac_0[4] => ~NO_FANOUT~
smac_0[5] => ~NO_FANOUT~
smac_0[6] => ~NO_FANOUT~
smac_0[7] => ~NO_FANOUT~
smac_0[8] => ~NO_FANOUT~
smac_0[9] => ~NO_FANOUT~
smac_0[10] => ~NO_FANOUT~
smac_0[11] => ~NO_FANOUT~
smac_0[12] => ~NO_FANOUT~
smac_0[13] => ~NO_FANOUT~
smac_0[14] => ~NO_FANOUT~
smac_0[15] => ~NO_FANOUT~
smac_0[16] => ~NO_FANOUT~
smac_0[17] => ~NO_FANOUT~
smac_0[18] => ~NO_FANOUT~
smac_0[19] => ~NO_FANOUT~
smac_0[20] => ~NO_FANOUT~
smac_0[21] => ~NO_FANOUT~
smac_0[22] => ~NO_FANOUT~
smac_0[23] => ~NO_FANOUT~
smac_0[24] => ~NO_FANOUT~
smac_0[25] => ~NO_FANOUT~
smac_0[26] => ~NO_FANOUT~
smac_0[27] => ~NO_FANOUT~
smac_0[28] => ~NO_FANOUT~
smac_0[29] => ~NO_FANOUT~
smac_0[30] => ~NO_FANOUT~
smac_0[31] => ~NO_FANOUT~
smac_0[32] => ~NO_FANOUT~
smac_0[33] => ~NO_FANOUT~
smac_0[34] => ~NO_FANOUT~
smac_0[35] => ~NO_FANOUT~
smac_0[36] => ~NO_FANOUT~
smac_0[37] => ~NO_FANOUT~
smac_0[38] => ~NO_FANOUT~
smac_0[39] => ~NO_FANOUT~
smac_0[40] => ~NO_FANOUT~
smac_0[41] => ~NO_FANOUT~
smac_0[42] => ~NO_FANOUT~
smac_0[43] => ~NO_FANOUT~
smac_0[44] => ~NO_FANOUT~
smac_0[45] => ~NO_FANOUT~
smac_0[46] => ~NO_FANOUT~
smac_0[47] => ~NO_FANOUT~
smac_1[0] => ~NO_FANOUT~
smac_1[1] => ~NO_FANOUT~
smac_1[2] => ~NO_FANOUT~
smac_1[3] => ~NO_FANOUT~
smac_1[4] => ~NO_FANOUT~
smac_1[5] => ~NO_FANOUT~
smac_1[6] => ~NO_FANOUT~
smac_1[7] => ~NO_FANOUT~
smac_1[8] => ~NO_FANOUT~
smac_1[9] => ~NO_FANOUT~
smac_1[10] => ~NO_FANOUT~
smac_1[11] => ~NO_FANOUT~
smac_1[12] => ~NO_FANOUT~
smac_1[13] => ~NO_FANOUT~
smac_1[14] => ~NO_FANOUT~
smac_1[15] => ~NO_FANOUT~
smac_1[16] => ~NO_FANOUT~
smac_1[17] => ~NO_FANOUT~
smac_1[18] => ~NO_FANOUT~
smac_1[19] => ~NO_FANOUT~
smac_1[20] => ~NO_FANOUT~
smac_1[21] => ~NO_FANOUT~
smac_1[22] => ~NO_FANOUT~
smac_1[23] => ~NO_FANOUT~
smac_1[24] => ~NO_FANOUT~
smac_1[25] => ~NO_FANOUT~
smac_1[26] => ~NO_FANOUT~
smac_1[27] => ~NO_FANOUT~
smac_1[28] => ~NO_FANOUT~
smac_1[29] => ~NO_FANOUT~
smac_1[30] => ~NO_FANOUT~
smac_1[31] => ~NO_FANOUT~
smac_1[32] => ~NO_FANOUT~
smac_1[33] => ~NO_FANOUT~
smac_1[34] => ~NO_FANOUT~
smac_1[35] => ~NO_FANOUT~
smac_1[36] => ~NO_FANOUT~
smac_1[37] => ~NO_FANOUT~
smac_1[38] => ~NO_FANOUT~
smac_1[39] => ~NO_FANOUT~
smac_1[40] => ~NO_FANOUT~
smac_1[41] => ~NO_FANOUT~
smac_1[42] => ~NO_FANOUT~
smac_1[43] => ~NO_FANOUT~
smac_1[44] => ~NO_FANOUT~
smac_1[45] => ~NO_FANOUT~
smac_1[46] => ~NO_FANOUT~
smac_1[47] => ~NO_FANOUT~
smac_2[0] => ~NO_FANOUT~
smac_2[1] => ~NO_FANOUT~
smac_2[2] => ~NO_FANOUT~
smac_2[3] => ~NO_FANOUT~
smac_2[4] => ~NO_FANOUT~
smac_2[5] => ~NO_FANOUT~
smac_2[6] => ~NO_FANOUT~
smac_2[7] => ~NO_FANOUT~
smac_2[8] => ~NO_FANOUT~
smac_2[9] => ~NO_FANOUT~
smac_2[10] => ~NO_FANOUT~
smac_2[11] => ~NO_FANOUT~
smac_2[12] => ~NO_FANOUT~
smac_2[13] => ~NO_FANOUT~
smac_2[14] => ~NO_FANOUT~
smac_2[15] => ~NO_FANOUT~
smac_2[16] => ~NO_FANOUT~
smac_2[17] => ~NO_FANOUT~
smac_2[18] => ~NO_FANOUT~
smac_2[19] => ~NO_FANOUT~
smac_2[20] => ~NO_FANOUT~
smac_2[21] => ~NO_FANOUT~
smac_2[22] => ~NO_FANOUT~
smac_2[23] => ~NO_FANOUT~
smac_2[24] => ~NO_FANOUT~
smac_2[25] => ~NO_FANOUT~
smac_2[26] => ~NO_FANOUT~
smac_2[27] => ~NO_FANOUT~
smac_2[28] => ~NO_FANOUT~
smac_2[29] => ~NO_FANOUT~
smac_2[30] => ~NO_FANOUT~
smac_2[31] => ~NO_FANOUT~
smac_2[32] => ~NO_FANOUT~
smac_2[33] => ~NO_FANOUT~
smac_2[34] => ~NO_FANOUT~
smac_2[35] => ~NO_FANOUT~
smac_2[36] => ~NO_FANOUT~
smac_2[37] => ~NO_FANOUT~
smac_2[38] => ~NO_FANOUT~
smac_2[39] => ~NO_FANOUT~
smac_2[40] => ~NO_FANOUT~
smac_2[41] => ~NO_FANOUT~
smac_2[42] => ~NO_FANOUT~
smac_2[43] => ~NO_FANOUT~
smac_2[44] => ~NO_FANOUT~
smac_2[45] => ~NO_FANOUT~
smac_2[46] => ~NO_FANOUT~
smac_2[47] => ~NO_FANOUT~
smac_3[0] => ~NO_FANOUT~
smac_3[1] => ~NO_FANOUT~
smac_3[2] => ~NO_FANOUT~
smac_3[3] => ~NO_FANOUT~
smac_3[4] => ~NO_FANOUT~
smac_3[5] => ~NO_FANOUT~
smac_3[6] => ~NO_FANOUT~
smac_3[7] => ~NO_FANOUT~
smac_3[8] => ~NO_FANOUT~
smac_3[9] => ~NO_FANOUT~
smac_3[10] => ~NO_FANOUT~
smac_3[11] => ~NO_FANOUT~
smac_3[12] => ~NO_FANOUT~
smac_3[13] => ~NO_FANOUT~
smac_3[14] => ~NO_FANOUT~
smac_3[15] => ~NO_FANOUT~
smac_3[16] => ~NO_FANOUT~
smac_3[17] => ~NO_FANOUT~
smac_3[18] => ~NO_FANOUT~
smac_3[19] => ~NO_FANOUT~
smac_3[20] => ~NO_FANOUT~
smac_3[21] => ~NO_FANOUT~
smac_3[22] => ~NO_FANOUT~
smac_3[23] => ~NO_FANOUT~
smac_3[24] => ~NO_FANOUT~
smac_3[25] => ~NO_FANOUT~
smac_3[26] => ~NO_FANOUT~
smac_3[27] => ~NO_FANOUT~
smac_3[28] => ~NO_FANOUT~
smac_3[29] => ~NO_FANOUT~
smac_3[30] => ~NO_FANOUT~
smac_3[31] => ~NO_FANOUT~
smac_3[32] => ~NO_FANOUT~
smac_3[33] => ~NO_FANOUT~
smac_3[34] => ~NO_FANOUT~
smac_3[35] => ~NO_FANOUT~
smac_3[36] => ~NO_FANOUT~
smac_3[37] => ~NO_FANOUT~
smac_3[38] => ~NO_FANOUT~
smac_3[39] => ~NO_FANOUT~
smac_3[40] => ~NO_FANOUT~
smac_3[41] => ~NO_FANOUT~
smac_3[42] => ~NO_FANOUT~
smac_3[43] => ~NO_FANOUT~
smac_3[44] => ~NO_FANOUT~
smac_3[45] => ~NO_FANOUT~
smac_3[46] => ~NO_FANOUT~
smac_3[47] => ~NO_FANOUT~
reset_rx_clk => reset_rx_clk~0.IN1
reset_tx_clk => pause_quant_val[15]~reg0.ACLR
reset_tx_clk => pause_quant_val[14]~reg0.ACLR
reset_tx_clk => pause_quant_val[13]~reg0.ACLR
reset_tx_clk => pause_quant_val[12]~reg0.ACLR
reset_tx_clk => pause_quant_val[11]~reg0.ACLR
reset_tx_clk => pause_quant_val[10]~reg0.ACLR
reset_tx_clk => pause_quant_val[9]~reg0.ACLR
reset_tx_clk => pause_quant_val[8]~reg0.ACLR
reset_tx_clk => pause_quant_val[7]~reg0.ACLR
reset_tx_clk => pause_quant_val[6]~reg0.ACLR
reset_tx_clk => pause_quant_val[5]~reg0.ACLR
reset_tx_clk => pause_quant_val[4]~reg0.ACLR
reset_tx_clk => pause_quant_val[3]~reg0.ACLR
reset_tx_clk => pause_quant_val[2]~reg0.ACLR
reset_tx_clk => pause_quant_val[1]~reg0.ACLR
reset_tx_clk => pause_quant_val[0]~reg0.ACLR
reset_tx_clk => pause_quant_avb~reg0.ACLR
reset_tx_clk => pause_rcv~reg0.ACLR
sw_reset => sw_reset~0.IN1
ethernet_mode => ethernet_mode~0.IN1
rx_clk => rx_clk~0.IN10
rxclk_ena => rxclk_ena~0.IN2
tx_clk => pause_quant_val[15]~reg0.CLK
tx_clk => pause_quant_val[14]~reg0.CLK
tx_clk => pause_quant_val[13]~reg0.CLK
tx_clk => pause_quant_val[12]~reg0.CLK
tx_clk => pause_quant_val[11]~reg0.CLK
tx_clk => pause_quant_val[10]~reg0.CLK
tx_clk => pause_quant_val[9]~reg0.CLK
tx_clk => pause_quant_val[8]~reg0.CLK
tx_clk => pause_quant_val[7]~reg0.CLK
tx_clk => pause_quant_val[6]~reg0.CLK
tx_clk => pause_quant_val[5]~reg0.CLK
tx_clk => pause_quant_val[4]~reg0.CLK
tx_clk => pause_quant_val[3]~reg0.CLK
tx_clk => pause_quant_val[2]~reg0.CLK
tx_clk => pause_quant_val[1]~reg0.CLK
tx_clk => pause_quant_val[0]~reg0.CLK
tx_clk => pause_quant_avb~reg0.CLK
tx_clk => pause_rcv~reg0.CLK
half_duplex_ena => ~NO_FANOUT~
no_lgth_check => no_lgth_check~0.IN1
rx_d[0] => rxd_0[0].DATAIN
rx_d[1] => rxd_0[1].DATAIN
rx_d[2] => rxd_0[2].DATAIN
rx_d[3] => rxd_0[3].DATAIN
rx_d[4] => rxd_0[4].DATAIN
rx_d[5] => rxd_0[5].DATAIN
rx_d[6] => rxd_0[6].DATAIN
rx_d[7] => rxd_0[7].DATAIN
rx_en => rx_err_s~0.IN0
rx_en => rx_en_s[0].DATAIN
rx_err => rx_err_s~0.IN1
mac_addr[0] => Equal1.IN7
mac_addr[1] => Equal1.IN6
mac_addr[2] => Equal1.IN5
mac_addr[3] => Equal1.IN4
mac_addr[4] => Equal1.IN3
mac_addr[5] => Equal1.IN2
mac_addr[6] => Equal1.IN1
mac_addr[7] => Equal1.IN0
mac_addr[8] => Equal2.IN7
mac_addr[9] => Equal2.IN6
mac_addr[10] => Equal2.IN5
mac_addr[11] => Equal2.IN4
mac_addr[12] => Equal2.IN3
mac_addr[13] => Equal2.IN2
mac_addr[14] => Equal2.IN1
mac_addr[15] => Equal2.IN0
mac_addr[16] => Equal3.IN7
mac_addr[17] => Equal3.IN6
mac_addr[18] => Equal3.IN5
mac_addr[19] => Equal3.IN4
mac_addr[20] => Equal3.IN3
mac_addr[21] => Equal3.IN2
mac_addr[22] => Equal3.IN1
mac_addr[23] => Equal3.IN0
mac_addr[24] => Equal4.IN7
mac_addr[25] => Equal4.IN6
mac_addr[26] => Equal4.IN5
mac_addr[27] => Equal4.IN4
mac_addr[28] => Equal4.IN3
mac_addr[29] => Equal4.IN2
mac_addr[30] => Equal4.IN1
mac_addr[31] => Equal4.IN0
mac_addr[32] => Equal5.IN7
mac_addr[33] => Equal5.IN6
mac_addr[34] => Equal5.IN5
mac_addr[35] => Equal5.IN4
mac_addr[36] => Equal5.IN3
mac_addr[37] => Equal5.IN2
mac_addr[38] => Equal5.IN1
mac_addr[39] => Equal5.IN0
mac_addr[40] => Equal6.IN7
mac_addr[41] => Equal6.IN6
mac_addr[42] => Equal6.IN5
mac_addr[43] => Equal6.IN4
mac_addr[44] => Equal6.IN3
mac_addr[45] => Equal6.IN2
mac_addr[46] => Equal6.IN1
mac_addr[47] => Equal6.IN0
promis_en => promis_en~0.IN1
frm_length_max[0] => Equal12.IN3
frm_length_max[1] => Equal12.IN2
frm_length_max[2] => Equal12.IN1
frm_length_max[3] => Equal12.IN0
frm_length_max[4] => Equal13.IN3
frm_length_max[5] => Equal13.IN2
frm_length_max[6] => Equal13.IN1
frm_length_max[7] => Equal13.IN0
frm_length_max[8] => Equal14.IN3
frm_length_max[9] => Equal14.IN2
frm_length_max[10] => Equal14.IN1
frm_length_max[11] => Equal14.IN0
frm_length_max[12] => Equal15.IN3
frm_length_max[13] => Equal15.IN2
frm_length_max[14] => Equal15.IN1
frm_length_max[15] => Equal15.IN0
crc_fwd => crc_fwd~0.IN1
pause_fwd => always9~44.IN1
pause_ignore => pause_ignore~0.IN1
pad_ena => always8~4.IN0
pad_ena => always8~2.IN1
pad_ena => always8~0.IN0
enable_rx => enable_rx~0.IN1
mhash_sel => ~NO_FANOUT~
cmd_frm_ena => cmd_frm_ena~0.IN1
magic_ena => ~NO_FANOUT~
sleep_ena => ~NO_FANOUT~
magic_pkt_ena <= magic_pkt_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_rcv <= pause_rcv~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_align_err <= frm_align_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_crc_err <= frm_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
long_crc_err <= long_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
short_crc_err <= short_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_discard <= frm_discard~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[0] <= pause_quant_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[1] <= pause_quant_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[2] <= pause_quant_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[3] <= pause_quant_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[4] <= pause_quant_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[5] <= pause_quant_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[6] <= pause_quant_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[7] <= pause_quant_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[8] <= pause_quant_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[9] <= pause_quant_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[10] <= pause_quant_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[11] <= pause_quant_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[12] <= pause_quant_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[13] <= pause_quant_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[14] <= pause_quant_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[15] <= pause_quant_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_avb <= pause_quant_avb~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_clk => ~NO_FANOUT~
hash_wren => ~NO_FANOUT~
hash_wdata => ~NO_FANOUT~
hash_waddr[0] => ~NO_FANOUT~
hash_waddr[1] => ~NO_FANOUT~
hash_waddr[2] => ~NO_FANOUT~
hash_waddr[3] => ~NO_FANOUT~
hash_waddr[4] => ~NO_FANOUT~
hash_waddr[5] => ~NO_FANOUT~
rx_stat_data[0] <= rx_stat_data_s[0].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[1] <= rx_stat_data_s[1].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[2] <= rx_stat_data_s[2].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[3] <= rx_stat_data_s[3].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[4] <= rx_stat_data_s[4].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[5] <= payload_length[0].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[6] <= payload_length[1].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[7] <= payload_length[2].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[8] <= payload_length[3].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[9] <= payload_length[4].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[10] <= payload_length[5].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[11] <= payload_length[6].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[12] <= payload_length[7].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[13] <= payload_length[8].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[14] <= payload_length[9].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[15] <= payload_length[10].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[16] <= payload_length[11].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[17] <= payload_length[12].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[18] <= payload_length[13].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[19] <= payload_length[14].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[20] <= payload_length[15].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[21] <= rx_stat_data_s[5].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[22] <= rx_stat_data_s[6].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_wren <= rx_stat_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_err_ena <= stat_err_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_en <= stat_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_err <= stat_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[0] <= stat_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[1] <= stat_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[2] <= stat_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[3] <= stat_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[4] <= stat_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[5] <= stat_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[6] <= stat_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[7] <= stat_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[0] <= rx_data_int[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[1] <= rx_data_int[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[2] <= rx_data_int[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[3] <= rx_data_int[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[4] <= rx_data_int[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[5] <= rx_data_int[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[6] <= rx_data_int[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[7] <= rx_data_int[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_a_full => always14~12.IN0
rx_a_full => always14~0.IN0
rx_a_full => ok_sfd_discard~0.IN1
rx_a_full => always14~5.IN0
rx_a_full => ok_sfd~0.IN1
rx_sop_int <= rx_sop_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_eop_int <= rx_eop_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ucast <= rx_ucast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bcast <= rx_bcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_mcast <= rx_mcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_vlan <= rx_vlan~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_val <= rx_data_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_wren_int <= rx_wren_int~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_5
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_8
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC
clk => clk~0.IN1
clk_ena => clk_ena~0.IN1
rst => rst~0.IN1
sof => sof~0.IN1
data[0] => data_i~15.DATAB
data[1] => data_i~14.DATAB
data[2] => data_i~13.DATAB
data[3] => data_i~12.DATAB
data[4] => data_i~11.DATAB
data[5] => data_i~10.DATAB
data[6] => data_i~9.DATAB
data[7] => data_i~8.DATAB
eof => eof_dly[0].DATAIN
check_vld <= eof_dly[2].DB_MAX_OUTPUT_PORT_TYPE
crc_ok <= crc_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS
clk => reg_out[31].CLK
clk => reg_out[30].CLK
clk => reg_out[29].CLK
clk => reg_out[28].CLK
clk => reg_out[27].CLK
clk => reg_out[26].CLK
clk => reg_out[25].CLK
clk => reg_out[24].CLK
clk => reg_out[23].CLK
clk => reg_out[22].CLK
clk => reg_out[21].CLK
clk => reg_out[20].CLK
clk => reg_out[19].CLK
clk => reg_out[18].CLK
clk => reg_out[17].CLK
clk => reg_out[16].CLK
clk => reg_out[15].CLK
clk => reg_out[14].CLK
clk => reg_out[13].CLK
clk => reg_out[12].CLK
clk => reg_out[11].CLK
clk => reg_out[10].CLK
clk => reg_out[9].CLK
clk => reg_out[8].CLK
clk => reg_out[7].CLK
clk => reg_out[6].CLK
clk => reg_out[5].CLK
clk => reg_out[4].CLK
clk => reg_out[3].CLK
clk => reg_out[2].CLK
clk => reg_out[1].CLK
clk => reg_out[0].CLK
clk_ena => reg_out[0].ENA
clk_ena => reg_out[31].ENA
clk_ena => reg_out[30].ENA
clk_ena => reg_out[29].ENA
clk_ena => reg_out[28].ENA
clk_ena => reg_out[27].ENA
clk_ena => reg_out[26].ENA
clk_ena => reg_out[25].ENA
clk_ena => reg_out[24].ENA
clk_ena => reg_out[23].ENA
clk_ena => reg_out[22].ENA
clk_ena => reg_out[21].ENA
clk_ena => reg_out[20].ENA
clk_ena => reg_out[19].ENA
clk_ena => reg_out[18].ENA
clk_ena => reg_out[17].ENA
clk_ena => reg_out[16].ENA
clk_ena => reg_out[15].ENA
clk_ena => reg_out[14].ENA
clk_ena => reg_out[13].ENA
clk_ena => reg_out[12].ENA
clk_ena => reg_out[11].ENA
clk_ena => reg_out[10].ENA
clk_ena => reg_out[9].ENA
clk_ena => reg_out[8].ENA
clk_ena => reg_out[7].ENA
clk_ena => reg_out[6].ENA
clk_ena => reg_out[5].ENA
clk_ena => reg_out[4].ENA
clk_ena => reg_out[3].ENA
clk_ena => reg_out[2].ENA
clk_ena => reg_out[1].ENA
rst => reg_out[31].ACLR
rst => reg_out[30].ACLR
rst => reg_out[29].ACLR
rst => reg_out[28].ACLR
rst => reg_out[27].ACLR
rst => reg_out[26].ACLR
rst => reg_out[25].ACLR
rst => reg_out[24].ACLR
rst => reg_out[23].ACLR
rst => reg_out[22].ACLR
rst => reg_out[21].ACLR
rst => reg_out[20].ACLR
rst => reg_out[19].ACLR
rst => reg_out[18].ACLR
rst => reg_out[17].ACLR
rst => reg_out[16].ACLR
rst => reg_out[15].ACLR
rst => reg_out[14].ACLR
rst => reg_out[13].ACLR
rst => reg_out[12].ACLR
rst => reg_out[11].ACLR
rst => reg_out[10].ACLR
rst => reg_out[9].ACLR
rst => reg_out[8].ACLR
rst => reg_out[7].ACLR
rst => reg_out[6].ACLR
rst => reg_out[5].ACLR
rst => reg_out[4].ACLR
rst => reg_out[3].ACLR
rst => reg_out[2].ACLR
rst => reg_out[1].ACLR
rst => reg_out[0].ACLR
clr => reg_out~31.OUTPUTSELECT
clr => reg_out~30.OUTPUTSELECT
clr => reg_out~29.OUTPUTSELECT
clr => reg_out~28.OUTPUTSELECT
clr => reg_out~27.OUTPUTSELECT
clr => reg_out~26.OUTPUTSELECT
clr => reg_out~25.OUTPUTSELECT
clr => reg_out~24.OUTPUTSELECT
clr => reg_out~23.OUTPUTSELECT
clr => reg_out~22.OUTPUTSELECT
clr => reg_out~21.OUTPUTSELECT
clr => reg_out~20.OUTPUTSELECT
clr => reg_out~19.OUTPUTSELECT
clr => reg_out~18.OUTPUTSELECT
clr => reg_out~17.OUTPUTSELECT
clr => reg_out~16.OUTPUTSELECT
clr => reg_out~15.OUTPUTSELECT
clr => reg_out~14.OUTPUTSELECT
clr => reg_out~13.OUTPUTSELECT
clr => reg_out~12.OUTPUTSELECT
clr => reg_out~11.OUTPUTSELECT
clr => reg_out~10.OUTPUTSELECT
clr => reg_out~9.OUTPUTSELECT
clr => reg_out~8.OUTPUTSELECT
clr => reg_out~7.OUTPUTSELECT
clr => reg_out~6.OUTPUTSELECT
clr => reg_out~5.OUTPUTSELECT
clr => reg_out~4.OUTPUTSELECT
clr => reg_out~3.OUTPUTSELECT
clr => reg_out~2.OUTPUTSELECT
clr => reg_out~1.OUTPUTSELECT
clr => reg_out~0.OUTPUTSELECT
data[0] => o1[27].IN1
data[1] => o1[22].IN1
data[2] => o1[9].IN1
data[3] => o1[28].IN1
data[4] => o[28].IN0
data[5] => o1[29].IN1
data[6] => o[30].IN0
data[7] => o[31].IN0
outp[0] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS
clken => shift_reg[4][0].ENA
clken => shift_reg[3][7].ENA
clken => shift_reg[3][6].ENA
clken => shift_reg[3][5].ENA
clken => shift_reg[3][4].ENA
clken => shift_reg[3][3].ENA
clken => shift_reg[3][2].ENA
clken => shift_reg[3][1].ENA
clken => shift_reg[3][0].ENA
clken => shift_reg[2][7].ENA
clken => shift_reg[2][6].ENA
clken => shift_reg[2][5].ENA
clken => shift_reg[2][4].ENA
clken => shift_reg[2][3].ENA
clken => shift_reg[2][2].ENA
clken => shift_reg[2][1].ENA
clken => shift_reg[2][0].ENA
clken => shift_reg[1][7].ENA
clken => shift_reg[1][6].ENA
clken => shift_reg[1][5].ENA
clken => shift_reg[1][4].ENA
clken => shift_reg[1][3].ENA
clken => shift_reg[1][2].ENA
clken => shift_reg[1][1].ENA
clken => shift_reg[1][0].ENA
clken => shift_reg[0][7].ENA
clken => shift_reg[0][6].ENA
clken => shift_reg[0][5].ENA
clken => shift_reg[0][4].ENA
clken => shift_reg[0][3].ENA
clken => shift_reg[0][2].ENA
clken => shift_reg[0][1].ENA
clken => shift_reg[0][0].ENA
clken => shift_reg[4][1].ENA
clken => shift_reg[4][2].ENA
clken => shift_reg[4][3].ENA
clken => shift_reg[4][4].ENA
clken => shift_reg[4][5].ENA
clken => shift_reg[4][6].ENA
clken => shift_reg[4][7].ENA
clken => shift_reg[5][0].ENA
clken => shift_reg[5][1].ENA
clken => shift_reg[5][2].ENA
clken => shift_reg[5][3].ENA
clken => shift_reg[5][4].ENA
clken => shift_reg[5][5].ENA
clken => shift_reg[5][6].ENA
clken => shift_reg[5][7].ENA
clken => shift_reg[6][0].ENA
clken => shift_reg[6][1].ENA
clken => shift_reg[6][2].ENA
clken => shift_reg[6][3].ENA
clken => shift_reg[6][4].ENA
clken => shift_reg[6][5].ENA
clken => shift_reg[6][6].ENA
clken => shift_reg[6][7].ENA
clken => shift_reg[7][0].ENA
clken => shift_reg[7][1].ENA
clken => shift_reg[7][2].ENA
clken => shift_reg[7][3].ENA
clken => shift_reg[7][4].ENA
clken => shift_reg[7][5].ENA
clken => shift_reg[7][6].ENA
clken => shift_reg[7][7].ENA
clken => shift_reg[8][0].ENA
clken => shift_reg[8][1].ENA
clken => shift_reg[8][2].ENA
clken => shift_reg[8][3].ENA
clken => shift_reg[8][4].ENA
clken => shift_reg[8][5].ENA
clken => shift_reg[8][6].ENA
clken => shift_reg[8][7].ENA
clken => shift_reg[9][0].ENA
clken => shift_reg[9][1].ENA
clken => shift_reg[9][2].ENA
clken => shift_reg[9][3].ENA
clken => shift_reg[9][4].ENA
clken => shift_reg[9][5].ENA
clken => shift_reg[9][6].ENA
clken => shift_reg[9][7].ENA
clken => shift_reg[10][0].ENA
clken => shift_reg[10][1].ENA
clken => shift_reg[10][2].ENA
clken => shift_reg[10][3].ENA
clken => shift_reg[10][4].ENA
clken => shift_reg[10][5].ENA
clken => shift_reg[10][6].ENA
clken => shift_reg[10][7].ENA
clken => shift_reg[11][0].ENA
clken => shift_reg[11][1].ENA
clken => shift_reg[11][2].ENA
clken => shift_reg[11][3].ENA
clken => shift_reg[11][4].ENA
clken => shift_reg[11][5].ENA
clken => shift_reg[11][6].ENA
clken => shift_reg[11][7].ENA
clken => shift_reg[12][0].ENA
clken => shift_reg[12][1].ENA
clken => shift_reg[12][2].ENA
clken => shift_reg[12][3].ENA
clken => shift_reg[12][4].ENA
clken => shift_reg[12][5].ENA
clken => shift_reg[12][6].ENA
clken => shift_reg[12][7].ENA
clken => shift_reg[13][0].ENA
clken => shift_reg[13][1].ENA
clken => shift_reg[13][2].ENA
clken => shift_reg[13][3].ENA
clken => shift_reg[13][4].ENA
clken => shift_reg[13][5].ENA
clken => shift_reg[13][6].ENA
clken => shift_reg[13][7].ENA
clken => shift_reg[14][0].ENA
clken => shift_reg[14][1].ENA
clken => shift_reg[14][2].ENA
clken => shift_reg[14][3].ENA
clken => shift_reg[14][4].ENA
clken => shift_reg[14][5].ENA
clken => shift_reg[14][6].ENA
clken => shift_reg[14][7].ENA
clken => shift_reg[15][0].ENA
clken => shift_reg[15][1].ENA
clken => shift_reg[15][2].ENA
clken => shift_reg[15][3].ENA
clken => shift_reg[15][4].ENA
clken => shift_reg[15][5].ENA
clken => shift_reg[15][6].ENA
clken => shift_reg[15][7].ENA
clock => shift_reg[15][7].CLK
clock => shift_reg[15][6].CLK
clock => shift_reg[15][5].CLK
clock => shift_reg[15][4].CLK
clock => shift_reg[15][3].CLK
clock => shift_reg[15][2].CLK
clock => shift_reg[15][1].CLK
clock => shift_reg[15][0].CLK
clock => shift_reg[14][7].CLK
clock => shift_reg[14][6].CLK
clock => shift_reg[14][5].CLK
clock => shift_reg[14][4].CLK
clock => shift_reg[14][3].CLK
clock => shift_reg[14][2].CLK
clock => shift_reg[14][1].CLK
clock => shift_reg[14][0].CLK
clock => shift_reg[13][7].CLK
clock => shift_reg[13][6].CLK
clock => shift_reg[13][5].CLK
clock => shift_reg[13][4].CLK
clock => shift_reg[13][3].CLK
clock => shift_reg[13][2].CLK
clock => shift_reg[13][1].CLK
clock => shift_reg[13][0].CLK
clock => shift_reg[12][7].CLK
clock => shift_reg[12][6].CLK
clock => shift_reg[12][5].CLK
clock => shift_reg[12][4].CLK
clock => shift_reg[12][3].CLK
clock => shift_reg[12][2].CLK
clock => shift_reg[12][1].CLK
clock => shift_reg[12][0].CLK
clock => shift_reg[11][7].CLK
clock => shift_reg[11][6].CLK
clock => shift_reg[11][5].CLK
clock => shift_reg[11][4].CLK
clock => shift_reg[11][3].CLK
clock => shift_reg[11][2].CLK
clock => shift_reg[11][1].CLK
clock => shift_reg[11][0].CLK
clock => shift_reg[10][7].CLK
clock => shift_reg[10][6].CLK
clock => shift_reg[10][5].CLK
clock => shift_reg[10][4].CLK
clock => shift_reg[10][3].CLK
clock => shift_reg[10][2].CLK
clock => shift_reg[10][1].CLK
clock => shift_reg[10][0].CLK
clock => shift_reg[9][7].CLK
clock => shift_reg[9][6].CLK
clock => shift_reg[9][5].CLK
clock => shift_reg[9][4].CLK
clock => shift_reg[9][3].CLK
clock => shift_reg[9][2].CLK
clock => shift_reg[9][1].CLK
clock => shift_reg[9][0].CLK
clock => shift_reg[8][7].CLK
clock => shift_reg[8][6].CLK
clock => shift_reg[8][5].CLK
clock => shift_reg[8][4].CLK
clock => shift_reg[8][3].CLK
clock => shift_reg[8][2].CLK
clock => shift_reg[8][1].CLK
clock => shift_reg[8][0].CLK
clock => shift_reg[7][7].CLK
clock => shift_reg[7][6].CLK
clock => shift_reg[7][5].CLK
clock => shift_reg[7][4].CLK
clock => shift_reg[7][3].CLK
clock => shift_reg[7][2].CLK
clock => shift_reg[7][1].CLK
clock => shift_reg[7][0].CLK
clock => shift_reg[6][7].CLK
clock => shift_reg[6][6].CLK
clock => shift_reg[6][5].CLK
clock => shift_reg[6][4].CLK
clock => shift_reg[6][3].CLK
clock => shift_reg[6][2].CLK
clock => shift_reg[6][1].CLK
clock => shift_reg[6][0].CLK
clock => shift_reg[5][7].CLK
clock => shift_reg[5][6].CLK
clock => shift_reg[5][5].CLK
clock => shift_reg[5][4].CLK
clock => shift_reg[5][3].CLK
clock => shift_reg[5][2].CLK
clock => shift_reg[5][1].CLK
clock => shift_reg[5][0].CLK
clock => shift_reg[4][7].CLK
clock => shift_reg[4][6].CLK
clock => shift_reg[4][5].CLK
clock => shift_reg[4][4].CLK
clock => shift_reg[4][3].CLK
clock => shift_reg[4][2].CLK
clock => shift_reg[4][1].CLK
clock => shift_reg[4][0].CLK
clock => shift_reg[3][7].CLK
clock => shift_reg[3][6].CLK
clock => shift_reg[3][5].CLK
clock => shift_reg[3][4].CLK
clock => shift_reg[3][3].CLK
clock => shift_reg[3][2].CLK
clock => shift_reg[3][1].CLK
clock => shift_reg[3][0].CLK
clock => shift_reg[2][7].CLK
clock => shift_reg[2][6].CLK
clock => shift_reg[2][5].CLK
clock => shift_reg[2][4].CLK
clock => shift_reg[2][3].CLK
clock => shift_reg[2][2].CLK
clock => shift_reg[2][1].CLK
clock => shift_reg[2][0].CLK
clock => shift_reg[1][7].CLK
clock => shift_reg[1][6].CLK
clock => shift_reg[1][5].CLK
clock => shift_reg[1][4].CLK
clock => shift_reg[1][3].CLK
clock => shift_reg[1][2].CLK
clock => shift_reg[1][1].CLK
clock => shift_reg[1][0].CLK
clock => shift_reg[0][7].CLK
clock => shift_reg[0][6].CLK
clock => shift_reg[0][5].CLK
clock => shift_reg[0][4].CLK
clock => shift_reg[0][3].CLK
clock => shift_reg[0][2].CLK
clock => shift_reg[0][1].CLK
clock => shift_reg[0][0].CLK
shiftin[0] => shift_reg[0][0].DATAIN
shiftin[1] => shift_reg[0][1].DATAIN
shiftin[2] => shift_reg[0][2].DATAIN
shiftin[3] => shift_reg[0][3].DATAIN
shiftin[4] => shift_reg[0][4].DATAIN
shiftin[5] => shift_reg[0][5].DATAIN
shiftin[6] => shift_reg[0][6].DATAIN
shiftin[7] => shift_reg[0][7].DATAIN
taps[0] <= shift_reg[15][0].DB_MAX_OUTPUT_PORT_TYPE
taps[1] <= shift_reg[15][1].DB_MAX_OUTPUT_PORT_TYPE
taps[2] <= shift_reg[15][2].DB_MAX_OUTPUT_PORT_TYPE
taps[3] <= shift_reg[15][3].DB_MAX_OUTPUT_PORT_TYPE
taps[4] <= shift_reg[15][4].DB_MAX_OUTPUT_PORT_TYPE
taps[5] <= shift_reg[15][5].DB_MAX_OUTPUT_PORT_TYPE
taps[6] <= shift_reg[15][6].DB_MAX_OUTPUT_PORT_TYPE
taps[7] <= shift_reg[15][7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT
col => ~NO_FANOUT~
reset => frm_err_reg.ACLR
reset => sop_reg[25].ACLR
reset => sop_reg[24].ACLR
reset => sop_reg[23].ACLR
reset => sop_reg[22].ACLR
reset => sop_reg[21].ACLR
reset => sop_reg[20].ACLR
reset => sop_reg[19].ACLR
reset => sop_reg[18].ACLR
reset => sop_reg[17].ACLR
reset => sop_reg[16].ACLR
reset => sop_reg[15].ACLR
reset => sop_reg[14].ACLR
reset => sop_reg[13].ACLR
reset => sop_reg[12].ACLR
reset => sop_reg[11].ACLR
reset => sop_reg[10].ACLR
reset => sop_reg[9].ACLR
reset => sop_reg[8].ACLR
reset => sop_reg[7].ACLR
reset => sop_reg[6].ACLR
reset => sop_reg[5].ACLR
reset => sop_reg[4].ACLR
reset => sop_reg[3].ACLR
reset => sop_reg[2].ACLR
reset => sop_reg[1].ACLR
reset => sop_reg[0].ACLR
reset => frm_cnt[15].ACLR
reset => frm_cnt[14].ACLR
reset => frm_cnt[13].ACLR
reset => frm_cnt[12].ACLR
reset => frm_cnt[11].ACLR
reset => frm_cnt[10].ACLR
reset => frm_cnt[9].ACLR
reset => frm_cnt[8].ACLR
reset => frm_cnt[7].ACLR
reset => frm_cnt[6].ACLR
reset => frm_cnt[5].ACLR
reset => frm_cnt[4].ACLR
reset => frm_cnt[3].ACLR
reset => frm_cnt[2].ACLR
reset => frm_cnt[1].ACLR
reset => frm_cnt[0].ACLR
reset => dest_addr[47].ACLR
reset => dest_addr[46].ACLR
reset => dest_addr[45].ACLR
reset => dest_addr[44].ACLR
reset => dest_addr[43].ACLR
reset => dest_addr[42].ACLR
reset => dest_addr[41].ACLR
reset => dest_addr[40].ACLR
reset => dest_addr[39].ACLR
reset => dest_addr[38].ACLR
reset => dest_addr[37].ACLR
reset => dest_addr[36].ACLR
reset => dest_addr[35].ACLR
reset => dest_addr[34].ACLR
reset => dest_addr[33].ACLR
reset => dest_addr[32].ACLR
reset => dest_addr[31].ACLR
reset => dest_addr[30].ACLR
reset => dest_addr[29].ACLR
reset => dest_addr[28].ACLR
reset => dest_addr[27].ACLR
reset => dest_addr[26].ACLR
reset => dest_addr[25].ACLR
reset => dest_addr[24].ACLR
reset => dest_addr[23].ACLR
reset => dest_addr[22].ACLR
reset => dest_addr[21].ACLR
reset => dest_addr[20].ACLR
reset => dest_addr[19].ACLR
reset => dest_addr[18].ACLR
reset => dest_addr[17].ACLR
reset => dest_addr[16].ACLR
reset => dest_addr[15].ACLR
reset => dest_addr[14].ACLR
reset => dest_addr[13].ACLR
reset => dest_addr[12].ACLR
reset => dest_addr[11].ACLR
reset => dest_addr[10].ACLR
reset => dest_addr[9].ACLR
reset => dest_addr[8].ACLR
reset => dest_addr[7].ACLR
reset => dest_addr[6].ACLR
reset => dest_addr[5].ACLR
reset => dest_addr[4].ACLR
reset => dest_addr[3].ACLR
reset => dest_addr[2].ACLR
reset => dest_addr[1].ACLR
reset => dest_addr[0].ACLR
reset => frm_broadcast~reg0.ACLR
reset => frm_unicast~reg0.ACLR
reset => frm_mltcast~reg0.ACLR
reset => frm_stat_val~reg0.ACLR
reset => frm_err~reg0.ACLR
tx_clk => frm_err_reg.CLK
tx_clk => sop_reg[25].CLK
tx_clk => sop_reg[24].CLK
tx_clk => sop_reg[23].CLK
tx_clk => sop_reg[22].CLK
tx_clk => sop_reg[21].CLK
tx_clk => sop_reg[20].CLK
tx_clk => sop_reg[19].CLK
tx_clk => sop_reg[18].CLK
tx_clk => sop_reg[17].CLK
tx_clk => sop_reg[16].CLK
tx_clk => sop_reg[15].CLK
tx_clk => sop_reg[14].CLK
tx_clk => sop_reg[13].CLK
tx_clk => sop_reg[12].CLK
tx_clk => sop_reg[11].CLK
tx_clk => sop_reg[10].CLK
tx_clk => sop_reg[9].CLK
tx_clk => sop_reg[8].CLK
tx_clk => sop_reg[7].CLK
tx_clk => sop_reg[6].CLK
tx_clk => sop_reg[5].CLK
tx_clk => sop_reg[4].CLK
tx_clk => sop_reg[3].CLK
tx_clk => sop_reg[2].CLK
tx_clk => sop_reg[1].CLK
tx_clk => sop_reg[0].CLK
tx_clk => frm_cnt[15].CLK
tx_clk => frm_cnt[14].CLK
tx_clk => frm_cnt[13].CLK
tx_clk => frm_cnt[12].CLK
tx_clk => frm_cnt[11].CLK
tx_clk => frm_cnt[10].CLK
tx_clk => frm_cnt[9].CLK
tx_clk => frm_cnt[8].CLK
tx_clk => frm_cnt[7].CLK
tx_clk => frm_cnt[6].CLK
tx_clk => frm_cnt[5].CLK
tx_clk => frm_cnt[4].CLK
tx_clk => frm_cnt[3].CLK
tx_clk => frm_cnt[2].CLK
tx_clk => frm_cnt[1].CLK
tx_clk => frm_cnt[0].CLK
tx_clk => dest_addr[47].CLK
tx_clk => dest_addr[46].CLK
tx_clk => dest_addr[45].CLK
tx_clk => dest_addr[44].CLK
tx_clk => dest_addr[43].CLK
tx_clk => dest_addr[42].CLK
tx_clk => dest_addr[41].CLK
tx_clk => dest_addr[40].CLK
tx_clk => dest_addr[39].CLK
tx_clk => dest_addr[38].CLK
tx_clk => dest_addr[37].CLK
tx_clk => dest_addr[36].CLK
tx_clk => dest_addr[35].CLK
tx_clk => dest_addr[34].CLK
tx_clk => dest_addr[33].CLK
tx_clk => dest_addr[32].CLK
tx_clk => dest_addr[31].CLK
tx_clk => dest_addr[30].CLK
tx_clk => dest_addr[29].CLK
tx_clk => dest_addr[28].CLK
tx_clk => dest_addr[27].CLK
tx_clk => dest_addr[26].CLK
tx_clk => dest_addr[25].CLK
tx_clk => dest_addr[24].CLK
tx_clk => dest_addr[23].CLK
tx_clk => dest_addr[22].CLK
tx_clk => dest_addr[21].CLK
tx_clk => dest_addr[20].CLK
tx_clk => dest_addr[19].CLK
tx_clk => dest_addr[18].CLK
tx_clk => dest_addr[17].CLK
tx_clk => dest_addr[16].CLK
tx_clk => dest_addr[15].CLK
tx_clk => dest_addr[14].CLK
tx_clk => dest_addr[13].CLK
tx_clk => dest_addr[12].CLK
tx_clk => dest_addr[11].CLK
tx_clk => dest_addr[10].CLK
tx_clk => dest_addr[9].CLK
tx_clk => dest_addr[8].CLK
tx_clk => dest_addr[7].CLK
tx_clk => dest_addr[6].CLK
tx_clk => dest_addr[5].CLK
tx_clk => dest_addr[4].CLK
tx_clk => dest_addr[3].CLK
tx_clk => dest_addr[2].CLK
tx_clk => dest_addr[1].CLK
tx_clk => dest_addr[0].CLK
tx_clk => frm_broadcast~reg0.CLK
tx_clk => frm_unicast~reg0.CLK
tx_clk => frm_mltcast~reg0.CLK
tx_clk => frm_stat_val~reg0.CLK
tx_clk => frm_err~reg0.CLK
clk_ena => frm_stat_val~0.DATAB
clk_ena => frm_err~0.IN1
clk_ena => frm_err_reg.ENA
clk_ena => sop_reg[25].ENA
clk_ena => sop_reg[24].ENA
clk_ena => sop_reg[23].ENA
clk_ena => sop_reg[22].ENA
clk_ena => sop_reg[21].ENA
clk_ena => sop_reg[20].ENA
clk_ena => sop_reg[19].ENA
clk_ena => sop_reg[18].ENA
clk_ena => sop_reg[17].ENA
clk_ena => sop_reg[16].ENA
clk_ena => sop_reg[15].ENA
clk_ena => sop_reg[14].ENA
clk_ena => sop_reg[13].ENA
clk_ena => sop_reg[12].ENA
clk_ena => sop_reg[11].ENA
clk_ena => sop_reg[10].ENA
clk_ena => sop_reg[9].ENA
clk_ena => sop_reg[8].ENA
clk_ena => sop_reg[7].ENA
clk_ena => sop_reg[6].ENA
clk_ena => sop_reg[5].ENA
clk_ena => sop_reg[4].ENA
clk_ena => sop_reg[3].ENA
clk_ena => sop_reg[2].ENA
clk_ena => sop_reg[1].ENA
clk_ena => sop_reg[0].ENA
clk_ena => frm_cnt[15].ENA
clk_ena => frm_cnt[14].ENA
clk_ena => frm_cnt[13].ENA
clk_ena => frm_cnt[12].ENA
clk_ena => frm_cnt[11].ENA
clk_ena => frm_cnt[10].ENA
clk_ena => frm_cnt[9].ENA
clk_ena => frm_cnt[8].ENA
clk_ena => frm_cnt[7].ENA
clk_ena => frm_cnt[6].ENA
clk_ena => frm_cnt[5].ENA
clk_ena => frm_cnt[4].ENA
clk_ena => frm_cnt[3].ENA
clk_ena => frm_cnt[2].ENA
clk_ena => frm_cnt[1].ENA
clk_ena => frm_cnt[0].ENA
clk_ena => dest_addr[47].ENA
clk_ena => dest_addr[46].ENA
clk_ena => dest_addr[45].ENA
clk_ena => dest_addr[44].ENA
clk_ena => dest_addr[43].ENA
clk_ena => dest_addr[42].ENA
clk_ena => dest_addr[41].ENA
clk_ena => dest_addr[40].ENA
clk_ena => dest_addr[39].ENA
clk_ena => dest_addr[38].ENA
clk_ena => dest_addr[37].ENA
clk_ena => dest_addr[36].ENA
clk_ena => dest_addr[35].ENA
clk_ena => dest_addr[34].ENA
clk_ena => dest_addr[33].ENA
clk_ena => dest_addr[32].ENA
clk_ena => dest_addr[31].ENA
clk_ena => dest_addr[30].ENA
clk_ena => dest_addr[29].ENA
clk_ena => dest_addr[28].ENA
clk_ena => dest_addr[27].ENA
clk_ena => dest_addr[26].ENA
clk_ena => dest_addr[25].ENA
clk_ena => dest_addr[24].ENA
clk_ena => dest_addr[23].ENA
clk_ena => dest_addr[22].ENA
clk_ena => dest_addr[21].ENA
clk_ena => dest_addr[20].ENA
clk_ena => dest_addr[19].ENA
clk_ena => dest_addr[18].ENA
clk_ena => dest_addr[17].ENA
clk_ena => dest_addr[16].ENA
clk_ena => dest_addr[15].ENA
clk_ena => dest_addr[14].ENA
clk_ena => dest_addr[13].ENA
clk_ena => dest_addr[12].ENA
clk_ena => dest_addr[11].ENA
clk_ena => dest_addr[10].ENA
clk_ena => dest_addr[9].ENA
clk_ena => dest_addr[8].ENA
clk_ena => dest_addr[7].ENA
clk_ena => dest_addr[6].ENA
clk_ena => dest_addr[5].ENA
clk_ena => dest_addr[4].ENA
clk_ena => dest_addr[3].ENA
clk_ena => dest_addr[2].ENA
clk_ena => dest_addr[1].ENA
clk_ena => dest_addr[0].ENA
data_en => always4~0.IN1
data_en => sop_reg~25.DATAA
data_en => always1~0.IN0
data_en => always1~1.IN1
data_err => always1~0.IN1
data[0] => dest_addr~167.DATAB
data[0] => dest_addr~119.DATAB
data[0] => dest_addr~79.DATAB
data[0] => dest_addr~47.DATAB
data[0] => dest_addr~23.DATAB
data[0] => dest_addr~7.DATAB
data[1] => dest_addr~166.DATAB
data[1] => dest_addr~118.DATAB
data[1] => dest_addr~78.DATAB
data[1] => dest_addr~46.DATAB
data[1] => dest_addr~22.DATAB
data[1] => dest_addr~6.DATAB
data[2] => dest_addr~165.DATAB
data[2] => dest_addr~117.DATAB
data[2] => dest_addr~77.DATAB
data[2] => dest_addr~45.DATAB
data[2] => dest_addr~21.DATAB
data[2] => dest_addr~5.DATAB
data[3] => dest_addr~164.DATAB
data[3] => dest_addr~116.DATAB
data[3] => dest_addr~76.DATAB
data[3] => dest_addr~44.DATAB
data[3] => dest_addr~20.DATAB
data[3] => dest_addr~4.DATAB
data[4] => dest_addr~163.DATAB
data[4] => dest_addr~115.DATAB
data[4] => dest_addr~75.DATAB
data[4] => dest_addr~43.DATAB
data[4] => dest_addr~19.DATAB
data[4] => dest_addr~3.DATAB
data[5] => dest_addr~162.DATAB
data[5] => dest_addr~114.DATAB
data[5] => dest_addr~74.DATAB
data[5] => dest_addr~42.DATAB
data[5] => dest_addr~18.DATAB
data[5] => dest_addr~2.DATAB
data[6] => dest_addr~161.DATAB
data[6] => dest_addr~113.DATAB
data[6] => dest_addr~73.DATAB
data[6] => dest_addr~41.DATAB
data[6] => dest_addr~17.DATAB
data[6] => dest_addr~1.DATAB
data[7] => dest_addr~160.DATAB
data[7] => dest_addr~112.DATAB
data[7] => dest_addr~72.DATAB
data[7] => dest_addr~40.DATAB
data[7] => dest_addr~16.DATAB
data[7] => dest_addr~0.DATAB
pause_tx => frm_mltcast~2.OUTPUTSELECT
pause_tx => frm_unicast~2.OUTPUTSELECT
frm_stat_val <= frm_stat_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_err <= frm_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[0] <= frm_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
frm_length[1] <= frm_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
frm_length[2] <= frm_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
frm_length[3] <= frm_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
frm_length[4] <= frm_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
frm_length[5] <= frm_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
frm_length[6] <= frm_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
frm_length[7] <= frm_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
frm_length[8] <= frm_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
frm_length[9] <= frm_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
frm_length[10] <= frm_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
frm_length[11] <= frm_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
frm_length[12] <= frm_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
frm_length[13] <= frm_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
frm_length[14] <= frm_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
frm_length[15] <= frm_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
frm_unicast <= frm_unicast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_broadcast <= frm_broadcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_mltcast <= frm_mltcast~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX
gm_rx_col => ~NO_FANOUT~
gm_rx_crs => ~NO_FANOUT~
col <= <GND>
crs <= <GND>
smac_0[0] => ~NO_FANOUT~
smac_0[1] => ~NO_FANOUT~
smac_0[2] => ~NO_FANOUT~
smac_0[3] => ~NO_FANOUT~
smac_0[4] => ~NO_FANOUT~
smac_0[5] => ~NO_FANOUT~
smac_0[6] => ~NO_FANOUT~
smac_0[7] => ~NO_FANOUT~
smac_0[8] => ~NO_FANOUT~
smac_0[9] => ~NO_FANOUT~
smac_0[10] => ~NO_FANOUT~
smac_0[11] => ~NO_FANOUT~
smac_0[12] => ~NO_FANOUT~
smac_0[13] => ~NO_FANOUT~
smac_0[14] => ~NO_FANOUT~
smac_0[15] => ~NO_FANOUT~
smac_0[16] => ~NO_FANOUT~
smac_0[17] => ~NO_FANOUT~
smac_0[18] => ~NO_FANOUT~
smac_0[19] => ~NO_FANOUT~
smac_0[20] => ~NO_FANOUT~
smac_0[21] => ~NO_FANOUT~
smac_0[22] => ~NO_FANOUT~
smac_0[23] => ~NO_FANOUT~
smac_0[24] => ~NO_FANOUT~
smac_0[25] => ~NO_FANOUT~
smac_0[26] => ~NO_FANOUT~
smac_0[27] => ~NO_FANOUT~
smac_0[28] => ~NO_FANOUT~
smac_0[29] => ~NO_FANOUT~
smac_0[30] => ~NO_FANOUT~
smac_0[31] => ~NO_FANOUT~
smac_0[32] => ~NO_FANOUT~
smac_0[33] => ~NO_FANOUT~
smac_0[34] => ~NO_FANOUT~
smac_0[35] => ~NO_FANOUT~
smac_0[36] => ~NO_FANOUT~
smac_0[37] => ~NO_FANOUT~
smac_0[38] => ~NO_FANOUT~
smac_0[39] => ~NO_FANOUT~
smac_0[40] => ~NO_FANOUT~
smac_0[41] => ~NO_FANOUT~
smac_0[42] => ~NO_FANOUT~
smac_0[43] => ~NO_FANOUT~
smac_0[44] => ~NO_FANOUT~
smac_0[45] => ~NO_FANOUT~
smac_0[46] => ~NO_FANOUT~
smac_0[47] => ~NO_FANOUT~
smac_1[0] => ~NO_FANOUT~
smac_1[1] => ~NO_FANOUT~
smac_1[2] => ~NO_FANOUT~
smac_1[3] => ~NO_FANOUT~
smac_1[4] => ~NO_FANOUT~
smac_1[5] => ~NO_FANOUT~
smac_1[6] => ~NO_FANOUT~
smac_1[7] => ~NO_FANOUT~
smac_1[8] => ~NO_FANOUT~
smac_1[9] => ~NO_FANOUT~
smac_1[10] => ~NO_FANOUT~
smac_1[11] => ~NO_FANOUT~
smac_1[12] => ~NO_FANOUT~
smac_1[13] => ~NO_FANOUT~
smac_1[14] => ~NO_FANOUT~
smac_1[15] => ~NO_FANOUT~
smac_1[16] => ~NO_FANOUT~
smac_1[17] => ~NO_FANOUT~
smac_1[18] => ~NO_FANOUT~
smac_1[19] => ~NO_FANOUT~
smac_1[20] => ~NO_FANOUT~
smac_1[21] => ~NO_FANOUT~
smac_1[22] => ~NO_FANOUT~
smac_1[23] => ~NO_FANOUT~
smac_1[24] => ~NO_FANOUT~
smac_1[25] => ~NO_FANOUT~
smac_1[26] => ~NO_FANOUT~
smac_1[27] => ~NO_FANOUT~
smac_1[28] => ~NO_FANOUT~
smac_1[29] => ~NO_FANOUT~
smac_1[30] => ~NO_FANOUT~
smac_1[31] => ~NO_FANOUT~
smac_1[32] => ~NO_FANOUT~
smac_1[33] => ~NO_FANOUT~
smac_1[34] => ~NO_FANOUT~
smac_1[35] => ~NO_FANOUT~
smac_1[36] => ~NO_FANOUT~
smac_1[37] => ~NO_FANOUT~
smac_1[38] => ~NO_FANOUT~
smac_1[39] => ~NO_FANOUT~
smac_1[40] => ~NO_FANOUT~
smac_1[41] => ~NO_FANOUT~
smac_1[42] => ~NO_FANOUT~
smac_1[43] => ~NO_FANOUT~
smac_1[44] => ~NO_FANOUT~
smac_1[45] => ~NO_FANOUT~
smac_1[46] => ~NO_FANOUT~
smac_1[47] => ~NO_FANOUT~
smac_2[0] => ~NO_FANOUT~
smac_2[1] => ~NO_FANOUT~
smac_2[2] => ~NO_FANOUT~
smac_2[3] => ~NO_FANOUT~
smac_2[4] => ~NO_FANOUT~
smac_2[5] => ~NO_FANOUT~
smac_2[6] => ~NO_FANOUT~
smac_2[7] => ~NO_FANOUT~
smac_2[8] => ~NO_FANOUT~
smac_2[9] => ~NO_FANOUT~
smac_2[10] => ~NO_FANOUT~
smac_2[11] => ~NO_FANOUT~
smac_2[12] => ~NO_FANOUT~
smac_2[13] => ~NO_FANOUT~
smac_2[14] => ~NO_FANOUT~
smac_2[15] => ~NO_FANOUT~
smac_2[16] => ~NO_FANOUT~
smac_2[17] => ~NO_FANOUT~
smac_2[18] => ~NO_FANOUT~
smac_2[19] => ~NO_FANOUT~
smac_2[20] => ~NO_FANOUT~
smac_2[21] => ~NO_FANOUT~
smac_2[22] => ~NO_FANOUT~
smac_2[23] => ~NO_FANOUT~
smac_2[24] => ~NO_FANOUT~
smac_2[25] => ~NO_FANOUT~
smac_2[26] => ~NO_FANOUT~
smac_2[27] => ~NO_FANOUT~
smac_2[28] => ~NO_FANOUT~
smac_2[29] => ~NO_FANOUT~
smac_2[30] => ~NO_FANOUT~
smac_2[31] => ~NO_FANOUT~
smac_2[32] => ~NO_FANOUT~
smac_2[33] => ~NO_FANOUT~
smac_2[34] => ~NO_FANOUT~
smac_2[35] => ~NO_FANOUT~
smac_2[36] => ~NO_FANOUT~
smac_2[37] => ~NO_FANOUT~
smac_2[38] => ~NO_FANOUT~
smac_2[39] => ~NO_FANOUT~
smac_2[40] => ~NO_FANOUT~
smac_2[41] => ~NO_FANOUT~
smac_2[42] => ~NO_FANOUT~
smac_2[43] => ~NO_FANOUT~
smac_2[44] => ~NO_FANOUT~
smac_2[45] => ~NO_FANOUT~
smac_2[46] => ~NO_FANOUT~
smac_2[47] => ~NO_FANOUT~
smac_3[0] => ~NO_FANOUT~
smac_3[1] => ~NO_FANOUT~
smac_3[2] => ~NO_FANOUT~
smac_3[3] => ~NO_FANOUT~
smac_3[4] => ~NO_FANOUT~
smac_3[5] => ~NO_FANOUT~
smac_3[6] => ~NO_FANOUT~
smac_3[7] => ~NO_FANOUT~
smac_3[8] => ~NO_FANOUT~
smac_3[9] => ~NO_FANOUT~
smac_3[10] => ~NO_FANOUT~
smac_3[11] => ~NO_FANOUT~
smac_3[12] => ~NO_FANOUT~
smac_3[13] => ~NO_FANOUT~
smac_3[14] => ~NO_FANOUT~
smac_3[15] => ~NO_FANOUT~
smac_3[16] => ~NO_FANOUT~
smac_3[17] => ~NO_FANOUT~
smac_3[18] => ~NO_FANOUT~
smac_3[19] => ~NO_FANOUT~
smac_3[20] => ~NO_FANOUT~
smac_3[21] => ~NO_FANOUT~
smac_3[22] => ~NO_FANOUT~
smac_3[23] => ~NO_FANOUT~
smac_3[24] => ~NO_FANOUT~
smac_3[25] => ~NO_FANOUT~
smac_3[26] => ~NO_FANOUT~
smac_3[27] => ~NO_FANOUT~
smac_3[28] => ~NO_FANOUT~
smac_3[29] => ~NO_FANOUT~
smac_3[30] => ~NO_FANOUT~
smac_3[31] => ~NO_FANOUT~
smac_3[32] => ~NO_FANOUT~
smac_3[33] => ~NO_FANOUT~
smac_3[34] => ~NO_FANOUT~
smac_3[35] => ~NO_FANOUT~
smac_3[36] => ~NO_FANOUT~
smac_3[37] => ~NO_FANOUT~
smac_3[38] => ~NO_FANOUT~
smac_3[39] => ~NO_FANOUT~
smac_3[40] => ~NO_FANOUT~
smac_3[41] => ~NO_FANOUT~
smac_3[42] => ~NO_FANOUT~
smac_3[43] => ~NO_FANOUT~
smac_3[44] => ~NO_FANOUT~
smac_3[45] => ~NO_FANOUT~
smac_3[46] => ~NO_FANOUT~
smac_3[47] => ~NO_FANOUT~
tx_addr_sel[0] => ~NO_FANOUT~
tx_addr_sel[1] => ~NO_FANOUT~
tx_addr_sel[2] => ~NO_FANOUT~
reset_tx_clk => reset_tx_clk~0.IN1
tx_clk => tx_clk~0.IN4
txclk_ena => txclk_ena~0.IN1
ethernet_mode => ethernet_mode~0.IN1
half_duplex_ena => ~NO_FANOUT~
tx_en <= tx_en_s[1].DB_MAX_OUTPUT_PORT_TYPE
tx_d[0] <= rd_14[0].DB_MAX_OUTPUT_PORT_TYPE
tx_d[1] <= rd_14[1].DB_MAX_OUTPUT_PORT_TYPE
tx_d[2] <= rd_14[2].DB_MAX_OUTPUT_PORT_TYPE
tx_d[3] <= rd_14[3].DB_MAX_OUTPUT_PORT_TYPE
tx_d[4] <= rd_14[4].DB_MAX_OUTPUT_PORT_TYPE
tx_d[5] <= rd_14[5].DB_MAX_OUTPUT_PORT_TYPE
tx_d[6] <= rd_14[6].DB_MAX_OUTPUT_PORT_TYPE
tx_d[7] <= rd_14[7].DB_MAX_OUTPUT_PORT_TYPE
tx_err <= tx_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
xoff_gen => ~NO_FANOUT~
xon_gen => ~NO_FANOUT~
tx_crc_fwd => crc_fwd~1.DATAB
src_mac_insert => always11~5.IN1
src_mac_insert => always11~4.IN0
src_mac_insert => always11~3.IN0
src_mac_insert => always11~2.IN0
src_mac_insert => always11~1.IN0
src_mac_insert => always11~0.IN0
enable_tx => enable_tx~0.IN1
mac_ena_int => mac_ena.IN1
mac_addr[0] => rd_3~47.DATAB
mac_addr[1] => rd_3~46.DATAB
mac_addr[2] => rd_3~45.DATAB
mac_addr[3] => rd_3~44.DATAB
mac_addr[4] => rd_3~43.DATAB
mac_addr[5] => rd_3~42.DATAB
mac_addr[6] => rd_3~41.DATAB
mac_addr[7] => rd_3~40.DATAB
mac_addr[8] => rd_3~39.DATAB
mac_addr[9] => rd_3~38.DATAB
mac_addr[10] => rd_3~37.DATAB
mac_addr[11] => rd_3~36.DATAB
mac_addr[12] => rd_3~35.DATAB
mac_addr[13] => rd_3~34.DATAB
mac_addr[14] => rd_3~33.DATAB
mac_addr[15] => rd_3~32.DATAB
mac_addr[16] => rd_3~31.DATAB
mac_addr[17] => rd_3~30.DATAB
mac_addr[18] => rd_3~29.DATAB
mac_addr[19] => rd_3~28.DATAB
mac_addr[20] => rd_3~27.DATAB
mac_addr[21] => rd_3~26.DATAB
mac_addr[22] => rd_3~25.DATAB
mac_addr[23] => rd_3~24.DATAB
mac_addr[24] => rd_3~23.DATAB
mac_addr[25] => rd_3~22.DATAB
mac_addr[26] => rd_3~21.DATAB
mac_addr[27] => rd_3~20.DATAB
mac_addr[28] => rd_3~19.DATAB
mac_addr[29] => rd_3~18.DATAB
mac_addr[30] => rd_3~17.DATAB
mac_addr[31] => rd_3~16.DATAB
mac_addr[32] => rd_3~15.DATAB
mac_addr[33] => rd_3~14.DATAB
mac_addr[34] => rd_3~13.DATAB
mac_addr[35] => rd_3~12.DATAB
mac_addr[36] => rd_3~11.DATAB
mac_addr[37] => rd_3~10.DATAB
mac_addr[38] => rd_3~9.DATAB
mac_addr[39] => rd_3~8.DATAB
mac_addr[40] => rd_3~7.DATAB
mac_addr[41] => rd_3~6.DATAB
mac_addr[42] => rd_3~5.DATAB
mac_addr[43] => rd_3~4.DATAB
mac_addr[44] => rd_3~3.DATAB
mac_addr[45] => rd_3~2.DATAB
mac_addr[46] => rd_3~1.DATAB
mac_addr[47] => rd_3~0.DATAB
pause_quant_val[0] => ~NO_FANOUT~
pause_quant_val[1] => ~NO_FANOUT~
pause_quant_val[2] => ~NO_FANOUT~
pause_quant_val[3] => ~NO_FANOUT~
pause_quant_val[4] => ~NO_FANOUT~
pause_quant_val[5] => ~NO_FANOUT~
pause_quant_val[6] => ~NO_FANOUT~
pause_quant_val[7] => ~NO_FANOUT~
pause_quant_val[8] => ~NO_FANOUT~
pause_quant_val[9] => ~NO_FANOUT~
pause_quant_val[10] => ~NO_FANOUT~
pause_quant_val[11] => ~NO_FANOUT~
pause_quant_val[12] => ~NO_FANOUT~
pause_quant_val[13] => ~NO_FANOUT~
pause_quant_val[14] => ~NO_FANOUT~
pause_quant_val[15] => ~NO_FANOUT~
pause_quant_avb => ~NO_FANOUT~
pause_quant[0] => ~NO_FANOUT~
pause_quant[1] => ~NO_FANOUT~
pause_quant[2] => ~NO_FANOUT~
pause_quant[3] => ~NO_FANOUT~
pause_quant[4] => ~NO_FANOUT~
pause_quant[5] => ~NO_FANOUT~
pause_quant[6] => ~NO_FANOUT~
pause_quant[7] => ~NO_FANOUT~
pause_quant[8] => ~NO_FANOUT~
pause_quant[9] => ~NO_FANOUT~
pause_quant[10] => ~NO_FANOUT~
pause_quant[11] => ~NO_FANOUT~
pause_quant[12] => ~NO_FANOUT~
pause_quant[13] => ~NO_FANOUT~
pause_quant[14] => ~NO_FANOUT~
pause_quant[15] => ~NO_FANOUT~
magic_ena => ~NO_FANOUT~
sleep_ena => ~NO_FANOUT~
tx_ipg_len[0] => tx_ipg_len[0]~4.IN1
tx_ipg_len[1] => tx_ipg_len[1]~3.IN1
tx_ipg_len[2] => tx_ipg_len[2]~2.IN1
tx_ipg_len[3] => tx_ipg_len[3]~1.IN1
tx_ipg_len[4] => tx_ipg_len[4]~0.IN1
pause_tx <= pause_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ff_uflow <= tx_ff_uflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat_empty => always3~0.IN1
tx_stat_empty => always8~0.IN1
tx_stat_empty => always6~0.IN1
tx_stat => always11~11.IN1
tx_stat_rden <= tx_stat_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_septy => ~NO_FANOUT~
tx_data_int[0] => rd_1~7.DATAB
tx_data_int[1] => rd_1~6.DATAB
tx_data_int[2] => rd_1~5.DATAB
tx_data_int[3] => rd_1~4.DATAB
tx_data_int[4] => rd_1~3.DATAB
tx_data_int[5] => rd_1~2.DATAB
tx_data_int[6] => rd_1~1.DATAB
tx_data_int[7] => rd_1~0.DATAB
tx_sav_int => tx_sav_int_reg.DATAIN
tx_empty => always3~7.IN1
tx_empty => always3~8.IN1
tx_empty => always6~4.IN1
tx_sop_int => sop~1.DATAB
tx_eop_int => eop_0~0.IN1
tx_rden_int <= tx_rden_int~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3
clk => clk~0.IN5
reset_n => reset_n~0.IN5
din[0] => din[0]~4.IN1
din[1] => din[1]~3.IN1
din[2] => din[2]~2.IN1
din[3] => din[3]~1.IN1
din[4] => din[4]~0.IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout
dout[4] <= altera_std_synchronizer:sync[4].u.dout


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC
clk => clk~0.IN2
clk_ena => clk_ena~0.IN2
rst => rst~0.IN2
sof => sof~0.IN1
data[0] => data_i~15.DATAB
data[1] => data_i~14.DATAB
data[2] => data_i~13.DATAB
data[3] => data_i~12.DATAB
data[4] => data_i~11.DATAB
data[5] => data_i~10.DATAB
data[6] => data_i~9.DATAB
data[7] => data_i~8.DATAB
eof => eof~0.IN1
crc_vld <= altera_tse_crc32ctl8:U_CTL.crc_vld
crc[0] <= altera_tse_crc32galois8:U_GALS.outp
crc[1] <= altera_tse_crc32galois8:U_GALS.outp
crc[2] <= altera_tse_crc32galois8:U_GALS.outp
crc[3] <= altera_tse_crc32galois8:U_GALS.outp
crc[4] <= altera_tse_crc32galois8:U_GALS.outp
crc[5] <= altera_tse_crc32galois8:U_GALS.outp
crc[6] <= altera_tse_crc32galois8:U_GALS.outp
crc[7] <= altera_tse_crc32galois8:U_GALS.outp
crc[8] <= altera_tse_crc32galois8:U_GALS.outp
crc[9] <= altera_tse_crc32galois8:U_GALS.outp
crc[10] <= altera_tse_crc32galois8:U_GALS.outp
crc[11] <= altera_tse_crc32galois8:U_GALS.outp
crc[12] <= altera_tse_crc32galois8:U_GALS.outp
crc[13] <= altera_tse_crc32galois8:U_GALS.outp
crc[14] <= altera_tse_crc32galois8:U_GALS.outp
crc[15] <= altera_tse_crc32galois8:U_GALS.outp
crc[16] <= altera_tse_crc32galois8:U_GALS.outp
crc[17] <= altera_tse_crc32galois8:U_GALS.outp
crc[18] <= altera_tse_crc32galois8:U_GALS.outp
crc[19] <= altera_tse_crc32galois8:U_GALS.outp
crc[20] <= altera_tse_crc32galois8:U_GALS.outp
crc[21] <= altera_tse_crc32galois8:U_GALS.outp
crc[22] <= altera_tse_crc32galois8:U_GALS.outp
crc[23] <= altera_tse_crc32galois8:U_GALS.outp
crc[24] <= altera_tse_crc32galois8:U_GALS.outp
crc[25] <= altera_tse_crc32galois8:U_GALS.outp
crc[26] <= altera_tse_crc32galois8:U_GALS.outp
crc[27] <= altera_tse_crc32galois8:U_GALS.outp
crc[28] <= altera_tse_crc32galois8:U_GALS.outp
crc[29] <= altera_tse_crc32galois8:U_GALS.outp
crc[30] <= altera_tse_crc32galois8:U_GALS.outp
crc[31] <= altera_tse_crc32galois8:U_GALS.outp


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS
clk => reg_out[31].CLK
clk => reg_out[30].CLK
clk => reg_out[29].CLK
clk => reg_out[28].CLK
clk => reg_out[27].CLK
clk => reg_out[26].CLK
clk => reg_out[25].CLK
clk => reg_out[24].CLK
clk => reg_out[23].CLK
clk => reg_out[22].CLK
clk => reg_out[21].CLK
clk => reg_out[20].CLK
clk => reg_out[19].CLK
clk => reg_out[18].CLK
clk => reg_out[17].CLK
clk => reg_out[16].CLK
clk => reg_out[15].CLK
clk => reg_out[14].CLK
clk => reg_out[13].CLK
clk => reg_out[12].CLK
clk => reg_out[11].CLK
clk => reg_out[10].CLK
clk => reg_out[9].CLK
clk => reg_out[8].CLK
clk => reg_out[7].CLK
clk => reg_out[6].CLK
clk => reg_out[5].CLK
clk => reg_out[4].CLK
clk => reg_out[3].CLK
clk => reg_out[2].CLK
clk => reg_out[1].CLK
clk => reg_out[0].CLK
clk_ena => reg_out[0].ENA
clk_ena => reg_out[31].ENA
clk_ena => reg_out[30].ENA
clk_ena => reg_out[29].ENA
clk_ena => reg_out[28].ENA
clk_ena => reg_out[27].ENA
clk_ena => reg_out[26].ENA
clk_ena => reg_out[25].ENA
clk_ena => reg_out[24].ENA
clk_ena => reg_out[23].ENA
clk_ena => reg_out[22].ENA
clk_ena => reg_out[21].ENA
clk_ena => reg_out[20].ENA
clk_ena => reg_out[19].ENA
clk_ena => reg_out[18].ENA
clk_ena => reg_out[17].ENA
clk_ena => reg_out[16].ENA
clk_ena => reg_out[15].ENA
clk_ena => reg_out[14].ENA
clk_ena => reg_out[13].ENA
clk_ena => reg_out[12].ENA
clk_ena => reg_out[11].ENA
clk_ena => reg_out[10].ENA
clk_ena => reg_out[9].ENA
clk_ena => reg_out[8].ENA
clk_ena => reg_out[7].ENA
clk_ena => reg_out[6].ENA
clk_ena => reg_out[5].ENA
clk_ena => reg_out[4].ENA
clk_ena => reg_out[3].ENA
clk_ena => reg_out[2].ENA
clk_ena => reg_out[1].ENA
rst => reg_out[31].ACLR
rst => reg_out[30].ACLR
rst => reg_out[29].ACLR
rst => reg_out[28].ACLR
rst => reg_out[27].ACLR
rst => reg_out[26].ACLR
rst => reg_out[25].ACLR
rst => reg_out[24].ACLR
rst => reg_out[23].ACLR
rst => reg_out[22].ACLR
rst => reg_out[21].ACLR
rst => reg_out[20].ACLR
rst => reg_out[19].ACLR
rst => reg_out[18].ACLR
rst => reg_out[17].ACLR
rst => reg_out[16].ACLR
rst => reg_out[15].ACLR
rst => reg_out[14].ACLR
rst => reg_out[13].ACLR
rst => reg_out[12].ACLR
rst => reg_out[11].ACLR
rst => reg_out[10].ACLR
rst => reg_out[9].ACLR
rst => reg_out[8].ACLR
rst => reg_out[7].ACLR
rst => reg_out[6].ACLR
rst => reg_out[5].ACLR
rst => reg_out[4].ACLR
rst => reg_out[3].ACLR
rst => reg_out[2].ACLR
rst => reg_out[1].ACLR
rst => reg_out[0].ACLR
clr => reg_out~31.OUTPUTSELECT
clr => reg_out~30.OUTPUTSELECT
clr => reg_out~29.OUTPUTSELECT
clr => reg_out~28.OUTPUTSELECT
clr => reg_out~27.OUTPUTSELECT
clr => reg_out~26.OUTPUTSELECT
clr => reg_out~25.OUTPUTSELECT
clr => reg_out~24.OUTPUTSELECT
clr => reg_out~23.OUTPUTSELECT
clr => reg_out~22.OUTPUTSELECT
clr => reg_out~21.OUTPUTSELECT
clr => reg_out~20.OUTPUTSELECT
clr => reg_out~19.OUTPUTSELECT
clr => reg_out~18.OUTPUTSELECT
clr => reg_out~17.OUTPUTSELECT
clr => reg_out~16.OUTPUTSELECT
clr => reg_out~15.OUTPUTSELECT
clr => reg_out~14.OUTPUTSELECT
clr => reg_out~13.OUTPUTSELECT
clr => reg_out~12.OUTPUTSELECT
clr => reg_out~11.OUTPUTSELECT
clr => reg_out~10.OUTPUTSELECT
clr => reg_out~9.OUTPUTSELECT
clr => reg_out~8.OUTPUTSELECT
clr => reg_out~7.OUTPUTSELECT
clr => reg_out~6.OUTPUTSELECT
clr => reg_out~5.OUTPUTSELECT
clr => reg_out~4.OUTPUTSELECT
clr => reg_out~3.OUTPUTSELECT
clr => reg_out~2.OUTPUTSELECT
clr => reg_out~1.OUTPUTSELECT
clr => reg_out~0.OUTPUTSELECT
data[0] => o1[27].IN1
data[1] => o1[22].IN1
data[2] => o1[9].IN1
data[3] => o1[28].IN1
data[4] => o[28].IN0
data[5] => o1[29].IN1
data[6] => o[30].IN0
data[7] => o[31].IN0
outp[0] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL
clk => eof_dly[5].CLK
clk => eof_dly[4].CLK
clk => eof_dly[3].CLK
clk => eof_dly[2].CLK
clk => eof_dly[1].CLK
clk => eof_dly[0].CLK
clk_ena => eof_dly[0].ENA
clk_ena => eof_dly[5].ENA
clk_ena => eof_dly[4].ENA
clk_ena => eof_dly[3].ENA
clk_ena => eof_dly[2].ENA
clk_ena => eof_dly[1].ENA
rst => eof_dly[5].ACLR
rst => eof_dly[4].ACLR
rst => eof_dly[3].ACLR
rst => eof_dly[2].ACLR
rst => eof_dly[1].ACLR
rst => eof_dly[0].ACLR
eof => eof_dly[0].DATAIN
crc_vld <= eof_dly[5].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF
reset_rx_clk => reset_rx_clk~0.IN2
reset_ff_rx_clk => reset_ff_rx_clk~0.IN2
sw_reset => sw_reset_reg1.DATAIN
sw_reset_done <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
rx_err_frm_disc => err_frm_disc_reg1.DATAIN
rx_shift16 => ~NO_FANOUT~
rx_clk => rx_clk~0.IN2
rx_stat_data[0] => err_stat_sig[0].IN1
rx_stat_data[1] => err_stat_sig[1].IN1
rx_stat_data[2] => err_stat_sig[2].IN1
rx_stat_data[3] => err_stat_sig[3].IN1
rx_stat_data[4] => err_stat_sig[4].IN1
rx_stat_data[5] => err_stat_sig[5].IN1
rx_stat_data[6] => err_stat_sig[6].IN1
rx_stat_data[7] => err_stat_sig[7].IN1
rx_stat_data[8] => err_stat_sig[8].IN1
rx_stat_data[9] => err_stat_sig[9].IN1
rx_stat_data[10] => err_stat_sig[10].IN1
rx_stat_data[11] => err_stat_sig[11].IN1
rx_stat_data[12] => err_stat_sig[12].IN1
rx_stat_data[13] => err_stat_sig[13].IN1
rx_stat_data[14] => err_stat_sig[14].IN1
rx_stat_data[15] => err_stat_sig[15].IN1
rx_stat_data[16] => err_stat_sig[16].IN1
rx_stat_data[17] => err_stat_sig[17].IN1
rx_stat_data[18] => err_stat_sig[18].IN1
rx_stat_data[19] => err_stat_sig[19].IN1
rx_stat_data[20] => err_stat_sig[20].IN1
rx_stat_data[21] => err_stat_sig[21].IN1
rx_stat_data[22] => err_stat_sig[22].IN1
rx_stat_wren => rx_stat_wren~0.IN1
rx_a_full <= altera_tse_a_fifo_opt_1246:RX_DATA.afull
rx_a_empty <= altera_tse_a_fifo_opt_1246:RX_DATA.aempty
rx_septy <= altera_tse_a_fifo_opt_1246:RX_DATA.septy
rx_data_int[0] => rx_data32~47.DATAB
rx_data_int[0] => rx_data32~23.DATAB
rx_data_int[0] => rx_data32~15.DATAA
rx_data_int[0] => rx_data32~7.DATAB
rx_data_int[1] => rx_data32~46.DATAB
rx_data_int[1] => rx_data32~22.DATAB
rx_data_int[1] => rx_data32~14.DATAA
rx_data_int[1] => rx_data32~6.DATAB
rx_data_int[2] => rx_data32~45.DATAB
rx_data_int[2] => rx_data32~21.DATAB
rx_data_int[2] => rx_data32~13.DATAA
rx_data_int[2] => rx_data32~5.DATAB
rx_data_int[3] => rx_data32~44.DATAB
rx_data_int[3] => rx_data32~20.DATAB
rx_data_int[3] => rx_data32~12.DATAA
rx_data_int[3] => rx_data32~4.DATAB
rx_data_int[4] => rx_data32~43.DATAB
rx_data_int[4] => rx_data32~19.DATAB
rx_data_int[4] => rx_data32~11.DATAA
rx_data_int[4] => rx_data32~3.DATAB
rx_data_int[5] => rx_data32~42.DATAB
rx_data_int[5] => rx_data32~18.DATAB
rx_data_int[5] => rx_data32~10.DATAA
rx_data_int[5] => rx_data32~2.DATAB
rx_data_int[6] => rx_data32~41.DATAB
rx_data_int[6] => rx_data32~17.DATAB
rx_data_int[6] => rx_data32~9.DATAA
rx_data_int[6] => rx_data32~1.DATAB
rx_data_int[7] => rx_data32~40.DATAB
rx_data_int[7] => rx_data32~16.DATAB
rx_data_int[7] => rx_data32~8.DATAA
rx_data_int[7] => rx_data32~0.DATAB
rx_sop_int => always1~0.IN1
rx_eop_int => always5~0.IN0
rx_eop_int => always3~0.IN1
rx_ucast_int => frm_type32~7.DATAB
rx_bcast_int => frm_type32~6.DATAB
rx_mcast_int => frm_type32~5.DATAB
rx_vlan_int => frm_type32~4.DATAB
rx_wren_int => always5~1.IN0
rx_wren_int => rx_data32~103.OUTPUTSELECT
rx_wren_int => rx_data32~102.OUTPUTSELECT
rx_wren_int => rx_data32~101.OUTPUTSELECT
rx_wren_int => rx_data32~100.OUTPUTSELECT
rx_wren_int => rx_data32~99.OUTPUTSELECT
rx_wren_int => rx_data32~98.OUTPUTSELECT
rx_wren_int => rx_data32~97.OUTPUTSELECT
rx_wren_int => rx_data32~96.OUTPUTSELECT
rx_wren_int => rx_data32~95.OUTPUTSELECT
rx_wren_int => rx_data32~94.OUTPUTSELECT
rx_wren_int => rx_data32~93.OUTPUTSELECT
rx_wren_int => rx_data32~92.OUTPUTSELECT
rx_wren_int => rx_data32~91.OUTPUTSELECT
rx_wren_int => rx_data32~90.OUTPUTSELECT
rx_wren_int => rx_data32~89.OUTPUTSELECT
rx_wren_int => rx_data32~88.OUTPUTSELECT
rx_wren_int => rx_data32~87.OUTPUTSELECT
rx_wren_int => rx_data32~86.OUTPUTSELECT
rx_wren_int => rx_data32~85.OUTPUTSELECT
rx_wren_int => rx_data32~84.OUTPUTSELECT
rx_wren_int => rx_data32~83.OUTPUTSELECT
rx_wren_int => rx_data32~82.OUTPUTSELECT
rx_wren_int => rx_data32~81.OUTPUTSELECT
rx_wren_int => rx_data32~80.OUTPUTSELECT
rx_wren_int => rx_data32~79.OUTPUTSELECT
rx_wren_int => rx_data32~78.OUTPUTSELECT
rx_wren_int => rx_data32~77.OUTPUTSELECT
rx_wren_int => rx_data32~76.OUTPUTSELECT
rx_wren_int => rx_data32~75.OUTPUTSELECT
rx_wren_int => rx_data32~74.OUTPUTSELECT
rx_wren_int => rx_data32~73.OUTPUTSELECT
rx_wren_int => rx_data32~72.OUTPUTSELECT
rx_wren_int => always3~0.IN0
rx_wren_int => byte_empty~1.OUTPUTSELECT
rx_wren_int => byte_empty~0.OUTPUTSELECT
rx_wren_int => always1~0.IN0
sav_section[0] => sav_section[0]~10.IN1
sav_section[1] => sav_section[1]~9.IN1
sav_section[2] => sav_section[2]~8.IN1
sav_section[3] => sav_section[3]~7.IN1
sav_section[4] => sav_section[4]~6.IN1
sav_section[5] => sav_section[5]~5.IN1
sav_section[6] => sav_section[6]~4.IN1
sav_section[7] => sav_section[7]~3.IN1
sav_section[8] => sav_section[8]~2.IN1
sav_section[9] => sav_section[9]~1.IN1
sav_section[10] => sav_section[10]~0.IN1
septy_section[0] => septy_section[0]~10.IN1
septy_section[1] => septy_section[1]~9.IN1
septy_section[2] => septy_section[2]~8.IN1
septy_section[3] => septy_section[3]~7.IN1
septy_section[4] => septy_section[4]~6.IN1
septy_section[5] => septy_section[5]~5.IN1
septy_section[6] => septy_section[6]~4.IN1
septy_section[7] => septy_section[7]~3.IN1
septy_section[8] => septy_section[8]~2.IN1
septy_section[9] => septy_section[9]~1.IN1
septy_section[10] => septy_section[10]~0.IN1
af_level[0] => af_level[0]~10.IN1
af_level[1] => af_level[1]~9.IN1
af_level[2] => af_level[2]~8.IN1
af_level[3] => af_level[3]~7.IN1
af_level[4] => af_level[4]~6.IN1
af_level[5] => af_level[5]~5.IN1
af_level[6] => af_level[6]~4.IN1
af_level[7] => af_level[7]~3.IN1
af_level[8] => af_level[8]~2.IN1
af_level[9] => af_level[9]~1.IN1
af_level[10] => af_level[10]~0.IN1
ae_level[0] => ae_level[0]~10.IN1
ae_level[1] => ae_level[1]~9.IN1
ae_level[2] => ae_level[2]~8.IN1
ae_level[3] => ae_level[3]~7.IN1
ae_level[4] => ae_level[4]~6.IN1
ae_level[5] => ae_level[5]~5.IN1
ae_level[6] => ae_level[6]~4.IN1
ae_level[7] => ae_level[7]~3.IN1
ae_level[8] => ae_level[8]~2.IN1
ae_level[9] => ae_level[9]~1.IN1
ae_level[10] => ae_level[10]~0.IN1
ff_rx_clk => ff_rx_clk~0.IN2
ff_rx_data[0] <= ff_rx_data~31.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[1] <= ff_rx_data~30.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[2] <= ff_rx_data~29.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[3] <= ff_rx_data~28.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[4] <= ff_rx_data~27.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[5] <= ff_rx_data~26.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[6] <= ff_rx_data~25.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[7] <= ff_rx_data~24.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[8] <= ff_rx_data~23.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[9] <= ff_rx_data~22.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[10] <= ff_rx_data~21.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[11] <= ff_rx_data~20.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[12] <= ff_rx_data~19.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[13] <= ff_rx_data~18.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[14] <= ff_rx_data~17.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[15] <= ff_rx_data~16.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[16] <= ff_rx_data~15.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[17] <= ff_rx_data~14.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[18] <= ff_rx_data~13.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[19] <= ff_rx_data~12.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[20] <= ff_rx_data~11.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[21] <= ff_rx_data~10.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[22] <= ff_rx_data~9.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[23] <= ff_rx_data~8.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[24] <= ff_rx_data~7.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[25] <= ff_rx_data~6.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[26] <= ff_rx_data~5.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[27] <= ff_rx_data~4.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[28] <= ff_rx_data~3.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[29] <= ff_rx_data~2.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[30] <= ff_rx_data~1.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[31] <= ff_rx_data~0.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mod[0] <= ff_rx_mod~1.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mod[1] <= ff_rx_mod~0.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_sop <= ff_rx_sop_sig~1.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_eop <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err <= ff_rx_err~0.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[0] <= ff_rx_err_stat~22.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[1] <= ff_rx_err_stat~21.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[2] <= ff_rx_err_stat~20.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[3] <= ff_rx_err_stat~19.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[4] <= ff_rx_err_stat~18.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[5] <= ff_rx_err_stat~17.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[6] <= ff_rx_err_stat~16.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[7] <= ff_rx_err_stat~15.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[8] <= ff_rx_err_stat~14.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[9] <= ff_rx_err_stat~13.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[10] <= ff_rx_err_stat~12.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[11] <= ff_rx_err_stat~11.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[12] <= ff_rx_err_stat~10.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[13] <= ff_rx_err_stat~9.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[14] <= ff_rx_err_stat~8.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[15] <= ff_rx_err_stat~7.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[16] <= ff_rx_err_stat~6.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[17] <= ff_rx_err_stat~5.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[18] <= ff_rx_err_stat~4.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[19] <= ff_rx_err_stat~3.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[20] <= ff_rx_err_stat~2.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[21] <= ff_rx_err_stat~1.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[22] <= ff_rx_err_stat~0.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_ucast <= ff_rx_frm_type_sig~3.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_bcast <= ff_rx_frm_type_sig~2.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mcast <= ff_rx_frm_type_sig~1.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_vlan <= ff_rx_frm_type_sig~0.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_rdy => rx_rdy_reg.DATAIN
ff_rx_dval <= dval_sig~0.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_dsav <= altera_tse_a_fifo_opt_1246:RX_DATA.sav


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA
reset_wclk => reset_wclk~0.IN1
reset_rclk => reset_rclk~0.IN1
wclk => wclk~0.IN3
wclk_ena => wclk_ena~0.IN1
wren => write_reg.IN2
din[0] => din_reg[0].IN1
din[1] => din_reg[1].IN1
din[2] => din_reg[2].IN1
din[3] => din_reg[3].IN1
din[4] => din_reg[4].IN1
din[5] => din_reg[5].IN1
din[6] => din_reg[6].IN1
din[7] => din_reg[7].IN1
din[8] => din_reg[8].IN1
din[9] => din_reg[9].IN1
din[10] => din_reg[10].IN1
din[11] => din_reg[11].IN1
din[12] => din_reg[12].IN1
din[13] => din_reg[13].IN1
din[14] => din_reg[14].IN1
din[15] => din_reg[15].IN1
din[16] => din_reg[16].IN1
din[17] => din_reg[17].IN1
din[18] => din_reg[18].IN1
din[19] => din_reg[19].IN1
din[20] => din_reg[20].IN1
din[21] => din_reg[21].IN1
din[22] => din_reg[22].IN1
din[23] => din_reg[23].IN1
din[24] => din_reg[24].IN1
din[25] => din_reg[25].IN1
din[26] => din_reg[26].IN1
din[27] => din_reg[27].IN1
din[28] => din_reg[28].IN1
din[29] => din_reg[29].IN1
din[30] => din_reg[30].IN1
din[31] => din_reg[31].IN1
din[32] => din_reg[32].IN1
din[33] => din_reg[33].IN1
din[34] => din_reg[34].IN1
din[35] => din_reg[35].IN1
din[36] => din_reg[36].IN1
din[37] => din_reg[37].IN1
din[38] => din_reg[38].IN1
din[39] => din_reg[39].IN1
rclk => rclk~0.IN3
rclk_ena => rclk_ena~0.IN1
rden => rden~0.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[23] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[24] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[25] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[26] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[27] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[28] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[29] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[30] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[31] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[32] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[33] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[34] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[35] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[36] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[37] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[38] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[39] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
section[0] => LessThan4.IN11
section[0] => Equal3.IN0
section[1] => LessThan4.IN10
section[1] => Equal3.IN1
section[2] => LessThan4.IN9
section[2] => Equal3.IN2
section[3] => LessThan4.IN8
section[3] => Equal3.IN3
section[4] => LessThan4.IN7
section[4] => Equal3.IN4
section[5] => LessThan4.IN6
section[5] => Equal3.IN5
section[6] => LessThan4.IN5
section[6] => Equal3.IN6
section[7] => LessThan4.IN4
section[7] => Equal3.IN7
section[8] => LessThan4.IN3
section[8] => Equal3.IN8
section[9] => LessThan4.IN2
section[9] => Equal3.IN9
section[10] => LessThan4.IN1
section[10] => Equal3.IN10
sect_e[0] => LessThan2.IN11
sect_e[0] => Equal1.IN0
sect_e[1] => LessThan2.IN10
sect_e[1] => Equal1.IN1
sect_e[2] => LessThan2.IN9
sect_e[2] => Equal1.IN2
sect_e[3] => LessThan2.IN8
sect_e[3] => Equal1.IN3
sect_e[4] => LessThan2.IN7
sect_e[4] => Equal1.IN4
sect_e[5] => LessThan2.IN6
sect_e[5] => Equal1.IN5
sect_e[6] => LessThan2.IN5
sect_e[6] => Equal1.IN6
sect_e[7] => LessThan2.IN4
sect_e[7] => Equal1.IN7
sect_e[8] => LessThan2.IN3
sect_e[8] => Equal1.IN8
sect_e[9] => LessThan2.IN2
sect_e[9] => Equal1.IN9
sect_e[10] => LessThan2.IN1
sect_e[10] => Equal1.IN10
af_level[0] => Equal0.IN0
af_level[0] => LessThan0.IN11
af_level[1] => Equal0.IN1
af_level[1] => LessThan0.IN10
af_level[2] => Equal0.IN2
af_level[2] => LessThan0.IN9
af_level[3] => Equal0.IN3
af_level[3] => LessThan0.IN8
af_level[4] => Equal0.IN4
af_level[4] => LessThan0.IN7
af_level[5] => Equal0.IN5
af_level[5] => LessThan0.IN6
af_level[6] => Equal0.IN6
af_level[6] => LessThan0.IN5
af_level[7] => Equal0.IN7
af_level[7] => LessThan0.IN4
af_level[8] => Equal0.IN8
af_level[8] => LessThan0.IN3
af_level[9] => Equal0.IN9
af_level[9] => LessThan0.IN2
af_level[10] => Equal0.IN10
af_level[10] => LessThan0.IN1
ae_level[0] => LessThan3.IN22
ae_level[0] => Equal2.IN0
ae_level[1] => LessThan3.IN21
ae_level[1] => Equal2.IN1
ae_level[2] => LessThan3.IN20
ae_level[2] => Equal2.IN2
ae_level[3] => LessThan3.IN19
ae_level[3] => Equal2.IN3
ae_level[4] => LessThan3.IN18
ae_level[4] => Equal2.IN4
ae_level[5] => LessThan3.IN17
ae_level[5] => Equal2.IN5
ae_level[6] => LessThan3.IN16
ae_level[6] => Equal2.IN6
ae_level[7] => LessThan3.IN15
ae_level[7] => Equal2.IN7
ae_level[8] => LessThan3.IN14
ae_level[8] => Equal2.IN8
ae_level[9] => LessThan3.IN13
ae_level[9] => Equal2.IN9
ae_level[10] => LessThan3.IN12
ae_level[10] => Equal2.IN10
sav <= sav_flag.DB_MAX_OUTPUT_PORT_TYPE
septy <= septy_flag.DB_MAX_OUTPUT_PORT_TYPE
afull <= afull_flag.DB_MAX_OUTPUT_PORT_TYPE
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0]~39.IN1
data[1] => data[1]~38.IN1
data[2] => data[2]~37.IN1
data[3] => data[3]~36.IN1
data[4] => data[4]~35.IN1
data[5] => data[5]~34.IN1
data[6] => data[6]~33.IN1
data[7] => data[7]~32.IN1
data[8] => data[8]~31.IN1
data[9] => data[9]~30.IN1
data[10] => data[10]~29.IN1
data[11] => data[11]~28.IN1
data[12] => data[12]~27.IN1
data[13] => data[13]~26.IN1
data[14] => data[14]~25.IN1
data[15] => data[15]~24.IN1
data[16] => data[16]~23.IN1
data[17] => data[17]~22.IN1
data[18] => data[18]~21.IN1
data[19] => data[19]~20.IN1
data[20] => data[20]~19.IN1
data[21] => data[21]~18.IN1
data[22] => data[22]~17.IN1
data[23] => data[23]~16.IN1
data[24] => data[24]~15.IN1
data[25] => data[25]~14.IN1
data[26] => data[26]~13.IN1
data[27] => data[27]~12.IN1
data[28] => data[28]~11.IN1
data[29] => data[29]~10.IN1
data[30] => data[30]~9.IN1
data[31] => data[31]~8.IN1
data[32] => data[32]~7.IN1
data[33] => data[33]~6.IN1
data[34] => data[34]~5.IN1
data[35] => data[35]~4.IN1
data[36] => data[36]~3.IN1
data[37] => data[37]~2.IN1
data[38] => data[38]~1.IN1
data[39] => data[39]~0.IN1
rdaddress[0] => rdaddress[0]~10.IN1
rdaddress[1] => rdaddress[1]~9.IN1
rdaddress[2] => rdaddress[2]~8.IN1
rdaddress[3] => rdaddress[3]~7.IN1
rdaddress[4] => rdaddress[4]~6.IN1
rdaddress[5] => rdaddress[5]~5.IN1
rdaddress[6] => rdaddress[6]~4.IN1
rdaddress[7] => rdaddress[7]~3.IN1
rdaddress[8] => rdaddress[8]~2.IN1
rdaddress[9] => rdaddress[9]~1.IN1
rdaddress[10] => rdaddress[10]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~10.IN1
wraddress[1] => wraddress[1]~9.IN1
wraddress[2] => wraddress[2]~8.IN1
wraddress[3] => wraddress[3]~7.IN1
wraddress[4] => wraddress[4]~6.IN1
wraddress[5] => wraddress[5]~5.IN1
wraddress[6] => wraddress[6]~4.IN1
wraddress[7] => wraddress[7]~3.IN1
wraddress[8] => wraddress[8]~2.IN1
wraddress[9] => wraddress[9]~1.IN1
wraddress[10] => wraddress[10]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b
q[36] <= altsyncram:altsyncram_component.q_b
q[37] <= altsyncram:altsyncram_component.q_b
q[38] <= altsyncram:altsyncram_component.q_b
q[39] <= altsyncram:altsyncram_component.q_b


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_sbg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sbg1:auto_generated.data_a[0]
data_a[1] => altsyncram_sbg1:auto_generated.data_a[1]
data_a[2] => altsyncram_sbg1:auto_generated.data_a[2]
data_a[3] => altsyncram_sbg1:auto_generated.data_a[3]
data_a[4] => altsyncram_sbg1:auto_generated.data_a[4]
data_a[5] => altsyncram_sbg1:auto_generated.data_a[5]
data_a[6] => altsyncram_sbg1:auto_generated.data_a[6]
data_a[7] => altsyncram_sbg1:auto_generated.data_a[7]
data_a[8] => altsyncram_sbg1:auto_generated.data_a[8]
data_a[9] => altsyncram_sbg1:auto_generated.data_a[9]
data_a[10] => altsyncram_sbg1:auto_generated.data_a[10]
data_a[11] => altsyncram_sbg1:auto_generated.data_a[11]
data_a[12] => altsyncram_sbg1:auto_generated.data_a[12]
data_a[13] => altsyncram_sbg1:auto_generated.data_a[13]
data_a[14] => altsyncram_sbg1:auto_generated.data_a[14]
data_a[15] => altsyncram_sbg1:auto_generated.data_a[15]
data_a[16] => altsyncram_sbg1:auto_generated.data_a[16]
data_a[17] => altsyncram_sbg1:auto_generated.data_a[17]
data_a[18] => altsyncram_sbg1:auto_generated.data_a[18]
data_a[19] => altsyncram_sbg1:auto_generated.data_a[19]
data_a[20] => altsyncram_sbg1:auto_generated.data_a[20]
data_a[21] => altsyncram_sbg1:auto_generated.data_a[21]
data_a[22] => altsyncram_sbg1:auto_generated.data_a[22]
data_a[23] => altsyncram_sbg1:auto_generated.data_a[23]
data_a[24] => altsyncram_sbg1:auto_generated.data_a[24]
data_a[25] => altsyncram_sbg1:auto_generated.data_a[25]
data_a[26] => altsyncram_sbg1:auto_generated.data_a[26]
data_a[27] => altsyncram_sbg1:auto_generated.data_a[27]
data_a[28] => altsyncram_sbg1:auto_generated.data_a[28]
data_a[29] => altsyncram_sbg1:auto_generated.data_a[29]
data_a[30] => altsyncram_sbg1:auto_generated.data_a[30]
data_a[31] => altsyncram_sbg1:auto_generated.data_a[31]
data_a[32] => altsyncram_sbg1:auto_generated.data_a[32]
data_a[33] => altsyncram_sbg1:auto_generated.data_a[33]
data_a[34] => altsyncram_sbg1:auto_generated.data_a[34]
data_a[35] => altsyncram_sbg1:auto_generated.data_a[35]
data_a[36] => altsyncram_sbg1:auto_generated.data_a[36]
data_a[37] => altsyncram_sbg1:auto_generated.data_a[37]
data_a[38] => altsyncram_sbg1:auto_generated.data_a[38]
data_a[39] => altsyncram_sbg1:auto_generated.data_a[39]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
address_a[0] => altsyncram_sbg1:auto_generated.address_a[0]
address_a[1] => altsyncram_sbg1:auto_generated.address_a[1]
address_a[2] => altsyncram_sbg1:auto_generated.address_a[2]
address_a[3] => altsyncram_sbg1:auto_generated.address_a[3]
address_a[4] => altsyncram_sbg1:auto_generated.address_a[4]
address_a[5] => altsyncram_sbg1:auto_generated.address_a[5]
address_a[6] => altsyncram_sbg1:auto_generated.address_a[6]
address_a[7] => altsyncram_sbg1:auto_generated.address_a[7]
address_a[8] => altsyncram_sbg1:auto_generated.address_a[8]
address_a[9] => altsyncram_sbg1:auto_generated.address_a[9]
address_a[10] => altsyncram_sbg1:auto_generated.address_a[10]
address_b[0] => altsyncram_sbg1:auto_generated.address_b[0]
address_b[1] => altsyncram_sbg1:auto_generated.address_b[1]
address_b[2] => altsyncram_sbg1:auto_generated.address_b[2]
address_b[3] => altsyncram_sbg1:auto_generated.address_b[3]
address_b[4] => altsyncram_sbg1:auto_generated.address_b[4]
address_b[5] => altsyncram_sbg1:auto_generated.address_b[5]
address_b[6] => altsyncram_sbg1:auto_generated.address_b[6]
address_b[7] => altsyncram_sbg1:auto_generated.address_b[7]
address_b[8] => altsyncram_sbg1:auto_generated.address_b[8]
address_b[9] => altsyncram_sbg1:auto_generated.address_b[9]
address_b[10] => altsyncram_sbg1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sbg1:auto_generated.clock0
clock1 => altsyncram_sbg1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_b[0] <= altsyncram_sbg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_sbg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_sbg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_sbg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_sbg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_sbg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_sbg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_sbg1:auto_generated.q_b[7]
q_b[8] <= altsyncram_sbg1:auto_generated.q_b[8]
q_b[9] <= altsyncram_sbg1:auto_generated.q_b[9]
q_b[10] <= altsyncram_sbg1:auto_generated.q_b[10]
q_b[11] <= altsyncram_sbg1:auto_generated.q_b[11]
q_b[12] <= altsyncram_sbg1:auto_generated.q_b[12]
q_b[13] <= altsyncram_sbg1:auto_generated.q_b[13]
q_b[14] <= altsyncram_sbg1:auto_generated.q_b[14]
q_b[15] <= altsyncram_sbg1:auto_generated.q_b[15]
q_b[16] <= altsyncram_sbg1:auto_generated.q_b[16]
q_b[17] <= altsyncram_sbg1:auto_generated.q_b[17]
q_b[18] <= altsyncram_sbg1:auto_generated.q_b[18]
q_b[19] <= altsyncram_sbg1:auto_generated.q_b[19]
q_b[20] <= altsyncram_sbg1:auto_generated.q_b[20]
q_b[21] <= altsyncram_sbg1:auto_generated.q_b[21]
q_b[22] <= altsyncram_sbg1:auto_generated.q_b[22]
q_b[23] <= altsyncram_sbg1:auto_generated.q_b[23]
q_b[24] <= altsyncram_sbg1:auto_generated.q_b[24]
q_b[25] <= altsyncram_sbg1:auto_generated.q_b[25]
q_b[26] <= altsyncram_sbg1:auto_generated.q_b[26]
q_b[27] <= altsyncram_sbg1:auto_generated.q_b[27]
q_b[28] <= altsyncram_sbg1:auto_generated.q_b[28]
q_b[29] <= altsyncram_sbg1:auto_generated.q_b[29]
q_b[30] <= altsyncram_sbg1:auto_generated.q_b[30]
q_b[31] <= altsyncram_sbg1:auto_generated.q_b[31]
q_b[32] <= altsyncram_sbg1:auto_generated.q_b[32]
q_b[33] <= altsyncram_sbg1:auto_generated.q_b[33]
q_b[34] <= altsyncram_sbg1:auto_generated.q_b[34]
q_b[35] <= altsyncram_sbg1:auto_generated.q_b[35]
q_b[36] <= altsyncram_sbg1:auto_generated.q_b[36]
q_b[37] <= altsyncram_sbg1:auto_generated.q_b[37]
q_b[38] <= altsyncram_sbg1:auto_generated.q_b[38]
q_b[39] <= altsyncram_sbg1:auto_generated.q_b[39]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_sbg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT
clk => b_int[10].CLK
clk => b_int[9].CLK
clk => b_int[8].CLK
clk => b_int[7].CLK
clk => b_int[6].CLK
clk => b_int[5].CLK
clk => b_int[4].CLK
clk => b_int[3].CLK
clk => b_int[2].CLK
clk => b_int[1].CLK
clk => b_int[0].CLK
clk => b_out[10]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[0]~reg0.CLK
clkena => always1~0.IN0
reset => b_int[10].ACLR
reset => b_int[9].ACLR
reset => b_int[8].ACLR
reset => b_int[7].ACLR
reset => b_int[6].ACLR
reset => b_int[5].ACLR
reset => b_int[4].ACLR
reset => b_int[3].ACLR
reset => b_int[2].ACLR
reset => b_int[1].ACLR
reset => b_int[0].PRESET
reset => b_out[10]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
enable => always1~0.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD
clk => b_int[10].CLK
clk => b_int[9].CLK
clk => b_int[8].CLK
clk => b_int[7].CLK
clk => b_int[6].CLK
clk => b_int[5].CLK
clk => b_int[4].CLK
clk => b_int[3].CLK
clk => b_int[2].CLK
clk => b_int[1].CLK
clk => b_int[0].CLK
clk => b_out[10]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[0]~reg0.CLK
clkena => always1~0.IN0
reset => b_int[10].ACLR
reset => b_int[9].ACLR
reset => b_int[8].ACLR
reset => b_int[7].ACLR
reset => b_int[6].ACLR
reset => b_int[5].ACLR
reset => b_int[4].ACLR
reset => b_int[3].ACLR
reset => b_int[2].ACLR
reset => b_int[1].ACLR
reset => b_int[0].PRESET
reset => b_out[10]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
enable => always1~0.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1
clk => clk~0.IN11
reset_n => reset_n~0.IN11
din[0] => din[0]~10.IN1
din[1] => din[1]~9.IN1
din[2] => din[2]~8.IN1
din[3] => din[3]~7.IN1
din[4] => din[4]~6.IN1
din[5] => din[5]~5.IN1
din[6] => din[6]~4.IN1
din[7] => din[7]~3.IN1
din[8] => din[8]~2.IN1
din[9] => din[9]~1.IN1
din[10] => din[10]~0.IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout
dout[4] <= altera_std_synchronizer:sync[4].u.dout
dout[5] <= altera_std_synchronizer:sync[5].u.dout
dout[6] <= altera_std_synchronizer:sync[6].u.dout
dout[7] <= altera_std_synchronizer:sync[7].u.dout
dout[8] <= altera_std_synchronizer:sync[8].u.dout
dout[9] <= altera_std_synchronizer:sync[9].u.dout
dout[10] <= altera_std_synchronizer:sync[10].u.dout


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2
clk => clk~0.IN11
reset_n => reset_n~0.IN11
din[0] => din[0]~10.IN1
din[1] => din[1]~9.IN1
din[2] => din[2]~8.IN1
din[3] => din[3]~7.IN1
din[4] => din[4]~6.IN1
din[5] => din[5]~5.IN1
din[6] => din[6]~4.IN1
din[7] => din[7]~3.IN1
din[8] => din[8]~2.IN1
din[9] => din[9]~1.IN1
din[10] => din[10]~0.IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout
dout[4] <= altera_std_synchronizer:sync[4].u.dout
dout[5] <= altera_std_synchronizer:sync[5].u.dout
dout[6] <= altera_std_synchronizer:sync[6].u.dout
dout[7] <= altera_std_synchronizer:sync[7].u.dout
dout[8] <= altera_std_synchronizer:sync[8].u.dout
dout[9] <= altera_std_synchronizer:sync[9].u.dout
dout[10] <= altera_std_synchronizer:sync[10].u.dout


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS
reset_wclk => reset_wclk~0.IN1
reset_rclk => reset_rclk~0.IN1
wclk => wclk~0.IN2
wclk_ena => wclk_ena~0.IN1
wren => wren~0.IN2
din[0] => din[0]~22.IN1
din[1] => din[1]~21.IN1
din[2] => din[2]~20.IN1
din[3] => din[3]~19.IN1
din[4] => din[4]~18.IN1
din[5] => din[5]~17.IN1
din[6] => din[6]~16.IN1
din[7] => din[7]~15.IN1
din[8] => din[8]~14.IN1
din[9] => din[9]~13.IN1
din[10] => din[10]~12.IN1
din[11] => din[11]~11.IN1
din[12] => din[12]~10.IN1
din[13] => din[13]~9.IN1
din[14] => din[14]~8.IN1
din[15] => din[15]~7.IN1
din[16] => din[16]~6.IN1
din[17] => din[17]~5.IN1
din[18] => din[18]~4.IN1
din[19] => din[19]~3.IN1
din[20] => din[20]~2.IN1
din[21] => din[21]~1.IN1
din[22] => din[22]~0.IN1
rclk => rclk~0.IN2
rclk_ena => rclk_ena~0.IN1
rden => rden~0.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0]~22.IN1
data[1] => data[1]~21.IN1
data[2] => data[2]~20.IN1
data[3] => data[3]~19.IN1
data[4] => data[4]~18.IN1
data[5] => data[5]~17.IN1
data[6] => data[6]~16.IN1
data[7] => data[7]~15.IN1
data[8] => data[8]~14.IN1
data[9] => data[9]~13.IN1
data[10] => data[10]~12.IN1
data[11] => data[11]~11.IN1
data[12] => data[12]~10.IN1
data[13] => data[13]~9.IN1
data[14] => data[14]~8.IN1
data[15] => data[15]~7.IN1
data[16] => data[16]~6.IN1
data[17] => data[17]~5.IN1
data[18] => data[18]~4.IN1
data[19] => data[19]~3.IN1
data[20] => data[20]~2.IN1
data[21] => data[21]~1.IN1
data[22] => data[22]~0.IN1
rdaddress[0] => rdaddress[0]~8.IN1
rdaddress[1] => rdaddress[1]~7.IN1
rdaddress[2] => rdaddress[2]~6.IN1
rdaddress[3] => rdaddress[3]~5.IN1
rdaddress[4] => rdaddress[4]~4.IN1
rdaddress[5] => rdaddress[5]~3.IN1
rdaddress[6] => rdaddress[6]~2.IN1
rdaddress[7] => rdaddress[7]~1.IN1
rdaddress[8] => rdaddress[8]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~8.IN1
wraddress[1] => wraddress[1]~7.IN1
wraddress[2] => wraddress[2]~6.IN1
wraddress[3] => wraddress[3]~5.IN1
wraddress[4] => wraddress[4]~4.IN1
wraddress[5] => wraddress[5]~3.IN1
wraddress[6] => wraddress[6]~2.IN1
wraddress[7] => wraddress[7]~1.IN1
wraddress[8] => wraddress[8]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_06g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_06g1:auto_generated.data_a[0]
data_a[1] => altsyncram_06g1:auto_generated.data_a[1]
data_a[2] => altsyncram_06g1:auto_generated.data_a[2]
data_a[3] => altsyncram_06g1:auto_generated.data_a[3]
data_a[4] => altsyncram_06g1:auto_generated.data_a[4]
data_a[5] => altsyncram_06g1:auto_generated.data_a[5]
data_a[6] => altsyncram_06g1:auto_generated.data_a[6]
data_a[7] => altsyncram_06g1:auto_generated.data_a[7]
data_a[8] => altsyncram_06g1:auto_generated.data_a[8]
data_a[9] => altsyncram_06g1:auto_generated.data_a[9]
data_a[10] => altsyncram_06g1:auto_generated.data_a[10]
data_a[11] => altsyncram_06g1:auto_generated.data_a[11]
data_a[12] => altsyncram_06g1:auto_generated.data_a[12]
data_a[13] => altsyncram_06g1:auto_generated.data_a[13]
data_a[14] => altsyncram_06g1:auto_generated.data_a[14]
data_a[15] => altsyncram_06g1:auto_generated.data_a[15]
data_a[16] => altsyncram_06g1:auto_generated.data_a[16]
data_a[17] => altsyncram_06g1:auto_generated.data_a[17]
data_a[18] => altsyncram_06g1:auto_generated.data_a[18]
data_a[19] => altsyncram_06g1:auto_generated.data_a[19]
data_a[20] => altsyncram_06g1:auto_generated.data_a[20]
data_a[21] => altsyncram_06g1:auto_generated.data_a[21]
data_a[22] => altsyncram_06g1:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
address_a[0] => altsyncram_06g1:auto_generated.address_a[0]
address_a[1] => altsyncram_06g1:auto_generated.address_a[1]
address_a[2] => altsyncram_06g1:auto_generated.address_a[2]
address_a[3] => altsyncram_06g1:auto_generated.address_a[3]
address_a[4] => altsyncram_06g1:auto_generated.address_a[4]
address_a[5] => altsyncram_06g1:auto_generated.address_a[5]
address_a[6] => altsyncram_06g1:auto_generated.address_a[6]
address_a[7] => altsyncram_06g1:auto_generated.address_a[7]
address_a[8] => altsyncram_06g1:auto_generated.address_a[8]
address_b[0] => altsyncram_06g1:auto_generated.address_b[0]
address_b[1] => altsyncram_06g1:auto_generated.address_b[1]
address_b[2] => altsyncram_06g1:auto_generated.address_b[2]
address_b[3] => altsyncram_06g1:auto_generated.address_b[3]
address_b[4] => altsyncram_06g1:auto_generated.address_b[4]
address_b[5] => altsyncram_06g1:auto_generated.address_b[5]
address_b[6] => altsyncram_06g1:auto_generated.address_b[6]
address_b[7] => altsyncram_06g1:auto_generated.address_b[7]
address_b[8] => altsyncram_06g1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_06g1:auto_generated.clock0
clock1 => altsyncram_06g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_b[0] <= altsyncram_06g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_06g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_06g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_06g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_06g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_06g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_06g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_06g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_06g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_06g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_06g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_06g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_06g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_06g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_06g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_06g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_06g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_06g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_06g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_06g1:auto_generated.q_b[19]
q_b[20] <= altsyncram_06g1:auto_generated.q_b[20]
q_b[21] <= altsyncram_06g1:auto_generated.q_b[21]
q_b[22] <= altsyncram_06g1:auto_generated.q_b[22]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_06g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT
clk => b_int[8].CLK
clk => b_int[7].CLK
clk => b_int[6].CLK
clk => b_int[5].CLK
clk => b_int[4].CLK
clk => b_int[3].CLK
clk => b_int[2].CLK
clk => b_int[1].CLK
clk => b_int[0].CLK
clk => b_out[8]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[0]~reg0.CLK
clkena => always1~0.IN0
reset => b_int[8].ACLR
reset => b_int[7].ACLR
reset => b_int[6].ACLR
reset => b_int[5].ACLR
reset => b_int[4].ACLR
reset => b_int[3].ACLR
reset => b_int[2].ACLR
reset => b_int[1].ACLR
reset => b_int[0].PRESET
reset => b_out[8]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
enable => always1~0.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD
clk => b_int[8].CLK
clk => b_int[7].CLK
clk => b_int[6].CLK
clk => b_int[5].CLK
clk => b_int[4].CLK
clk => b_int[3].CLK
clk => b_int[2].CLK
clk => b_int[1].CLK
clk => b_int[0].CLK
clk => b_out[8]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[0]~reg0.CLK
clkena => b_int[8].ENA
clkena => b_int[7].ENA
clkena => b_int[6].ENA
clkena => b_int[5].ENA
clkena => b_int[4].ENA
clkena => b_int[3].ENA
clkena => b_int[2].ENA
clkena => b_int[1].ENA
clkena => b_out[0]~reg0.ENA
clkena => b_int[0].ENA
clkena => b_out[8]~reg0.ENA
clkena => b_out[7]~reg0.ENA
clkena => b_out[6]~reg0.ENA
clkena => b_out[5]~reg0.ENA
clkena => b_out[4]~reg0.ENA
clkena => b_out[3]~reg0.ENA
clkena => b_out[2]~reg0.ENA
clkena => b_out[1]~reg0.ENA
reset => b_int[8].ACLR
reset => b_int[7].ACLR
reset => b_int[6].ACLR
reset => b_int[5].ACLR
reset => b_int[4].ACLR
reset => b_int[3].ACLR
reset => b_int[2].ACLR
reset => b_int[1].ACLR
reset => b_int[0].PRESET
reset => b_out[8]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
enable => b_out~8.OUTPUTSELECT
enable => b_out~7.OUTPUTSELECT
enable => b_out~6.OUTPUTSELECT
enable => b_out~5.OUTPUTSELECT
enable => b_out~4.OUTPUTSELECT
enable => b_out~3.OUTPUTSELECT
enable => b_out~2.OUTPUTSELECT
enable => b_out~1.OUTPUTSELECT
enable => b_out~0.OUTPUTSELECT
enable => b_int~17.OUTPUTSELECT
enable => b_int~16.OUTPUTSELECT
enable => b_int~15.OUTPUTSELECT
enable => b_int~14.OUTPUTSELECT
enable => b_int~13.OUTPUTSELECT
enable => b_int~12.OUTPUTSELECT
enable => b_int~11.OUTPUTSELECT
enable => b_int~10.OUTPUTSELECT
enable => b_int~9.OUTPUTSELECT
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF
col => ~NO_FANOUT~
crs => ~NO_FANOUT~
half_duplex_ena => ~NO_FANOUT~
excess_col <= <GND>
late_col <= <GND>
tx_clk_ena => ~NO_FANOUT~
reset_tx_clk => reset_tx_clk~0.IN2
reset_ff_tx_clk => reset_ff_tx_clk~0.IN2
tx_shift16 => ~NO_FANOUT~
ff_tx_clk => ff_tx_clk~0.IN2
ff_tx_data[0] => data_din[0].IN1
ff_tx_data[1] => data_din[1].IN1
ff_tx_data[2] => data_din[2].IN1
ff_tx_data[3] => data_din[3].IN1
ff_tx_data[4] => data_din[4].IN1
ff_tx_data[5] => data_din[5].IN1
ff_tx_data[6] => data_din[6].IN1
ff_tx_data[7] => data_din[7].IN1
ff_tx_data[8] => data_din[8].IN1
ff_tx_data[9] => data_din[9].IN1
ff_tx_data[10] => data_din[10].IN1
ff_tx_data[11] => data_din[11].IN1
ff_tx_data[12] => data_din[12].IN1
ff_tx_data[13] => data_din[13].IN1
ff_tx_data[14] => data_din[14].IN1
ff_tx_data[15] => data_din[15].IN1
ff_tx_data[16] => data_din[16].IN1
ff_tx_data[17] => data_din[17].IN1
ff_tx_data[18] => data_din[18].IN1
ff_tx_data[19] => data_din[19].IN1
ff_tx_data[20] => data_din[20].IN1
ff_tx_data[21] => data_din[21].IN1
ff_tx_data[22] => data_din[22].IN1
ff_tx_data[23] => data_din[23].IN1
ff_tx_data[24] => data_din[24].IN1
ff_tx_data[25] => data_din[25].IN1
ff_tx_data[26] => data_din[26].IN1
ff_tx_data[27] => data_din[27].IN1
ff_tx_data[28] => data_din[28].IN1
ff_tx_data[29] => data_din[29].IN1
ff_tx_data[30] => data_din[30].IN1
ff_tx_data[31] => data_din[31].IN1
ff_tx_mod[0] => data_din[33].IN1
ff_tx_mod[1] => data_din[34].IN1
ff_tx_sop => data_din[32].IN1
ff_tx_eop => data_din[35].IN1
ff_tx_err => err_sig.IN1
ff_tx_wren => comb~1.IN1
ff_tx_wren => comb~0.IN1
ff_crc_fwd => crc_fwd_sig.IN1
ff_tx_rdy <= ff_tx_rdy~0.DB_MAX_OUTPUT_PORT_TYPE
ff_tx_septy <= altera_tse_a_fifo_opt_1246:TX_DATA.septy
tx_clk => tx_clk~0.IN2
tx_stat_empty <= altera_tse_a_fifo_13:TX_STATUS.empty
tx_stat[0] <= tx_stat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat[1] <= tx_stat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat_rden => stat_rden.IN1
sav_section[0] => sav_section[0]~10.IN1
sav_section[1] => sav_section[1]~9.IN1
sav_section[2] => sav_section[2]~8.IN1
sav_section[3] => sav_section[3]~7.IN1
sav_section[4] => sav_section[4]~6.IN1
sav_section[5] => sav_section[5]~5.IN1
sav_section[6] => sav_section[6]~4.IN1
sav_section[7] => sav_section[7]~3.IN1
sav_section[8] => sav_section[8]~2.IN1
sav_section[9] => sav_section[9]~1.IN1
sav_section[10] => sav_section[10]~0.IN1
septy_section[0] => septy_section[0]~10.IN1
septy_section[1] => septy_section[1]~9.IN1
septy_section[2] => septy_section[2]~8.IN1
septy_section[3] => septy_section[3]~7.IN1
septy_section[4] => septy_section[4]~6.IN1
septy_section[5] => septy_section[5]~5.IN1
septy_section[6] => septy_section[6]~4.IN1
septy_section[7] => septy_section[7]~3.IN1
septy_section[8] => septy_section[8]~2.IN1
septy_section[9] => septy_section[9]~1.IN1
septy_section[10] => septy_section[10]~0.IN1
af_level[0] => af_level[0]~10.IN1
af_level[1] => af_level[1]~9.IN1
af_level[2] => af_level[2]~8.IN1
af_level[3] => af_level[3]~7.IN1
af_level[4] => af_level[4]~6.IN1
af_level[5] => af_level[5]~5.IN1
af_level[6] => af_level[6]~4.IN1
af_level[7] => af_level[7]~3.IN1
af_level[8] => af_level[8]~2.IN1
af_level[9] => af_level[9]~1.IN1
af_level[10] => af_level[10]~0.IN1
ae_level[0] => ae_level[0]~10.IN1
ae_level[1] => ae_level[1]~9.IN1
ae_level[2] => ae_level[2]~8.IN1
ae_level[3] => ae_level[3]~7.IN1
ae_level[4] => ae_level[4]~6.IN1
ae_level[5] => ae_level[5]~5.IN1
ae_level[6] => ae_level[6]~4.IN1
ae_level[7] => ae_level[7]~3.IN1
ae_level[8] => ae_level[8]~2.IN1
ae_level[9] => ae_level[9]~1.IN1
ae_level[10] => ae_level[10]~0.IN1
mac_ena <= <VCC>
tx_data_int[0] <= dout_reg_sft[24].DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[1] <= dout_reg_sft[25].DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[2] <= dout_reg_sft[26].DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[3] <= dout_reg_sft[27].DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[4] <= dout_reg_sft[28].DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[5] <= dout_reg_sft[29].DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[6] <= dout_reg_sft[30].DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[7] <= dout_reg_sft[31].DB_MAX_OUTPUT_PORT_TYPE
tx_sav_int <= altera_tse_a_fifo_opt_1246:TX_DATA.sav
tx_empty <= tx_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_a_full <= altera_tse_a_fifo_opt_1246:TX_DATA.afull
tx_a_empty <= altera_tse_a_fifo_opt_1246:TX_DATA.aempty
tx_sop_int <= sop_reg.DB_MAX_OUTPUT_PORT_TYPE
tx_eop_int <= eop_sft[0].DB_MAX_OUTPUT_PORT_TYPE
tx_rden_int => eop_sft~3.OUTPUTSELECT
tx_rden_int => eop_sft~2.OUTPUTSELECT
tx_rden_int => eop_sft~1.OUTPUTSELECT
tx_rden_int => eop_sft~0.OUTPUTSELECT
tx_rden_int => sop_reg~0.OUTPUTSELECT
tx_rden_int => dout_reg_sft~23.OUTPUTSELECT
tx_rden_int => dout_reg_sft~22.OUTPUTSELECT
tx_rden_int => dout_reg_sft~21.OUTPUTSELECT
tx_rden_int => dout_reg_sft~20.OUTPUTSELECT
tx_rden_int => dout_reg_sft~19.OUTPUTSELECT
tx_rden_int => dout_reg_sft~18.OUTPUTSELECT
tx_rden_int => dout_reg_sft~17.OUTPUTSELECT
tx_rden_int => dout_reg_sft~16.OUTPUTSELECT
tx_rden_int => dout_reg_sft~15.OUTPUTSELECT
tx_rden_int => dout_reg_sft~14.OUTPUTSELECT
tx_rden_int => dout_reg_sft~13.OUTPUTSELECT
tx_rden_int => dout_reg_sft~12.OUTPUTSELECT
tx_rden_int => dout_reg_sft~11.OUTPUTSELECT
tx_rden_int => dout_reg_sft~10.OUTPUTSELECT
tx_rden_int => dout_reg_sft~9.OUTPUTSELECT
tx_rden_int => dout_reg_sft~8.OUTPUTSELECT
tx_rden_int => dout_reg_sft~7.OUTPUTSELECT
tx_rden_int => dout_reg_sft~6.OUTPUTSELECT
tx_rden_int => dout_reg_sft~5.OUTPUTSELECT
tx_rden_int => dout_reg_sft~4.OUTPUTSELECT
tx_rden_int => dout_reg_sft~3.OUTPUTSELECT
tx_rden_int => dout_reg_sft~2.OUTPUTSELECT
tx_rden_int => dout_reg_sft~1.OUTPUTSELECT
tx_rden_int => dout_reg_sft~0.OUTPUTSELECT
tx_rden_int => always1~0.IN0
tx_rden_int => tx_rden32~0.IN0
tx_rden_int => byte_empty~3.OUTPUTSELECT
tx_rden_int => byte_empty~2.OUTPUTSELECT


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA
reset_wclk => reset_wclk~0.IN1
reset_rclk => reset_rclk~0.IN1
wclk => wclk~0.IN3
wclk_ena => wclk_ena~0.IN1
wren => write_reg.IN2
din[0] => din_reg[0].IN1
din[1] => din_reg[1].IN1
din[2] => din_reg[2].IN1
din[3] => din_reg[3].IN1
din[4] => din_reg[4].IN1
din[5] => din_reg[5].IN1
din[6] => din_reg[6].IN1
din[7] => din_reg[7].IN1
din[8] => din_reg[8].IN1
din[9] => din_reg[9].IN1
din[10] => din_reg[10].IN1
din[11] => din_reg[11].IN1
din[12] => din_reg[12].IN1
din[13] => din_reg[13].IN1
din[14] => din_reg[14].IN1
din[15] => din_reg[15].IN1
din[16] => din_reg[16].IN1
din[17] => din_reg[17].IN1
din[18] => din_reg[18].IN1
din[19] => din_reg[19].IN1
din[20] => din_reg[20].IN1
din[21] => din_reg[21].IN1
din[22] => din_reg[22].IN1
din[23] => din_reg[23].IN1
din[24] => din_reg[24].IN1
din[25] => din_reg[25].IN1
din[26] => din_reg[26].IN1
din[27] => din_reg[27].IN1
din[28] => din_reg[28].IN1
din[29] => din_reg[29].IN1
din[30] => din_reg[30].IN1
din[31] => din_reg[31].IN1
din[32] => din_reg[32].IN1
din[33] => din_reg[33].IN1
din[34] => din_reg[34].IN1
din[35] => din_reg[35].IN1
rclk => rclk~0.IN3
rclk_ena => rclk_ena~0.IN1
rden => rden~0.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[23] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[24] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[25] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[26] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[27] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[28] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[29] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[30] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[31] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[32] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[33] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[34] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[35] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
section[0] => LessThan4.IN11
section[0] => Equal3.IN0
section[1] => LessThan4.IN10
section[1] => Equal3.IN1
section[2] => LessThan4.IN9
section[2] => Equal3.IN2
section[3] => LessThan4.IN8
section[3] => Equal3.IN3
section[4] => LessThan4.IN7
section[4] => Equal3.IN4
section[5] => LessThan4.IN6
section[5] => Equal3.IN5
section[6] => LessThan4.IN5
section[6] => Equal3.IN6
section[7] => LessThan4.IN4
section[7] => Equal3.IN7
section[8] => LessThan4.IN3
section[8] => Equal3.IN8
section[9] => LessThan4.IN2
section[9] => Equal3.IN9
section[10] => LessThan4.IN1
section[10] => Equal3.IN10
sect_e[0] => LessThan2.IN11
sect_e[0] => Equal1.IN0
sect_e[1] => LessThan2.IN10
sect_e[1] => Equal1.IN1
sect_e[2] => LessThan2.IN9
sect_e[2] => Equal1.IN2
sect_e[3] => LessThan2.IN8
sect_e[3] => Equal1.IN3
sect_e[4] => LessThan2.IN7
sect_e[4] => Equal1.IN4
sect_e[5] => LessThan2.IN6
sect_e[5] => Equal1.IN5
sect_e[6] => LessThan2.IN5
sect_e[6] => Equal1.IN6
sect_e[7] => LessThan2.IN4
sect_e[7] => Equal1.IN7
sect_e[8] => LessThan2.IN3
sect_e[8] => Equal1.IN8
sect_e[9] => LessThan2.IN2
sect_e[9] => Equal1.IN9
sect_e[10] => LessThan2.IN1
sect_e[10] => Equal1.IN10
af_level[0] => Equal0.IN0
af_level[0] => LessThan0.IN11
af_level[1] => Equal0.IN1
af_level[1] => LessThan0.IN10
af_level[2] => Equal0.IN2
af_level[2] => LessThan0.IN9
af_level[3] => Equal0.IN3
af_level[3] => LessThan0.IN8
af_level[4] => Equal0.IN4
af_level[4] => LessThan0.IN7
af_level[5] => Equal0.IN5
af_level[5] => LessThan0.IN6
af_level[6] => Equal0.IN6
af_level[6] => LessThan0.IN5
af_level[7] => Equal0.IN7
af_level[7] => LessThan0.IN4
af_level[8] => Equal0.IN8
af_level[8] => LessThan0.IN3
af_level[9] => Equal0.IN9
af_level[9] => LessThan0.IN2
af_level[10] => Equal0.IN10
af_level[10] => LessThan0.IN1
ae_level[0] => LessThan3.IN22
ae_level[0] => Equal2.IN0
ae_level[1] => LessThan3.IN21
ae_level[1] => Equal2.IN1
ae_level[2] => LessThan3.IN20
ae_level[2] => Equal2.IN2
ae_level[3] => LessThan3.IN19
ae_level[3] => Equal2.IN3
ae_level[4] => LessThan3.IN18
ae_level[4] => Equal2.IN4
ae_level[5] => LessThan3.IN17
ae_level[5] => Equal2.IN5
ae_level[6] => LessThan3.IN16
ae_level[6] => Equal2.IN6
ae_level[7] => LessThan3.IN15
ae_level[7] => Equal2.IN7
ae_level[8] => LessThan3.IN14
ae_level[8] => Equal2.IN8
ae_level[9] => LessThan3.IN13
ae_level[9] => Equal2.IN9
ae_level[10] => LessThan3.IN12
ae_level[10] => Equal2.IN10
sav <= sav_flag.DB_MAX_OUTPUT_PORT_TYPE
septy <= septy_flag.DB_MAX_OUTPUT_PORT_TYPE
afull <= afull_flag.DB_MAX_OUTPUT_PORT_TYPE
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0]~35.IN1
data[1] => data[1]~34.IN1
data[2] => data[2]~33.IN1
data[3] => data[3]~32.IN1
data[4] => data[4]~31.IN1
data[5] => data[5]~30.IN1
data[6] => data[6]~29.IN1
data[7] => data[7]~28.IN1
data[8] => data[8]~27.IN1
data[9] => data[9]~26.IN1
data[10] => data[10]~25.IN1
data[11] => data[11]~24.IN1
data[12] => data[12]~23.IN1
data[13] => data[13]~22.IN1
data[14] => data[14]~21.IN1
data[15] => data[15]~20.IN1
data[16] => data[16]~19.IN1
data[17] => data[17]~18.IN1
data[18] => data[18]~17.IN1
data[19] => data[19]~16.IN1
data[20] => data[20]~15.IN1
data[21] => data[21]~14.IN1
data[22] => data[22]~13.IN1
data[23] => data[23]~12.IN1
data[24] => data[24]~11.IN1
data[25] => data[25]~10.IN1
data[26] => data[26]~9.IN1
data[27] => data[27]~8.IN1
data[28] => data[28]~7.IN1
data[29] => data[29]~6.IN1
data[30] => data[30]~5.IN1
data[31] => data[31]~4.IN1
data[32] => data[32]~3.IN1
data[33] => data[33]~2.IN1
data[34] => data[34]~1.IN1
data[35] => data[35]~0.IN1
rdaddress[0] => rdaddress[0]~10.IN1
rdaddress[1] => rdaddress[1]~9.IN1
rdaddress[2] => rdaddress[2]~8.IN1
rdaddress[3] => rdaddress[3]~7.IN1
rdaddress[4] => rdaddress[4]~6.IN1
rdaddress[5] => rdaddress[5]~5.IN1
rdaddress[6] => rdaddress[6]~4.IN1
rdaddress[7] => rdaddress[7]~3.IN1
rdaddress[8] => rdaddress[8]~2.IN1
rdaddress[9] => rdaddress[9]~1.IN1
rdaddress[10] => rdaddress[10]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~10.IN1
wraddress[1] => wraddress[1]~9.IN1
wraddress[2] => wraddress[2]~8.IN1
wraddress[3] => wraddress[3]~7.IN1
wraddress[4] => wraddress[4]~6.IN1
wraddress[5] => wraddress[5]~5.IN1
wraddress[6] => wraddress[6]~4.IN1
wraddress[7] => wraddress[7]~3.IN1
wraddress[8] => wraddress[8]~2.IN1
wraddress[9] => wraddress[9]~1.IN1
wraddress[10] => wraddress[10]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_6cg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6cg1:auto_generated.data_a[0]
data_a[1] => altsyncram_6cg1:auto_generated.data_a[1]
data_a[2] => altsyncram_6cg1:auto_generated.data_a[2]
data_a[3] => altsyncram_6cg1:auto_generated.data_a[3]
data_a[4] => altsyncram_6cg1:auto_generated.data_a[4]
data_a[5] => altsyncram_6cg1:auto_generated.data_a[5]
data_a[6] => altsyncram_6cg1:auto_generated.data_a[6]
data_a[7] => altsyncram_6cg1:auto_generated.data_a[7]
data_a[8] => altsyncram_6cg1:auto_generated.data_a[8]
data_a[9] => altsyncram_6cg1:auto_generated.data_a[9]
data_a[10] => altsyncram_6cg1:auto_generated.data_a[10]
data_a[11] => altsyncram_6cg1:auto_generated.data_a[11]
data_a[12] => altsyncram_6cg1:auto_generated.data_a[12]
data_a[13] => altsyncram_6cg1:auto_generated.data_a[13]
data_a[14] => altsyncram_6cg1:auto_generated.data_a[14]
data_a[15] => altsyncram_6cg1:auto_generated.data_a[15]
data_a[16] => altsyncram_6cg1:auto_generated.data_a[16]
data_a[17] => altsyncram_6cg1:auto_generated.data_a[17]
data_a[18] => altsyncram_6cg1:auto_generated.data_a[18]
data_a[19] => altsyncram_6cg1:auto_generated.data_a[19]
data_a[20] => altsyncram_6cg1:auto_generated.data_a[20]
data_a[21] => altsyncram_6cg1:auto_generated.data_a[21]
data_a[22] => altsyncram_6cg1:auto_generated.data_a[22]
data_a[23] => altsyncram_6cg1:auto_generated.data_a[23]
data_a[24] => altsyncram_6cg1:auto_generated.data_a[24]
data_a[25] => altsyncram_6cg1:auto_generated.data_a[25]
data_a[26] => altsyncram_6cg1:auto_generated.data_a[26]
data_a[27] => altsyncram_6cg1:auto_generated.data_a[27]
data_a[28] => altsyncram_6cg1:auto_generated.data_a[28]
data_a[29] => altsyncram_6cg1:auto_generated.data_a[29]
data_a[30] => altsyncram_6cg1:auto_generated.data_a[30]
data_a[31] => altsyncram_6cg1:auto_generated.data_a[31]
data_a[32] => altsyncram_6cg1:auto_generated.data_a[32]
data_a[33] => altsyncram_6cg1:auto_generated.data_a[33]
data_a[34] => altsyncram_6cg1:auto_generated.data_a[34]
data_a[35] => altsyncram_6cg1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_6cg1:auto_generated.address_a[0]
address_a[1] => altsyncram_6cg1:auto_generated.address_a[1]
address_a[2] => altsyncram_6cg1:auto_generated.address_a[2]
address_a[3] => altsyncram_6cg1:auto_generated.address_a[3]
address_a[4] => altsyncram_6cg1:auto_generated.address_a[4]
address_a[5] => altsyncram_6cg1:auto_generated.address_a[5]
address_a[6] => altsyncram_6cg1:auto_generated.address_a[6]
address_a[7] => altsyncram_6cg1:auto_generated.address_a[7]
address_a[8] => altsyncram_6cg1:auto_generated.address_a[8]
address_a[9] => altsyncram_6cg1:auto_generated.address_a[9]
address_a[10] => altsyncram_6cg1:auto_generated.address_a[10]
address_b[0] => altsyncram_6cg1:auto_generated.address_b[0]
address_b[1] => altsyncram_6cg1:auto_generated.address_b[1]
address_b[2] => altsyncram_6cg1:auto_generated.address_b[2]
address_b[3] => altsyncram_6cg1:auto_generated.address_b[3]
address_b[4] => altsyncram_6cg1:auto_generated.address_b[4]
address_b[5] => altsyncram_6cg1:auto_generated.address_b[5]
address_b[6] => altsyncram_6cg1:auto_generated.address_b[6]
address_b[7] => altsyncram_6cg1:auto_generated.address_b[7]
address_b[8] => altsyncram_6cg1:auto_generated.address_b[8]
address_b[9] => altsyncram_6cg1:auto_generated.address_b[9]
address_b[10] => altsyncram_6cg1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6cg1:auto_generated.clock0
clock1 => altsyncram_6cg1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_6cg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_6cg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_6cg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_6cg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_6cg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_6cg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_6cg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_6cg1:auto_generated.q_b[7]
q_b[8] <= altsyncram_6cg1:auto_generated.q_b[8]
q_b[9] <= altsyncram_6cg1:auto_generated.q_b[9]
q_b[10] <= altsyncram_6cg1:auto_generated.q_b[10]
q_b[11] <= altsyncram_6cg1:auto_generated.q_b[11]
q_b[12] <= altsyncram_6cg1:auto_generated.q_b[12]
q_b[13] <= altsyncram_6cg1:auto_generated.q_b[13]
q_b[14] <= altsyncram_6cg1:auto_generated.q_b[14]
q_b[15] <= altsyncram_6cg1:auto_generated.q_b[15]
q_b[16] <= altsyncram_6cg1:auto_generated.q_b[16]
q_b[17] <= altsyncram_6cg1:auto_generated.q_b[17]
q_b[18] <= altsyncram_6cg1:auto_generated.q_b[18]
q_b[19] <= altsyncram_6cg1:auto_generated.q_b[19]
q_b[20] <= altsyncram_6cg1:auto_generated.q_b[20]
q_b[21] <= altsyncram_6cg1:auto_generated.q_b[21]
q_b[22] <= altsyncram_6cg1:auto_generated.q_b[22]
q_b[23] <= altsyncram_6cg1:auto_generated.q_b[23]
q_b[24] <= altsyncram_6cg1:auto_generated.q_b[24]
q_b[25] <= altsyncram_6cg1:auto_generated.q_b[25]
q_b[26] <= altsyncram_6cg1:auto_generated.q_b[26]
q_b[27] <= altsyncram_6cg1:auto_generated.q_b[27]
q_b[28] <= altsyncram_6cg1:auto_generated.q_b[28]
q_b[29] <= altsyncram_6cg1:auto_generated.q_b[29]
q_b[30] <= altsyncram_6cg1:auto_generated.q_b[30]
q_b[31] <= altsyncram_6cg1:auto_generated.q_b[31]
q_b[32] <= altsyncram_6cg1:auto_generated.q_b[32]
q_b[33] <= altsyncram_6cg1:auto_generated.q_b[33]
q_b[34] <= altsyncram_6cg1:auto_generated.q_b[34]
q_b[35] <= altsyncram_6cg1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6cg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT
clk => b_int[10].CLK
clk => b_int[9].CLK
clk => b_int[8].CLK
clk => b_int[7].CLK
clk => b_int[6].CLK
clk => b_int[5].CLK
clk => b_int[4].CLK
clk => b_int[3].CLK
clk => b_int[2].CLK
clk => b_int[1].CLK
clk => b_int[0].CLK
clk => b_out[10]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[0]~reg0.CLK
clkena => always1~0.IN0
reset => b_int[10].ACLR
reset => b_int[9].ACLR
reset => b_int[8].ACLR
reset => b_int[7].ACLR
reset => b_int[6].ACLR
reset => b_int[5].ACLR
reset => b_int[4].ACLR
reset => b_int[3].ACLR
reset => b_int[2].ACLR
reset => b_int[1].ACLR
reset => b_int[0].PRESET
reset => b_out[10]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
enable => always1~0.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD
clk => b_int[10].CLK
clk => b_int[9].CLK
clk => b_int[8].CLK
clk => b_int[7].CLK
clk => b_int[6].CLK
clk => b_int[5].CLK
clk => b_int[4].CLK
clk => b_int[3].CLK
clk => b_int[2].CLK
clk => b_int[1].CLK
clk => b_int[0].CLK
clk => b_out[10]~reg0.CLK
clk => b_out[9]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => g_out[10]~reg0.CLK
clk => g_out[9]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[0]~reg0.CLK
clkena => always1~0.IN0
reset => b_int[10].ACLR
reset => b_int[9].ACLR
reset => b_int[8].ACLR
reset => b_int[7].ACLR
reset => b_int[6].ACLR
reset => b_int[5].ACLR
reset => b_int[4].ACLR
reset => b_int[3].ACLR
reset => b_int[2].ACLR
reset => b_int[1].ACLR
reset => b_int[0].PRESET
reset => b_out[10]~reg0.ACLR
reset => b_out[9]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => g_out[10]~reg0.ACLR
reset => g_out[9]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
enable => always1~0.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[9] <= b_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[10] <= b_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[9] <= g_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[10] <= g_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1
clk => clk~0.IN11
reset_n => reset_n~0.IN11
din[0] => din[0]~10.IN1
din[1] => din[1]~9.IN1
din[2] => din[2]~8.IN1
din[3] => din[3]~7.IN1
din[4] => din[4]~6.IN1
din[5] => din[5]~5.IN1
din[6] => din[6]~4.IN1
din[7] => din[7]~3.IN1
din[8] => din[8]~2.IN1
din[9] => din[9]~1.IN1
din[10] => din[10]~0.IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout
dout[4] <= altera_std_synchronizer:sync[4].u.dout
dout[5] <= altera_std_synchronizer:sync[5].u.dout
dout[6] <= altera_std_synchronizer:sync[6].u.dout
dout[7] <= altera_std_synchronizer:sync[7].u.dout
dout[8] <= altera_std_synchronizer:sync[8].u.dout
dout[9] <= altera_std_synchronizer:sync[9].u.dout
dout[10] <= altera_std_synchronizer:sync[10].u.dout


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2
clk => clk~0.IN11
reset_n => reset_n~0.IN11
din[0] => din[0]~10.IN1
din[1] => din[1]~9.IN1
din[2] => din[2]~8.IN1
din[3] => din[3]~7.IN1
din[4] => din[4]~6.IN1
din[5] => din[5]~5.IN1
din[6] => din[6]~4.IN1
din[7] => din[7]~3.IN1
din[8] => din[8]~2.IN1
din[9] => din[9]~1.IN1
din[10] => din[10]~0.IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout
dout[4] <= altera_std_synchronizer:sync[4].u.dout
dout[5] <= altera_std_synchronizer:sync[5].u.dout
dout[6] <= altera_std_synchronizer:sync[6].u.dout
dout[7] <= altera_std_synchronizer:sync[7].u.dout
dout[8] <= altera_std_synchronizer:sync[8].u.dout
dout[9] <= altera_std_synchronizer:sync[9].u.dout
dout[10] <= altera_std_synchronizer:sync[10].u.dout


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS
reset_wclk => reset_wclk~0.IN1
reset_rclk => reset_rclk~0.IN1
wclk => wclk~0.IN3
wclk_ena => wclk_ena~0.IN1
wren => wren~0.IN2
din[0] => din[0]~1.IN1
din[1] => din[1]~0.IN1
rclk => rclk~0.IN3
rclk_ena => rclk_ena~0.IN1
rden => rden~0.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0]~1.IN1
data[1] => data[1]~0.IN1
rdaddress[0] => rdaddress[0]~8.IN1
rdaddress[1] => rdaddress[1]~7.IN1
rdaddress[2] => rdaddress[2]~6.IN1
rdaddress[3] => rdaddress[3]~5.IN1
rdaddress[4] => rdaddress[4]~4.IN1
rdaddress[5] => rdaddress[5]~3.IN1
rdaddress[6] => rdaddress[6]~2.IN1
rdaddress[7] => rdaddress[7]~1.IN1
rdaddress[8] => rdaddress[8]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~8.IN1
wraddress[1] => wraddress[1]~7.IN1
wraddress[2] => wraddress[2]~6.IN1
wraddress[3] => wraddress[3]~5.IN1
wraddress[4] => wraddress[4]~4.IN1
wraddress[5] => wraddress[5]~3.IN1
wraddress[6] => wraddress[6]~2.IN1
wraddress[7] => wraddress[7]~1.IN1
wraddress[8] => wraddress[8]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_q2g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q2g1:auto_generated.data_a[0]
data_a[1] => altsyncram_q2g1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_q2g1:auto_generated.address_a[0]
address_a[1] => altsyncram_q2g1:auto_generated.address_a[1]
address_a[2] => altsyncram_q2g1:auto_generated.address_a[2]
address_a[3] => altsyncram_q2g1:auto_generated.address_a[3]
address_a[4] => altsyncram_q2g1:auto_generated.address_a[4]
address_a[5] => altsyncram_q2g1:auto_generated.address_a[5]
address_a[6] => altsyncram_q2g1:auto_generated.address_a[6]
address_a[7] => altsyncram_q2g1:auto_generated.address_a[7]
address_a[8] => altsyncram_q2g1:auto_generated.address_a[8]
address_b[0] => altsyncram_q2g1:auto_generated.address_b[0]
address_b[1] => altsyncram_q2g1:auto_generated.address_b[1]
address_b[2] => altsyncram_q2g1:auto_generated.address_b[2]
address_b[3] => altsyncram_q2g1:auto_generated.address_b[3]
address_b[4] => altsyncram_q2g1:auto_generated.address_b[4]
address_b[5] => altsyncram_q2g1:auto_generated.address_b[5]
address_b[6] => altsyncram_q2g1:auto_generated.address_b[6]
address_b[7] => altsyncram_q2g1:auto_generated.address_b[7]
address_b[8] => altsyncram_q2g1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q2g1:auto_generated.clock0
clock1 => altsyncram_q2g1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_q2g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_q2g1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_q2g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT
clk => b_int[8].CLK
clk => b_int[7].CLK
clk => b_int[6].CLK
clk => b_int[5].CLK
clk => b_int[4].CLK
clk => b_int[3].CLK
clk => b_int[2].CLK
clk => b_int[1].CLK
clk => b_int[0].CLK
clk => b_out[8]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[0]~reg0.CLK
clkena => always1~0.IN0
reset => b_int[8].ACLR
reset => b_int[7].ACLR
reset => b_int[6].ACLR
reset => b_int[5].ACLR
reset => b_int[4].ACLR
reset => b_int[3].ACLR
reset => b_int[2].ACLR
reset => b_int[1].ACLR
reset => b_int[0].PRESET
reset => b_out[8]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
enable => always1~0.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD
clk => b_int[8].CLK
clk => b_int[7].CLK
clk => b_int[6].CLK
clk => b_int[5].CLK
clk => b_int[4].CLK
clk => b_int[3].CLK
clk => b_int[2].CLK
clk => b_int[1].CLK
clk => b_int[0].CLK
clk => b_out[8]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[0]~reg0.CLK
clkena => always1~0.IN0
reset => b_int[8].ACLR
reset => b_int[7].ACLR
reset => b_int[6].ACLR
reset => b_int[5].ACLR
reset => b_int[4].ACLR
reset => b_int[3].ACLR
reset => b_int[2].ACLR
reset => b_int[1].ACLR
reset => b_int[0].PRESET
reset => b_out[8]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
enable => always1~0.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1
clk => clk~0.IN9
reset_n => reset_n~0.IN9
din[0] => din[0]~8.IN1
din[1] => din[1]~7.IN1
din[2] => din[2]~6.IN1
din[3] => din[3]~5.IN1
din[4] => din[4]~4.IN1
din[5] => din[5]~3.IN1
din[6] => din[6]~2.IN1
din[7] => din[7]~1.IN1
din[8] => din[8]~0.IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout
dout[4] <= altera_std_synchronizer:sync[4].u.dout
dout[5] <= altera_std_synchronizer:sync[5].u.dout
dout[6] <= altera_std_synchronizer:sync[6].u.dout
dout[7] <= altera_std_synchronizer:sync[7].u.dout
dout[8] <= altera_std_synchronizer:sync[8].u.dout


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2
clk => clk~0.IN9
reset_n => reset_n~0.IN9
din[0] => din[0]~8.IN1
din[1] => din[1]~7.IN1
din[2] => din[2]~6.IN1
din[3] => din[3]~5.IN1
din[4] => din[4]~4.IN1
din[5] => din[5]~3.IN1
din[6] => din[6]~2.IN1
din[7] => din[7]~1.IN1
din[8] => din[8]~0.IN1
dout[0] <= altera_std_synchronizer:sync[0].u.dout
dout[1] <= altera_std_synchronizer:sync[1].u.dout
dout[2] <= altera_std_synchronizer:sync[2].u.dout
dout[3] <= altera_std_synchronizer:sync[3].u.dout
dout[4] <= altera_std_synchronizer:sync[4].u.dout
dout[5] <= altera_std_synchronizer:sync[5].u.dout
dout[6] <= altera_std_synchronizer:sync[6].u.dout
dout[7] <= altera_std_synchronizer:sync[7].u.dout
dout[8] <= altera_std_synchronizer:sync[8].u.dout


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|triple_speed_ethernet:inst22|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u
clk => din_s1.CLK
clk => dreg[1].CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|dsp_engress:inst2
TFCLK => q1.CLK
TFCLK => reg_end_syn.CLK
TFCLK => q4.CLK
TFCLK => reg_start_send.CLK
TFCLK => length[15]~reg0.CLK
TFCLK => length[14]~reg0.CLK
TFCLK => length[13]~reg0.CLK
TFCLK => length[12]~reg0.CLK
TFCLK => length[11]~reg0.CLK
TFCLK => length[10]~reg0.CLK
TFCLK => length[9]~reg0.CLK
TFCLK => length[8]~reg0.CLK
TFCLK => length[7]~reg0.CLK
TFCLK => length[6]~reg0.CLK
TFCLK => length[5]~reg0.CLK
TFCLK => length[4]~reg0.CLK
TFCLK => length[3]~reg0.CLK
TFCLK => length[2]~reg0.CLK
TFCLK => length[1]~reg0.CLK
TFCLK => length[0]~reg0.CLK
TFCLK => rdaddr[9]~reg0.CLK
TFCLK => rdaddr[8]~reg0.CLK
TFCLK => rdaddr[7]~reg0.CLK
TFCLK => rdaddr[6]~reg0.CLK
TFCLK => rdaddr[5]~reg0.CLK
TFCLK => rdaddr[4]~reg0.CLK
TFCLK => rdaddr[3]~reg0.CLK
TFCLK => rdaddr[2]~reg0.CLK
TFCLK => rdaddr[1]~reg0.CLK
TFCLK => rdaddr[0]~reg0.CLK
TFCLK => Header_cnt[15]~reg0.CLK
TFCLK => Header_cnt[14]~reg0.CLK
TFCLK => Header_cnt[13]~reg0.CLK
TFCLK => Header_cnt[12]~reg0.CLK
TFCLK => Header_cnt[11]~reg0.CLK
TFCLK => Header_cnt[10]~reg0.CLK
TFCLK => Header_cnt[9]~reg0.CLK
TFCLK => Header_cnt[8]~reg0.CLK
TFCLK => Header_cnt[7]~reg0.CLK
TFCLK => Header_cnt[6]~reg0.CLK
TFCLK => Header_cnt[5]~reg0.CLK
TFCLK => Header_cnt[4]~reg0.CLK
TFCLK => Header_cnt[3]~reg0.CLK
TFCLK => Header_cnt[2]~reg0.CLK
TFCLK => Header_cnt[1]~reg0.CLK
TFCLK => Header_cnt[0]~reg0.CLK
TFCLK => TENB~reg0.CLK
TFCLK => TSX~reg0.CLK
TFCLK => TSOP~reg0.CLK
TFCLK => TEOP~reg0.CLK
TFCLK => TERR~reg0.CLK
TFCLK => TMOD[1]~reg0.CLK
TFCLK => TMOD[0]~reg0.CLK
TFCLK => ff_tx_wren~reg0.CLK
TFCLK => ff_crc_fwd~reg0.CLK
nRST => length[15]~reg0.ACLR
nRST => length[14]~reg0.ACLR
nRST => length[13]~reg0.ACLR
nRST => length[12]~reg0.ACLR
nRST => length[11]~reg0.ACLR
nRST => length[10]~reg0.ACLR
nRST => length[9]~reg0.ACLR
nRST => length[8]~reg0.ACLR
nRST => length[7]~reg0.ACLR
nRST => length[6]~reg0.ACLR
nRST => length[5]~reg0.PRESET
nRST => length[4]~reg0.PRESET
nRST => length[3]~reg0.ACLR
nRST => length[2]~reg0.PRESET
nRST => length[1]~reg0.PRESET
nRST => length[0]~reg0.PRESET
nRST => rdaddr[9]~reg0.ACLR
nRST => rdaddr[8]~reg0.ACLR
nRST => rdaddr[7]~reg0.ACLR
nRST => rdaddr[6]~reg0.ACLR
nRST => rdaddr[5]~reg0.ACLR
nRST => rdaddr[4]~reg0.ACLR
nRST => rdaddr[3]~reg0.ACLR
nRST => rdaddr[2]~reg0.ACLR
nRST => rdaddr[1]~reg0.ACLR
nRST => rdaddr[0]~reg0.ACLR
nRST => Header_cnt[15]~reg0.ACLR
nRST => Header_cnt[14]~reg0.ACLR
nRST => Header_cnt[13]~reg0.ACLR
nRST => Header_cnt[12]~reg0.ACLR
nRST => Header_cnt[11]~reg0.ACLR
nRST => Header_cnt[10]~reg0.ACLR
nRST => Header_cnt[9]~reg0.ACLR
nRST => Header_cnt[8]~reg0.ACLR
nRST => Header_cnt[7]~reg0.ACLR
nRST => Header_cnt[6]~reg0.ACLR
nRST => Header_cnt[5]~reg0.ACLR
nRST => Header_cnt[4]~reg0.ACLR
nRST => Header_cnt[3]~reg0.ACLR
nRST => Header_cnt[2]~reg0.ACLR
nRST => Header_cnt[1]~reg0.ACLR
nRST => Header_cnt[0]~reg0.ACLR
nRST => TENB~reg0.PRESET
nRST => TSX~reg0.ACLR
nRST => TSOP~reg0.ACLR
nRST => TEOP~reg0.ACLR
nRST => TERR~reg0.ACLR
nRST => TMOD[1]~reg0.ACLR
nRST => TMOD[0]~reg0.ACLR
nRST => ff_tx_wren~reg0.ACLR
nRST => ff_crc_fwd~reg0.PRESET
reg_end => q1.DATAIN
datain[0] => Add30.IN2
datain[0] => TDAT~7.DATAA
datain[1] => Add29.IN2
datain[1] => TDAT~6.DATAA
datain[2] => Add28.IN2
datain[2] => TDAT~5.DATAA
datain[3] => Add27.IN2
datain[3] => TDAT~4.DATAA
datain[4] => Add26.IN2
datain[4] => TDAT~3.DATAA
datain[5] => Add25.IN2
datain[5] => TDAT~2.DATAA
datain[6] => Add24.IN2
datain[6] => TDAT~1.DATAA
datain[7] => Add23.IN2
datain[7] => TDAT~0.DATAA
datain[8] => Add22.IN2
datain[8] => TDAT~15.DATAA
datain[9] => Add21.IN2
datain[9] => TDAT~14.DATAA
datain[10] => Add20.IN2
datain[10] => TDAT~13.DATAA
datain[11] => Add19.IN2
datain[11] => TDAT~12.DATAA
datain[12] => Add18.IN2
datain[12] => TDAT~11.DATAA
datain[13] => Add17.IN2
datain[13] => TDAT~10.DATAA
datain[14] => Add16.IN2
datain[14] => TDAT~9.DATAA
datain[15] => Add15.IN2
datain[15] => TDAT~8.DATAA
datain[16] => Add14.IN2
datain[16] => TDAT~23.DATAA
datain[17] => Add13.IN2
datain[17] => TDAT~22.DATAA
datain[18] => Add12.IN2
datain[18] => TDAT~21.DATAA
datain[19] => Add11.IN2
datain[19] => TDAT~20.DATAA
datain[20] => Add10.IN2
datain[20] => TDAT~19.DATAA
datain[21] => Add9.IN2
datain[21] => TDAT~18.DATAA
datain[22] => Add8.IN2
datain[22] => TDAT~17.DATAA
datain[23] => Add7.IN2
datain[23] => TDAT~16.DATAA
datain[24] => Add6.IN2
datain[24] => TDAT~31.DATAA
datain[25] => Add5.IN2
datain[25] => TDAT~30.DATAA
datain[26] => Add4.IN2
datain[26] => TDAT~29.DATAA
datain[27] => Add3.IN2
datain[27] => TDAT~28.DATAA
datain[28] => Add2.IN2
datain[28] => TDAT~27.DATAA
datain[29] => Add1.IN2
datain[29] => TDAT~26.DATAA
datain[30] => Add0.IN2
datain[30] => TDAT~25.DATAA
datain[31] => Add0.IN1
datain[31] => TDAT~24.DATAA
tx_rdy => Selector0.IN3
tx_rdy => Selector0.IN4
tx_rdy => state~15.OUTPUTSELECT
tx_rdy => state~14.OUTPUTSELECT
tx_rdy => TMOD~1.OUTPUTSELECT
tx_rdy => TMOD~0.OUTPUTSELECT
tx_rdy => ff_crc_fwd~0.OUTPUTSELECT
tx_rdy => TEOP~1.OUTPUTSELECT
tx_rdy => state~13.OUTPUTSELECT
tx_rdy => state~12.OUTPUTSELECT
tx_rdy => length~31.OUTPUTSELECT
tx_rdy => length~30.OUTPUTSELECT
tx_rdy => length~29.OUTPUTSELECT
tx_rdy => length~28.OUTPUTSELECT
tx_rdy => length~27.OUTPUTSELECT
tx_rdy => length~26.OUTPUTSELECT
tx_rdy => length~25.OUTPUTSELECT
tx_rdy => length~24.OUTPUTSELECT
tx_rdy => length~23.OUTPUTSELECT
tx_rdy => length~22.OUTPUTSELECT
tx_rdy => length~21.OUTPUTSELECT
tx_rdy => length~20.OUTPUTSELECT
tx_rdy => length~19.OUTPUTSELECT
tx_rdy => length~18.OUTPUTSELECT
tx_rdy => length~17.OUTPUTSELECT
tx_rdy => length~16.OUTPUTSELECT
tx_rdy => TSOP~1.OUTPUTSELECT
tx_rdy => state~11.OUTPUTSELECT
tx_rdy => state~10.OUTPUTSELECT
tx_rdy => state~9.OUTPUTSELECT
tx_rdy => state~8.OUTPUTSELECT
tx_rdy => state~7.OUTPUTSELECT
tx_rdy => state~6.OUTPUTSELECT
tx_rdy => Header_cnt~15.OUTPUTSELECT
tx_rdy => Header_cnt~14.OUTPUTSELECT
tx_rdy => Header_cnt~13.OUTPUTSELECT
tx_rdy => Header_cnt~12.OUTPUTSELECT
tx_rdy => Header_cnt~11.OUTPUTSELECT
tx_rdy => Header_cnt~10.OUTPUTSELECT
tx_rdy => Header_cnt~9.OUTPUTSELECT
tx_rdy => Header_cnt~8.OUTPUTSELECT
tx_rdy => Header_cnt~7.OUTPUTSELECT
tx_rdy => Header_cnt~6.OUTPUTSELECT
tx_rdy => Header_cnt~5.OUTPUTSELECT
tx_rdy => Header_cnt~4.OUTPUTSELECT
tx_rdy => Header_cnt~3.OUTPUTSELECT
tx_rdy => Header_cnt~2.OUTPUTSELECT
tx_rdy => Header_cnt~1.OUTPUTSELECT
tx_rdy => Header_cnt~0.OUTPUTSELECT
tx_rdy => rdaddr~9.OUTPUTSELECT
tx_rdy => rdaddr~8.OUTPUTSELECT
tx_rdy => rdaddr~7.OUTPUTSELECT
tx_rdy => rdaddr~6.OUTPUTSELECT
tx_rdy => rdaddr~5.OUTPUTSELECT
tx_rdy => rdaddr~4.OUTPUTSELECT
tx_rdy => rdaddr~3.OUTPUTSELECT
tx_rdy => rdaddr~2.OUTPUTSELECT
tx_rdy => rdaddr~1.OUTPUTSELECT
tx_rdy => rdaddr~0.OUTPUTSELECT
tx_rdy => TEOP~0.OUTPUTSELECT
tx_rdy => TSOP~0.OUTPUTSELECT
tx_rdy => TSX~0.OUTPUTSELECT
tx_rdy => TENB~0.OUTPUTSELECT
tx_rdy => ff_tx_wren~0.OUTPUTSELECT
tx_rdy => always2~1.IN1
start_send => q4.DATAIN
rdaddr[0] <= rdaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[1] <= rdaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[2] <= rdaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[3] <= rdaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[4] <= rdaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[5] <= rdaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[6] <= rdaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[7] <= rdaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[8] <= rdaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[9] <= rdaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TENB <= TENB~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSX <= TSX~reg0.DB_MAX_OUTPUT_PORT_TYPE
TSOP <= TSOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TEOP <= TEOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TERR <= TERR~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMOD[0] <= TMOD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TMOD[1] <= TMOD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TDAT[0] <= TDAT~31.DB_MAX_OUTPUT_PORT_TYPE
TDAT[1] <= TDAT~30.DB_MAX_OUTPUT_PORT_TYPE
TDAT[2] <= TDAT~29.DB_MAX_OUTPUT_PORT_TYPE
TDAT[3] <= TDAT~28.DB_MAX_OUTPUT_PORT_TYPE
TDAT[4] <= TDAT~27.DB_MAX_OUTPUT_PORT_TYPE
TDAT[5] <= TDAT~26.DB_MAX_OUTPUT_PORT_TYPE
TDAT[6] <= TDAT~25.DB_MAX_OUTPUT_PORT_TYPE
TDAT[7] <= TDAT~24.DB_MAX_OUTPUT_PORT_TYPE
TDAT[8] <= TDAT~23.DB_MAX_OUTPUT_PORT_TYPE
TDAT[9] <= TDAT~22.DB_MAX_OUTPUT_PORT_TYPE
TDAT[10] <= TDAT~21.DB_MAX_OUTPUT_PORT_TYPE
TDAT[11] <= TDAT~20.DB_MAX_OUTPUT_PORT_TYPE
TDAT[12] <= TDAT~19.DB_MAX_OUTPUT_PORT_TYPE
TDAT[13] <= TDAT~18.DB_MAX_OUTPUT_PORT_TYPE
TDAT[14] <= TDAT~17.DB_MAX_OUTPUT_PORT_TYPE
TDAT[15] <= TDAT~16.DB_MAX_OUTPUT_PORT_TYPE
TDAT[16] <= TDAT~15.DB_MAX_OUTPUT_PORT_TYPE
TDAT[17] <= TDAT~14.DB_MAX_OUTPUT_PORT_TYPE
TDAT[18] <= TDAT~13.DB_MAX_OUTPUT_PORT_TYPE
TDAT[19] <= TDAT~12.DB_MAX_OUTPUT_PORT_TYPE
TDAT[20] <= TDAT~11.DB_MAX_OUTPUT_PORT_TYPE
TDAT[21] <= TDAT~10.DB_MAX_OUTPUT_PORT_TYPE
TDAT[22] <= TDAT~9.DB_MAX_OUTPUT_PORT_TYPE
TDAT[23] <= TDAT~8.DB_MAX_OUTPUT_PORT_TYPE
TDAT[24] <= TDAT~7.DB_MAX_OUTPUT_PORT_TYPE
TDAT[25] <= TDAT~6.DB_MAX_OUTPUT_PORT_TYPE
TDAT[26] <= TDAT~5.DB_MAX_OUTPUT_PORT_TYPE
TDAT[27] <= TDAT~4.DB_MAX_OUTPUT_PORT_TYPE
TDAT[28] <= TDAT~3.DB_MAX_OUTPUT_PORT_TYPE
TDAT[29] <= TDAT~2.DB_MAX_OUTPUT_PORT_TYPE
TDAT[30] <= TDAT~1.DB_MAX_OUTPUT_PORT_TYPE
TDAT[31] <= TDAT~0.DB_MAX_OUTPUT_PORT_TYPE
TPRTY <= Add30.DB_MAX_OUTPUT_PORT_TYPE
ff_tx_wren <= ff_tx_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
ff_crc_fwd <= ff_crc_fwd~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[0] <= length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[1] <= length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[2] <= length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[3] <= length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[4] <= length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[5] <= length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[6] <= length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[7] <= length[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[8] <= length[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[9] <= length[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[10] <= length[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[11] <= length[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[12] <= length[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[13] <= length[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[14] <= length[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[15] <= length[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[0] <= Header_cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[1] <= Header_cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[2] <= Header_cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[3] <= Header_cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[4] <= Header_cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[5] <= Header_cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[6] <= Header_cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[7] <= Header_cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[8] <= Header_cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[9] <= Header_cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[10] <= Header_cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[11] <= Header_cnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[12] <= Header_cnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[13] <= Header_cnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[14] <= Header_cnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Header_cnt[15] <= Header_cnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|PLL_TEST:inst7
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|gige_transport_top|PLL_TEST:inst7|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|gige_transport_top|get_pRST:inst3
clk => count[31].CLK
clk => count[30].CLK
clk => count[29].CLK
clk => count[28].CLK
clk => count[27].CLK
clk => count[26].CLK
clk => count[25].CLK
clk => count[24].CLK
clk => count[23].CLK
clk => count[22].CLK
clk => count[21].CLK
clk => count[20].CLK
clk => count[19].CLK
clk => count[18].CLK
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => pRST~reg0.CLK
pRST_IN => count[31].ACLR
pRST_IN => count[30].ACLR
pRST_IN => count[29].ACLR
pRST_IN => count[28].ACLR
pRST_IN => count[27].ACLR
pRST_IN => count[26].ACLR
pRST_IN => count[25].ACLR
pRST_IN => count[24].ACLR
pRST_IN => count[23].ACLR
pRST_IN => count[22].ACLR
pRST_IN => count[21].ACLR
pRST_IN => count[20].ACLR
pRST_IN => count[19].ACLR
pRST_IN => count[18].ACLR
pRST_IN => count[17].ACLR
pRST_IN => count[16].ACLR
pRST_IN => count[15].ACLR
pRST_IN => count[14].ACLR
pRST_IN => count[13].ACLR
pRST_IN => count[12].ACLR
pRST_IN => count[11].ACLR
pRST_IN => count[10].ACLR
pRST_IN => count[9].ACLR
pRST_IN => count[8].ACLR
pRST_IN => count[7].ACLR
pRST_IN => count[6].ACLR
pRST_IN => count[5].ACLR
pRST_IN => count[4].ACLR
pRST_IN => count[3].ACLR
pRST_IN => count[2].ACLR
pRST_IN => count[1].ACLR
pRST_IN => count[0].ACLR
pRST_IN => pRST~reg0.PRESET
pRST <= pRST~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|MAC_init:inst30
clk => MAC_pRST~reg0.CLK
clk => read~reg0.CLK
clk => write~reg0.CLK
clk => delay_cnt[10].CLK
clk => delay_cnt[9].CLK
clk => delay_cnt[8].CLK
clk => delay_cnt[7].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[0].CLK
clk => flag.CLK
clk => start~reg0.CLK
clk => addr[7]~reg0.CLK
clk => addr[6]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[0]~reg0.CLK
clk => writedata[31]~reg0.CLK
clk => writedata[30]~reg0.CLK
clk => writedata[29]~reg0.CLK
clk => writedata[28]~reg0.CLK
clk => writedata[27]~reg0.CLK
clk => writedata[26]~reg0.CLK
clk => writedata[25]~reg0.CLK
clk => writedata[24]~reg0.CLK
clk => writedata[23]~reg0.CLK
clk => writedata[22]~reg0.CLK
clk => writedata[21]~reg0.CLK
clk => writedata[20]~reg0.CLK
clk => writedata[19]~reg0.CLK
clk => writedata[18]~reg0.CLK
clk => writedata[17]~reg0.CLK
clk => writedata[16]~reg0.CLK
clk => writedata[15]~reg0.CLK
clk => writedata[14]~reg0.CLK
clk => writedata[13]~reg0.CLK
clk => writedata[12]~reg0.CLK
clk => writedata[11]~reg0.CLK
clk => writedata[10]~reg0.CLK
clk => writedata[9]~reg0.CLK
clk => writedata[8]~reg0.CLK
clk => writedata[7]~reg0.CLK
clk => writedata[6]~reg0.CLK
clk => writedata[5]~reg0.CLK
clk => writedata[4]~reg0.CLK
clk => writedata[3]~reg0.CLK
clk => writedata[2]~reg0.CLK
clk => writedata[1]~reg0.CLK
clk => writedata[0]~reg0.CLK
nRST => breakpoint~3.OUTPUTSELECT
nRST => breakpoint~2.OUTPUTSELECT
nRST => flag~2.OUTPUTSELECT
nRST => delay_cnt~43.OUTPUTSELECT
nRST => delay_cnt~42.OUTPUTSELECT
nRST => delay_cnt~41.OUTPUTSELECT
nRST => delay_cnt~40.OUTPUTSELECT
nRST => delay_cnt~39.OUTPUTSELECT
nRST => delay_cnt~38.OUTPUTSELECT
nRST => delay_cnt~37.OUTPUTSELECT
nRST => delay_cnt~36.OUTPUTSELECT
nRST => delay_cnt~35.OUTPUTSELECT
nRST => delay_cnt~34.OUTPUTSELECT
nRST => delay_cnt~33.OUTPUTSELECT
nRST => write~0.OUTPUTSELECT
nRST => read~0.OUTPUTSELECT
nRST => MAC_pRST~1.OUTPUTSELECT
nRST => state~59.OUTPUTSELECT
nRST => state~58.OUTPUTSELECT
nRST => state~57.OUTPUTSELECT
nRST => state~56.OUTPUTSELECT
nRST => state~55.OUTPUTSELECT
nRST => state~54.OUTPUTSELECT
nRST => state~53.OUTPUTSELECT
nRST => state~52.OUTPUTSELECT
nRST => state~51.OUTPUTSELECT
nRST => addr[4]~reg0.ENA
nRST => addr[3]~reg0.ENA
nRST => addr[2]~reg0.ENA
nRST => addr[1]~reg0.ENA
nRST => addr[0]~reg0.ENA
nRST => writedata[31]~reg0.ENA
nRST => writedata[30]~reg0.ENA
nRST => writedata[29]~reg0.ENA
nRST => writedata[28]~reg0.ENA
nRST => writedata[27]~reg0.ENA
nRST => writedata[26]~reg0.ENA
nRST => writedata[25]~reg0.ENA
nRST => writedata[24]~reg0.ENA
nRST => writedata[23]~reg0.ENA
nRST => writedata[22]~reg0.ENA
nRST => writedata[21]~reg0.ENA
nRST => writedata[20]~reg0.ENA
nRST => writedata[19]~reg0.ENA
nRST => writedata[18]~reg0.ENA
nRST => writedata[17]~reg0.ENA
nRST => writedata[16]~reg0.ENA
nRST => writedata[15]~reg0.ENA
nRST => writedata[14]~reg0.ENA
nRST => writedata[13]~reg0.ENA
nRST => writedata[12]~reg0.ENA
nRST => writedata[11]~reg0.ENA
nRST => writedata[10]~reg0.ENA
nRST => writedata[9]~reg0.ENA
nRST => writedata[8]~reg0.ENA
nRST => writedata[7]~reg0.ENA
nRST => writedata[6]~reg0.ENA
nRST => writedata[5]~reg0.ENA
nRST => writedata[4]~reg0.ENA
nRST => writedata[3]~reg0.ENA
nRST => writedata[2]~reg0.ENA
nRST => writedata[1]~reg0.ENA
nRST => writedata[0]~reg0.ENA
nRST => addr[5]~reg0.ENA
nRST => addr[6]~reg0.ENA
nRST => addr[7]~reg0.ENA
nRST => start~reg0.ENA
waitrequest => Selector0.IN2
waitrequest => Selector1.IN2
waitrequest => state~48.OUTPUTSELECT
waitrequest => state~49.OUTPUTSELECT
waitrequest => state~50.OUTPUTSELECT
waitrequest => state~38.OUTPUTSELECT
waitrequest => state~37.OUTPUTSELECT
waitrequest => state~36.OUTPUTSELECT
waitrequest => state~35.OUTPUTSELECT
waitrequest => state~34.OUTPUTSELECT
waitrequest => state~33.OUTPUTSELECT
waitrequest => state~32.OUTPUTSELECT
waitrequest => state~31.OUTPUTSELECT
waitrequest => state~30.OUTPUTSELECT
readdata[0] => ~NO_FANOUT~
readdata[1] => ~NO_FANOUT~
readdata[2] => ~NO_FANOUT~
readdata[3] => ~NO_FANOUT~
readdata[4] => ~NO_FANOUT~
readdata[5] => ~NO_FANOUT~
readdata[6] => ~NO_FANOUT~
readdata[7] => ~NO_FANOUT~
readdata[8] => ~NO_FANOUT~
readdata[9] => ~NO_FANOUT~
readdata[10] => ~NO_FANOUT~
readdata[11] => ~NO_FANOUT~
readdata[12] => ~NO_FANOUT~
readdata[13] => ~NO_FANOUT~
readdata[14] => ~NO_FANOUT~
readdata[15] => ~NO_FANOUT~
readdata[16] => ~NO_FANOUT~
readdata[17] => ~NO_FANOUT~
readdata[18] => ~NO_FANOUT~
readdata[19] => ~NO_FANOUT~
readdata[20] => ~NO_FANOUT~
readdata[21] => ~NO_FANOUT~
readdata[22] => ~NO_FANOUT~
readdata[23] => ~NO_FANOUT~
readdata[24] => ~NO_FANOUT~
readdata[25] => ~NO_FANOUT~
readdata[26] => ~NO_FANOUT~
readdata[27] => ~NO_FANOUT~
readdata[28] => ~NO_FANOUT~
readdata[29] => ~NO_FANOUT~
readdata[30] => ~NO_FANOUT~
readdata[31] => ~NO_FANOUT~
MAC_pRST <= MAC_pRST~reg0.DB_MAX_OUTPUT_PORT_TYPE
read <= read~reg0.DB_MAX_OUTPUT_PORT_TYPE
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
start <= start~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[0] <= writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[1] <= writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[2] <= writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[3] <= writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[4] <= writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[5] <= writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[6] <= writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[7] <= writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[8] <= writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[9] <= writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[10] <= writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[11] <= writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[12] <= writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[13] <= writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[14] <= writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[15] <= writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[16] <= writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[17] <= writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[18] <= writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[19] <= writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[20] <= writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[21] <= writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[22] <= writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[23] <= writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[24] <= writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[25] <= writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[26] <= writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[27] <= writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[28] <= writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[29] <= writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[30] <= writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[31] <= writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|CpuWriteCon:inst4
clk => mac_reset~reg0.CLK
clk => packet_size[31]~reg0.CLK
clk => packet_size[30]~reg0.CLK
clk => packet_size[29]~reg0.CLK
clk => packet_size[28]~reg0.CLK
clk => packet_size[27]~reg0.CLK
clk => packet_size[26]~reg0.CLK
clk => packet_size[25]~reg0.CLK
clk => packet_size[24]~reg0.CLK
clk => packet_size[23]~reg0.CLK
clk => packet_size[22]~reg0.CLK
clk => packet_size[21]~reg0.CLK
clk => packet_size[20]~reg0.CLK
clk => packet_size[19]~reg0.CLK
clk => packet_size[18]~reg0.CLK
clk => packet_size[17]~reg0.CLK
clk => packet_size[16]~reg0.CLK
clk => packet_size[15]~reg0.CLK
clk => packet_size[14]~reg0.CLK
clk => packet_size[13]~reg0.CLK
clk => packet_size[12]~reg0.CLK
clk => packet_size[11]~reg0.CLK
clk => packet_size[10]~reg0.CLK
clk => packet_size[9]~reg0.CLK
clk => packet_size[8]~reg0.CLK
clk => packet_size[7]~reg0.CLK
clk => packet_size[6]~reg0.CLK
clk => packet_size[5]~reg0.CLK
clk => packet_size[4]~reg0.CLK
clk => packet_size[3]~reg0.CLK
clk => packet_size[2]~reg0.CLK
clk => packet_size[1]~reg0.CLK
clk => packet_size[0]~reg0.CLK
clk => start_send~reg0.CLK
clk => sdram_wr~reg0.CLK
clk => sdram_rd~reg0.CLK
clk => sdram_wraddr_begin[15]~reg0.CLK
clk => sdram_wraddr_begin[14]~reg0.CLK
clk => sdram_wraddr_begin[13]~reg0.CLK
clk => sdram_wraddr_begin[12]~reg0.CLK
clk => sdram_wraddr_begin[11]~reg0.CLK
clk => sdram_wraddr_begin[10]~reg0.CLK
clk => sdram_wraddr_begin[9]~reg0.CLK
clk => sdram_wraddr_begin[8]~reg0.CLK
clk => sdram_wraddr_begin[7]~reg0.CLK
clk => sdram_wraddr_begin[6]~reg0.CLK
clk => sdram_wraddr_begin[5]~reg0.CLK
clk => sdram_wraddr_begin[4]~reg0.CLK
clk => sdram_wraddr_begin[3]~reg0.CLK
clk => sdram_wraddr_begin[2]~reg0.CLK
clk => sdram_wraddr_begin[1]~reg0.CLK
clk => sdram_wraddr_begin[0]~reg0.CLK
clk => sdram_wraddr_end[15]~reg0.CLK
clk => sdram_wraddr_end[14]~reg0.CLK
clk => sdram_wraddr_end[13]~reg0.CLK
clk => sdram_wraddr_end[12]~reg0.CLK
clk => sdram_wraddr_end[11]~reg0.CLK
clk => sdram_wraddr_end[10]~reg0.CLK
clk => sdram_wraddr_end[9]~reg0.CLK
clk => sdram_wraddr_end[8]~reg0.CLK
clk => sdram_wraddr_end[7]~reg0.CLK
clk => sdram_wraddr_end[6]~reg0.CLK
clk => sdram_wraddr_end[5]~reg0.CLK
clk => sdram_wraddr_end[4]~reg0.CLK
clk => sdram_wraddr_end[3]~reg0.CLK
clk => sdram_wraddr_end[2]~reg0.CLK
clk => sdram_wraddr_end[1]~reg0.CLK
clk => sdram_wraddr_end[0]~reg0.CLK
clk => sdram_rdaddr_begin[15]~reg0.CLK
clk => sdram_rdaddr_begin[14]~reg0.CLK
clk => sdram_rdaddr_begin[13]~reg0.CLK
clk => sdram_rdaddr_begin[12]~reg0.CLK
clk => sdram_rdaddr_begin[11]~reg0.CLK
clk => sdram_rdaddr_begin[10]~reg0.CLK
clk => sdram_rdaddr_begin[9]~reg0.CLK
clk => sdram_rdaddr_begin[8]~reg0.CLK
clk => sdram_rdaddr_begin[7]~reg0.CLK
clk => sdram_rdaddr_begin[6]~reg0.CLK
clk => sdram_rdaddr_begin[5]~reg0.CLK
clk => sdram_rdaddr_begin[4]~reg0.CLK
clk => sdram_rdaddr_begin[3]~reg0.CLK
clk => sdram_rdaddr_begin[2]~reg0.CLK
clk => sdram_rdaddr_begin[1]~reg0.CLK
clk => sdram_rdaddr_begin[0]~reg0.CLK
clk => sdram_rdaddr_end[15]~reg0.CLK
clk => sdram_rdaddr_end[14]~reg0.CLK
clk => sdram_rdaddr_end[13]~reg0.CLK
clk => sdram_rdaddr_end[12]~reg0.CLK
clk => sdram_rdaddr_end[11]~reg0.CLK
clk => sdram_rdaddr_end[10]~reg0.CLK
clk => sdram_rdaddr_end[9]~reg0.CLK
clk => sdram_rdaddr_end[8]~reg0.CLK
clk => sdram_rdaddr_end[7]~reg0.CLK
clk => sdram_rdaddr_end[6]~reg0.CLK
clk => sdram_rdaddr_end[5]~reg0.CLK
clk => sdram_rdaddr_end[4]~reg0.CLK
clk => sdram_rdaddr_end[3]~reg0.CLK
clk => sdram_rdaddr_end[2]~reg0.CLK
clk => sdram_rdaddr_end[1]~reg0.CLK
clk => sdram_rdaddr_end[0]~reg0.CLK
clk => sdram_pre_clr~reg0.CLK
clk => sdram_post_clr~reg0.CLK
clk => sdram_channel[7]~reg0.CLK
clk => sdram_channel[6]~reg0.CLK
clk => sdram_channel[5]~reg0.CLK
clk => sdram_channel[4]~reg0.CLK
clk => sdram_channel[3]~reg0.CLK
clk => sdram_channel[2]~reg0.CLK
clk => sdram_channel[1]~reg0.CLK
clk => sdram_channel[0]~reg0.CLK
clk => source_channel[7]~reg0.CLK
clk => source_channel[6]~reg0.CLK
clk => source_channel[5]~reg0.CLK
clk => source_channel[4]~reg0.CLK
clk => source_channel[3]~reg0.CLK
clk => source_channel[2]~reg0.CLK
clk => source_channel[1]~reg0.CLK
clk => source_channel[0]~reg0.CLK
clk => source_framelen[15]~reg0.CLK
clk => source_framelen[14]~reg0.CLK
clk => source_framelen[13]~reg0.CLK
clk => source_framelen[12]~reg0.CLK
clk => source_framelen[11]~reg0.CLK
clk => source_framelen[10]~reg0.CLK
clk => source_framelen[9]~reg0.CLK
clk => source_framelen[8]~reg0.CLK
clk => source_framelen[7]~reg0.CLK
clk => source_framelen[6]~reg0.CLK
clk => source_framelen[5]~reg0.CLK
clk => source_framelen[4]~reg0.CLK
clk => source_framelen[3]~reg0.CLK
clk => source_framelen[2]~reg0.CLK
clk => source_framelen[1]~reg0.CLK
clk => source_framelen[0]~reg0.CLK
clk => source_blanklen[15]~reg0.CLK
clk => source_blanklen[14]~reg0.CLK
clk => source_blanklen[13]~reg0.CLK
clk => source_blanklen[12]~reg0.CLK
clk => source_blanklen[11]~reg0.CLK
clk => source_blanklen[10]~reg0.CLK
clk => source_blanklen[9]~reg0.CLK
clk => source_blanklen[8]~reg0.CLK
clk => source_blanklen[7]~reg0.CLK
clk => source_blanklen[6]~reg0.CLK
clk => source_blanklen[5]~reg0.CLK
clk => source_blanklen[4]~reg0.CLK
clk => source_blanklen[3]~reg0.CLK
clk => source_blanklen[2]~reg0.CLK
clk => source_blanklen[1]~reg0.CLK
clk => source_blanklen[0]~reg0.CLK
clk => source_start_send~reg0.CLK
clk => source_stop_send~reg0.CLK
clk => source_totalnum[31]~reg0.CLK
clk => source_totalnum[30]~reg0.CLK
clk => source_totalnum[29]~reg0.CLK
clk => source_totalnum[28]~reg0.CLK
clk => source_totalnum[27]~reg0.CLK
clk => source_totalnum[26]~reg0.CLK
clk => source_totalnum[25]~reg0.CLK
clk => source_totalnum[24]~reg0.CLK
clk => source_totalnum[23]~reg0.CLK
clk => source_totalnum[22]~reg0.CLK
clk => source_totalnum[21]~reg0.CLK
clk => source_totalnum[20]~reg0.CLK
clk => source_totalnum[19]~reg0.CLK
clk => source_totalnum[18]~reg0.CLK
clk => source_totalnum[17]~reg0.CLK
clk => source_totalnum[16]~reg0.CLK
clk => source_totalnum[15]~reg0.CLK
clk => source_totalnum[14]~reg0.CLK
clk => source_totalnum[13]~reg0.CLK
clk => source_totalnum[12]~reg0.CLK
clk => source_totalnum[11]~reg0.CLK
clk => source_totalnum[10]~reg0.CLK
clk => source_totalnum[9]~reg0.CLK
clk => source_totalnum[8]~reg0.CLK
clk => source_totalnum[7]~reg0.CLK
clk => source_totalnum[6]~reg0.CLK
clk => source_totalnum[5]~reg0.CLK
clk => source_totalnum[4]~reg0.CLK
clk => source_totalnum[3]~reg0.CLK
clk => source_totalnum[2]~reg0.CLK
clk => source_totalnum[1]~reg0.CLK
clk => source_totalnum[0]~reg0.CLK
clk => source_cutnum[31]~reg0.CLK
clk => source_cutnum[30]~reg0.CLK
clk => source_cutnum[29]~reg0.CLK
clk => source_cutnum[28]~reg0.CLK
clk => source_cutnum[27]~reg0.CLK
clk => source_cutnum[26]~reg0.CLK
clk => source_cutnum[25]~reg0.CLK
clk => source_cutnum[24]~reg0.CLK
clk => source_cutnum[23]~reg0.CLK
clk => source_cutnum[22]~reg0.CLK
clk => source_cutnum[21]~reg0.CLK
clk => source_cutnum[20]~reg0.CLK
clk => source_cutnum[19]~reg0.CLK
clk => source_cutnum[18]~reg0.CLK
clk => source_cutnum[17]~reg0.CLK
clk => source_cutnum[16]~reg0.CLK
clk => source_cutnum[15]~reg0.CLK
clk => source_cutnum[14]~reg0.CLK
clk => source_cutnum[13]~reg0.CLK
clk => source_cutnum[12]~reg0.CLK
clk => source_cutnum[11]~reg0.CLK
clk => source_cutnum[10]~reg0.CLK
clk => source_cutnum[9]~reg0.CLK
clk => source_cutnum[8]~reg0.CLK
clk => source_cutnum[7]~reg0.CLK
clk => source_cutnum[6]~reg0.CLK
clk => source_cutnum[5]~reg0.CLK
clk => source_cutnum[4]~reg0.CLK
clk => source_cutnum[3]~reg0.CLK
clk => source_cutnum[2]~reg0.CLK
clk => source_cutnum[1]~reg0.CLK
clk => source_cutnum[0]~reg0.CLK
clk => source_headen~reg0.CLK
clk => source_clrfifo~reg0.CLK
pRST => mac_reset~reg0.ACLR
pRST => packet_size[31]~reg0.ACLR
pRST => packet_size[30]~reg0.ACLR
pRST => packet_size[29]~reg0.ACLR
pRST => packet_size[28]~reg0.ACLR
pRST => packet_size[27]~reg0.ACLR
pRST => packet_size[26]~reg0.ACLR
pRST => packet_size[25]~reg0.ACLR
pRST => packet_size[24]~reg0.ACLR
pRST => packet_size[23]~reg0.ACLR
pRST => packet_size[22]~reg0.ACLR
pRST => packet_size[21]~reg0.ACLR
pRST => packet_size[20]~reg0.ACLR
pRST => packet_size[19]~reg0.ACLR
pRST => packet_size[18]~reg0.ACLR
pRST => packet_size[17]~reg0.ACLR
pRST => packet_size[16]~reg0.ACLR
pRST => packet_size[15]~reg0.ACLR
pRST => packet_size[14]~reg0.ACLR
pRST => packet_size[13]~reg0.ACLR
pRST => packet_size[12]~reg0.ACLR
pRST => packet_size[11]~reg0.ACLR
pRST => packet_size[10]~reg0.ACLR
pRST => packet_size[9]~reg0.ACLR
pRST => packet_size[8]~reg0.ACLR
pRST => packet_size[7]~reg0.ACLR
pRST => packet_size[6]~reg0.ACLR
pRST => packet_size[5]~reg0.ACLR
pRST => packet_size[4]~reg0.ACLR
pRST => packet_size[3]~reg0.ACLR
pRST => packet_size[2]~reg0.ACLR
pRST => packet_size[1]~reg0.ACLR
pRST => packet_size[0]~reg0.ACLR
pRST => start_send~reg0.ACLR
pRST => sdram_wr~reg0.ACLR
pRST => sdram_rd~reg0.ACLR
pRST => sdram_wraddr_begin[15]~reg0.ACLR
pRST => sdram_wraddr_begin[14]~reg0.ACLR
pRST => sdram_wraddr_begin[13]~reg0.ACLR
pRST => sdram_wraddr_begin[12]~reg0.ACLR
pRST => sdram_wraddr_begin[11]~reg0.ACLR
pRST => sdram_wraddr_begin[10]~reg0.ACLR
pRST => sdram_wraddr_begin[9]~reg0.ACLR
pRST => sdram_wraddr_begin[8]~reg0.ACLR
pRST => sdram_wraddr_begin[7]~reg0.ACLR
pRST => sdram_wraddr_begin[6]~reg0.ACLR
pRST => sdram_wraddr_begin[5]~reg0.ACLR
pRST => sdram_wraddr_begin[4]~reg0.ACLR
pRST => sdram_wraddr_begin[3]~reg0.ACLR
pRST => sdram_wraddr_begin[2]~reg0.ACLR
pRST => sdram_wraddr_begin[1]~reg0.ACLR
pRST => sdram_wraddr_begin[0]~reg0.ACLR
pRST => sdram_wraddr_end[15]~reg0.ACLR
pRST => sdram_wraddr_end[14]~reg0.ACLR
pRST => sdram_wraddr_end[13]~reg0.ACLR
pRST => sdram_wraddr_end[12]~reg0.ACLR
pRST => sdram_wraddr_end[11]~reg0.ACLR
pRST => sdram_wraddr_end[10]~reg0.ACLR
pRST => sdram_wraddr_end[9]~reg0.ACLR
pRST => sdram_wraddr_end[8]~reg0.ACLR
pRST => sdram_wraddr_end[7]~reg0.ACLR
pRST => sdram_wraddr_end[6]~reg0.ACLR
pRST => sdram_wraddr_end[5]~reg0.ACLR
pRST => sdram_wraddr_end[4]~reg0.ACLR
pRST => sdram_wraddr_end[3]~reg0.ACLR
pRST => sdram_wraddr_end[2]~reg0.ACLR
pRST => sdram_wraddr_end[1]~reg0.ACLR
pRST => sdram_wraddr_end[0]~reg0.ACLR
pRST => sdram_rdaddr_begin[15]~reg0.ACLR
pRST => sdram_rdaddr_begin[14]~reg0.ACLR
pRST => sdram_rdaddr_begin[13]~reg0.ACLR
pRST => sdram_rdaddr_begin[12]~reg0.ACLR
pRST => sdram_rdaddr_begin[11]~reg0.ACLR
pRST => sdram_rdaddr_begin[10]~reg0.ACLR
pRST => sdram_rdaddr_begin[9]~reg0.ACLR
pRST => sdram_rdaddr_begin[8]~reg0.ACLR
pRST => sdram_rdaddr_begin[7]~reg0.ACLR
pRST => sdram_rdaddr_begin[6]~reg0.ACLR
pRST => sdram_rdaddr_begin[5]~reg0.ACLR
pRST => sdram_rdaddr_begin[4]~reg0.ACLR
pRST => sdram_rdaddr_begin[3]~reg0.ACLR
pRST => sdram_rdaddr_begin[2]~reg0.ACLR
pRST => sdram_rdaddr_begin[1]~reg0.ACLR
pRST => sdram_rdaddr_begin[0]~reg0.ACLR
pRST => sdram_rdaddr_end[15]~reg0.ACLR
pRST => sdram_rdaddr_end[14]~reg0.ACLR
pRST => sdram_rdaddr_end[13]~reg0.ACLR
pRST => sdram_rdaddr_end[12]~reg0.ACLR
pRST => sdram_rdaddr_end[11]~reg0.ACLR
pRST => sdram_rdaddr_end[10]~reg0.ACLR
pRST => sdram_rdaddr_end[9]~reg0.ACLR
pRST => sdram_rdaddr_end[8]~reg0.ACLR
pRST => sdram_rdaddr_end[7]~reg0.ACLR
pRST => sdram_rdaddr_end[6]~reg0.ACLR
pRST => sdram_rdaddr_end[5]~reg0.ACLR
pRST => sdram_rdaddr_end[4]~reg0.ACLR
pRST => sdram_rdaddr_end[3]~reg0.ACLR
pRST => sdram_rdaddr_end[2]~reg0.ACLR
pRST => sdram_rdaddr_end[1]~reg0.ACLR
pRST => sdram_rdaddr_end[0]~reg0.ACLR
pRST => sdram_pre_clr~reg0.ACLR
pRST => sdram_post_clr~reg0.ACLR
pRST => sdram_channel[7]~reg0.ACLR
pRST => sdram_channel[6]~reg0.ACLR
pRST => sdram_channel[5]~reg0.ACLR
pRST => sdram_channel[4]~reg0.ACLR
pRST => sdram_channel[3]~reg0.ACLR
pRST => sdram_channel[2]~reg0.ACLR
pRST => sdram_channel[1]~reg0.ACLR
pRST => sdram_channel[0]~reg0.ACLR
pRST => source_channel[7]~reg0.ACLR
pRST => source_channel[6]~reg0.ACLR
pRST => source_channel[5]~reg0.ACLR
pRST => source_channel[4]~reg0.ACLR
pRST => source_channel[3]~reg0.ACLR
pRST => source_channel[2]~reg0.ACLR
pRST => source_channel[1]~reg0.ACLR
pRST => source_channel[0]~reg0.ACLR
pRST => source_framelen[15]~reg0.ACLR
pRST => source_framelen[14]~reg0.ACLR
pRST => source_framelen[13]~reg0.ACLR
pRST => source_framelen[12]~reg0.ACLR
pRST => source_framelen[11]~reg0.ACLR
pRST => source_framelen[10]~reg0.ACLR
pRST => source_framelen[9]~reg0.ACLR
pRST => source_framelen[8]~reg0.ACLR
pRST => source_framelen[7]~reg0.ACLR
pRST => source_framelen[6]~reg0.ACLR
pRST => source_framelen[5]~reg0.ACLR
pRST => source_framelen[4]~reg0.ACLR
pRST => source_framelen[3]~reg0.ACLR
pRST => source_framelen[2]~reg0.ACLR
pRST => source_framelen[1]~reg0.ACLR
pRST => source_framelen[0]~reg0.ACLR
pRST => source_blanklen[15]~reg0.ACLR
pRST => source_blanklen[14]~reg0.ACLR
pRST => source_blanklen[13]~reg0.ACLR
pRST => source_blanklen[12]~reg0.ACLR
pRST => source_blanklen[11]~reg0.ACLR
pRST => source_blanklen[10]~reg0.ACLR
pRST => source_blanklen[9]~reg0.ACLR
pRST => source_blanklen[8]~reg0.ACLR
pRST => source_blanklen[7]~reg0.ACLR
pRST => source_blanklen[6]~reg0.ACLR
pRST => source_blanklen[5]~reg0.ACLR
pRST => source_blanklen[4]~reg0.ACLR
pRST => source_blanklen[3]~reg0.ACLR
pRST => source_blanklen[2]~reg0.ACLR
pRST => source_blanklen[1]~reg0.ACLR
pRST => source_blanklen[0]~reg0.ACLR
pRST => source_start_send~reg0.ACLR
pRST => source_stop_send~reg0.ACLR
pRST => source_totalnum[31]~reg0.ACLR
pRST => source_totalnum[30]~reg0.ACLR
pRST => source_totalnum[29]~reg0.ACLR
pRST => source_totalnum[28]~reg0.ACLR
pRST => source_totalnum[27]~reg0.ACLR
pRST => source_totalnum[26]~reg0.ACLR
pRST => source_totalnum[25]~reg0.ACLR
pRST => source_totalnum[24]~reg0.ACLR
pRST => source_totalnum[23]~reg0.ACLR
pRST => source_totalnum[22]~reg0.ACLR
pRST => source_totalnum[21]~reg0.ACLR
pRST => source_totalnum[20]~reg0.ACLR
pRST => source_totalnum[19]~reg0.ACLR
pRST => source_totalnum[18]~reg0.ACLR
pRST => source_totalnum[17]~reg0.ACLR
pRST => source_totalnum[16]~reg0.ACLR
pRST => source_totalnum[15]~reg0.ACLR
pRST => source_totalnum[14]~reg0.ACLR
pRST => source_totalnum[13]~reg0.ACLR
pRST => source_totalnum[12]~reg0.ACLR
pRST => source_totalnum[11]~reg0.ACLR
pRST => source_totalnum[10]~reg0.ACLR
pRST => source_totalnum[9]~reg0.ACLR
pRST => source_totalnum[8]~reg0.ACLR
pRST => source_totalnum[7]~reg0.ACLR
pRST => source_totalnum[6]~reg0.ACLR
pRST => source_totalnum[5]~reg0.ACLR
pRST => source_totalnum[4]~reg0.ACLR
pRST => source_totalnum[3]~reg0.ACLR
pRST => source_totalnum[2]~reg0.ACLR
pRST => source_totalnum[1]~reg0.ACLR
pRST => source_totalnum[0]~reg0.ACLR
pRST => source_cutnum[31]~reg0.ACLR
pRST => source_cutnum[30]~reg0.ACLR
pRST => source_cutnum[29]~reg0.ACLR
pRST => source_cutnum[28]~reg0.ACLR
pRST => source_cutnum[27]~reg0.ACLR
pRST => source_cutnum[26]~reg0.ACLR
pRST => source_cutnum[25]~reg0.ACLR
pRST => source_cutnum[24]~reg0.ACLR
pRST => source_cutnum[23]~reg0.ACLR
pRST => source_cutnum[22]~reg0.ACLR
pRST => source_cutnum[21]~reg0.ACLR
pRST => source_cutnum[20]~reg0.ACLR
pRST => source_cutnum[19]~reg0.ACLR
pRST => source_cutnum[18]~reg0.ACLR
pRST => source_cutnum[17]~reg0.ACLR
pRST => source_cutnum[16]~reg0.ACLR
pRST => source_cutnum[15]~reg0.ACLR
pRST => source_cutnum[14]~reg0.ACLR
pRST => source_cutnum[13]~reg0.ACLR
pRST => source_cutnum[12]~reg0.ACLR
pRST => source_cutnum[11]~reg0.ACLR
pRST => source_cutnum[10]~reg0.ACLR
pRST => source_cutnum[9]~reg0.ACLR
pRST => source_cutnum[8]~reg0.ACLR
pRST => source_cutnum[7]~reg0.ACLR
pRST => source_cutnum[6]~reg0.ACLR
pRST => source_cutnum[5]~reg0.ACLR
pRST => source_cutnum[4]~reg0.ACLR
pRST => source_cutnum[3]~reg0.ACLR
pRST => source_cutnum[2]~reg0.ACLR
pRST => source_cutnum[1]~reg0.ACLR
pRST => source_cutnum[0]~reg0.ACLR
pRST => source_headen~reg0.ACLR
pRST => source_clrfifo~reg0.ACLR
cpu_wr_n => always20~0.IN0
cpu_wr_n => always19~0.IN0
cpu_wr_n => always18~0.IN0
cpu_wr_n => always17~0.IN0
cpu_wr_n => always16~0.IN0
cpu_wr_n => always15~0.IN0
cpu_wr_n => always14~0.IN0
cpu_wr_n => always13~0.IN0
cpu_wr_n => always12~0.IN0
cpu_wr_n => always10~0.IN0
cpu_wr_n => always9~0.IN0
cpu_wr_n => always8~0.IN0
cpu_wr_n => always7~0.IN0
cpu_wr_n => always6~0.IN0
cpu_wr_n => always5~0.IN0
cpu_wr_n => always4~0.IN0
cpu_wr_n => always3~0.IN0
cpu_wr_n => always11~0.IN0
cpu_wr_n => always2~0.IN0
cpu_wr_n => always1~0.IN0
cpu_wr_n => always0~0.IN0
cpu_addr[0] => Equal0.IN0
cpu_addr[0] => Equal1.IN24
cpu_addr[0] => Equal2.IN0
cpu_addr[0] => Equal3.IN24
cpu_addr[0] => Equal4.IN0
cpu_addr[0] => Equal5.IN25
cpu_addr[0] => Equal6.IN0
cpu_addr[0] => Equal7.IN24
cpu_addr[0] => Equal8.IN0
cpu_addr[0] => Equal9.IN25
cpu_addr[0] => Equal10.IN0
cpu_addr[0] => Equal11.IN25
cpu_addr[0] => Equal12.IN25
cpu_addr[0] => Equal13.IN0
cpu_addr[0] => Equal14.IN26
cpu_addr[0] => Equal15.IN0
cpu_addr[0] => Equal16.IN25
cpu_addr[0] => Equal17.IN0
cpu_addr[0] => Equal18.IN26
cpu_addr[0] => Equal19.IN0
cpu_addr[0] => Equal20.IN26
cpu_addr[1] => Equal0.IN24
cpu_addr[1] => Equal1.IN0
cpu_addr[1] => Equal2.IN1
cpu_addr[1] => Equal3.IN25
cpu_addr[1] => Equal4.IN25
cpu_addr[1] => Equal5.IN0
cpu_addr[1] => Equal6.IN1
cpu_addr[1] => Equal7.IN25
cpu_addr[1] => Equal8.IN25
cpu_addr[1] => Equal9.IN0
cpu_addr[1] => Equal10.IN1
cpu_addr[1] => Equal11.IN26
cpu_addr[1] => Equal12.IN26
cpu_addr[1] => Equal13.IN26
cpu_addr[1] => Equal14.IN0
cpu_addr[1] => Equal15.IN1
cpu_addr[1] => Equal16.IN26
cpu_addr[1] => Equal17.IN26
cpu_addr[1] => Equal18.IN0
cpu_addr[1] => Equal19.IN1
cpu_addr[1] => Equal20.IN27
cpu_addr[2] => Equal0.IN25
cpu_addr[2] => Equal1.IN25
cpu_addr[2] => Equal2.IN25
cpu_addr[2] => Equal3.IN0
cpu_addr[2] => Equal4.IN1
cpu_addr[2] => Equal5.IN1
cpu_addr[2] => Equal6.IN2
cpu_addr[2] => Equal7.IN26
cpu_addr[2] => Equal8.IN26
cpu_addr[2] => Equal9.IN26
cpu_addr[2] => Equal10.IN26
cpu_addr[2] => Equal11.IN0
cpu_addr[2] => Equal12.IN0
cpu_addr[2] => Equal13.IN1
cpu_addr[2] => Equal14.IN1
cpu_addr[2] => Equal15.IN2
cpu_addr[2] => Equal16.IN27
cpu_addr[2] => Equal17.IN27
cpu_addr[2] => Equal18.IN27
cpu_addr[2] => Equal19.IN27
cpu_addr[2] => Equal20.IN0
cpu_addr[3] => Equal0.IN26
cpu_addr[3] => Equal1.IN26
cpu_addr[3] => Equal2.IN26
cpu_addr[3] => Equal3.IN26
cpu_addr[3] => Equal4.IN26
cpu_addr[3] => Equal5.IN26
cpu_addr[3] => Equal6.IN26
cpu_addr[3] => Equal7.IN0
cpu_addr[3] => Equal8.IN1
cpu_addr[3] => Equal9.IN1
cpu_addr[3] => Equal10.IN2
cpu_addr[3] => Equal11.IN1
cpu_addr[3] => Equal12.IN27
cpu_addr[3] => Equal13.IN27
cpu_addr[3] => Equal14.IN27
cpu_addr[3] => Equal15.IN27
cpu_addr[3] => Equal16.IN0
cpu_addr[3] => Equal17.IN1
cpu_addr[3] => Equal18.IN1
cpu_addr[3] => Equal19.IN2
cpu_addr[3] => Equal20.IN1
cpu_addr[4] => Equal0.IN27
cpu_addr[4] => Equal1.IN27
cpu_addr[4] => Equal2.IN27
cpu_addr[4] => Equal3.IN27
cpu_addr[4] => Equal4.IN27
cpu_addr[4] => Equal5.IN27
cpu_addr[4] => Equal6.IN27
cpu_addr[4] => Equal7.IN27
cpu_addr[4] => Equal8.IN27
cpu_addr[4] => Equal9.IN27
cpu_addr[4] => Equal10.IN27
cpu_addr[4] => Equal11.IN27
cpu_addr[4] => Equal12.IN1
cpu_addr[4] => Equal13.IN2
cpu_addr[4] => Equal14.IN2
cpu_addr[4] => Equal15.IN3
cpu_addr[4] => Equal16.IN1
cpu_addr[4] => Equal17.IN2
cpu_addr[4] => Equal18.IN2
cpu_addr[4] => Equal19.IN3
cpu_addr[4] => Equal20.IN2
cpu_addr[5] => Equal0.IN28
cpu_addr[5] => Equal1.IN28
cpu_addr[5] => Equal2.IN28
cpu_addr[5] => Equal3.IN28
cpu_addr[5] => Equal4.IN28
cpu_addr[5] => Equal5.IN28
cpu_addr[5] => Equal6.IN28
cpu_addr[5] => Equal7.IN28
cpu_addr[5] => Equal8.IN28
cpu_addr[5] => Equal9.IN28
cpu_addr[5] => Equal10.IN28
cpu_addr[5] => Equal11.IN28
cpu_addr[5] => Equal12.IN28
cpu_addr[5] => Equal13.IN28
cpu_addr[5] => Equal14.IN28
cpu_addr[5] => Equal15.IN28
cpu_addr[5] => Equal16.IN28
cpu_addr[5] => Equal17.IN28
cpu_addr[5] => Equal18.IN28
cpu_addr[5] => Equal19.IN28
cpu_addr[5] => Equal20.IN28
cpu_addr[6] => Equal0.IN29
cpu_addr[6] => Equal1.IN29
cpu_addr[6] => Equal2.IN29
cpu_addr[6] => Equal3.IN29
cpu_addr[6] => Equal4.IN29
cpu_addr[6] => Equal5.IN29
cpu_addr[6] => Equal6.IN29
cpu_addr[6] => Equal7.IN29
cpu_addr[6] => Equal8.IN29
cpu_addr[6] => Equal9.IN29
cpu_addr[6] => Equal10.IN29
cpu_addr[6] => Equal11.IN29
cpu_addr[6] => Equal12.IN29
cpu_addr[6] => Equal13.IN29
cpu_addr[6] => Equal14.IN29
cpu_addr[6] => Equal15.IN29
cpu_addr[6] => Equal16.IN29
cpu_addr[6] => Equal17.IN29
cpu_addr[6] => Equal18.IN29
cpu_addr[6] => Equal19.IN29
cpu_addr[6] => Equal20.IN29
cpu_addr[7] => Equal0.IN30
cpu_addr[7] => Equal1.IN30
cpu_addr[7] => Equal2.IN30
cpu_addr[7] => Equal3.IN30
cpu_addr[7] => Equal4.IN30
cpu_addr[7] => Equal5.IN30
cpu_addr[7] => Equal6.IN30
cpu_addr[7] => Equal7.IN30
cpu_addr[7] => Equal8.IN30
cpu_addr[7] => Equal9.IN30
cpu_addr[7] => Equal10.IN30
cpu_addr[7] => Equal11.IN30
cpu_addr[7] => Equal12.IN30
cpu_addr[7] => Equal13.IN30
cpu_addr[7] => Equal14.IN30
cpu_addr[7] => Equal15.IN30
cpu_addr[7] => Equal16.IN30
cpu_addr[7] => Equal17.IN30
cpu_addr[7] => Equal18.IN30
cpu_addr[7] => Equal19.IN30
cpu_addr[7] => Equal20.IN30
cpu_addr[8] => Equal0.IN31
cpu_addr[8] => Equal1.IN31
cpu_addr[8] => Equal2.IN31
cpu_addr[8] => Equal3.IN31
cpu_addr[8] => Equal4.IN31
cpu_addr[8] => Equal5.IN31
cpu_addr[8] => Equal6.IN31
cpu_addr[8] => Equal7.IN31
cpu_addr[8] => Equal8.IN31
cpu_addr[8] => Equal9.IN31
cpu_addr[8] => Equal10.IN31
cpu_addr[8] => Equal11.IN31
cpu_addr[8] => Equal12.IN31
cpu_addr[8] => Equal13.IN31
cpu_addr[8] => Equal14.IN31
cpu_addr[8] => Equal15.IN31
cpu_addr[8] => Equal16.IN31
cpu_addr[8] => Equal17.IN31
cpu_addr[8] => Equal18.IN31
cpu_addr[8] => Equal19.IN31
cpu_addr[8] => Equal20.IN31
cpu_wdata[0] => mac_reset~reg0.DATAIN
cpu_wdata[0] => packet_size[0]~reg0.DATAIN
cpu_wdata[0] => start_send~reg0.DATAIN
cpu_wdata[0] => sdram_wr~reg0.DATAIN
cpu_wdata[0] => sdram_rd~reg0.DATAIN
cpu_wdata[0] => sdram_wraddr_begin[0]~reg0.DATAIN
cpu_wdata[0] => sdram_wraddr_end[0]~reg0.DATAIN
cpu_wdata[0] => sdram_rdaddr_begin[0]~reg0.DATAIN
cpu_wdata[0] => sdram_rdaddr_end[0]~reg0.DATAIN
cpu_wdata[0] => sdram_pre_clr~reg0.DATAIN
cpu_wdata[0] => sdram_post_clr~reg0.DATAIN
cpu_wdata[0] => sdram_channel[0]~reg0.DATAIN
cpu_wdata[0] => source_channel[0]~reg0.DATAIN
cpu_wdata[0] => source_framelen[0]~reg0.DATAIN
cpu_wdata[0] => source_blanklen[0]~reg0.DATAIN
cpu_wdata[0] => source_start_send~reg0.DATAIN
cpu_wdata[0] => source_stop_send~reg0.DATAIN
cpu_wdata[0] => source_totalnum[0]~reg0.DATAIN
cpu_wdata[0] => source_cutnum[0]~reg0.DATAIN
cpu_wdata[0] => source_clrfifo~reg0.DATAIN
cpu_wdata[0] => source_headen~reg0.DATAIN
cpu_wdata[1] => packet_size[1]~reg0.DATAIN
cpu_wdata[1] => sdram_wraddr_begin[1]~reg0.DATAIN
cpu_wdata[1] => sdram_wraddr_end[1]~reg0.DATAIN
cpu_wdata[1] => sdram_rdaddr_begin[1]~reg0.DATAIN
cpu_wdata[1] => sdram_rdaddr_end[1]~reg0.DATAIN
cpu_wdata[1] => sdram_channel[1]~reg0.DATAIN
cpu_wdata[1] => source_channel[1]~reg0.DATAIN
cpu_wdata[1] => source_framelen[1]~reg0.DATAIN
cpu_wdata[1] => source_blanklen[1]~reg0.DATAIN
cpu_wdata[1] => source_totalnum[1]~reg0.DATAIN
cpu_wdata[1] => source_cutnum[1]~reg0.DATAIN
cpu_wdata[2] => packet_size[2]~reg0.DATAIN
cpu_wdata[2] => sdram_wraddr_begin[2]~reg0.DATAIN
cpu_wdata[2] => sdram_wraddr_end[2]~reg0.DATAIN
cpu_wdata[2] => sdram_rdaddr_begin[2]~reg0.DATAIN
cpu_wdata[2] => sdram_rdaddr_end[2]~reg0.DATAIN
cpu_wdata[2] => sdram_channel[2]~reg0.DATAIN
cpu_wdata[2] => source_channel[2]~reg0.DATAIN
cpu_wdata[2] => source_framelen[2]~reg0.DATAIN
cpu_wdata[2] => source_blanklen[2]~reg0.DATAIN
cpu_wdata[2] => source_totalnum[2]~reg0.DATAIN
cpu_wdata[2] => source_cutnum[2]~reg0.DATAIN
cpu_wdata[3] => packet_size[3]~reg0.DATAIN
cpu_wdata[3] => sdram_wraddr_begin[3]~reg0.DATAIN
cpu_wdata[3] => sdram_wraddr_end[3]~reg0.DATAIN
cpu_wdata[3] => sdram_rdaddr_begin[3]~reg0.DATAIN
cpu_wdata[3] => sdram_rdaddr_end[3]~reg0.DATAIN
cpu_wdata[3] => sdram_channel[3]~reg0.DATAIN
cpu_wdata[3] => source_channel[3]~reg0.DATAIN
cpu_wdata[3] => source_framelen[3]~reg0.DATAIN
cpu_wdata[3] => source_blanklen[3]~reg0.DATAIN
cpu_wdata[3] => source_totalnum[3]~reg0.DATAIN
cpu_wdata[3] => source_cutnum[3]~reg0.DATAIN
cpu_wdata[4] => packet_size[4]~reg0.DATAIN
cpu_wdata[4] => sdram_wraddr_begin[4]~reg0.DATAIN
cpu_wdata[4] => sdram_wraddr_end[4]~reg0.DATAIN
cpu_wdata[4] => sdram_rdaddr_begin[4]~reg0.DATAIN
cpu_wdata[4] => sdram_rdaddr_end[4]~reg0.DATAIN
cpu_wdata[4] => sdram_channel[4]~reg0.DATAIN
cpu_wdata[4] => source_channel[4]~reg0.DATAIN
cpu_wdata[4] => source_framelen[4]~reg0.DATAIN
cpu_wdata[4] => source_blanklen[4]~reg0.DATAIN
cpu_wdata[4] => source_totalnum[4]~reg0.DATAIN
cpu_wdata[4] => source_cutnum[4]~reg0.DATAIN
cpu_wdata[5] => packet_size[5]~reg0.DATAIN
cpu_wdata[5] => sdram_wraddr_begin[5]~reg0.DATAIN
cpu_wdata[5] => sdram_wraddr_end[5]~reg0.DATAIN
cpu_wdata[5] => sdram_rdaddr_begin[5]~reg0.DATAIN
cpu_wdata[5] => sdram_rdaddr_end[5]~reg0.DATAIN
cpu_wdata[5] => sdram_channel[5]~reg0.DATAIN
cpu_wdata[5] => source_channel[5]~reg0.DATAIN
cpu_wdata[5] => source_framelen[5]~reg0.DATAIN
cpu_wdata[5] => source_blanklen[5]~reg0.DATAIN
cpu_wdata[5] => source_totalnum[5]~reg0.DATAIN
cpu_wdata[5] => source_cutnum[5]~reg0.DATAIN
cpu_wdata[6] => packet_size[6]~reg0.DATAIN
cpu_wdata[6] => sdram_wraddr_begin[6]~reg0.DATAIN
cpu_wdata[6] => sdram_wraddr_end[6]~reg0.DATAIN
cpu_wdata[6] => sdram_rdaddr_begin[6]~reg0.DATAIN
cpu_wdata[6] => sdram_rdaddr_end[6]~reg0.DATAIN
cpu_wdata[6] => sdram_channel[6]~reg0.DATAIN
cpu_wdata[6] => source_channel[6]~reg0.DATAIN
cpu_wdata[6] => source_framelen[6]~reg0.DATAIN
cpu_wdata[6] => source_blanklen[6]~reg0.DATAIN
cpu_wdata[6] => source_totalnum[6]~reg0.DATAIN
cpu_wdata[6] => source_cutnum[6]~reg0.DATAIN
cpu_wdata[7] => packet_size[7]~reg0.DATAIN
cpu_wdata[7] => sdram_wraddr_begin[7]~reg0.DATAIN
cpu_wdata[7] => sdram_wraddr_end[7]~reg0.DATAIN
cpu_wdata[7] => sdram_rdaddr_begin[7]~reg0.DATAIN
cpu_wdata[7] => sdram_rdaddr_end[7]~reg0.DATAIN
cpu_wdata[7] => sdram_channel[7]~reg0.DATAIN
cpu_wdata[7] => source_channel[7]~reg0.DATAIN
cpu_wdata[7] => source_framelen[7]~reg0.DATAIN
cpu_wdata[7] => source_blanklen[7]~reg0.DATAIN
cpu_wdata[7] => source_totalnum[7]~reg0.DATAIN
cpu_wdata[7] => source_cutnum[7]~reg0.DATAIN
cpu_wdata[8] => packet_size[8]~reg0.DATAIN
cpu_wdata[8] => sdram_wraddr_begin[8]~reg0.DATAIN
cpu_wdata[8] => sdram_wraddr_end[8]~reg0.DATAIN
cpu_wdata[8] => sdram_rdaddr_begin[8]~reg0.DATAIN
cpu_wdata[8] => sdram_rdaddr_end[8]~reg0.DATAIN
cpu_wdata[8] => source_framelen[8]~reg0.DATAIN
cpu_wdata[8] => source_blanklen[8]~reg0.DATAIN
cpu_wdata[8] => source_totalnum[8]~reg0.DATAIN
cpu_wdata[8] => source_cutnum[8]~reg0.DATAIN
cpu_wdata[9] => packet_size[9]~reg0.DATAIN
cpu_wdata[9] => sdram_wraddr_begin[9]~reg0.DATAIN
cpu_wdata[9] => sdram_wraddr_end[9]~reg0.DATAIN
cpu_wdata[9] => sdram_rdaddr_begin[9]~reg0.DATAIN
cpu_wdata[9] => sdram_rdaddr_end[9]~reg0.DATAIN
cpu_wdata[9] => source_framelen[9]~reg0.DATAIN
cpu_wdata[9] => source_blanklen[9]~reg0.DATAIN
cpu_wdata[9] => source_totalnum[9]~reg0.DATAIN
cpu_wdata[9] => source_cutnum[9]~reg0.DATAIN
cpu_wdata[10] => packet_size[10]~reg0.DATAIN
cpu_wdata[10] => sdram_wraddr_begin[10]~reg0.DATAIN
cpu_wdata[10] => sdram_wraddr_end[10]~reg0.DATAIN
cpu_wdata[10] => sdram_rdaddr_begin[10]~reg0.DATAIN
cpu_wdata[10] => sdram_rdaddr_end[10]~reg0.DATAIN
cpu_wdata[10] => source_framelen[10]~reg0.DATAIN
cpu_wdata[10] => source_blanklen[10]~reg0.DATAIN
cpu_wdata[10] => source_totalnum[10]~reg0.DATAIN
cpu_wdata[10] => source_cutnum[10]~reg0.DATAIN
cpu_wdata[11] => packet_size[11]~reg0.DATAIN
cpu_wdata[11] => sdram_wraddr_begin[11]~reg0.DATAIN
cpu_wdata[11] => sdram_wraddr_end[11]~reg0.DATAIN
cpu_wdata[11] => sdram_rdaddr_begin[11]~reg0.DATAIN
cpu_wdata[11] => sdram_rdaddr_end[11]~reg0.DATAIN
cpu_wdata[11] => source_framelen[11]~reg0.DATAIN
cpu_wdata[11] => source_blanklen[11]~reg0.DATAIN
cpu_wdata[11] => source_totalnum[11]~reg0.DATAIN
cpu_wdata[11] => source_cutnum[11]~reg0.DATAIN
cpu_wdata[12] => packet_size[12]~reg0.DATAIN
cpu_wdata[12] => sdram_wraddr_begin[12]~reg0.DATAIN
cpu_wdata[12] => sdram_wraddr_end[12]~reg0.DATAIN
cpu_wdata[12] => sdram_rdaddr_begin[12]~reg0.DATAIN
cpu_wdata[12] => sdram_rdaddr_end[12]~reg0.DATAIN
cpu_wdata[12] => source_framelen[12]~reg0.DATAIN
cpu_wdata[12] => source_blanklen[12]~reg0.DATAIN
cpu_wdata[12] => source_totalnum[12]~reg0.DATAIN
cpu_wdata[12] => source_cutnum[12]~reg0.DATAIN
cpu_wdata[13] => packet_size[13]~reg0.DATAIN
cpu_wdata[13] => sdram_wraddr_begin[13]~reg0.DATAIN
cpu_wdata[13] => sdram_wraddr_end[13]~reg0.DATAIN
cpu_wdata[13] => sdram_rdaddr_begin[13]~reg0.DATAIN
cpu_wdata[13] => sdram_rdaddr_end[13]~reg0.DATAIN
cpu_wdata[13] => source_framelen[13]~reg0.DATAIN
cpu_wdata[13] => source_blanklen[13]~reg0.DATAIN
cpu_wdata[13] => source_totalnum[13]~reg0.DATAIN
cpu_wdata[13] => source_cutnum[13]~reg0.DATAIN
cpu_wdata[14] => packet_size[14]~reg0.DATAIN
cpu_wdata[14] => sdram_wraddr_begin[14]~reg0.DATAIN
cpu_wdata[14] => sdram_wraddr_end[14]~reg0.DATAIN
cpu_wdata[14] => sdram_rdaddr_begin[14]~reg0.DATAIN
cpu_wdata[14] => sdram_rdaddr_end[14]~reg0.DATAIN
cpu_wdata[14] => source_framelen[14]~reg0.DATAIN
cpu_wdata[14] => source_blanklen[14]~reg0.DATAIN
cpu_wdata[14] => source_totalnum[14]~reg0.DATAIN
cpu_wdata[14] => source_cutnum[14]~reg0.DATAIN
cpu_wdata[15] => packet_size[15]~reg0.DATAIN
cpu_wdata[15] => sdram_wraddr_begin[15]~reg0.DATAIN
cpu_wdata[15] => sdram_wraddr_end[15]~reg0.DATAIN
cpu_wdata[15] => sdram_rdaddr_begin[15]~reg0.DATAIN
cpu_wdata[15] => sdram_rdaddr_end[15]~reg0.DATAIN
cpu_wdata[15] => source_framelen[15]~reg0.DATAIN
cpu_wdata[15] => source_blanklen[15]~reg0.DATAIN
cpu_wdata[15] => source_totalnum[15]~reg0.DATAIN
cpu_wdata[15] => source_cutnum[15]~reg0.DATAIN
cpu_wdata[16] => packet_size[16]~reg0.DATAIN
cpu_wdata[16] => source_totalnum[16]~reg0.DATAIN
cpu_wdata[16] => source_cutnum[16]~reg0.DATAIN
cpu_wdata[17] => packet_size[17]~reg0.DATAIN
cpu_wdata[17] => source_totalnum[17]~reg0.DATAIN
cpu_wdata[17] => source_cutnum[17]~reg0.DATAIN
cpu_wdata[18] => packet_size[18]~reg0.DATAIN
cpu_wdata[18] => source_totalnum[18]~reg0.DATAIN
cpu_wdata[18] => source_cutnum[18]~reg0.DATAIN
cpu_wdata[19] => packet_size[19]~reg0.DATAIN
cpu_wdata[19] => source_totalnum[19]~reg0.DATAIN
cpu_wdata[19] => source_cutnum[19]~reg0.DATAIN
cpu_wdata[20] => packet_size[20]~reg0.DATAIN
cpu_wdata[20] => source_totalnum[20]~reg0.DATAIN
cpu_wdata[20] => source_cutnum[20]~reg0.DATAIN
cpu_wdata[21] => packet_size[21]~reg0.DATAIN
cpu_wdata[21] => source_totalnum[21]~reg0.DATAIN
cpu_wdata[21] => source_cutnum[21]~reg0.DATAIN
cpu_wdata[22] => packet_size[22]~reg0.DATAIN
cpu_wdata[22] => source_totalnum[22]~reg0.DATAIN
cpu_wdata[22] => source_cutnum[22]~reg0.DATAIN
cpu_wdata[23] => packet_size[23]~reg0.DATAIN
cpu_wdata[23] => source_totalnum[23]~reg0.DATAIN
cpu_wdata[23] => source_cutnum[23]~reg0.DATAIN
cpu_wdata[24] => packet_size[24]~reg0.DATAIN
cpu_wdata[24] => source_totalnum[24]~reg0.DATAIN
cpu_wdata[24] => source_cutnum[24]~reg0.DATAIN
cpu_wdata[25] => packet_size[25]~reg0.DATAIN
cpu_wdata[25] => source_totalnum[25]~reg0.DATAIN
cpu_wdata[25] => source_cutnum[25]~reg0.DATAIN
cpu_wdata[26] => packet_size[26]~reg0.DATAIN
cpu_wdata[26] => source_totalnum[26]~reg0.DATAIN
cpu_wdata[26] => source_cutnum[26]~reg0.DATAIN
cpu_wdata[27] => packet_size[27]~reg0.DATAIN
cpu_wdata[27] => source_totalnum[27]~reg0.DATAIN
cpu_wdata[27] => source_cutnum[27]~reg0.DATAIN
cpu_wdata[28] => packet_size[28]~reg0.DATAIN
cpu_wdata[28] => source_totalnum[28]~reg0.DATAIN
cpu_wdata[28] => source_cutnum[28]~reg0.DATAIN
cpu_wdata[29] => packet_size[29]~reg0.DATAIN
cpu_wdata[29] => source_totalnum[29]~reg0.DATAIN
cpu_wdata[29] => source_cutnum[29]~reg0.DATAIN
cpu_wdata[30] => packet_size[30]~reg0.DATAIN
cpu_wdata[30] => source_totalnum[30]~reg0.DATAIN
cpu_wdata[30] => source_cutnum[30]~reg0.DATAIN
cpu_wdata[31] => packet_size[31]~reg0.DATAIN
cpu_wdata[31] => source_totalnum[31]~reg0.DATAIN
cpu_wdata[31] => source_cutnum[31]~reg0.DATAIN
mac_reset <= mac_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[0] <= packet_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[1] <= packet_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[2] <= packet_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[3] <= packet_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[4] <= packet_size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[5] <= packet_size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[6] <= packet_size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[7] <= packet_size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[8] <= packet_size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[9] <= packet_size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[10] <= packet_size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[11] <= packet_size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[12] <= packet_size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[13] <= packet_size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[14] <= packet_size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[15] <= packet_size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[16] <= packet_size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[17] <= packet_size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[18] <= packet_size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[19] <= packet_size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[20] <= packet_size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[21] <= packet_size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[22] <= packet_size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[23] <= packet_size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[24] <= packet_size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[25] <= packet_size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[26] <= packet_size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[27] <= packet_size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[28] <= packet_size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[29] <= packet_size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[30] <= packet_size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
packet_size[31] <= packet_size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_send <= start_send~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_channel[0] <= sdram_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_channel[1] <= sdram_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_channel[2] <= sdram_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_channel[3] <= sdram_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_channel[4] <= sdram_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_channel[5] <= sdram_channel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_channel[6] <= sdram_channel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_channel[7] <= sdram_channel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr <= sdram_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd <= sdram_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[0] <= sdram_wraddr_begin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[1] <= sdram_wraddr_begin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[2] <= sdram_wraddr_begin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[3] <= sdram_wraddr_begin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[4] <= sdram_wraddr_begin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[5] <= sdram_wraddr_begin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[6] <= sdram_wraddr_begin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[7] <= sdram_wraddr_begin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[8] <= sdram_wraddr_begin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[9] <= sdram_wraddr_begin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[10] <= sdram_wraddr_begin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[11] <= sdram_wraddr_begin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[12] <= sdram_wraddr_begin[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[13] <= sdram_wraddr_begin[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[14] <= sdram_wraddr_begin[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_begin[15] <= sdram_wraddr_begin[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[0] <= sdram_wraddr_end[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[1] <= sdram_wraddr_end[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[2] <= sdram_wraddr_end[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[3] <= sdram_wraddr_end[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[4] <= sdram_wraddr_end[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[5] <= sdram_wraddr_end[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[6] <= sdram_wraddr_end[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[7] <= sdram_wraddr_end[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[8] <= sdram_wraddr_end[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[9] <= sdram_wraddr_end[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[10] <= sdram_wraddr_end[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[11] <= sdram_wraddr_end[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[12] <= sdram_wraddr_end[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[13] <= sdram_wraddr_end[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[14] <= sdram_wraddr_end[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr_end[15] <= sdram_wraddr_end[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[0] <= sdram_rdaddr_begin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[1] <= sdram_rdaddr_begin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[2] <= sdram_rdaddr_begin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[3] <= sdram_rdaddr_begin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[4] <= sdram_rdaddr_begin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[5] <= sdram_rdaddr_begin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[6] <= sdram_rdaddr_begin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[7] <= sdram_rdaddr_begin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[8] <= sdram_rdaddr_begin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[9] <= sdram_rdaddr_begin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[10] <= sdram_rdaddr_begin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[11] <= sdram_rdaddr_begin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[12] <= sdram_rdaddr_begin[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[13] <= sdram_rdaddr_begin[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[14] <= sdram_rdaddr_begin[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_begin[15] <= sdram_rdaddr_begin[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[0] <= sdram_rdaddr_end[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[1] <= sdram_rdaddr_end[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[2] <= sdram_rdaddr_end[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[3] <= sdram_rdaddr_end[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[4] <= sdram_rdaddr_end[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[5] <= sdram_rdaddr_end[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[6] <= sdram_rdaddr_end[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[7] <= sdram_rdaddr_end[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[8] <= sdram_rdaddr_end[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[9] <= sdram_rdaddr_end[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[10] <= sdram_rdaddr_end[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[11] <= sdram_rdaddr_end[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[12] <= sdram_rdaddr_end[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[13] <= sdram_rdaddr_end[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[14] <= sdram_rdaddr_end[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr_end[15] <= sdram_rdaddr_end[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_pre_clr <= sdram_pre_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_post_clr <= sdram_post_clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_channel[0] <= source_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_channel[1] <= source_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_channel[2] <= source_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_channel[3] <= source_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_channel[4] <= source_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_channel[5] <= source_channel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_channel[6] <= source_channel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_channel[7] <= source_channel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[0] <= source_framelen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[1] <= source_framelen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[2] <= source_framelen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[3] <= source_framelen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[4] <= source_framelen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[5] <= source_framelen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[6] <= source_framelen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[7] <= source_framelen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[8] <= source_framelen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[9] <= source_framelen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[10] <= source_framelen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[11] <= source_framelen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[12] <= source_framelen[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[13] <= source_framelen[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[14] <= source_framelen[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_framelen[15] <= source_framelen[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[0] <= source_blanklen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[1] <= source_blanklen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[2] <= source_blanklen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[3] <= source_blanklen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[4] <= source_blanklen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[5] <= source_blanklen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[6] <= source_blanklen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[7] <= source_blanklen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[8] <= source_blanklen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[9] <= source_blanklen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[10] <= source_blanklen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[11] <= source_blanklen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[12] <= source_blanklen[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[13] <= source_blanklen[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[14] <= source_blanklen[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_blanklen[15] <= source_blanklen[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_start_send <= source_start_send~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_stop_send <= source_stop_send~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[0] <= source_totalnum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[1] <= source_totalnum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[2] <= source_totalnum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[3] <= source_totalnum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[4] <= source_totalnum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[5] <= source_totalnum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[6] <= source_totalnum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[7] <= source_totalnum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[8] <= source_totalnum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[9] <= source_totalnum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[10] <= source_totalnum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[11] <= source_totalnum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[12] <= source_totalnum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[13] <= source_totalnum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[14] <= source_totalnum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[15] <= source_totalnum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[16] <= source_totalnum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[17] <= source_totalnum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[18] <= source_totalnum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[19] <= source_totalnum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[20] <= source_totalnum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[21] <= source_totalnum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[22] <= source_totalnum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[23] <= source_totalnum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[24] <= source_totalnum[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[25] <= source_totalnum[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[26] <= source_totalnum[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[27] <= source_totalnum[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[28] <= source_totalnum[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[29] <= source_totalnum[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[30] <= source_totalnum[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_totalnum[31] <= source_totalnum[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[0] <= source_cutnum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[1] <= source_cutnum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[2] <= source_cutnum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[3] <= source_cutnum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[4] <= source_cutnum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[5] <= source_cutnum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[6] <= source_cutnum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[7] <= source_cutnum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[8] <= source_cutnum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[9] <= source_cutnum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[10] <= source_cutnum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[11] <= source_cutnum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[12] <= source_cutnum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[13] <= source_cutnum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[14] <= source_cutnum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[15] <= source_cutnum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[16] <= source_cutnum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[17] <= source_cutnum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[18] <= source_cutnum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[19] <= source_cutnum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[20] <= source_cutnum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[21] <= source_cutnum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[22] <= source_cutnum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[23] <= source_cutnum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[24] <= source_cutnum[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[25] <= source_cutnum[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[26] <= source_cutnum[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[27] <= source_cutnum[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[28] <= source_cutnum[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[29] <= source_cutnum[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[30] <= source_cutnum[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_cutnum[31] <= source_cutnum[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_headen <= source_headen~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_clrfifo <= source_clrfifo~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= <GND>


|gige_transport_top|gige_trans_cpu:inst
clk_0 => clk_0~0.IN33
reset_n => reset_n_sources~0.IN1
out_port_from_the_SCL_A <= SCL_A:the_SCL_A.out_port
out_port_from_the_SCL_B <= SCL_B:the_SCL_B.out_port
bidir_port_to_and_from_the_SDA_A <= SDA_A:the_SDA_A.bidir_port
bidir_port_to_and_from_the_SDA_B <= SDA_B:the_SDA_B.bidir_port
in_port_to_the_board_in[0] => in_port_to_the_board_in[0]~7.IN1
in_port_to_the_board_in[1] => in_port_to_the_board_in[1]~6.IN1
in_port_to_the_board_in[2] => in_port_to_the_board_in[2]~5.IN1
in_port_to_the_board_in[3] => in_port_to_the_board_in[3]~4.IN1
in_port_to_the_board_in[4] => in_port_to_the_board_in[4]~3.IN1
in_port_to_the_board_in[5] => in_port_to_the_board_in[5]~2.IN1
in_port_to_the_board_in[6] => in_port_to_the_board_in[6]~1.IN1
in_port_to_the_board_in[7] => in_port_to_the_board_in[7]~0.IN1
out_port_from_the_board_out[0] <= board_out:the_board_out.out_port
out_port_from_the_board_out[1] <= board_out:the_board_out.out_port
out_port_from_the_board_out[2] <= board_out:the_board_out.out_port
out_port_from_the_board_out[3] <= board_out:the_board_out.out_port
out_port_from_the_board_out[4] <= board_out:the_board_out.out_port
out_port_from_the_board_out[5] <= board_out:the_board_out.out_port
out_port_from_the_board_out[6] <= board_out:the_board_out.out_port
out_port_from_the_board_out[7] <= board_out:the_board_out.out_port
addr_from_the_export[0] <= export:the_export.addr
addr_from_the_export[1] <= export:the_export.addr
addr_from_the_export[2] <= export:the_export.addr
addr_from_the_export[3] <= export:the_export.addr
addr_from_the_export[4] <= export:the_export.addr
addr_from_the_export[5] <= export:the_export.addr
addr_from_the_export[6] <= export:the_export.addr
addr_from_the_export[7] <= export:the_export.addr
addr_from_the_export[8] <= export:the_export.addr
rd_n_from_the_export <= export:the_export.rd_n
rdata_to_the_export[0] => rdata_to_the_export[0]~31.IN1
rdata_to_the_export[1] => rdata_to_the_export[1]~30.IN1
rdata_to_the_export[2] => rdata_to_the_export[2]~29.IN1
rdata_to_the_export[3] => rdata_to_the_export[3]~28.IN1
rdata_to_the_export[4] => rdata_to_the_export[4]~27.IN1
rdata_to_the_export[5] => rdata_to_the_export[5]~26.IN1
rdata_to_the_export[6] => rdata_to_the_export[6]~25.IN1
rdata_to_the_export[7] => rdata_to_the_export[7]~24.IN1
rdata_to_the_export[8] => rdata_to_the_export[8]~23.IN1
rdata_to_the_export[9] => rdata_to_the_export[9]~22.IN1
rdata_to_the_export[10] => rdata_to_the_export[10]~21.IN1
rdata_to_the_export[11] => rdata_to_the_export[11]~20.IN1
rdata_to_the_export[12] => rdata_to_the_export[12]~19.IN1
rdata_to_the_export[13] => rdata_to_the_export[13]~18.IN1
rdata_to_the_export[14] => rdata_to_the_export[14]~17.IN1
rdata_to_the_export[15] => rdata_to_the_export[15]~16.IN1
rdata_to_the_export[16] => rdata_to_the_export[16]~15.IN1
rdata_to_the_export[17] => rdata_to_the_export[17]~14.IN1
rdata_to_the_export[18] => rdata_to_the_export[18]~13.IN1
rdata_to_the_export[19] => rdata_to_the_export[19]~12.IN1
rdata_to_the_export[20] => rdata_to_the_export[20]~11.IN1
rdata_to_the_export[21] => rdata_to_the_export[21]~10.IN1
rdata_to_the_export[22] => rdata_to_the_export[22]~9.IN1
rdata_to_the_export[23] => rdata_to_the_export[23]~8.IN1
rdata_to_the_export[24] => rdata_to_the_export[24]~7.IN1
rdata_to_the_export[25] => rdata_to_the_export[25]~6.IN1
rdata_to_the_export[26] => rdata_to_the_export[26]~5.IN1
rdata_to_the_export[27] => rdata_to_the_export[27]~4.IN1
rdata_to_the_export[28] => rdata_to_the_export[28]~3.IN1
rdata_to_the_export[29] => rdata_to_the_export[29]~2.IN1
rdata_to_the_export[30] => rdata_to_the_export[30]~1.IN1
rdata_to_the_export[31] => rdata_to_the_export[31]~0.IN1
wdata_from_the_export[0] <= export:the_export.wdata
wdata_from_the_export[1] <= export:the_export.wdata
wdata_from_the_export[2] <= export:the_export.wdata
wdata_from_the_export[3] <= export:the_export.wdata
wdata_from_the_export[4] <= export:the_export.wdata
wdata_from_the_export[5] <= export:the_export.wdata
wdata_from_the_export[6] <= export:the_export.wdata
wdata_from_the_export[7] <= export:the_export.wdata
wdata_from_the_export[8] <= export:the_export.wdata
wdata_from_the_export[9] <= export:the_export.wdata
wdata_from_the_export[10] <= export:the_export.wdata
wdata_from_the_export[11] <= export:the_export.wdata
wdata_from_the_export[12] <= export:the_export.wdata
wdata_from_the_export[13] <= export:the_export.wdata
wdata_from_the_export[14] <= export:the_export.wdata
wdata_from_the_export[15] <= export:the_export.wdata
wdata_from_the_export[16] <= export:the_export.wdata
wdata_from_the_export[17] <= export:the_export.wdata
wdata_from_the_export[18] <= export:the_export.wdata
wdata_from_the_export[19] <= export:the_export.wdata
wdata_from_the_export[20] <= export:the_export.wdata
wdata_from_the_export[21] <= export:the_export.wdata
wdata_from_the_export[22] <= export:the_export.wdata
wdata_from_the_export[23] <= export:the_export.wdata
wdata_from_the_export[24] <= export:the_export.wdata
wdata_from_the_export[25] <= export:the_export.wdata
wdata_from_the_export[26] <= export:the_export.wdata
wdata_from_the_export[27] <= export:the_export.wdata
wdata_from_the_export[28] <= export:the_export.wdata
wdata_from_the_export[29] <= export:the_export.wdata
wdata_from_the_export[30] <= export:the_export.wdata
wdata_from_the_export[31] <= export:the_export.wdata
wr_n_from_the_export <= export:the_export.wr_n
addr_from_the_load_para[0] <= load_para:the_load_para.addr
addr_from_the_load_para[1] <= load_para:the_load_para.addr
addr_from_the_load_para[2] <= load_para:the_load_para.addr
addr_from_the_load_para[3] <= load_para:the_load_para.addr
addr_from_the_load_para[4] <= load_para:the_load_para.addr
addr_from_the_load_para[5] <= load_para:the_load_para.addr
addr_from_the_load_para[6] <= load_para:the_load_para.addr
addr_from_the_load_para[7] <= load_para:the_load_para.addr
addr_from_the_load_para[8] <= load_para:the_load_para.addr
rd_n_from_the_load_para <= load_para:the_load_para.rd_n
rdata_to_the_load_para[0] => rdata_to_the_load_para[0]~31.IN1
rdata_to_the_load_para[1] => rdata_to_the_load_para[1]~30.IN1
rdata_to_the_load_para[2] => rdata_to_the_load_para[2]~29.IN1
rdata_to_the_load_para[3] => rdata_to_the_load_para[3]~28.IN1
rdata_to_the_load_para[4] => rdata_to_the_load_para[4]~27.IN1
rdata_to_the_load_para[5] => rdata_to_the_load_para[5]~26.IN1
rdata_to_the_load_para[6] => rdata_to_the_load_para[6]~25.IN1
rdata_to_the_load_para[7] => rdata_to_the_load_para[7]~24.IN1
rdata_to_the_load_para[8] => rdata_to_the_load_para[8]~23.IN1
rdata_to_the_load_para[9] => rdata_to_the_load_para[9]~22.IN1
rdata_to_the_load_para[10] => rdata_to_the_load_para[10]~21.IN1
rdata_to_the_load_para[11] => rdata_to_the_load_para[11]~20.IN1
rdata_to_the_load_para[12] => rdata_to_the_load_para[12]~19.IN1
rdata_to_the_load_para[13] => rdata_to_the_load_para[13]~18.IN1
rdata_to_the_load_para[14] => rdata_to_the_load_para[14]~17.IN1
rdata_to_the_load_para[15] => rdata_to_the_load_para[15]~16.IN1
rdata_to_the_load_para[16] => rdata_to_the_load_para[16]~15.IN1
rdata_to_the_load_para[17] => rdata_to_the_load_para[17]~14.IN1
rdata_to_the_load_para[18] => rdata_to_the_load_para[18]~13.IN1
rdata_to_the_load_para[19] => rdata_to_the_load_para[19]~12.IN1
rdata_to_the_load_para[20] => rdata_to_the_load_para[20]~11.IN1
rdata_to_the_load_para[21] => rdata_to_the_load_para[21]~10.IN1
rdata_to_the_load_para[22] => rdata_to_the_load_para[22]~9.IN1
rdata_to_the_load_para[23] => rdata_to_the_load_para[23]~8.IN1
rdata_to_the_load_para[24] => rdata_to_the_load_para[24]~7.IN1
rdata_to_the_load_para[25] => rdata_to_the_load_para[25]~6.IN1
rdata_to_the_load_para[26] => rdata_to_the_load_para[26]~5.IN1
rdata_to_the_load_para[27] => rdata_to_the_load_para[27]~4.IN1
rdata_to_the_load_para[28] => rdata_to_the_load_para[28]~3.IN1
rdata_to_the_load_para[29] => rdata_to_the_load_para[29]~2.IN1
rdata_to_the_load_para[30] => rdata_to_the_load_para[30]~1.IN1
rdata_to_the_load_para[31] => rdata_to_the_load_para[31]~0.IN1
wdata_from_the_load_para[0] <= load_para:the_load_para.wdata
wdata_from_the_load_para[1] <= load_para:the_load_para.wdata
wdata_from_the_load_para[2] <= load_para:the_load_para.wdata
wdata_from_the_load_para[3] <= load_para:the_load_para.wdata
wdata_from_the_load_para[4] <= load_para:the_load_para.wdata
wdata_from_the_load_para[5] <= load_para:the_load_para.wdata
wdata_from_the_load_para[6] <= load_para:the_load_para.wdata
wdata_from_the_load_para[7] <= load_para:the_load_para.wdata
wdata_from_the_load_para[8] <= load_para:the_load_para.wdata
wdata_from_the_load_para[9] <= load_para:the_load_para.wdata
wdata_from_the_load_para[10] <= load_para:the_load_para.wdata
wdata_from_the_load_para[11] <= load_para:the_load_para.wdata
wdata_from_the_load_para[12] <= load_para:the_load_para.wdata
wdata_from_the_load_para[13] <= load_para:the_load_para.wdata
wdata_from_the_load_para[14] <= load_para:the_load_para.wdata
wdata_from_the_load_para[15] <= load_para:the_load_para.wdata
wdata_from_the_load_para[16] <= load_para:the_load_para.wdata
wdata_from_the_load_para[17] <= load_para:the_load_para.wdata
wdata_from_the_load_para[18] <= load_para:the_load_para.wdata
wdata_from_the_load_para[19] <= load_para:the_load_para.wdata
wdata_from_the_load_para[20] <= load_para:the_load_para.wdata
wdata_from_the_load_para[21] <= load_para:the_load_para.wdata
wdata_from_the_load_para[22] <= load_para:the_load_para.wdata
wdata_from_the_load_para[23] <= load_para:the_load_para.wdata
wdata_from_the_load_para[24] <= load_para:the_load_para.wdata
wdata_from_the_load_para[25] <= load_para:the_load_para.wdata
wdata_from_the_load_para[26] <= load_para:the_load_para.wdata
wdata_from_the_load_para[27] <= load_para:the_load_para.wdata
wdata_from_the_load_para[28] <= load_para:the_load_para.wdata
wdata_from_the_load_para[29] <= load_para:the_load_para.wdata
wdata_from_the_load_para[30] <= load_para:the_load_para.wdata
wdata_from_the_load_para[31] <= load_para:the_load_para.wdata
wr_n_from_the_load_para <= load_para:the_load_para.wr_n
zs_addr_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[2] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[3] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[4] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[5] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[6] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[7] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[8] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[9] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[10] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[11] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[12] <= sdram_0:the_sdram_0.zs_addr
zs_ba_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_ba
zs_ba_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_ba
zs_cas_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cas_n
zs_cke_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cke
zs_cs_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cs_n
zs_dq_to_and_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[2] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[3] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[4] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[5] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[6] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[7] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[8] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[9] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[10] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[11] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[12] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[13] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[14] <= sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[15] <= sdram_0:the_sdram_0.zs_dq
zs_dqm_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_dqm
zs_dqm_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_dqm
zs_ras_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_ras_n
zs_we_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_we_n
addr_from_the_udpram[0] <= udpram:the_udpram.addr
addr_from_the_udpram[1] <= udpram:the_udpram.addr
addr_from_the_udpram[2] <= udpram:the_udpram.addr
addr_from_the_udpram[3] <= udpram:the_udpram.addr
addr_from_the_udpram[4] <= udpram:the_udpram.addr
addr_from_the_udpram[5] <= udpram:the_udpram.addr
addr_from_the_udpram[6] <= udpram:the_udpram.addr
addr_from_the_udpram[7] <= udpram:the_udpram.addr
addr_from_the_udpram[8] <= udpram:the_udpram.addr
addr_from_the_udpram[9] <= udpram:the_udpram.addr
addr_from_the_udpram[10] <= udpram:the_udpram.addr
addr_from_the_udpram[11] <= udpram:the_udpram.addr
addr_from_the_udpram[12] <= udpram:the_udpram.addr
addr_from_the_udpram[13] <= udpram:the_udpram.addr
addr_from_the_udpram[14] <= udpram:the_udpram.addr
addr_from_the_udpram[15] <= udpram:the_udpram.addr
rd_n_from_the_udpram <= udpram:the_udpram.rd_n
rdata_to_the_udpram[0] => rdata_to_the_udpram[0]~7.IN1
rdata_to_the_udpram[1] => rdata_to_the_udpram[1]~6.IN1
rdata_to_the_udpram[2] => rdata_to_the_udpram[2]~5.IN1
rdata_to_the_udpram[3] => rdata_to_the_udpram[3]~4.IN1
rdata_to_the_udpram[4] => rdata_to_the_udpram[4]~3.IN1
rdata_to_the_udpram[5] => rdata_to_the_udpram[5]~2.IN1
rdata_to_the_udpram[6] => rdata_to_the_udpram[6]~1.IN1
rdata_to_the_udpram[7] => rdata_to_the_udpram[7]~0.IN1
wdata_from_the_udpram[0] <= udpram:the_udpram.wdata
wdata_from_the_udpram[1] <= udpram:the_udpram.wdata
wdata_from_the_udpram[2] <= udpram:the_udpram.wdata
wdata_from_the_udpram[3] <= udpram:the_udpram.wdata
wdata_from_the_udpram[4] <= udpram:the_udpram.wdata
wdata_from_the_udpram[5] <= udpram:the_udpram.wdata
wdata_from_the_udpram[6] <= udpram:the_udpram.wdata
wdata_from_the_udpram[7] <= udpram:the_udpram.wdata
wr_n_from_the_udpram <= udpram:the_udpram.wr_n


|gige_transport_top|gige_trans_cpu:inst|SCL_A_s1_arbitrator:the_SCL_A_s1
SCL_A_s1_readdata => SCL_A_s1_readdata_from_sa.DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_SCL_A_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => SCL_A_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => SCL_A_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN23
cpu_0_data_master_address_to_slave[5] => Equal0.IN22
cpu_0_data_master_address_to_slave[6] => Equal0.IN0
cpu_0_data_master_address_to_slave[7] => Equal0.IN21
cpu_0_data_master_address_to_slave[8] => Equal0.IN20
cpu_0_data_master_address_to_slave[9] => Equal0.IN19
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN1
cpu_0_data_master_address_to_slave[13] => Equal0.IN2
cpu_0_data_master_address_to_slave[14] => Equal0.IN16
cpu_0_data_master_address_to_slave[15] => Equal0.IN15
cpu_0_data_master_address_to_slave[16] => Equal0.IN3
cpu_0_data_master_address_to_slave[17] => Equal0.IN14
cpu_0_data_master_address_to_slave[18] => Equal0.IN13
cpu_0_data_master_address_to_slave[19] => Equal0.IN12
cpu_0_data_master_address_to_slave[20] => Equal0.IN11
cpu_0_data_master_address_to_slave[21] => Equal0.IN10
cpu_0_data_master_address_to_slave[22] => Equal0.IN9
cpu_0_data_master_address_to_slave[23] => Equal0.IN8
cpu_0_data_master_address_to_slave[24] => Equal0.IN7
cpu_0_data_master_address_to_slave[25] => Equal0.IN6
cpu_0_data_master_address_to_slave[26] => Equal0.IN5
cpu_0_data_master_address_to_slave[27] => Equal0.IN4
cpu_0_data_master_read => SCL_A_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_SCL_A_s1~0.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_SCL_A_s1~0.IN0
cpu_0_data_master_write => SCL_A_s1_write_n~0.IN0
cpu_0_data_master_write => cpu_0_data_master_qualified_request_SCL_A_s1~0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_SCL_A_s1~0.IN0
cpu_0_data_master_writedata[0] => SCL_A_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => SCL_A_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_SCL_A_s1_end_xfer~reg0.PRESET
SCL_A_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
SCL_A_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
SCL_A_s1_chipselect <= cpu_0_data_master_qualified_request_SCL_A_s1~1.DB_MAX_OUTPUT_PORT_TYPE
SCL_A_s1_readdata_from_sa <= SCL_A_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
SCL_A_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
SCL_A_s1_write_n <= SCL_A_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
SCL_A_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_SCL_A_s1 <= cpu_0_data_master_qualified_request_SCL_A_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_SCL_A_s1 <= cpu_0_data_master_qualified_request_SCL_A_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_SCL_A_s1 <= <GND>
cpu_0_data_master_requests_SCL_A_s1 <= cpu_0_data_master_requests_SCL_A_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_SCL_A_s1_end_xfer <= d1_SCL_A_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|SCL_A:the_SCL_A
address[0] => Equal0.IN30
address[1] => Equal0.IN31
chipselect => always0~0.IN1
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0~0.IN0
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|SCL_B_s1_arbitrator:the_SCL_B_s1
SCL_B_s1_readdata => SCL_B_s1_readdata_from_sa.DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_SCL_B_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => SCL_B_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => SCL_B_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN0
cpu_0_data_master_address_to_slave[5] => Equal0.IN23
cpu_0_data_master_address_to_slave[6] => Equal0.IN1
cpu_0_data_master_address_to_slave[7] => Equal0.IN22
cpu_0_data_master_address_to_slave[8] => Equal0.IN21
cpu_0_data_master_address_to_slave[9] => Equal0.IN20
cpu_0_data_master_address_to_slave[10] => Equal0.IN19
cpu_0_data_master_address_to_slave[11] => Equal0.IN18
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN17
cpu_0_data_master_address_to_slave[15] => Equal0.IN16
cpu_0_data_master_address_to_slave[16] => Equal0.IN4
cpu_0_data_master_address_to_slave[17] => Equal0.IN15
cpu_0_data_master_address_to_slave[18] => Equal0.IN14
cpu_0_data_master_address_to_slave[19] => Equal0.IN13
cpu_0_data_master_address_to_slave[20] => Equal0.IN12
cpu_0_data_master_address_to_slave[21] => Equal0.IN11
cpu_0_data_master_address_to_slave[22] => Equal0.IN10
cpu_0_data_master_address_to_slave[23] => Equal0.IN9
cpu_0_data_master_address_to_slave[24] => Equal0.IN8
cpu_0_data_master_address_to_slave[25] => Equal0.IN7
cpu_0_data_master_address_to_slave[26] => Equal0.IN6
cpu_0_data_master_address_to_slave[27] => Equal0.IN5
cpu_0_data_master_read => SCL_B_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_SCL_B_s1~0.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_SCL_B_s1~0.IN0
cpu_0_data_master_write => SCL_B_s1_write_n~0.IN0
cpu_0_data_master_write => cpu_0_data_master_qualified_request_SCL_B_s1~0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_SCL_B_s1~0.IN0
cpu_0_data_master_writedata[0] => SCL_B_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => SCL_B_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_SCL_B_s1_end_xfer~reg0.PRESET
SCL_B_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
SCL_B_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
SCL_B_s1_chipselect <= cpu_0_data_master_qualified_request_SCL_B_s1~1.DB_MAX_OUTPUT_PORT_TYPE
SCL_B_s1_readdata_from_sa <= SCL_B_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
SCL_B_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
SCL_B_s1_write_n <= SCL_B_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
SCL_B_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_SCL_B_s1 <= cpu_0_data_master_qualified_request_SCL_B_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_SCL_B_s1 <= cpu_0_data_master_qualified_request_SCL_B_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_SCL_B_s1 <= <GND>
cpu_0_data_master_requests_SCL_B_s1 <= cpu_0_data_master_requests_SCL_B_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_SCL_B_s1_end_xfer <= d1_SCL_B_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|SCL_B:the_SCL_B
address[0] => Equal0.IN30
address[1] => Equal0.IN31
chipselect => always0~0.IN1
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0~0.IN0
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|SDA_A_s1_arbitrator:the_SDA_A_s1
SDA_A_s1_readdata => SDA_A_s1_readdata_from_sa.DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_SDA_A_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => SDA_A_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => SDA_A_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN23
cpu_0_data_master_address_to_slave[5] => Equal0.IN0
cpu_0_data_master_address_to_slave[6] => Equal0.IN1
cpu_0_data_master_address_to_slave[7] => Equal0.IN22
cpu_0_data_master_address_to_slave[8] => Equal0.IN21
cpu_0_data_master_address_to_slave[9] => Equal0.IN20
cpu_0_data_master_address_to_slave[10] => Equal0.IN19
cpu_0_data_master_address_to_slave[11] => Equal0.IN18
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN17
cpu_0_data_master_address_to_slave[15] => Equal0.IN16
cpu_0_data_master_address_to_slave[16] => Equal0.IN4
cpu_0_data_master_address_to_slave[17] => Equal0.IN15
cpu_0_data_master_address_to_slave[18] => Equal0.IN14
cpu_0_data_master_address_to_slave[19] => Equal0.IN13
cpu_0_data_master_address_to_slave[20] => Equal0.IN12
cpu_0_data_master_address_to_slave[21] => Equal0.IN11
cpu_0_data_master_address_to_slave[22] => Equal0.IN10
cpu_0_data_master_address_to_slave[23] => Equal0.IN9
cpu_0_data_master_address_to_slave[24] => Equal0.IN8
cpu_0_data_master_address_to_slave[25] => Equal0.IN7
cpu_0_data_master_address_to_slave[26] => Equal0.IN6
cpu_0_data_master_address_to_slave[27] => Equal0.IN5
cpu_0_data_master_read => SDA_A_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_SDA_A_s1~0.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_SDA_A_s1~0.IN0
cpu_0_data_master_write => SDA_A_s1_write_n~0.IN0
cpu_0_data_master_write => cpu_0_data_master_qualified_request_SDA_A_s1~0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_SDA_A_s1~0.IN0
cpu_0_data_master_writedata[0] => SDA_A_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => SDA_A_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_SDA_A_s1_end_xfer~reg0.PRESET
SDA_A_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
SDA_A_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
SDA_A_s1_chipselect <= cpu_0_data_master_qualified_request_SDA_A_s1~1.DB_MAX_OUTPUT_PORT_TYPE
SDA_A_s1_readdata_from_sa <= SDA_A_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
SDA_A_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
SDA_A_s1_write_n <= SDA_A_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
SDA_A_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_SDA_A_s1 <= cpu_0_data_master_qualified_request_SDA_A_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_SDA_A_s1 <= cpu_0_data_master_qualified_request_SDA_A_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_SDA_A_s1 <= <GND>
cpu_0_data_master_requests_SDA_A_s1 <= cpu_0_data_master_requests_SDA_A_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_SDA_A_s1_end_xfer <= d1_SDA_A_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|SDA_A:the_SDA_A
address[0] => Equal0.IN30
address[0] => Equal1.IN61
address[1] => Equal0.IN31
address[1] => Equal1.IN30
chipselect => always2~0.IN1
clk => readdata~reg0.CLK
clk => data_out.CLK
clk => data_dir.CLK
reset_n => data_out.ACLR
reset_n => data_dir.ACLR
reset_n => readdata~reg0.ACLR
write_n => always2~0.IN0
writedata => data_dir.DATAIN
writedata => data_out.DATAIN
bidir_port <= bidir_port~0
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|SDA_B_s1_arbitrator:the_SDA_B_s1
SDA_B_s1_readdata => SDA_B_s1_readdata_from_sa.DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_SDA_B_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => SDA_B_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => SDA_B_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN0
cpu_0_data_master_address_to_slave[5] => Equal0.IN1
cpu_0_data_master_address_to_slave[6] => Equal0.IN2
cpu_0_data_master_address_to_slave[7] => Equal0.IN23
cpu_0_data_master_address_to_slave[8] => Equal0.IN22
cpu_0_data_master_address_to_slave[9] => Equal0.IN21
cpu_0_data_master_address_to_slave[10] => Equal0.IN20
cpu_0_data_master_address_to_slave[11] => Equal0.IN19
cpu_0_data_master_address_to_slave[12] => Equal0.IN3
cpu_0_data_master_address_to_slave[13] => Equal0.IN4
cpu_0_data_master_address_to_slave[14] => Equal0.IN18
cpu_0_data_master_address_to_slave[15] => Equal0.IN17
cpu_0_data_master_address_to_slave[16] => Equal0.IN5
cpu_0_data_master_address_to_slave[17] => Equal0.IN16
cpu_0_data_master_address_to_slave[18] => Equal0.IN15
cpu_0_data_master_address_to_slave[19] => Equal0.IN14
cpu_0_data_master_address_to_slave[20] => Equal0.IN13
cpu_0_data_master_address_to_slave[21] => Equal0.IN12
cpu_0_data_master_address_to_slave[22] => Equal0.IN11
cpu_0_data_master_address_to_slave[23] => Equal0.IN10
cpu_0_data_master_address_to_slave[24] => Equal0.IN9
cpu_0_data_master_address_to_slave[25] => Equal0.IN8
cpu_0_data_master_address_to_slave[26] => Equal0.IN7
cpu_0_data_master_address_to_slave[27] => Equal0.IN6
cpu_0_data_master_read => SDA_B_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_SDA_B_s1~0.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_SDA_B_s1~0.IN0
cpu_0_data_master_write => SDA_B_s1_write_n~0.IN0
cpu_0_data_master_write => cpu_0_data_master_qualified_request_SDA_B_s1~0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_SDA_B_s1~0.IN0
cpu_0_data_master_writedata[0] => SDA_B_s1_writedata.DATAIN
cpu_0_data_master_writedata[1] => ~NO_FANOUT~
cpu_0_data_master_writedata[2] => ~NO_FANOUT~
cpu_0_data_master_writedata[3] => ~NO_FANOUT~
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => SDA_B_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_SDA_B_s1_end_xfer~reg0.PRESET
SDA_B_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
SDA_B_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
SDA_B_s1_chipselect <= cpu_0_data_master_qualified_request_SDA_B_s1~1.DB_MAX_OUTPUT_PORT_TYPE
SDA_B_s1_readdata_from_sa <= SDA_B_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
SDA_B_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
SDA_B_s1_write_n <= SDA_B_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
SDA_B_s1_writedata <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_SDA_B_s1 <= cpu_0_data_master_qualified_request_SDA_B_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_SDA_B_s1 <= cpu_0_data_master_qualified_request_SDA_B_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_SDA_B_s1 <= <GND>
cpu_0_data_master_requests_SDA_B_s1 <= cpu_0_data_master_requests_SDA_B_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_SDA_B_s1_end_xfer <= d1_SDA_B_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|SDA_B:the_SDA_B
address[0] => Equal0.IN30
address[0] => Equal1.IN61
address[1] => Equal0.IN31
address[1] => Equal1.IN30
chipselect => always2~0.IN1
clk => readdata~reg0.CLK
clk => data_out.CLK
clk => data_dir.CLK
reset_n => data_out.ACLR
reset_n => data_dir.ACLR
reset_n => readdata~reg0.ACLR
write_n => always2~0.IN0
writedata => data_dir.DATAIN
writedata => data_out.DATAIN
bidir_port <= bidir_port~0
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|board_in_s1_arbitrator:the_board_in_s1
board_in_s1_readdata[0] => board_in_s1_readdata_from_sa[0].DATAIN
board_in_s1_readdata[1] => board_in_s1_readdata_from_sa[1].DATAIN
board_in_s1_readdata[2] => board_in_s1_readdata_from_sa[2].DATAIN
board_in_s1_readdata[3] => board_in_s1_readdata_from_sa[3].DATAIN
board_in_s1_readdata[4] => board_in_s1_readdata_from_sa[4].DATAIN
board_in_s1_readdata[5] => board_in_s1_readdata_from_sa[5].DATAIN
board_in_s1_readdata[6] => board_in_s1_readdata_from_sa[6].DATAIN
board_in_s1_readdata[7] => board_in_s1_readdata_from_sa[7].DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_board_in_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => board_in_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => board_in_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN23
cpu_0_data_master_address_to_slave[5] => Equal0.IN0
cpu_0_data_master_address_to_slave[6] => Equal0.IN22
cpu_0_data_master_address_to_slave[7] => Equal0.IN21
cpu_0_data_master_address_to_slave[8] => Equal0.IN20
cpu_0_data_master_address_to_slave[9] => Equal0.IN19
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN1
cpu_0_data_master_address_to_slave[13] => Equal0.IN2
cpu_0_data_master_address_to_slave[14] => Equal0.IN16
cpu_0_data_master_address_to_slave[15] => Equal0.IN15
cpu_0_data_master_address_to_slave[16] => Equal0.IN3
cpu_0_data_master_address_to_slave[17] => Equal0.IN14
cpu_0_data_master_address_to_slave[18] => Equal0.IN13
cpu_0_data_master_address_to_slave[19] => Equal0.IN12
cpu_0_data_master_address_to_slave[20] => Equal0.IN11
cpu_0_data_master_address_to_slave[21] => Equal0.IN10
cpu_0_data_master_address_to_slave[22] => Equal0.IN9
cpu_0_data_master_address_to_slave[23] => Equal0.IN8
cpu_0_data_master_address_to_slave[24] => Equal0.IN7
cpu_0_data_master_address_to_slave[25] => Equal0.IN6
cpu_0_data_master_address_to_slave[26] => Equal0.IN5
cpu_0_data_master_address_to_slave[27] => Equal0.IN4
cpu_0_data_master_read => board_in_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_board_in_s1~2.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_board_in_s1~0.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_board_in_s1~0.IN1
reset_n => board_in_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_board_in_s1_end_xfer~reg0.PRESET
board_in_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
board_in_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
board_in_s1_readdata_from_sa[0] <= board_in_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
board_in_s1_readdata_from_sa[1] <= board_in_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
board_in_s1_readdata_from_sa[2] <= board_in_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
board_in_s1_readdata_from_sa[3] <= board_in_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
board_in_s1_readdata_from_sa[4] <= board_in_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
board_in_s1_readdata_from_sa[5] <= board_in_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
board_in_s1_readdata_from_sa[6] <= board_in_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
board_in_s1_readdata_from_sa[7] <= board_in_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
board_in_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_board_in_s1 <= cpu_0_data_master_requests_board_in_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_board_in_s1 <= cpu_0_data_master_requests_board_in_s1~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_board_in_s1 <= <GND>
cpu_0_data_master_requests_board_in_s1 <= cpu_0_data_master_requests_board_in_s1~2.DB_MAX_OUTPUT_PORT_TYPE
d1_board_in_s1_end_xfer <= d1_board_in_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|board_in:the_board_in
address[0] => Equal0.IN30
address[1] => Equal0.IN31
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[0]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|board_out_s1_arbitrator:the_board_out_s1
board_out_s1_readdata[0] => board_out_s1_readdata_from_sa[0].DATAIN
board_out_s1_readdata[1] => board_out_s1_readdata_from_sa[1].DATAIN
board_out_s1_readdata[2] => board_out_s1_readdata_from_sa[2].DATAIN
board_out_s1_readdata[3] => board_out_s1_readdata_from_sa[3].DATAIN
board_out_s1_readdata[4] => board_out_s1_readdata_from_sa[4].DATAIN
board_out_s1_readdata[5] => board_out_s1_readdata_from_sa[5].DATAIN
board_out_s1_readdata[6] => board_out_s1_readdata_from_sa[6].DATAIN
board_out_s1_readdata[7] => board_out_s1_readdata_from_sa[7].DATAIN
clk => d1_reasons_to_wait.CLK
clk => d1_board_out_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => board_out_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => board_out_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN0
cpu_0_data_master_address_to_slave[5] => Equal0.IN1
cpu_0_data_master_address_to_slave[6] => Equal0.IN23
cpu_0_data_master_address_to_slave[7] => Equal0.IN22
cpu_0_data_master_address_to_slave[8] => Equal0.IN21
cpu_0_data_master_address_to_slave[9] => Equal0.IN20
cpu_0_data_master_address_to_slave[10] => Equal0.IN19
cpu_0_data_master_address_to_slave[11] => Equal0.IN18
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN17
cpu_0_data_master_address_to_slave[15] => Equal0.IN16
cpu_0_data_master_address_to_slave[16] => Equal0.IN4
cpu_0_data_master_address_to_slave[17] => Equal0.IN15
cpu_0_data_master_address_to_slave[18] => Equal0.IN14
cpu_0_data_master_address_to_slave[19] => Equal0.IN13
cpu_0_data_master_address_to_slave[20] => Equal0.IN12
cpu_0_data_master_address_to_slave[21] => Equal0.IN11
cpu_0_data_master_address_to_slave[22] => Equal0.IN10
cpu_0_data_master_address_to_slave[23] => Equal0.IN9
cpu_0_data_master_address_to_slave[24] => Equal0.IN8
cpu_0_data_master_address_to_slave[25] => Equal0.IN7
cpu_0_data_master_address_to_slave[26] => Equal0.IN6
cpu_0_data_master_address_to_slave[27] => Equal0.IN5
cpu_0_data_master_byteenable[0] => board_out_s1_pretend_byte_enable.DATAB
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_read => board_out_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_board_out_s1~0.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_board_out_s1~0.IN0
cpu_0_data_master_write => board_out_s1_write_n~0.IN0
cpu_0_data_master_write => cpu_0_data_master_qualified_request_board_out_s1~0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_board_out_s1~0.IN0
cpu_0_data_master_writedata[0] => board_out_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => board_out_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => board_out_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => board_out_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => board_out_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => board_out_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => board_out_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => board_out_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => board_out_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_board_out_s1_end_xfer~reg0.PRESET
board_out_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_chipselect <= cpu_0_data_master_qualified_request_board_out_s1~1.DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_readdata_from_sa[0] <= board_out_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_readdata_from_sa[1] <= board_out_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_readdata_from_sa[2] <= board_out_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_readdata_from_sa[3] <= board_out_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_readdata_from_sa[4] <= board_out_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_readdata_from_sa[5] <= board_out_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_readdata_from_sa[6] <= board_out_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_readdata_from_sa[7] <= board_out_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_write_n <= board_out_s1_write_n~1.DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
board_out_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_board_out_s1 <= cpu_0_data_master_qualified_request_board_out_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_board_out_s1 <= cpu_0_data_master_qualified_request_board_out_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_board_out_s1 <= <GND>
cpu_0_data_master_requests_board_out_s1 <= cpu_0_data_master_requests_board_out_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_board_out_s1_end_xfer <= d1_board_out_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|board_out:the_board_out
address[0] => Equal0.IN30
address[1] => Equal0.IN31
chipselect => always0~0.IN1
clk => data_out[7].CLK
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[7].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => always0~0.IN0
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out~7.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module
clk => d1_reasons_to_wait.CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[2].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_0_jtag_debug_module_slavearbiterlockenable.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_0_jtag_debug_module_arb_addend[1].CLK
clk => cpu_0_jtag_debug_module_arb_addend[0].CLK
clk => cpu_0_jtag_debug_module_reg_firsttransfer.CLK
clk => d1_cpu_0_jtag_debug_module_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => cpu_0_jtag_debug_module_address~8.DATAB
cpu_0_data_master_address_to_slave[3] => cpu_0_jtag_debug_module_address~7.DATAB
cpu_0_data_master_address_to_slave[4] => cpu_0_jtag_debug_module_address~6.DATAB
cpu_0_data_master_address_to_slave[5] => cpu_0_jtag_debug_module_address~5.DATAB
cpu_0_data_master_address_to_slave[6] => cpu_0_jtag_debug_module_address~4.DATAB
cpu_0_data_master_address_to_slave[7] => cpu_0_jtag_debug_module_address~3.DATAB
cpu_0_data_master_address_to_slave[8] => cpu_0_jtag_debug_module_address~2.DATAB
cpu_0_data_master_address_to_slave[9] => cpu_0_jtag_debug_module_address~1.DATAB
cpu_0_data_master_address_to_slave[10] => cpu_0_jtag_debug_module_address~0.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN13
cpu_0_data_master_address_to_slave[12] => Equal0.IN38
cpu_0_data_master_address_to_slave[13] => Equal0.IN12
cpu_0_data_master_address_to_slave[14] => Equal0.IN11
cpu_0_data_master_address_to_slave[15] => Equal0.IN10
cpu_0_data_master_address_to_slave[16] => Equal0.IN37
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN7
cpu_0_data_master_address_to_slave[20] => Equal0.IN6
cpu_0_data_master_address_to_slave[21] => Equal0.IN5
cpu_0_data_master_address_to_slave[22] => Equal0.IN4
cpu_0_data_master_address_to_slave[23] => Equal0.IN3
cpu_0_data_master_address_to_slave[24] => Equal0.IN2
cpu_0_data_master_address_to_slave[25] => Equal0.IN1
cpu_0_data_master_address_to_slave[26] => Equal0.IN0
cpu_0_data_master_address_to_slave[27] => Equal0.IN36
cpu_0_data_master_byteenable[0] => cpu_0_jtag_debug_module_byteenable~3.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_jtag_debug_module_byteenable~2.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_jtag_debug_module_byteenable~1.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_jtag_debug_module_byteenable~0.DATAB
cpu_0_data_master_debugaccess => cpu_0_jtag_debug_module_debugaccess~0.DATAB
cpu_0_data_master_read => cpu_0_jtag_debug_module_in_a_read_cycle~0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_cpu_0_jtag_debug_module~0.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0.IN0
cpu_0_data_master_write => cpu_0_jtag_debug_module_write~0.IN0
cpu_0_data_master_write => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_cpu_0_jtag_debug_module~0.IN0
cpu_0_data_master_writedata[0] => cpu_0_jtag_debug_module_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpu_0_jtag_debug_module_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpu_0_jtag_debug_module_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpu_0_jtag_debug_module_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpu_0_jtag_debug_module_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpu_0_jtag_debug_module_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpu_0_jtag_debug_module_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpu_0_jtag_debug_module_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpu_0_jtag_debug_module_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpu_0_jtag_debug_module_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpu_0_jtag_debug_module_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpu_0_jtag_debug_module_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpu_0_jtag_debug_module_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpu_0_jtag_debug_module_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpu_0_jtag_debug_module_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpu_0_jtag_debug_module_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => cpu_0_jtag_debug_module_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => cpu_0_jtag_debug_module_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => cpu_0_jtag_debug_module_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => cpu_0_jtag_debug_module_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => cpu_0_jtag_debug_module_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => cpu_0_jtag_debug_module_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => cpu_0_jtag_debug_module_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => cpu_0_jtag_debug_module_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => cpu_0_jtag_debug_module_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => cpu_0_jtag_debug_module_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => cpu_0_jtag_debug_module_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => cpu_0_jtag_debug_module_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => cpu_0_jtag_debug_module_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => cpu_0_jtag_debug_module_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => cpu_0_jtag_debug_module_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => cpu_0_jtag_debug_module_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => cpu_0_jtag_debug_module_address~8.DATAA
cpu_0_instruction_master_address_to_slave[3] => cpu_0_jtag_debug_module_address~7.DATAA
cpu_0_instruction_master_address_to_slave[4] => cpu_0_jtag_debug_module_address~6.DATAA
cpu_0_instruction_master_address_to_slave[5] => cpu_0_jtag_debug_module_address~5.DATAA
cpu_0_instruction_master_address_to_slave[6] => cpu_0_jtag_debug_module_address~4.DATAA
cpu_0_instruction_master_address_to_slave[7] => cpu_0_jtag_debug_module_address~3.DATAA
cpu_0_instruction_master_address_to_slave[8] => cpu_0_jtag_debug_module_address~2.DATAA
cpu_0_instruction_master_address_to_slave[9] => cpu_0_jtag_debug_module_address~1.DATAA
cpu_0_instruction_master_address_to_slave[10] => cpu_0_jtag_debug_module_address~0.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN13
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN38
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN12
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN11
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN10
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN37
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN9
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN8
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN7
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN6
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN5
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN4
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN2
cpu_0_instruction_master_address_to_slave[25] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[26] => Equal1.IN0
cpu_0_instruction_master_address_to_slave[27] => Equal1.IN36
cpu_0_instruction_master_latency_counter => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0.IN0
cpu_0_instruction_master_read => cpu_0_jtag_debug_module_in_a_read_cycle~1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~0.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0.IN1
cpu_0_jtag_debug_module_readdata[0] => cpu_0_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_0_jtag_debug_module_readdata[1] => cpu_0_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_0_jtag_debug_module_readdata[2] => cpu_0_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_0_jtag_debug_module_readdata[3] => cpu_0_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_0_jtag_debug_module_readdata[4] => cpu_0_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_0_jtag_debug_module_readdata[5] => cpu_0_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_0_jtag_debug_module_readdata[6] => cpu_0_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_0_jtag_debug_module_readdata[7] => cpu_0_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_0_jtag_debug_module_readdata[8] => cpu_0_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_0_jtag_debug_module_readdata[9] => cpu_0_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_0_jtag_debug_module_readdata[10] => cpu_0_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_0_jtag_debug_module_readdata[11] => cpu_0_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_0_jtag_debug_module_readdata[12] => cpu_0_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_0_jtag_debug_module_readdata[13] => cpu_0_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_0_jtag_debug_module_readdata[14] => cpu_0_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_0_jtag_debug_module_readdata[15] => cpu_0_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_0_jtag_debug_module_readdata[16] => cpu_0_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_0_jtag_debug_module_readdata[17] => cpu_0_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_0_jtag_debug_module_readdata[18] => cpu_0_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_0_jtag_debug_module_readdata[19] => cpu_0_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_0_jtag_debug_module_readdata[20] => cpu_0_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_0_jtag_debug_module_readdata[21] => cpu_0_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_0_jtag_debug_module_readdata[22] => cpu_0_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_0_jtag_debug_module_readdata[23] => cpu_0_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_0_jtag_debug_module_readdata[24] => cpu_0_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_0_jtag_debug_module_readdata[25] => cpu_0_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_0_jtag_debug_module_readdata[26] => cpu_0_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_0_jtag_debug_module_readdata[27] => cpu_0_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_0_jtag_debug_module_readdata[28] => cpu_0_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_0_jtag_debug_module_readdata[29] => cpu_0_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_0_jtag_debug_module_readdata[30] => cpu_0_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_0_jtag_debug_module_readdata[31] => cpu_0_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_0_jtag_debug_module_resetrequest => cpu_0_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_0_jtag_debug_module_reset_n.DATAIN
reset_n => cpu_0_jtag_debug_module_reg_firsttransfer.PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => cpu_0_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_cpu_0_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => cpu_0_jtag_debug_module_reset.DATAIN
cpu_0_data_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module <= <GND>
cpu_0_data_master_requests_cpu_0_jtag_debug_module <= cpu_0_data_master_requests_cpu_0_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module <= cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[0] <= cpu_0_jtag_debug_module_address~8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[1] <= cpu_0_jtag_debug_module_address~7.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[2] <= cpu_0_jtag_debug_module_address~6.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[3] <= cpu_0_jtag_debug_module_address~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[4] <= cpu_0_jtag_debug_module_address~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[5] <= cpu_0_jtag_debug_module_address~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[6] <= cpu_0_jtag_debug_module_address~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[7] <= cpu_0_jtag_debug_module_address~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[8] <= cpu_0_jtag_debug_module_address~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_begintransfer <= cpu_0_jtag_debug_module_begins_xfer~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[0] <= cpu_0_jtag_debug_module_byteenable~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[1] <= cpu_0_jtag_debug_module_byteenable~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[2] <= cpu_0_jtag_debug_module_byteenable~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[3] <= cpu_0_jtag_debug_module_byteenable~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_chipselect <= cpu_0_jtag_debug_module_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_debugaccess <= cpu_0_jtag_debug_module_debugaccess~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[0] <= cpu_0_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[1] <= cpu_0_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[2] <= cpu_0_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[3] <= cpu_0_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[4] <= cpu_0_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[5] <= cpu_0_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[6] <= cpu_0_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[7] <= cpu_0_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[8] <= cpu_0_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[9] <= cpu_0_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[10] <= cpu_0_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[11] <= cpu_0_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[12] <= cpu_0_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[13] <= cpu_0_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[14] <= cpu_0_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[15] <= cpu_0_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[16] <= cpu_0_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[17] <= cpu_0_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[18] <= cpu_0_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[19] <= cpu_0_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[20] <= cpu_0_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[21] <= cpu_0_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[22] <= cpu_0_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[23] <= cpu_0_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[24] <= cpu_0_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[25] <= cpu_0_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[26] <= cpu_0_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[27] <= cpu_0_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[28] <= cpu_0_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[29] <= cpu_0_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[30] <= cpu_0_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[31] <= cpu_0_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_resetrequest_from_sa <= cpu_0_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_write <= cpu_0_jtag_debug_module_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_0_jtag_debug_module_end_xfer <= d1_cpu_0_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master
SCL_A_s1_readdata_from_sa => cpu_0_data_master_readdata~0.IN1
SCL_B_s1_readdata_from_sa => cpu_0_data_master_readdata~1.IN1
SDA_A_s1_readdata_from_sa => cpu_0_data_master_readdata~4.IN1
SDA_B_s1_readdata_from_sa => cpu_0_data_master_readdata~7.IN1
board_in_s1_readdata_from_sa[0] => cpu_0_data_master_readdata~10.IN1
board_in_s1_readdata_from_sa[1] => cpu_0_data_master_readdata~11.IN1
board_in_s1_readdata_from_sa[2] => cpu_0_data_master_readdata~12.IN1
board_in_s1_readdata_from_sa[3] => cpu_0_data_master_readdata~13.IN1
board_in_s1_readdata_from_sa[4] => cpu_0_data_master_readdata~14.IN1
board_in_s1_readdata_from_sa[5] => cpu_0_data_master_readdata~15.IN1
board_in_s1_readdata_from_sa[6] => cpu_0_data_master_readdata~16.IN1
board_in_s1_readdata_from_sa[7] => cpu_0_data_master_readdata~17.IN1
board_out_s1_readdata_from_sa[0] => cpu_0_data_master_readdata~27.IN1
board_out_s1_readdata_from_sa[1] => cpu_0_data_master_readdata~28.IN1
board_out_s1_readdata_from_sa[2] => cpu_0_data_master_readdata~29.IN1
board_out_s1_readdata_from_sa[3] => cpu_0_data_master_readdata~30.IN1
board_out_s1_readdata_from_sa[4] => cpu_0_data_master_readdata~31.IN1
board_out_s1_readdata_from_sa[5] => cpu_0_data_master_readdata~32.IN1
board_out_s1_readdata_from_sa[6] => cpu_0_data_master_readdata~33.IN1
board_out_s1_readdata_from_sa[7] => cpu_0_data_master_readdata~34.IN1
clk => cpu_0_data_master_waitrequest~reg0.CLK
clk => registered_cpu_0_data_master_readdata[31].CLK
clk => registered_cpu_0_data_master_readdata[30].CLK
clk => registered_cpu_0_data_master_readdata[29].CLK
clk => registered_cpu_0_data_master_readdata[28].CLK
clk => registered_cpu_0_data_master_readdata[27].CLK
clk => registered_cpu_0_data_master_readdata[26].CLK
clk => registered_cpu_0_data_master_readdata[25].CLK
clk => registered_cpu_0_data_master_readdata[24].CLK
clk => registered_cpu_0_data_master_readdata[23].CLK
clk => registered_cpu_0_data_master_readdata[22].CLK
clk => registered_cpu_0_data_master_readdata[21].CLK
clk => registered_cpu_0_data_master_readdata[20].CLK
clk => registered_cpu_0_data_master_readdata[19].CLK
clk => registered_cpu_0_data_master_readdata[18].CLK
clk => registered_cpu_0_data_master_readdata[17].CLK
clk => registered_cpu_0_data_master_readdata[16].CLK
clk => registered_cpu_0_data_master_readdata[15].CLK
clk => registered_cpu_0_data_master_readdata[14].CLK
clk => registered_cpu_0_data_master_readdata[13].CLK
clk => registered_cpu_0_data_master_readdata[12].CLK
clk => registered_cpu_0_data_master_readdata[11].CLK
clk => registered_cpu_0_data_master_readdata[10].CLK
clk => registered_cpu_0_data_master_readdata[9].CLK
clk => registered_cpu_0_data_master_readdata[8].CLK
clk => registered_cpu_0_data_master_readdata[7].CLK
clk => registered_cpu_0_data_master_readdata[6].CLK
clk => registered_cpu_0_data_master_readdata[5].CLK
clk => registered_cpu_0_data_master_readdata[4].CLK
clk => registered_cpu_0_data_master_readdata[3].CLK
clk => registered_cpu_0_data_master_readdata[2].CLK
clk => registered_cpu_0_data_master_readdata[1].CLK
clk => registered_cpu_0_data_master_readdata[0].CLK
clk => cpu_0_data_master_no_byte_enables_and_last_term~reg0.CLK
clk => dbs_16_reg_segment_0[15].CLK
clk => dbs_16_reg_segment_0[14].CLK
clk => dbs_16_reg_segment_0[13].CLK
clk => dbs_16_reg_segment_0[12].CLK
clk => dbs_16_reg_segment_0[11].CLK
clk => dbs_16_reg_segment_0[10].CLK
clk => dbs_16_reg_segment_0[9].CLK
clk => dbs_16_reg_segment_0[8].CLK
clk => dbs_16_reg_segment_0[7].CLK
clk => dbs_16_reg_segment_0[6].CLK
clk => dbs_16_reg_segment_0[5].CLK
clk => dbs_16_reg_segment_0[4].CLK
clk => dbs_16_reg_segment_0[3].CLK
clk => dbs_16_reg_segment_0[2].CLK
clk => dbs_16_reg_segment_0[1].CLK
clk => dbs_16_reg_segment_0[0].CLK
clk => cpu_0_data_master_dbs_address[1]~reg0.CLK
clk => cpu_0_data_master_dbs_address[0]~reg0.CLK
clk => dbs_8_reg_segment_0[7].CLK
clk => dbs_8_reg_segment_0[6].CLK
clk => dbs_8_reg_segment_0[5].CLK
clk => dbs_8_reg_segment_0[4].CLK
clk => dbs_8_reg_segment_0[3].CLK
clk => dbs_8_reg_segment_0[2].CLK
clk => dbs_8_reg_segment_0[1].CLK
clk => dbs_8_reg_segment_0[0].CLK
clk => dbs_8_reg_segment_1[7].CLK
clk => dbs_8_reg_segment_1[6].CLK
clk => dbs_8_reg_segment_1[5].CLK
clk => dbs_8_reg_segment_1[4].CLK
clk => dbs_8_reg_segment_1[3].CLK
clk => dbs_8_reg_segment_1[2].CLK
clk => dbs_8_reg_segment_1[1].CLK
clk => dbs_8_reg_segment_1[0].CLK
clk => dbs_8_reg_segment_2[7].CLK
clk => dbs_8_reg_segment_2[6].CLK
clk => dbs_8_reg_segment_2[5].CLK
clk => dbs_8_reg_segment_2[4].CLK
clk => dbs_8_reg_segment_2[3].CLK
clk => dbs_8_reg_segment_2[2].CLK
clk => dbs_8_reg_segment_2[1].CLK
clk => dbs_8_reg_segment_2[0].CLK
cpu_0_data_master_address[0] => cpu_0_data_master_address_to_slave[0].DATAIN
cpu_0_data_master_address[1] => cpu_0_data_master_address_to_slave[1].DATAIN
cpu_0_data_master_address[2] => cpu_0_data_master_address_to_slave[2].DATAIN
cpu_0_data_master_address[3] => cpu_0_data_master_address_to_slave[3].DATAIN
cpu_0_data_master_address[4] => cpu_0_data_master_address_to_slave[4].DATAIN
cpu_0_data_master_address[5] => cpu_0_data_master_address_to_slave[5].DATAIN
cpu_0_data_master_address[6] => cpu_0_data_master_address_to_slave[6].DATAIN
cpu_0_data_master_address[7] => cpu_0_data_master_address_to_slave[7].DATAIN
cpu_0_data_master_address[8] => cpu_0_data_master_address_to_slave[8].DATAIN
cpu_0_data_master_address[9] => cpu_0_data_master_address_to_slave[9].DATAIN
cpu_0_data_master_address[10] => cpu_0_data_master_address_to_slave[10].DATAIN
cpu_0_data_master_address[11] => cpu_0_data_master_address_to_slave[11].DATAIN
cpu_0_data_master_address[12] => cpu_0_data_master_address_to_slave[12].DATAIN
cpu_0_data_master_address[13] => cpu_0_data_master_address_to_slave[13].DATAIN
cpu_0_data_master_address[14] => cpu_0_data_master_address_to_slave[14].DATAIN
cpu_0_data_master_address[15] => cpu_0_data_master_address_to_slave[15].DATAIN
cpu_0_data_master_address[16] => cpu_0_data_master_address_to_slave[16].DATAIN
cpu_0_data_master_address[17] => cpu_0_data_master_address_to_slave[17].DATAIN
cpu_0_data_master_address[18] => cpu_0_data_master_address_to_slave[18].DATAIN
cpu_0_data_master_address[19] => cpu_0_data_master_address_to_slave[19].DATAIN
cpu_0_data_master_address[20] => cpu_0_data_master_address_to_slave[20].DATAIN
cpu_0_data_master_address[21] => cpu_0_data_master_address_to_slave[21].DATAIN
cpu_0_data_master_address[22] => cpu_0_data_master_address_to_slave[22].DATAIN
cpu_0_data_master_address[23] => cpu_0_data_master_address_to_slave[23].DATAIN
cpu_0_data_master_address[24] => cpu_0_data_master_address_to_slave[24].DATAIN
cpu_0_data_master_address[25] => cpu_0_data_master_address_to_slave[25].DATAIN
cpu_0_data_master_address[26] => cpu_0_data_master_address_to_slave[26].DATAIN
cpu_0_data_master_address[27] => cpu_0_data_master_address_to_slave[27].DATAIN
cpu_0_data_master_byteenable_sdram_0_s1[0] => WideNor0.IN1
cpu_0_data_master_byteenable_sdram_0_s1[1] => WideNor0.IN0
cpu_0_data_master_byteenable_udpram_in_avs => r_2~31.IN1
cpu_0_data_master_byteenable_udpram_in_avs => last_dbs_term_and_run~3.IN0
cpu_0_data_master_byteenable_udpram_in_avs => pre_dbs_count_enable~9.IN0
cpu_0_data_master_granted_SCL_A_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_SCL_B_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_SDA_A_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_SDA_B_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_board_in_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_board_out_s1 => ~NO_FANOUT~
cpu_0_data_master_granted_cpu_0_jtag_debug_module => r_1~9.IN1
cpu_0_data_master_granted_epcs_flash_controller_0_epcs_control_port => r_1~19.IN1
cpu_0_data_master_granted_export_in_avs => ~NO_FANOUT~
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave => ~NO_FANOUT~
cpu_0_data_master_granted_load_para_in_avs => ~NO_FANOUT~
cpu_0_data_master_granted_sdram_0_s1 => pre_dbs_count_enable~4.IN1
cpu_0_data_master_granted_sdram_0_s1 => r_2~10.IN1
cpu_0_data_master_granted_sysid_control_slave => ~NO_FANOUT~
cpu_0_data_master_granted_udpram_in_avs => pre_dbs_count_enable~12.IN1
cpu_0_data_master_granted_watch_dog_s1 => ~NO_FANOUT~
cpu_0_data_master_qualified_request_SCL_A_s1 => r_0~0.IN1
cpu_0_data_master_qualified_request_SCL_A_s1 => r_0~1.IN0
cpu_0_data_master_qualified_request_SCL_A_s1 => r_0~4.IN0
cpu_0_data_master_qualified_request_SCL_B_s1 => r_0~7.IN1
cpu_0_data_master_qualified_request_SCL_B_s1 => r_0~9.IN1
cpu_0_data_master_qualified_request_SCL_B_s1 => r_0~12.IN1
cpu_0_data_master_qualified_request_SDA_A_s1 => r_0~15.IN1
cpu_0_data_master_qualified_request_SDA_A_s1 => r_0~17.IN1
cpu_0_data_master_qualified_request_SDA_A_s1 => r_0~20.IN1
cpu_0_data_master_qualified_request_SDA_B_s1 => r_0~23.IN1
cpu_0_data_master_qualified_request_SDA_B_s1 => r_0~25.IN1
cpu_0_data_master_qualified_request_SDA_B_s1 => r_0~28.IN1
cpu_0_data_master_qualified_request_board_in_s1 => r_0~31.IN1
cpu_0_data_master_qualified_request_board_in_s1 => r_0~34.IN1
cpu_0_data_master_qualified_request_board_out_s1 => r_1~0.IN1
cpu_0_data_master_qualified_request_board_out_s1 => r_1~1.IN1
cpu_0_data_master_qualified_request_board_out_s1 => r_1~4.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_1~7.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_1~9.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_1~11.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_1~14.IN1
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_1~17.IN0
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_1~19.IN0
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_1~22.IN1
cpu_0_data_master_qualified_request_export_in_avs => r_1~26.IN1
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_1~30.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_1~33.IN1
cpu_0_data_master_qualified_request_load_para_in_avs => r_2~0.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_2~4.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_2~10.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_2~12.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_2~17.IN1
cpu_0_data_master_qualified_request_sysid_control_slave => r_2~22.IN1
cpu_0_data_master_qualified_request_sysid_control_slave => r_2~25.IN1
cpu_0_data_master_qualified_request_udpram_in_avs => r_2~30.IN1
cpu_0_data_master_qualified_request_udpram_in_avs => r_2~37.IN1
cpu_0_data_master_qualified_request_udpram_in_avs => r_2~42.IN1
cpu_0_data_master_qualified_request_watch_dog_s1 => r_2~47.IN1
cpu_0_data_master_qualified_request_watch_dog_s1 => r_2~49.IN1
cpu_0_data_master_qualified_request_watch_dog_s1 => r_2~52.IN1
cpu_0_data_master_read => r_2~50.IN0
cpu_0_data_master_read => r_2~39.IN0
cpu_0_data_master_read => r_2~23.IN0
cpu_0_data_master_read => r_2~14.IN0
cpu_0_data_master_read => r_2~1.IN0
cpu_0_data_master_read => r_1~12.IN0
cpu_0_data_master_read => r_1~2.IN0
cpu_0_data_master_read => r_0~32.IN0
cpu_0_data_master_read => r_0~26.IN0
cpu_0_data_master_read => r_0~18.IN0
cpu_0_data_master_read => r_0~10.IN0
cpu_0_data_master_read => r_0~2.IN0
cpu_0_data_master_read => r_0~1.IN1
cpu_0_data_master_read => r_0~9.IN0
cpu_0_data_master_read => r_0~17.IN0
cpu_0_data_master_read => r_0~25.IN0
cpu_0_data_master_read => r_0~31.IN0
cpu_0_data_master_read => r_1~1.IN0
cpu_0_data_master_read => r_1~11.IN0
cpu_0_data_master_read => r_2~12.IN0
cpu_0_data_master_read => r_2~22.IN0
cpu_0_data_master_read => r_2~37.IN0
cpu_0_data_master_read => r_2~49.IN0
cpu_0_data_master_read_data_valid_SCL_A_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_SCL_B_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_SDA_A_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_SDA_B_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_board_in_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_board_out_s1 => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_epcs_flash_controller_0_epcs_control_port => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_export_in_avs => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_load_para_in_avs => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_sdram_0_s1 => pre_dbs_count_enable~3.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => r_2~13.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_sysid_control_slave => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_udpram_in_avs => pre_dbs_count_enable~11.IN1
cpu_0_data_master_read_data_valid_watch_dog_s1 => ~NO_FANOUT~
cpu_0_data_master_requests_SCL_A_s1 => r_0~0.IN0
cpu_0_data_master_requests_SCL_A_s1 => cpu_0_data_master_readdata~3.IN0
cpu_0_data_master_requests_SCL_A_s1 => cpu_0_data_master_readdata~0.IN0
cpu_0_data_master_requests_SCL_B_s1 => r_0~7.IN0
cpu_0_data_master_requests_SCL_B_s1 => cpu_0_data_master_readdata~3.IN1
cpu_0_data_master_requests_SCL_B_s1 => cpu_0_data_master_readdata~1.IN0
cpu_0_data_master_requests_SDA_A_s1 => r_0~15.IN0
cpu_0_data_master_requests_SDA_A_s1 => cpu_0_data_master_readdata~6.IN0
cpu_0_data_master_requests_SDA_A_s1 => cpu_0_data_master_readdata~4.IN0
cpu_0_data_master_requests_SDA_B_s1 => r_0~23.IN0
cpu_0_data_master_requests_SDA_B_s1 => cpu_0_data_master_readdata~9.IN0
cpu_0_data_master_requests_SDA_B_s1 => cpu_0_data_master_readdata~7.IN0
cpu_0_data_master_requests_board_in_s1 => cpu_0_data_master_readdata~26.IN0
cpu_0_data_master_requests_board_in_s1 => cpu_0_data_master_readdata~17.IN0
cpu_0_data_master_requests_board_in_s1 => cpu_0_data_master_readdata~16.IN0
cpu_0_data_master_requests_board_in_s1 => cpu_0_data_master_readdata~15.IN0
cpu_0_data_master_requests_board_in_s1 => cpu_0_data_master_readdata~14.IN0
cpu_0_data_master_requests_board_in_s1 => cpu_0_data_master_readdata~13.IN0
cpu_0_data_master_requests_board_in_s1 => cpu_0_data_master_readdata~12.IN0
cpu_0_data_master_requests_board_in_s1 => cpu_0_data_master_readdata~11.IN0
cpu_0_data_master_requests_board_in_s1 => cpu_0_data_master_readdata~10.IN0
cpu_0_data_master_requests_board_out_s1 => r_1~0.IN0
cpu_0_data_master_requests_board_out_s1 => cpu_0_data_master_readdata~43.IN0
cpu_0_data_master_requests_board_out_s1 => cpu_0_data_master_readdata~34.IN0
cpu_0_data_master_requests_board_out_s1 => cpu_0_data_master_readdata~33.IN0
cpu_0_data_master_requests_board_out_s1 => cpu_0_data_master_readdata~32.IN0
cpu_0_data_master_requests_board_out_s1 => cpu_0_data_master_readdata~31.IN0
cpu_0_data_master_requests_board_out_s1 => cpu_0_data_master_readdata~30.IN0
cpu_0_data_master_requests_board_out_s1 => cpu_0_data_master_readdata~29.IN0
cpu_0_data_master_requests_board_out_s1 => cpu_0_data_master_readdata~28.IN0
cpu_0_data_master_requests_board_out_s1 => cpu_0_data_master_readdata~27.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => r_1~7.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~75.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~74.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~73.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~72.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~71.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~70.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~69.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~68.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~67.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~66.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~65.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~64.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~63.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~62.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~61.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~60.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~59.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~58.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~57.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~56.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~55.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~54.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~53.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~52.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~51.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~50.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~49.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~48.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~47.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~46.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~45.IN0
cpu_0_data_master_requests_cpu_0_jtag_debug_module => cpu_0_data_master_readdata~44.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => r_1~17.IN1
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~139.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~138.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~137.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~136.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~135.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~134.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~133.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~132.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~131.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~130.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~129.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~128.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~127.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~126.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~125.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~124.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~123.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~122.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~121.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~120.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~119.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~118.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~117.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~116.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~115.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~114.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~113.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~112.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~111.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~110.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~109.IN0
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port => cpu_0_data_master_readdata~108.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~203.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~202.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~201.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~200.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~199.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~198.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~197.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~196.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~195.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~194.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~193.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~192.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~191.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~190.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~189.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~188.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~187.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~186.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~185.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~184.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~183.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~182.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~181.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~180.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~179.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~178.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~177.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~176.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~175.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~174.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~173.IN0
cpu_0_data_master_requests_export_in_avs => cpu_0_data_master_readdata~172.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~0.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~1.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~2.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~3.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~4.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~5.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~6.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~7.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~8.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~9.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~10.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~11.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~12.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~13.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~14.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~15.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~16.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~17.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~18.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~19.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~20.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~21.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~22.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~23.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~24.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~25.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~26.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~27.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~28.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~29.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~30.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => p1_registered_cpu_0_data_master_readdata~31.IN0
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => r_1~30.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~267.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~266.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~265.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~264.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~263.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~262.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~261.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~260.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~259.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~258.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~257.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~256.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~255.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~254.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~253.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~252.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~251.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~250.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~249.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~248.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~247.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~246.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~245.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~244.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~243.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~242.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~241.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~240.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~239.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~238.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~237.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata~236.IN1
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~331.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~330.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~329.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~328.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~327.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~326.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~325.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~324.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~323.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~322.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~321.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~320.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~319.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~318.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~317.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~316.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~315.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~314.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~313.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~312.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~311.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~310.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~309.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~308.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~307.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~306.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~305.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~304.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~303.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~302.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~301.IN0
cpu_0_data_master_requests_load_para_in_avs => cpu_0_data_master_readdata~300.IN0
cpu_0_data_master_requests_sdram_0_s1 => dbs_count_enable~0.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_dbs_increment[0].OUTPUTSELECT
cpu_0_data_master_requests_sdram_0_s1 => pre_dbs_count_enable~0.IN1
cpu_0_data_master_requests_sdram_0_s1 => last_dbs_term_and_run.OUTPUTSELECT
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~32.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~33.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~34.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~35.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~36.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~37.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~38.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~39.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~40.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~41.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~42.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~43.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~44.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~45.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~46.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~47.IN1
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~48.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~49.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~50.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~51.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~52.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~53.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~54.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~55.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~56.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~57.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~58.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~59.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~60.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~61.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~62.IN0
cpu_0_data_master_requests_sdram_0_s1 => p1_registered_cpu_0_data_master_readdata~63.IN0
cpu_0_data_master_requests_sdram_0_s1 => r_2~8.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~395.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~394.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~393.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~392.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~391.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~390.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~389.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~388.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~387.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~386.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~385.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~384.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~383.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~382.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~381.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~380.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~379.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~378.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~377.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~376.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~375.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~374.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~373.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~372.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~371.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~370.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~369.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~368.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~367.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~366.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~365.IN1
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_readdata~364.IN1
cpu_0_data_master_requests_sdram_0_s1 => Add0.IN3
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~459.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~458.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~457.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~456.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~455.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~454.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~453.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~452.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~451.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~450.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~449.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~448.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~447.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~446.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~445.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~444.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~443.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~442.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~441.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~440.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~439.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~438.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~437.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~436.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~435.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~434.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~433.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~432.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~431.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~430.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~429.IN0
cpu_0_data_master_requests_sysid_control_slave => cpu_0_data_master_readdata~428.IN0
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_dbs_increment[0].DATAA
cpu_0_data_master_requests_udpram_in_avs => dbs_count_enable~2.IN1
cpu_0_data_master_requests_udpram_in_avs => pre_dbs_count_enable~7.IN1
cpu_0_data_master_requests_udpram_in_avs => r_2~35.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~523.IN0
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~522.IN0
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~521.IN0
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~520.IN0
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~519.IN0
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~518.IN0
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~517.IN0
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~516.IN0
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~515.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~514.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~513.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~512.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~511.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~510.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~509.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~508.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~507.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~506.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~505.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~504.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~503.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~502.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~501.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~500.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~499.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~498.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~497.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~496.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~495.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~494.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~493.IN1
cpu_0_data_master_requests_udpram_in_avs => cpu_0_data_master_readdata~492.IN1
cpu_0_data_master_requests_watch_dog_s1 => r_2~47.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~603.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~602.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~601.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~600.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~599.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~598.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~597.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~596.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~595.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~594.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~593.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~592.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~591.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~590.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~589.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~588.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~571.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~570.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~569.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~568.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~567.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~566.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~565.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~564.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~563.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~562.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~561.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~560.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~559.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~558.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~557.IN0
cpu_0_data_master_requests_watch_dog_s1 => cpu_0_data_master_readdata~556.IN0
cpu_0_data_master_write => dbs_count_enable~3.IN0
cpu_0_data_master_write => pre_dbs_count_enable~12.IN0
cpu_0_data_master_write => pre_dbs_count_enable~8.IN0
cpu_0_data_master_write => pre_dbs_count_enable~4.IN0
cpu_0_data_master_write => pre_dbs_count_enable~1.IN0
cpu_0_data_master_write => last_dbs_term_and_run~2.IN0
cpu_0_data_master_write => last_dbs_term_and_run~0.IN0
cpu_0_data_master_write => r_2~53.IN0
cpu_0_data_master_write => r_2~44.IN0
cpu_0_data_master_write => r_2~31.IN0
cpu_0_data_master_write => r_2~26.IN0
cpu_0_data_master_write => r_2~19.IN0
cpu_0_data_master_write => r_2~5.IN0
cpu_0_data_master_write => r_2~1.IN1
cpu_0_data_master_write => r_1~15.IN0
cpu_0_data_master_write => r_1~5.IN0
cpu_0_data_master_write => r_0~35.IN0
cpu_0_data_master_write => r_0~29.IN0
cpu_0_data_master_write => r_0~21.IN0
cpu_0_data_master_write => r_0~13.IN0
cpu_0_data_master_write => r_0~5.IN0
cpu_0_data_master_write => r_0~4.IN1
cpu_0_data_master_write => r_0~12.IN0
cpu_0_data_master_write => r_0~20.IN0
cpu_0_data_master_write => r_0~28.IN0
cpu_0_data_master_write => r_0~34.IN0
cpu_0_data_master_write => r_1~4.IN0
cpu_0_data_master_write => r_1~14.IN0
cpu_0_data_master_write => r_2~17.IN0
cpu_0_data_master_write => r_2~25.IN0
cpu_0_data_master_write => r_2~42.IN0
cpu_0_data_master_write => r_2~52.IN0
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_8~23.DATAB
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_16~15.DATAA
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_8~22.DATAB
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_16~14.DATAA
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_8~21.DATAB
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_16~13.DATAA
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_8~20.DATAB
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_16~12.DATAA
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_8~19.DATAB
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_16~11.DATAA
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_8~18.DATAB
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_16~10.DATAA
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_8~17.DATAB
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_16~9.DATAA
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_8~16.DATAB
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_16~8.DATAA
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_8~15.DATAB
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_16~7.DATAA
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_8~14.DATAB
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_16~6.DATAA
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_8~13.DATAB
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_16~5.DATAA
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_8~12.DATAB
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_16~4.DATAA
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_8~11.DATAB
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_16~3.DATAA
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_8~10.DATAB
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_16~2.DATAA
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_8~9.DATAB
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_16~1.DATAA
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_8~8.DATAB
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_16~0.DATAA
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_8~7.DATAB
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_16~15.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_8~6.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_16~14.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_8~5.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_16~13.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_8~4.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_16~12.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_8~3.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_16~11.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_8~2.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_16~10.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_8~1.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_16~9.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_8~0.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_16~8.DATAB
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_8~7.DATAA
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_16~7.DATAB
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_8~6.DATAA
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_16~6.DATAB
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_8~5.DATAA
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_16~5.DATAB
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_8~4.DATAA
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_16~4.DATAB
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_8~3.DATAA
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_16~3.DATAB
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_8~2.DATAA
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_16~2.DATAB
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_8~1.DATAA
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_16~1.DATAB
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_8~0.DATAA
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_16~0.DATAB
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_data_master_readdata~44.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_data_master_readdata~45.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_data_master_readdata~46.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_data_master_readdata~47.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_data_master_readdata~48.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_data_master_readdata~49.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_data_master_readdata~50.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_data_master_readdata~51.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_data_master_readdata~52.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_data_master_readdata~53.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_data_master_readdata~54.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_data_master_readdata~55.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_data_master_readdata~56.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_data_master_readdata~57.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_data_master_readdata~58.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_data_master_readdata~59.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_data_master_readdata~60.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_data_master_readdata~61.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_data_master_readdata~62.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_data_master_readdata~63.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_data_master_readdata~64.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_data_master_readdata~65.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_data_master_readdata~66.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_data_master_readdata~67.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_data_master_readdata~68.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_data_master_readdata~69.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_data_master_readdata~70.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_data_master_readdata~71.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_data_master_readdata~72.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_data_master_readdata~73.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_data_master_readdata~74.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_data_master_readdata~75.IN1
d1_SCL_A_s1_end_xfer => ~NO_FANOUT~
d1_SCL_B_s1_end_xfer => ~NO_FANOUT~
d1_SDA_A_s1_end_xfer => ~NO_FANOUT~
d1_SDA_B_s1_end_xfer => ~NO_FANOUT~
d1_board_in_s1_end_xfer => ~NO_FANOUT~
d1_board_out_s1_end_xfer => ~NO_FANOUT~
d1_cpu_0_jtag_debug_module_end_xfer => ~NO_FANOUT~
d1_epcs_flash_controller_0_epcs_control_port_end_xfer => ~NO_FANOUT~
d1_export_in_avs_end_xfer => r_1~27.IN1
d1_jtag_uart_0_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_load_para_in_avs_end_xfer => r_2~2.IN1
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
d1_sysid_control_slave_end_xfer => ~NO_FANOUT~
d1_udpram_in_avs_end_xfer => ~NO_FANOUT~
d1_watch_dog_s1_end_xfer => ~NO_FANOUT~
epcs_flash_controller_0_epcs_control_port_irq_from_sa => cpu_0_data_master_irq[1].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[0] => cpu_0_data_master_readdata~108.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[1] => cpu_0_data_master_readdata~109.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[2] => cpu_0_data_master_readdata~110.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[3] => cpu_0_data_master_readdata~111.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[4] => cpu_0_data_master_readdata~112.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[5] => cpu_0_data_master_readdata~113.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[6] => cpu_0_data_master_readdata~114.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[7] => cpu_0_data_master_readdata~115.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[8] => cpu_0_data_master_readdata~116.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[9] => cpu_0_data_master_readdata~117.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[10] => cpu_0_data_master_readdata~118.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[11] => cpu_0_data_master_readdata~119.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[12] => cpu_0_data_master_readdata~120.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[13] => cpu_0_data_master_readdata~121.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[14] => cpu_0_data_master_readdata~122.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[15] => cpu_0_data_master_readdata~123.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[16] => cpu_0_data_master_readdata~124.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[17] => cpu_0_data_master_readdata~125.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[18] => cpu_0_data_master_readdata~126.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[19] => cpu_0_data_master_readdata~127.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[20] => cpu_0_data_master_readdata~128.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[21] => cpu_0_data_master_readdata~129.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[22] => cpu_0_data_master_readdata~130.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[23] => cpu_0_data_master_readdata~131.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[24] => cpu_0_data_master_readdata~132.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[25] => cpu_0_data_master_readdata~133.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[26] => cpu_0_data_master_readdata~134.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[27] => cpu_0_data_master_readdata~135.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[28] => cpu_0_data_master_readdata~136.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[29] => cpu_0_data_master_readdata~137.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[30] => cpu_0_data_master_readdata~138.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[31] => cpu_0_data_master_readdata~139.IN1
export_in_avs_readdata_from_sa[0] => cpu_0_data_master_readdata~172.IN1
export_in_avs_readdata_from_sa[1] => cpu_0_data_master_readdata~173.IN1
export_in_avs_readdata_from_sa[2] => cpu_0_data_master_readdata~174.IN1
export_in_avs_readdata_from_sa[3] => cpu_0_data_master_readdata~175.IN1
export_in_avs_readdata_from_sa[4] => cpu_0_data_master_readdata~176.IN1
export_in_avs_readdata_from_sa[5] => cpu_0_data_master_readdata~177.IN1
export_in_avs_readdata_from_sa[6] => cpu_0_data_master_readdata~178.IN1
export_in_avs_readdata_from_sa[7] => cpu_0_data_master_readdata~179.IN1
export_in_avs_readdata_from_sa[8] => cpu_0_data_master_readdata~180.IN1
export_in_avs_readdata_from_sa[9] => cpu_0_data_master_readdata~181.IN1
export_in_avs_readdata_from_sa[10] => cpu_0_data_master_readdata~182.IN1
export_in_avs_readdata_from_sa[11] => cpu_0_data_master_readdata~183.IN1
export_in_avs_readdata_from_sa[12] => cpu_0_data_master_readdata~184.IN1
export_in_avs_readdata_from_sa[13] => cpu_0_data_master_readdata~185.IN1
export_in_avs_readdata_from_sa[14] => cpu_0_data_master_readdata~186.IN1
export_in_avs_readdata_from_sa[15] => cpu_0_data_master_readdata~187.IN1
export_in_avs_readdata_from_sa[16] => cpu_0_data_master_readdata~188.IN1
export_in_avs_readdata_from_sa[17] => cpu_0_data_master_readdata~189.IN1
export_in_avs_readdata_from_sa[18] => cpu_0_data_master_readdata~190.IN1
export_in_avs_readdata_from_sa[19] => cpu_0_data_master_readdata~191.IN1
export_in_avs_readdata_from_sa[20] => cpu_0_data_master_readdata~192.IN1
export_in_avs_readdata_from_sa[21] => cpu_0_data_master_readdata~193.IN1
export_in_avs_readdata_from_sa[22] => cpu_0_data_master_readdata~194.IN1
export_in_avs_readdata_from_sa[23] => cpu_0_data_master_readdata~195.IN1
export_in_avs_readdata_from_sa[24] => cpu_0_data_master_readdata~196.IN1
export_in_avs_readdata_from_sa[25] => cpu_0_data_master_readdata~197.IN1
export_in_avs_readdata_from_sa[26] => cpu_0_data_master_readdata~198.IN1
export_in_avs_readdata_from_sa[27] => cpu_0_data_master_readdata~199.IN1
export_in_avs_readdata_from_sa[28] => cpu_0_data_master_readdata~200.IN1
export_in_avs_readdata_from_sa[29] => cpu_0_data_master_readdata~201.IN1
export_in_avs_readdata_from_sa[30] => cpu_0_data_master_readdata~202.IN1
export_in_avs_readdata_from_sa[31] => cpu_0_data_master_readdata~203.IN1
export_in_avs_wait_counter_eq_0 => ~NO_FANOUT~
jtag_uart_0_avalon_jtag_slave_irq_from_sa => cpu_0_data_master_irq[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] => p1_registered_cpu_0_data_master_readdata~0.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] => p1_registered_cpu_0_data_master_readdata~1.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] => p1_registered_cpu_0_data_master_readdata~2.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] => p1_registered_cpu_0_data_master_readdata~3.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] => p1_registered_cpu_0_data_master_readdata~4.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] => p1_registered_cpu_0_data_master_readdata~5.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] => p1_registered_cpu_0_data_master_readdata~6.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] => p1_registered_cpu_0_data_master_readdata~7.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] => p1_registered_cpu_0_data_master_readdata~8.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] => p1_registered_cpu_0_data_master_readdata~9.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] => p1_registered_cpu_0_data_master_readdata~10.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] => p1_registered_cpu_0_data_master_readdata~11.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] => p1_registered_cpu_0_data_master_readdata~12.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] => p1_registered_cpu_0_data_master_readdata~13.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] => p1_registered_cpu_0_data_master_readdata~14.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] => p1_registered_cpu_0_data_master_readdata~15.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] => p1_registered_cpu_0_data_master_readdata~16.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] => p1_registered_cpu_0_data_master_readdata~17.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] => p1_registered_cpu_0_data_master_readdata~18.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] => p1_registered_cpu_0_data_master_readdata~19.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] => p1_registered_cpu_0_data_master_readdata~20.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] => p1_registered_cpu_0_data_master_readdata~21.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] => p1_registered_cpu_0_data_master_readdata~22.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] => p1_registered_cpu_0_data_master_readdata~23.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] => p1_registered_cpu_0_data_master_readdata~24.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] => p1_registered_cpu_0_data_master_readdata~25.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] => p1_registered_cpu_0_data_master_readdata~26.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] => p1_registered_cpu_0_data_master_readdata~27.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] => p1_registered_cpu_0_data_master_readdata~28.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] => p1_registered_cpu_0_data_master_readdata~29.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] => p1_registered_cpu_0_data_master_readdata~30.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] => p1_registered_cpu_0_data_master_readdata~31.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa => r_1~34.IN1
load_para_in_avs_readdata_from_sa[0] => cpu_0_data_master_readdata~300.IN1
load_para_in_avs_readdata_from_sa[1] => cpu_0_data_master_readdata~301.IN1
load_para_in_avs_readdata_from_sa[2] => cpu_0_data_master_readdata~302.IN1
load_para_in_avs_readdata_from_sa[3] => cpu_0_data_master_readdata~303.IN1
load_para_in_avs_readdata_from_sa[4] => cpu_0_data_master_readdata~304.IN1
load_para_in_avs_readdata_from_sa[5] => cpu_0_data_master_readdata~305.IN1
load_para_in_avs_readdata_from_sa[6] => cpu_0_data_master_readdata~306.IN1
load_para_in_avs_readdata_from_sa[7] => cpu_0_data_master_readdata~307.IN1
load_para_in_avs_readdata_from_sa[8] => cpu_0_data_master_readdata~308.IN1
load_para_in_avs_readdata_from_sa[9] => cpu_0_data_master_readdata~309.IN1
load_para_in_avs_readdata_from_sa[10] => cpu_0_data_master_readdata~310.IN1
load_para_in_avs_readdata_from_sa[11] => cpu_0_data_master_readdata~311.IN1
load_para_in_avs_readdata_from_sa[12] => cpu_0_data_master_readdata~312.IN1
load_para_in_avs_readdata_from_sa[13] => cpu_0_data_master_readdata~313.IN1
load_para_in_avs_readdata_from_sa[14] => cpu_0_data_master_readdata~314.IN1
load_para_in_avs_readdata_from_sa[15] => cpu_0_data_master_readdata~315.IN1
load_para_in_avs_readdata_from_sa[16] => cpu_0_data_master_readdata~316.IN1
load_para_in_avs_readdata_from_sa[17] => cpu_0_data_master_readdata~317.IN1
load_para_in_avs_readdata_from_sa[18] => cpu_0_data_master_readdata~318.IN1
load_para_in_avs_readdata_from_sa[19] => cpu_0_data_master_readdata~319.IN1
load_para_in_avs_readdata_from_sa[20] => cpu_0_data_master_readdata~320.IN1
load_para_in_avs_readdata_from_sa[21] => cpu_0_data_master_readdata~321.IN1
load_para_in_avs_readdata_from_sa[22] => cpu_0_data_master_readdata~322.IN1
load_para_in_avs_readdata_from_sa[23] => cpu_0_data_master_readdata~323.IN1
load_para_in_avs_readdata_from_sa[24] => cpu_0_data_master_readdata~324.IN1
load_para_in_avs_readdata_from_sa[25] => cpu_0_data_master_readdata~325.IN1
load_para_in_avs_readdata_from_sa[26] => cpu_0_data_master_readdata~326.IN1
load_para_in_avs_readdata_from_sa[27] => cpu_0_data_master_readdata~327.IN1
load_para_in_avs_readdata_from_sa[28] => cpu_0_data_master_readdata~328.IN1
load_para_in_avs_readdata_from_sa[29] => cpu_0_data_master_readdata~329.IN1
load_para_in_avs_readdata_from_sa[30] => cpu_0_data_master_readdata~330.IN1
load_para_in_avs_readdata_from_sa[31] => cpu_0_data_master_readdata~331.IN1
load_para_in_avs_wait_counter_eq_0 => ~NO_FANOUT~
registered_cpu_0_data_master_read_data_valid_udpram_in_avs => r_2~38.IN0
registered_cpu_0_data_master_read_data_valid_udpram_in_avs => r_2~28.IN1
reset_n => dbs_8_reg_segment_2[0].ACLR
reset_n => dbs_8_reg_segment_2[1].ACLR
reset_n => dbs_8_reg_segment_2[2].ACLR
reset_n => dbs_8_reg_segment_2[3].ACLR
reset_n => dbs_8_reg_segment_2[4].ACLR
reset_n => dbs_8_reg_segment_2[5].ACLR
reset_n => dbs_8_reg_segment_2[6].ACLR
reset_n => dbs_8_reg_segment_2[7].ACLR
reset_n => dbs_8_reg_segment_1[0].ACLR
reset_n => dbs_8_reg_segment_1[1].ACLR
reset_n => dbs_8_reg_segment_1[2].ACLR
reset_n => dbs_8_reg_segment_1[3].ACLR
reset_n => dbs_8_reg_segment_1[4].ACLR
reset_n => dbs_8_reg_segment_1[5].ACLR
reset_n => dbs_8_reg_segment_1[6].ACLR
reset_n => dbs_8_reg_segment_1[7].ACLR
reset_n => dbs_8_reg_segment_0[0].ACLR
reset_n => dbs_8_reg_segment_0[1].ACLR
reset_n => dbs_8_reg_segment_0[2].ACLR
reset_n => dbs_8_reg_segment_0[3].ACLR
reset_n => dbs_8_reg_segment_0[4].ACLR
reset_n => dbs_8_reg_segment_0[5].ACLR
reset_n => dbs_8_reg_segment_0[6].ACLR
reset_n => dbs_8_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[0].ACLR
reset_n => dbs_16_reg_segment_0[1].ACLR
reset_n => dbs_16_reg_segment_0[2].ACLR
reset_n => dbs_16_reg_segment_0[3].ACLR
reset_n => dbs_16_reg_segment_0[4].ACLR
reset_n => dbs_16_reg_segment_0[5].ACLR
reset_n => dbs_16_reg_segment_0[6].ACLR
reset_n => dbs_16_reg_segment_0[7].ACLR
reset_n => dbs_16_reg_segment_0[8].ACLR
reset_n => dbs_16_reg_segment_0[9].ACLR
reset_n => dbs_16_reg_segment_0[10].ACLR
reset_n => dbs_16_reg_segment_0[11].ACLR
reset_n => dbs_16_reg_segment_0[12].ACLR
reset_n => dbs_16_reg_segment_0[13].ACLR
reset_n => dbs_16_reg_segment_0[14].ACLR
reset_n => dbs_16_reg_segment_0[15].ACLR
reset_n => cpu_0_data_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_0_data_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_0_data_master_no_byte_enables_and_last_term~reg0.ACLR
reset_n => cpu_0_data_master_waitrequest~reg0.PRESET
reset_n => registered_cpu_0_data_master_readdata[31].ACLR
reset_n => registered_cpu_0_data_master_readdata[30].ACLR
reset_n => registered_cpu_0_data_master_readdata[29].ACLR
reset_n => registered_cpu_0_data_master_readdata[28].ACLR
reset_n => registered_cpu_0_data_master_readdata[27].ACLR
reset_n => registered_cpu_0_data_master_readdata[26].ACLR
reset_n => registered_cpu_0_data_master_readdata[25].ACLR
reset_n => registered_cpu_0_data_master_readdata[24].ACLR
reset_n => registered_cpu_0_data_master_readdata[23].ACLR
reset_n => registered_cpu_0_data_master_readdata[22].ACLR
reset_n => registered_cpu_0_data_master_readdata[21].ACLR
reset_n => registered_cpu_0_data_master_readdata[20].ACLR
reset_n => registered_cpu_0_data_master_readdata[19].ACLR
reset_n => registered_cpu_0_data_master_readdata[18].ACLR
reset_n => registered_cpu_0_data_master_readdata[17].ACLR
reset_n => registered_cpu_0_data_master_readdata[16].ACLR
reset_n => registered_cpu_0_data_master_readdata[15].ACLR
reset_n => registered_cpu_0_data_master_readdata[14].ACLR
reset_n => registered_cpu_0_data_master_readdata[13].ACLR
reset_n => registered_cpu_0_data_master_readdata[12].ACLR
reset_n => registered_cpu_0_data_master_readdata[11].ACLR
reset_n => registered_cpu_0_data_master_readdata[10].ACLR
reset_n => registered_cpu_0_data_master_readdata[9].ACLR
reset_n => registered_cpu_0_data_master_readdata[8].ACLR
reset_n => registered_cpu_0_data_master_readdata[7].ACLR
reset_n => registered_cpu_0_data_master_readdata[6].ACLR
reset_n => registered_cpu_0_data_master_readdata[5].ACLR
reset_n => registered_cpu_0_data_master_readdata[4].ACLR
reset_n => registered_cpu_0_data_master_readdata[3].ACLR
reset_n => registered_cpu_0_data_master_readdata[2].ACLR
reset_n => registered_cpu_0_data_master_readdata[1].ACLR
reset_n => registered_cpu_0_data_master_readdata[0].ACLR
sdram_0_s1_readdata_from_sa[0] => p1_registered_cpu_0_data_master_readdata~48.IN1
sdram_0_s1_readdata_from_sa[0] => dbs_16_reg_segment_0[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => p1_registered_cpu_0_data_master_readdata~49.IN1
sdram_0_s1_readdata_from_sa[1] => dbs_16_reg_segment_0[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => p1_registered_cpu_0_data_master_readdata~50.IN1
sdram_0_s1_readdata_from_sa[2] => dbs_16_reg_segment_0[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => p1_registered_cpu_0_data_master_readdata~51.IN1
sdram_0_s1_readdata_from_sa[3] => dbs_16_reg_segment_0[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => p1_registered_cpu_0_data_master_readdata~52.IN1
sdram_0_s1_readdata_from_sa[4] => dbs_16_reg_segment_0[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => p1_registered_cpu_0_data_master_readdata~53.IN1
sdram_0_s1_readdata_from_sa[5] => dbs_16_reg_segment_0[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => p1_registered_cpu_0_data_master_readdata~54.IN1
sdram_0_s1_readdata_from_sa[6] => dbs_16_reg_segment_0[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => p1_registered_cpu_0_data_master_readdata~55.IN1
sdram_0_s1_readdata_from_sa[7] => dbs_16_reg_segment_0[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => p1_registered_cpu_0_data_master_readdata~56.IN1
sdram_0_s1_readdata_from_sa[8] => dbs_16_reg_segment_0[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => p1_registered_cpu_0_data_master_readdata~57.IN1
sdram_0_s1_readdata_from_sa[9] => dbs_16_reg_segment_0[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => p1_registered_cpu_0_data_master_readdata~58.IN1
sdram_0_s1_readdata_from_sa[10] => dbs_16_reg_segment_0[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => p1_registered_cpu_0_data_master_readdata~59.IN1
sdram_0_s1_readdata_from_sa[11] => dbs_16_reg_segment_0[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => p1_registered_cpu_0_data_master_readdata~60.IN1
sdram_0_s1_readdata_from_sa[12] => dbs_16_reg_segment_0[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => p1_registered_cpu_0_data_master_readdata~61.IN1
sdram_0_s1_readdata_from_sa[13] => dbs_16_reg_segment_0[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => p1_registered_cpu_0_data_master_readdata~62.IN1
sdram_0_s1_readdata_from_sa[14] => dbs_16_reg_segment_0[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => p1_registered_cpu_0_data_master_readdata~63.IN1
sdram_0_s1_readdata_from_sa[15] => dbs_16_reg_segment_0[15].DATAIN
sdram_0_s1_waitrequest_from_sa => r_2~18.IN1
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable~5.IN0
sysid_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata~428.IN1
sysid_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata~429.IN1
sysid_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata~430.IN1
sysid_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata~431.IN1
sysid_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata~432.IN1
sysid_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata~433.IN1
sysid_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata~434.IN1
sysid_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata~435.IN1
sysid_control_slave_readdata_from_sa[8] => cpu_0_data_master_readdata~436.IN1
sysid_control_slave_readdata_from_sa[9] => cpu_0_data_master_readdata~437.IN1
sysid_control_slave_readdata_from_sa[10] => cpu_0_data_master_readdata~438.IN1
sysid_control_slave_readdata_from_sa[11] => cpu_0_data_master_readdata~439.IN1
sysid_control_slave_readdata_from_sa[12] => cpu_0_data_master_readdata~440.IN1
sysid_control_slave_readdata_from_sa[13] => cpu_0_data_master_readdata~441.IN1
sysid_control_slave_readdata_from_sa[14] => cpu_0_data_master_readdata~442.IN1
sysid_control_slave_readdata_from_sa[15] => cpu_0_data_master_readdata~443.IN1
sysid_control_slave_readdata_from_sa[16] => cpu_0_data_master_readdata~444.IN1
sysid_control_slave_readdata_from_sa[17] => cpu_0_data_master_readdata~445.IN1
sysid_control_slave_readdata_from_sa[18] => cpu_0_data_master_readdata~446.IN1
sysid_control_slave_readdata_from_sa[19] => cpu_0_data_master_readdata~447.IN1
sysid_control_slave_readdata_from_sa[20] => cpu_0_data_master_readdata~448.IN1
sysid_control_slave_readdata_from_sa[21] => cpu_0_data_master_readdata~449.IN1
sysid_control_slave_readdata_from_sa[22] => cpu_0_data_master_readdata~450.IN1
sysid_control_slave_readdata_from_sa[23] => cpu_0_data_master_readdata~451.IN1
sysid_control_slave_readdata_from_sa[24] => cpu_0_data_master_readdata~452.IN1
sysid_control_slave_readdata_from_sa[25] => cpu_0_data_master_readdata~453.IN1
sysid_control_slave_readdata_from_sa[26] => cpu_0_data_master_readdata~454.IN1
sysid_control_slave_readdata_from_sa[27] => cpu_0_data_master_readdata~455.IN1
sysid_control_slave_readdata_from_sa[28] => cpu_0_data_master_readdata~456.IN1
sysid_control_slave_readdata_from_sa[29] => cpu_0_data_master_readdata~457.IN1
sysid_control_slave_readdata_from_sa[30] => cpu_0_data_master_readdata~458.IN1
sysid_control_slave_readdata_from_sa[31] => cpu_0_data_master_readdata~459.IN1
udpram_in_avs_readdata_from_sa[0] => cpu_0_data_master_readdata~516.IN1
udpram_in_avs_readdata_from_sa[0] => dbs_8_reg_segment_0[0].DATAIN
udpram_in_avs_readdata_from_sa[0] => dbs_8_reg_segment_2[0].DATAIN
udpram_in_avs_readdata_from_sa[0] => dbs_8_reg_segment_1[0].DATAIN
udpram_in_avs_readdata_from_sa[1] => cpu_0_data_master_readdata~517.IN1
udpram_in_avs_readdata_from_sa[1] => dbs_8_reg_segment_0[1].DATAIN
udpram_in_avs_readdata_from_sa[1] => dbs_8_reg_segment_1[1].DATAIN
udpram_in_avs_readdata_from_sa[1] => dbs_8_reg_segment_2[1].DATAIN
udpram_in_avs_readdata_from_sa[2] => cpu_0_data_master_readdata~518.IN1
udpram_in_avs_readdata_from_sa[2] => dbs_8_reg_segment_0[2].DATAIN
udpram_in_avs_readdata_from_sa[2] => dbs_8_reg_segment_1[2].DATAIN
udpram_in_avs_readdata_from_sa[2] => dbs_8_reg_segment_2[2].DATAIN
udpram_in_avs_readdata_from_sa[3] => cpu_0_data_master_readdata~519.IN1
udpram_in_avs_readdata_from_sa[3] => dbs_8_reg_segment_0[3].DATAIN
udpram_in_avs_readdata_from_sa[3] => dbs_8_reg_segment_1[3].DATAIN
udpram_in_avs_readdata_from_sa[3] => dbs_8_reg_segment_2[3].DATAIN
udpram_in_avs_readdata_from_sa[4] => cpu_0_data_master_readdata~520.IN1
udpram_in_avs_readdata_from_sa[4] => dbs_8_reg_segment_0[4].DATAIN
udpram_in_avs_readdata_from_sa[4] => dbs_8_reg_segment_1[4].DATAIN
udpram_in_avs_readdata_from_sa[4] => dbs_8_reg_segment_2[4].DATAIN
udpram_in_avs_readdata_from_sa[5] => cpu_0_data_master_readdata~521.IN1
udpram_in_avs_readdata_from_sa[5] => dbs_8_reg_segment_0[5].DATAIN
udpram_in_avs_readdata_from_sa[5] => dbs_8_reg_segment_1[5].DATAIN
udpram_in_avs_readdata_from_sa[5] => dbs_8_reg_segment_2[5].DATAIN
udpram_in_avs_readdata_from_sa[6] => cpu_0_data_master_readdata~522.IN1
udpram_in_avs_readdata_from_sa[6] => dbs_8_reg_segment_0[6].DATAIN
udpram_in_avs_readdata_from_sa[6] => dbs_8_reg_segment_1[6].DATAIN
udpram_in_avs_readdata_from_sa[6] => dbs_8_reg_segment_2[6].DATAIN
udpram_in_avs_readdata_from_sa[7] => cpu_0_data_master_readdata~523.IN1
udpram_in_avs_readdata_from_sa[7] => dbs_8_reg_segment_0[7].DATAIN
udpram_in_avs_readdata_from_sa[7] => dbs_8_reg_segment_1[7].DATAIN
udpram_in_avs_readdata_from_sa[7] => dbs_8_reg_segment_2[7].DATAIN
watch_dog_s1_irq_from_sa => cpu_0_data_master_irq[2].DATAIN
watch_dog_s1_readdata_from_sa[0] => cpu_0_data_master_readdata~556.IN1
watch_dog_s1_readdata_from_sa[1] => cpu_0_data_master_readdata~557.IN1
watch_dog_s1_readdata_from_sa[2] => cpu_0_data_master_readdata~558.IN1
watch_dog_s1_readdata_from_sa[3] => cpu_0_data_master_readdata~559.IN1
watch_dog_s1_readdata_from_sa[4] => cpu_0_data_master_readdata~560.IN1
watch_dog_s1_readdata_from_sa[5] => cpu_0_data_master_readdata~561.IN1
watch_dog_s1_readdata_from_sa[6] => cpu_0_data_master_readdata~562.IN1
watch_dog_s1_readdata_from_sa[7] => cpu_0_data_master_readdata~563.IN1
watch_dog_s1_readdata_from_sa[8] => cpu_0_data_master_readdata~564.IN1
watch_dog_s1_readdata_from_sa[9] => cpu_0_data_master_readdata~565.IN1
watch_dog_s1_readdata_from_sa[10] => cpu_0_data_master_readdata~566.IN1
watch_dog_s1_readdata_from_sa[11] => cpu_0_data_master_readdata~567.IN1
watch_dog_s1_readdata_from_sa[12] => cpu_0_data_master_readdata~568.IN1
watch_dog_s1_readdata_from_sa[13] => cpu_0_data_master_readdata~569.IN1
watch_dog_s1_readdata_from_sa[14] => cpu_0_data_master_readdata~570.IN1
watch_dog_s1_readdata_from_sa[15] => cpu_0_data_master_readdata~571.IN1
cpu_0_data_master_address_to_slave[0] <= cpu_0_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[1] <= cpu_0_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[2] <= cpu_0_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[3] <= cpu_0_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[4] <= cpu_0_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[5] <= cpu_0_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[6] <= cpu_0_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[7] <= cpu_0_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[8] <= cpu_0_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[9] <= cpu_0_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[10] <= cpu_0_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[11] <= cpu_0_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[12] <= cpu_0_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[13] <= cpu_0_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[14] <= cpu_0_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[15] <= cpu_0_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[16] <= cpu_0_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[17] <= cpu_0_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[18] <= cpu_0_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[19] <= cpu_0_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[20] <= cpu_0_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[21] <= cpu_0_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[22] <= cpu_0_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[23] <= cpu_0_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[24] <= cpu_0_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[25] <= cpu_0_data_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[26] <= cpu_0_data_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[27] <= cpu_0_data_master_address[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[0] <= cpu_0_data_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[1] <= cpu_0_data_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[0] <= cpu_0_data_master_dbs_write_16~15.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[1] <= cpu_0_data_master_dbs_write_16~14.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[2] <= cpu_0_data_master_dbs_write_16~13.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[3] <= cpu_0_data_master_dbs_write_16~12.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[4] <= cpu_0_data_master_dbs_write_16~11.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[5] <= cpu_0_data_master_dbs_write_16~10.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[6] <= cpu_0_data_master_dbs_write_16~9.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[7] <= cpu_0_data_master_dbs_write_16~8.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[8] <= cpu_0_data_master_dbs_write_16~7.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[9] <= cpu_0_data_master_dbs_write_16~6.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[10] <= cpu_0_data_master_dbs_write_16~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[11] <= cpu_0_data_master_dbs_write_16~4.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[12] <= cpu_0_data_master_dbs_write_16~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[13] <= cpu_0_data_master_dbs_write_16~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[14] <= cpu_0_data_master_dbs_write_16~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[15] <= cpu_0_data_master_dbs_write_16~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[0] <= cpu_0_data_master_dbs_write_8~23.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[1] <= cpu_0_data_master_dbs_write_8~22.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[2] <= cpu_0_data_master_dbs_write_8~21.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[3] <= cpu_0_data_master_dbs_write_8~20.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[4] <= cpu_0_data_master_dbs_write_8~19.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[5] <= cpu_0_data_master_dbs_write_8~18.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[6] <= cpu_0_data_master_dbs_write_8~17.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_8[7] <= cpu_0_data_master_dbs_write_8~16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[0] <= jtag_uart_0_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[1] <= epcs_flash_controller_0_epcs_control_port_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[2] <= watch_dog_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[3] <= <GND>
cpu_0_data_master_irq[4] <= <GND>
cpu_0_data_master_irq[5] <= <GND>
cpu_0_data_master_irq[6] <= <GND>
cpu_0_data_master_irq[7] <= <GND>
cpu_0_data_master_irq[8] <= <GND>
cpu_0_data_master_irq[9] <= <GND>
cpu_0_data_master_irq[10] <= <GND>
cpu_0_data_master_irq[11] <= <GND>
cpu_0_data_master_irq[12] <= <GND>
cpu_0_data_master_irq[13] <= <GND>
cpu_0_data_master_irq[14] <= <GND>
cpu_0_data_master_irq[15] <= <GND>
cpu_0_data_master_irq[16] <= <GND>
cpu_0_data_master_irq[17] <= <GND>
cpu_0_data_master_irq[18] <= <GND>
cpu_0_data_master_irq[19] <= <GND>
cpu_0_data_master_irq[20] <= <GND>
cpu_0_data_master_irq[21] <= <GND>
cpu_0_data_master_irq[22] <= <GND>
cpu_0_data_master_irq[23] <= <GND>
cpu_0_data_master_irq[24] <= <GND>
cpu_0_data_master_irq[25] <= <GND>
cpu_0_data_master_irq[26] <= <GND>
cpu_0_data_master_irq[27] <= <GND>
cpu_0_data_master_irq[28] <= <GND>
cpu_0_data_master_irq[29] <= <GND>
cpu_0_data_master_irq[30] <= <GND>
cpu_0_data_master_irq[31] <= <GND>
cpu_0_data_master_no_byte_enables_and_last_term <= cpu_0_data_master_no_byte_enables_and_last_term~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[0] <= cpu_0_data_master_readdata~572.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[1] <= cpu_0_data_master_readdata~573.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[2] <= cpu_0_data_master_readdata~574.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[3] <= cpu_0_data_master_readdata~575.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[4] <= cpu_0_data_master_readdata~576.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[5] <= cpu_0_data_master_readdata~577.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[6] <= cpu_0_data_master_readdata~578.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[7] <= cpu_0_data_master_readdata~579.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[8] <= cpu_0_data_master_readdata~580.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[9] <= cpu_0_data_master_readdata~581.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[10] <= cpu_0_data_master_readdata~582.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[11] <= cpu_0_data_master_readdata~583.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[12] <= cpu_0_data_master_readdata~584.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[13] <= cpu_0_data_master_readdata~585.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[14] <= cpu_0_data_master_readdata~586.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[15] <= cpu_0_data_master_readdata~587.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[16] <= cpu_0_data_master_readdata~588.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[17] <= cpu_0_data_master_readdata~589.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[18] <= cpu_0_data_master_readdata~590.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[19] <= cpu_0_data_master_readdata~591.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[20] <= cpu_0_data_master_readdata~592.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[21] <= cpu_0_data_master_readdata~593.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[22] <= cpu_0_data_master_readdata~594.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[23] <= cpu_0_data_master_readdata~595.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[24] <= cpu_0_data_master_readdata~596.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[25] <= cpu_0_data_master_readdata~597.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[26] <= cpu_0_data_master_readdata~598.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[27] <= cpu_0_data_master_readdata~599.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[28] <= cpu_0_data_master_readdata~600.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[29] <= cpu_0_data_master_readdata~601.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[30] <= cpu_0_data_master_readdata~602.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[31] <= cpu_0_data_master_readdata~603.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_waitrequest <= cpu_0_data_master_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master
clk => cpu_0_instruction_master_read_but_no_slave_selected.CLK
clk => cpu_0_instruction_master_latency_counter~reg0.CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => cpu_0_instruction_master_dbs_address[1]~reg0.CLK
clk => cpu_0_instruction_master_dbs_address[0]~reg0.CLK
clk => cpu_0_instruction_master_dbs_rdv_counter[1].CLK
clk => cpu_0_instruction_master_dbs_rdv_counter[0].CLK
cpu_0_instruction_master_address[0] => cpu_0_instruction_master_address_to_slave[0].DATAIN
cpu_0_instruction_master_address[1] => cpu_0_instruction_master_address_to_slave[1].DATAIN
cpu_0_instruction_master_address[2] => cpu_0_instruction_master_address_to_slave[2].DATAIN
cpu_0_instruction_master_address[3] => cpu_0_instruction_master_address_to_slave[3].DATAIN
cpu_0_instruction_master_address[4] => cpu_0_instruction_master_address_to_slave[4].DATAIN
cpu_0_instruction_master_address[5] => cpu_0_instruction_master_address_to_slave[5].DATAIN
cpu_0_instruction_master_address[6] => cpu_0_instruction_master_address_to_slave[6].DATAIN
cpu_0_instruction_master_address[7] => cpu_0_instruction_master_address_to_slave[7].DATAIN
cpu_0_instruction_master_address[8] => cpu_0_instruction_master_address_to_slave[8].DATAIN
cpu_0_instruction_master_address[9] => cpu_0_instruction_master_address_to_slave[9].DATAIN
cpu_0_instruction_master_address[10] => cpu_0_instruction_master_address_to_slave[10].DATAIN
cpu_0_instruction_master_address[11] => cpu_0_instruction_master_address_to_slave[11].DATAIN
cpu_0_instruction_master_address[12] => cpu_0_instruction_master_address_to_slave[12].DATAIN
cpu_0_instruction_master_address[13] => cpu_0_instruction_master_address_to_slave[13].DATAIN
cpu_0_instruction_master_address[14] => cpu_0_instruction_master_address_to_slave[14].DATAIN
cpu_0_instruction_master_address[15] => cpu_0_instruction_master_address_to_slave[15].DATAIN
cpu_0_instruction_master_address[16] => cpu_0_instruction_master_address_to_slave[16].DATAIN
cpu_0_instruction_master_address[17] => cpu_0_instruction_master_address_to_slave[17].DATAIN
cpu_0_instruction_master_address[18] => cpu_0_instruction_master_address_to_slave[18].DATAIN
cpu_0_instruction_master_address[19] => cpu_0_instruction_master_address_to_slave[19].DATAIN
cpu_0_instruction_master_address[20] => cpu_0_instruction_master_address_to_slave[20].DATAIN
cpu_0_instruction_master_address[21] => cpu_0_instruction_master_address_to_slave[21].DATAIN
cpu_0_instruction_master_address[22] => cpu_0_instruction_master_address_to_slave[22].DATAIN
cpu_0_instruction_master_address[23] => cpu_0_instruction_master_address_to_slave[23].DATAIN
cpu_0_instruction_master_address[24] => cpu_0_instruction_master_address_to_slave[24].DATAIN
cpu_0_instruction_master_address[25] => cpu_0_instruction_master_address_to_slave[25].DATAIN
cpu_0_instruction_master_address[26] => cpu_0_instruction_master_address_to_slave[26].DATAIN
cpu_0_instruction_master_address[27] => cpu_0_instruction_master_address_to_slave[27].DATAIN
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => cpu_0_instruction_master_is_granted_some_slave~0.IN0
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => r_1~1.IN0
cpu_0_instruction_master_granted_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_is_granted_some_slave~0.IN1
cpu_0_instruction_master_granted_epcs_flash_controller_0_epcs_control_port => r_1~9.IN0
cpu_0_instruction_master_granted_sdram_0_s1 => pre_dbs_count_enable~0.IN0
cpu_0_instruction_master_granted_sdram_0_s1 => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_sdram_0_s1 => r_2~1.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata~0.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_1~0.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_1~1.IN1
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_1~3.IN1
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdata~33.IN1
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_1~7.IN1
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_1~9.IN1
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port => r_1~11.IN1
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_2~0.IN1
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_2~1.IN1
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_2~3.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable~0.IN1
cpu_0_instruction_master_read => p1_cpu_0_instruction_master_latency_counter~0.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata~33.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata~0.IN0
cpu_0_instruction_master_read => r_2~5.IN0
cpu_0_instruction_master_read => r_1~12.IN0
cpu_0_instruction_master_read => r_1~4.IN0
cpu_0_instruction_master_read => r_1~3.IN0
cpu_0_instruction_master_read => r_1~11.IN0
cpu_0_instruction_master_read => r_2~3.IN0
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdatavalid~1.IN1
cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port => cpu_0_instruction_master_readdatavalid~4.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => pre_flush_cpu_0_instruction_master_readdatavalid.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => always2~0.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~129.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~128.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~127.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~126.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~125.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~124.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~123.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~122.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~121.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~120.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~119.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~118.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~117.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~116.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~115.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~114.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~113.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~112.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~111.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~110.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~109.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~108.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~107.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~106.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~105.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~104.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~103.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~102.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~101.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~100.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~99.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata~98.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_dbs_rdv_counter[0].ENA
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_dbs_rdv_counter[1].ENA
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => r_1~0.IN0
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port => r_1~7.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => r_2~0.IN0
cpu_0_instruction_master_requests_sdram_0_s1 => Add1.IN4
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_instruction_master_readdata~1.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_instruction_master_readdata~2.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_instruction_master_readdata~3.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_instruction_master_readdata~4.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_instruction_master_readdata~5.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_instruction_master_readdata~6.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_instruction_master_readdata~7.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_instruction_master_readdata~8.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_instruction_master_readdata~9.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_instruction_master_readdata~10.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_instruction_master_readdata~11.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_instruction_master_readdata~12.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_instruction_master_readdata~13.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_instruction_master_readdata~14.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_instruction_master_readdata~15.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_instruction_master_readdata~16.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_instruction_master_readdata~17.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_instruction_master_readdata~18.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_instruction_master_readdata~19.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_instruction_master_readdata~20.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_instruction_master_readdata~21.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_instruction_master_readdata~22.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_instruction_master_readdata~23.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_instruction_master_readdata~24.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_instruction_master_readdata~25.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_instruction_master_readdata~26.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_instruction_master_readdata~27.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_instruction_master_readdata~28.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_instruction_master_readdata~29.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_instruction_master_readdata~30.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_instruction_master_readdata~31.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_instruction_master_readdata~32.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_1~4.IN1
d1_epcs_flash_controller_0_epcs_control_port_end_xfer => r_1~12.IN1
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[0] => cpu_0_instruction_master_readdata~34.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[1] => cpu_0_instruction_master_readdata~35.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[2] => cpu_0_instruction_master_readdata~36.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[3] => cpu_0_instruction_master_readdata~37.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[4] => cpu_0_instruction_master_readdata~38.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[5] => cpu_0_instruction_master_readdata~39.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[6] => cpu_0_instruction_master_readdata~40.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[7] => cpu_0_instruction_master_readdata~41.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[8] => cpu_0_instruction_master_readdata~42.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[9] => cpu_0_instruction_master_readdata~43.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[10] => cpu_0_instruction_master_readdata~44.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[11] => cpu_0_instruction_master_readdata~45.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[12] => cpu_0_instruction_master_readdata~46.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[13] => cpu_0_instruction_master_readdata~47.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[14] => cpu_0_instruction_master_readdata~48.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[15] => cpu_0_instruction_master_readdata~49.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[16] => cpu_0_instruction_master_readdata~50.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[17] => cpu_0_instruction_master_readdata~51.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[18] => cpu_0_instruction_master_readdata~52.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[19] => cpu_0_instruction_master_readdata~53.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[20] => cpu_0_instruction_master_readdata~54.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[21] => cpu_0_instruction_master_readdata~55.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[22] => cpu_0_instruction_master_readdata~56.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[23] => cpu_0_instruction_master_readdata~57.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[24] => cpu_0_instruction_master_readdata~58.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[25] => cpu_0_instruction_master_readdata~59.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[26] => cpu_0_instruction_master_readdata~60.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[27] => cpu_0_instruction_master_readdata~61.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[28] => cpu_0_instruction_master_readdata~62.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[29] => cpu_0_instruction_master_readdata~63.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[30] => cpu_0_instruction_master_readdata~64.IN1
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[31] => cpu_0_instruction_master_readdata~65.IN1
reset_n => cpu_0_instruction_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_0_instruction_master_dbs_rdv_counter[1].ACLR
reset_n => cpu_0_instruction_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_0_instruction_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_0_instruction_master_latency_counter~reg0.ACLR
reset_n => cpu_0_instruction_master_read_but_no_slave_selected.ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
sdram_0_s1_readdata_from_sa[0] => cpu_0_instruction_master_readdata~114.IN1
sdram_0_s1_readdata_from_sa[0] => dbs_latent_16_reg_segment_0[0].DATAIN
sdram_0_s1_readdata_from_sa[1] => cpu_0_instruction_master_readdata~115.IN1
sdram_0_s1_readdata_from_sa[1] => dbs_latent_16_reg_segment_0[1].DATAIN
sdram_0_s1_readdata_from_sa[2] => cpu_0_instruction_master_readdata~116.IN1
sdram_0_s1_readdata_from_sa[2] => dbs_latent_16_reg_segment_0[2].DATAIN
sdram_0_s1_readdata_from_sa[3] => cpu_0_instruction_master_readdata~117.IN1
sdram_0_s1_readdata_from_sa[3] => dbs_latent_16_reg_segment_0[3].DATAIN
sdram_0_s1_readdata_from_sa[4] => cpu_0_instruction_master_readdata~118.IN1
sdram_0_s1_readdata_from_sa[4] => dbs_latent_16_reg_segment_0[4].DATAIN
sdram_0_s1_readdata_from_sa[5] => cpu_0_instruction_master_readdata~119.IN1
sdram_0_s1_readdata_from_sa[5] => dbs_latent_16_reg_segment_0[5].DATAIN
sdram_0_s1_readdata_from_sa[6] => cpu_0_instruction_master_readdata~120.IN1
sdram_0_s1_readdata_from_sa[6] => dbs_latent_16_reg_segment_0[6].DATAIN
sdram_0_s1_readdata_from_sa[7] => cpu_0_instruction_master_readdata~121.IN1
sdram_0_s1_readdata_from_sa[7] => dbs_latent_16_reg_segment_0[7].DATAIN
sdram_0_s1_readdata_from_sa[8] => cpu_0_instruction_master_readdata~122.IN1
sdram_0_s1_readdata_from_sa[8] => dbs_latent_16_reg_segment_0[8].DATAIN
sdram_0_s1_readdata_from_sa[9] => cpu_0_instruction_master_readdata~123.IN1
sdram_0_s1_readdata_from_sa[9] => dbs_latent_16_reg_segment_0[9].DATAIN
sdram_0_s1_readdata_from_sa[10] => cpu_0_instruction_master_readdata~124.IN1
sdram_0_s1_readdata_from_sa[10] => dbs_latent_16_reg_segment_0[10].DATAIN
sdram_0_s1_readdata_from_sa[11] => cpu_0_instruction_master_readdata~125.IN1
sdram_0_s1_readdata_from_sa[11] => dbs_latent_16_reg_segment_0[11].DATAIN
sdram_0_s1_readdata_from_sa[12] => cpu_0_instruction_master_readdata~126.IN1
sdram_0_s1_readdata_from_sa[12] => dbs_latent_16_reg_segment_0[12].DATAIN
sdram_0_s1_readdata_from_sa[13] => cpu_0_instruction_master_readdata~127.IN1
sdram_0_s1_readdata_from_sa[13] => dbs_latent_16_reg_segment_0[13].DATAIN
sdram_0_s1_readdata_from_sa[14] => cpu_0_instruction_master_readdata~128.IN1
sdram_0_s1_readdata_from_sa[14] => dbs_latent_16_reg_segment_0[14].DATAIN
sdram_0_s1_readdata_from_sa[15] => cpu_0_instruction_master_readdata~129.IN0
sdram_0_s1_readdata_from_sa[15] => dbs_latent_16_reg_segment_0[15].DATAIN
sdram_0_s1_waitrequest_from_sa => r_2~4.IN1
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN0
cpu_0_instruction_master_address_to_slave[0] <= cpu_0_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[1] <= cpu_0_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[2] <= cpu_0_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[3] <= cpu_0_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[4] <= cpu_0_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[5] <= cpu_0_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[6] <= cpu_0_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[7] <= cpu_0_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[8] <= cpu_0_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[9] <= cpu_0_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[10] <= cpu_0_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[11] <= cpu_0_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[12] <= cpu_0_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[13] <= cpu_0_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[14] <= cpu_0_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[15] <= cpu_0_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[16] <= cpu_0_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[17] <= cpu_0_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[18] <= cpu_0_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[19] <= cpu_0_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[20] <= cpu_0_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[21] <= cpu_0_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[22] <= cpu_0_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[23] <= cpu_0_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[24] <= cpu_0_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[25] <= cpu_0_instruction_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[26] <= cpu_0_instruction_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[27] <= cpu_0_instruction_master_address[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[0] <= cpu_0_instruction_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[1] <= cpu_0_instruction_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_latency_counter <= cpu_0_instruction_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[0] <= cpu_0_instruction_master_readdata~130.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[1] <= cpu_0_instruction_master_readdata~131.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[2] <= cpu_0_instruction_master_readdata~132.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[3] <= cpu_0_instruction_master_readdata~133.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[4] <= cpu_0_instruction_master_readdata~134.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[5] <= cpu_0_instruction_master_readdata~135.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[6] <= cpu_0_instruction_master_readdata~136.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[7] <= cpu_0_instruction_master_readdata~137.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[8] <= cpu_0_instruction_master_readdata~138.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[9] <= cpu_0_instruction_master_readdata~139.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[10] <= cpu_0_instruction_master_readdata~140.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[11] <= cpu_0_instruction_master_readdata~141.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[12] <= cpu_0_instruction_master_readdata~142.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[13] <= cpu_0_instruction_master_readdata~143.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[14] <= cpu_0_instruction_master_readdata~144.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[15] <= cpu_0_instruction_master_readdata~145.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[16] <= cpu_0_instruction_master_readdata~146.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[17] <= cpu_0_instruction_master_readdata~147.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[18] <= cpu_0_instruction_master_readdata~148.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[19] <= cpu_0_instruction_master_readdata~149.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[20] <= cpu_0_instruction_master_readdata~150.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[21] <= cpu_0_instruction_master_readdata~151.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[22] <= cpu_0_instruction_master_readdata~152.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[23] <= cpu_0_instruction_master_readdata~153.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[24] <= cpu_0_instruction_master_readdata~154.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[25] <= cpu_0_instruction_master_readdata~155.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[26] <= cpu_0_instruction_master_readdata~156.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[27] <= cpu_0_instruction_master_readdata~157.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[28] <= cpu_0_instruction_master_readdata~158.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[29] <= cpu_0_instruction_master_readdata~159.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[30] <= cpu_0_instruction_master_readdata~160.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[31] <= cpu_0_instruction_master_readdata~161.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdatavalid <= cpu_0_instruction_master_readdatavalid~6.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_waitrequest <= cpu_0_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0
clk => clk~0.IN8
d_irq[0] => A_ipending_reg_irq0_nxt~0.IN1
d_irq[1] => A_ipending_reg_irq1_nxt~0.IN1
d_irq[2] => A_ipending_reg_irq2_nxt~0.IN1
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[0] => A_slow_inst_result_nxt[0].DATAB
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[1] => A_slow_inst_result_nxt[1].DATAB
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[2] => A_slow_inst_result_nxt[2].DATAB
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[3] => A_slow_inst_result_nxt[3].DATAB
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[4] => A_slow_inst_result_nxt[4].DATAB
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[5] => A_slow_inst_result_nxt[5].DATAB
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[6] => A_slow_inst_result_nxt[6].DATAB
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[7] => A_slow_inst_result_nxt[7].DATAB
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[8] => A_slow_inst_result_nxt[8].DATAB
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[9] => A_slow_inst_result_nxt[9].DATAB
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[10] => A_slow_inst_result_nxt[10].DATAB
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[11] => A_slow_inst_result_nxt[11].DATAB
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[12] => A_slow_inst_result_nxt[12].DATAB
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[13] => A_slow_inst_result_nxt[13].DATAB
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[14] => A_slow_inst_result_nxt[14].DATAB
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[15] => A_slow_inst_result_nxt[15].DATAB
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[16] => A_slow_inst_result_nxt[16].DATAB
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[17] => A_slow_inst_result_nxt[17].DATAB
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[18] => A_slow_inst_result_nxt[18].DATAB
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[19] => A_slow_inst_result_nxt[19].DATAB
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[20] => A_slow_inst_result_nxt[20].DATAB
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[21] => A_slow_inst_result_nxt[21].DATAB
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[22] => A_slow_inst_result_nxt[22].DATAB
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[23] => A_slow_inst_result_nxt[23].DATAB
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[24] => A_slow_inst_result_nxt[24].DATAB
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[25] => A_slow_inst_result_nxt[25].DATAB
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[26] => A_slow_inst_result_nxt[26].DATAB
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[27] => A_slow_inst_result_nxt[27].DATAB
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[28] => A_slow_inst_result_nxt[28].DATAB
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[29] => A_slow_inst_result_nxt[29].DATAB
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[30] => A_slow_inst_result_nxt[30].DATAB
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdata[31] => A_slow_inst_result_nxt[31].DATAB
d_waitrequest => d_write_nxt~0.IN1
d_waitrequest => d_read_nxt~0.IN1
d_waitrequest => av_rd_data_transfer.IN1
d_waitrequest => A_mem_stall_stop_nxt.DATAB
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid~0.IN1
i_waitrequest => i_read_nxt~0.IN1
i_waitrequest => ic_fill_req_accepted.IN1
jtag_debug_module_address[0] => jtag_debug_module_address[0]~8.IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1]~7.IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2]~6.IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3]~5.IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4]~4.IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5]~3.IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6]~2.IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7]~1.IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8]~0.IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer~0.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0]~3.IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1]~2.IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2]~1.IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3]~0.IN1
jtag_debug_module_clk => jtag_debug_module_clk~0.IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess~0.IN1
jtag_debug_module_reset => jtag_debug_module_reset~0.IN1
jtag_debug_module_select => jtag_debug_module_select~0.IN1
jtag_debug_module_write => jtag_debug_module_write~0.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0]~31.IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1]~30.IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2]~29.IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3]~28.IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4]~27.IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5]~26.IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6]~25.IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7]~24.IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8]~23.IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9]~22.IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10]~21.IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11]~20.IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12]~19.IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13]~18.IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14]~17.IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15]~16.IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16]~15.IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17]~14.IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18]~13.IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19]~12.IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20]~11.IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21]~10.IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22]~9.IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23]~8.IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24]~7.IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25]~6.IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26]~5.IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27]~4.IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28]~3.IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29]~2.IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30]~1.IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31]~0.IN1
reset_n => reset_n~0.IN3
d_address[0] <= A_mem_baddr[0]~27.DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= A_mem_baddr[1]~26.DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= A_mem_baddr[2]~25.DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= A_mem_baddr[3]~24.DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= A_mem_baddr[4]~23.DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= A_mem_baddr[5]~22.DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= A_mem_baddr[6]~21.DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= A_mem_baddr[7]~20.DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= A_mem_baddr[8]~19.DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= A_mem_baddr[9]~18.DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= A_mem_baddr[10]~17.DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= A_mem_baddr[11]~16.DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= A_mem_baddr[12]~15.DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= A_mem_baddr[13]~14.DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= A_mem_baddr[14]~13.DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= A_mem_baddr[15]~12.DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= A_mem_baddr[16]~11.DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= A_mem_baddr[17]~10.DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= A_mem_baddr[18]~9.DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= A_mem_baddr[19]~8.DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= A_mem_baddr[20]~7.DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= A_mem_baddr[21]~6.DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= A_mem_baddr[22]~5.DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= A_mem_baddr[23]~4.DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= A_mem_baddr[24]~3.DB_MAX_OUTPUT_PORT_TYPE
d_address[25] <= A_mem_baddr[25]~2.DB_MAX_OUTPUT_PORT_TYPE
d_address[26] <= A_mem_baddr[26]~1.DB_MAX_OUTPUT_PORT_TYPE
d_address[27] <= A_mem_baddr[27]~0.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= A_mem_byte_en[0]~3.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= A_mem_byte_en[1]~2.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= A_mem_byte_en[2]~1.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= A_mem_byte_en[3]~0.DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read~0.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write~0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= A_st_data[0]~31.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= A_st_data[1]~30.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= A_st_data[2]~29.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= A_st_data[3]~28.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= A_st_data[4]~27.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= A_st_data[5]~26.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= A_st_data[6]~25.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= A_st_data[7]~24.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= A_st_data[8]~23.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= A_st_data[9]~22.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= A_st_data[10]~21.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= A_st_data[11]~20.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= A_st_data[12]~19.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= A_st_data[13]~18.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= A_st_data[14]~17.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= A_st_data[15]~16.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= A_st_data[16]~15.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= A_st_data[17]~14.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= A_st_data[18]~13.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= A_st_data[19]~12.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= A_st_data[20]~11.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= A_st_data[21]~10.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= A_st_data[22]~9.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= A_st_data[23]~8.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= A_st_data[24]~7.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= A_st_data[25]~6.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= A_st_data[26]~5.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= A_st_data[27]~4.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= A_st_data[28]~3.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= A_st_data[29]~2.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= A_st_data[30]~1.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= A_st_data[31]~0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0]~1.DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1]~0.DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2]~4.DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3]~3.DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4]~2.DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0]~6.DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1]~5.DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2]~4.DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3]~3.DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4]~2.DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5]~1.DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6]~0.DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12]~20.DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13]~19.DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14]~18.DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15]~17.DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16]~16.DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17]~15.DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18]~14.DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19]~13.DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20]~12.DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21]~11.DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22]~10.DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23]~9.DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= i_address[24]~8.DB_MAX_OUTPUT_PORT_TYPE
i_address[25] <= i_address[25]~7.DB_MAX_OUTPUT_PORT_TYPE
i_address[26] <= i_address[26]~6.DB_MAX_OUTPUT_PORT_TYPE
i_address[27] <= i_address[27]~5.DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read~0.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.resetrequest


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_io => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_pcb[27] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_mem_baddr[25] => ~NO_FANOUT~
M_mem_baddr[26] => ~NO_FANOUT~
M_mem_baddr[27] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_target_pcb[25] => ~NO_FANOUT~
M_target_pcb[26] => ~NO_FANOUT~
M_target_pcb[27] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_pcb[25] => ~NO_FANOUT~
W_pcb[26] => ~NO_FANOUT~
W_pcb[27] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_address[26] => ~NO_FANOUT~
d_address[27] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_address[26] => ~NO_FANOUT~
i_address[27] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~9.IN1
rdaddress[1] => rdaddress[1]~8.IN1
rdaddress[2] => rdaddress[2]~7.IN1
rdaddress[3] => rdaddress[3]~6.IN1
rdaddress[4] => rdaddress[4]~5.IN1
rdaddress[5] => rdaddress[5]~4.IN1
rdaddress[6] => rdaddress[6]~3.IN1
rdaddress[7] => rdaddress[7]~2.IN1
rdaddress[8] => rdaddress[8]~1.IN1
rdaddress[9] => rdaddress[9]~0.IN1
rdclken => rdclken~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~9.IN1
wraddress[1] => wraddress[1]~8.IN1
wraddress[2] => wraddress[2]~7.IN1
wraddress[3] => wraddress[3]~6.IN1
wraddress[4] => wraddress[4]~5.IN1
wraddress[5] => wraddress[5]~4.IN1
wraddress[6] => wraddress[6]~3.IN1
wraddress[7] => wraddress[7]~2.IN1
wraddress[8] => wraddress[8]~1.IN1
wraddress[9] => wraddress[9]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_evb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_evb1:auto_generated.data_a[0]
data_a[1] => altsyncram_evb1:auto_generated.data_a[1]
data_a[2] => altsyncram_evb1:auto_generated.data_a[2]
data_a[3] => altsyncram_evb1:auto_generated.data_a[3]
data_a[4] => altsyncram_evb1:auto_generated.data_a[4]
data_a[5] => altsyncram_evb1:auto_generated.data_a[5]
data_a[6] => altsyncram_evb1:auto_generated.data_a[6]
data_a[7] => altsyncram_evb1:auto_generated.data_a[7]
data_a[8] => altsyncram_evb1:auto_generated.data_a[8]
data_a[9] => altsyncram_evb1:auto_generated.data_a[9]
data_a[10] => altsyncram_evb1:auto_generated.data_a[10]
data_a[11] => altsyncram_evb1:auto_generated.data_a[11]
data_a[12] => altsyncram_evb1:auto_generated.data_a[12]
data_a[13] => altsyncram_evb1:auto_generated.data_a[13]
data_a[14] => altsyncram_evb1:auto_generated.data_a[14]
data_a[15] => altsyncram_evb1:auto_generated.data_a[15]
data_a[16] => altsyncram_evb1:auto_generated.data_a[16]
data_a[17] => altsyncram_evb1:auto_generated.data_a[17]
data_a[18] => altsyncram_evb1:auto_generated.data_a[18]
data_a[19] => altsyncram_evb1:auto_generated.data_a[19]
data_a[20] => altsyncram_evb1:auto_generated.data_a[20]
data_a[21] => altsyncram_evb1:auto_generated.data_a[21]
data_a[22] => altsyncram_evb1:auto_generated.data_a[22]
data_a[23] => altsyncram_evb1:auto_generated.data_a[23]
data_a[24] => altsyncram_evb1:auto_generated.data_a[24]
data_a[25] => altsyncram_evb1:auto_generated.data_a[25]
data_a[26] => altsyncram_evb1:auto_generated.data_a[26]
data_a[27] => altsyncram_evb1:auto_generated.data_a[27]
data_a[28] => altsyncram_evb1:auto_generated.data_a[28]
data_a[29] => altsyncram_evb1:auto_generated.data_a[29]
data_a[30] => altsyncram_evb1:auto_generated.data_a[30]
data_a[31] => altsyncram_evb1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_evb1:auto_generated.address_a[0]
address_a[1] => altsyncram_evb1:auto_generated.address_a[1]
address_a[2] => altsyncram_evb1:auto_generated.address_a[2]
address_a[3] => altsyncram_evb1:auto_generated.address_a[3]
address_a[4] => altsyncram_evb1:auto_generated.address_a[4]
address_a[5] => altsyncram_evb1:auto_generated.address_a[5]
address_a[6] => altsyncram_evb1:auto_generated.address_a[6]
address_a[7] => altsyncram_evb1:auto_generated.address_a[7]
address_a[8] => altsyncram_evb1:auto_generated.address_a[8]
address_a[9] => altsyncram_evb1:auto_generated.address_a[9]
address_b[0] => altsyncram_evb1:auto_generated.address_b[0]
address_b[1] => altsyncram_evb1:auto_generated.address_b[1]
address_b[2] => altsyncram_evb1:auto_generated.address_b[2]
address_b[3] => altsyncram_evb1:auto_generated.address_b[3]
address_b[4] => altsyncram_evb1:auto_generated.address_b[4]
address_b[5] => altsyncram_evb1:auto_generated.address_b[5]
address_b[6] => altsyncram_evb1:auto_generated.address_b[6]
address_b[7] => altsyncram_evb1:auto_generated.address_b[7]
address_b[8] => altsyncram_evb1:auto_generated.address_b[8]
address_b[9] => altsyncram_evb1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_evb1:auto_generated.clock0
clock1 => altsyncram_evb1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_evb1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_evb1:auto_generated.q_b[0]
q_b[1] <= altsyncram_evb1:auto_generated.q_b[1]
q_b[2] <= altsyncram_evb1:auto_generated.q_b[2]
q_b[3] <= altsyncram_evb1:auto_generated.q_b[3]
q_b[4] <= altsyncram_evb1:auto_generated.q_b[4]
q_b[5] <= altsyncram_evb1:auto_generated.q_b[5]
q_b[6] <= altsyncram_evb1:auto_generated.q_b[6]
q_b[7] <= altsyncram_evb1:auto_generated.q_b[7]
q_b[8] <= altsyncram_evb1:auto_generated.q_b[8]
q_b[9] <= altsyncram_evb1:auto_generated.q_b[9]
q_b[10] <= altsyncram_evb1:auto_generated.q_b[10]
q_b[11] <= altsyncram_evb1:auto_generated.q_b[11]
q_b[12] <= altsyncram_evb1:auto_generated.q_b[12]
q_b[13] <= altsyncram_evb1:auto_generated.q_b[13]
q_b[14] <= altsyncram_evb1:auto_generated.q_b[14]
q_b[15] <= altsyncram_evb1:auto_generated.q_b[15]
q_b[16] <= altsyncram_evb1:auto_generated.q_b[16]
q_b[17] <= altsyncram_evb1:auto_generated.q_b[17]
q_b[18] <= altsyncram_evb1:auto_generated.q_b[18]
q_b[19] <= altsyncram_evb1:auto_generated.q_b[19]
q_b[20] <= altsyncram_evb1:auto_generated.q_b[20]
q_b[21] <= altsyncram_evb1:auto_generated.q_b[21]
q_b[22] <= altsyncram_evb1:auto_generated.q_b[22]
q_b[23] <= altsyncram_evb1:auto_generated.q_b[23]
q_b[24] <= altsyncram_evb1:auto_generated.q_b[24]
q_b[25] <= altsyncram_evb1:auto_generated.q_b[25]
q_b[26] <= altsyncram_evb1:auto_generated.q_b[26]
q_b[27] <= altsyncram_evb1:auto_generated.q_b[27]
q_b[28] <= altsyncram_evb1:auto_generated.q_b[28]
q_b[29] <= altsyncram_evb1:auto_generated.q_b[29]
q_b[30] <= altsyncram_evb1:auto_generated.q_b[30]
q_b[31] <= altsyncram_evb1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_evb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
clock => clock~0.IN1
data[0] => data[0]~23.IN1
data[1] => data[1]~22.IN1
data[2] => data[2]~21.IN1
data[3] => data[3]~20.IN1
data[4] => data[4]~19.IN1
data[5] => data[5]~18.IN1
data[6] => data[6]~17.IN1
data[7] => data[7]~16.IN1
data[8] => data[8]~15.IN1
data[9] => data[9]~14.IN1
data[10] => data[10]~13.IN1
data[11] => data[11]~12.IN1
data[12] => data[12]~11.IN1
data[13] => data[13]~10.IN1
data[14] => data[14]~9.IN1
data[15] => data[15]~8.IN1
data[16] => data[16]~7.IN1
data[17] => data[17]~6.IN1
data[18] => data[18]~5.IN1
data[19] => data[19]~4.IN1
data[20] => data[20]~3.IN1
data[21] => data[21]~2.IN1
data[22] => data[22]~1.IN1
data[23] => data[23]~0.IN1
rdaddress[0] => rdaddress[0]~6.IN1
rdaddress[1] => rdaddress[1]~5.IN1
rdaddress[2] => rdaddress[2]~4.IN1
rdaddress[3] => rdaddress[3]~3.IN1
rdaddress[4] => rdaddress[4]~2.IN1
rdaddress[5] => rdaddress[5]~1.IN1
rdaddress[6] => rdaddress[6]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~6.IN1
wraddress[1] => wraddress[1]~5.IN1
wraddress[2] => wraddress[2]~4.IN1
wraddress[3] => wraddress[3]~3.IN1
wraddress[4] => wraddress[4]~2.IN1
wraddress[5] => wraddress[5]~1.IN1
wraddress[6] => wraddress[6]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_l6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_l6g1:auto_generated.rden_b
data_a[0] => altsyncram_l6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_l6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_l6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_l6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_l6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_l6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_l6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_l6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_l6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_l6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_l6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_l6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_l6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_l6g1:auto_generated.data_a[13]
data_a[14] => altsyncram_l6g1:auto_generated.data_a[14]
data_a[15] => altsyncram_l6g1:auto_generated.data_a[15]
data_a[16] => altsyncram_l6g1:auto_generated.data_a[16]
data_a[17] => altsyncram_l6g1:auto_generated.data_a[17]
data_a[18] => altsyncram_l6g1:auto_generated.data_a[18]
data_a[19] => altsyncram_l6g1:auto_generated.data_a[19]
data_a[20] => altsyncram_l6g1:auto_generated.data_a[20]
data_a[21] => altsyncram_l6g1:auto_generated.data_a[21]
data_a[22] => altsyncram_l6g1:auto_generated.data_a[22]
data_a[23] => altsyncram_l6g1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_l6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_l6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_l6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_l6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_l6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_l6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_l6g1:auto_generated.address_a[6]
address_b[0] => altsyncram_l6g1:auto_generated.address_b[0]
address_b[1] => altsyncram_l6g1:auto_generated.address_b[1]
address_b[2] => altsyncram_l6g1:auto_generated.address_b[2]
address_b[3] => altsyncram_l6g1:auto_generated.address_b[3]
address_b[4] => altsyncram_l6g1:auto_generated.address_b[4]
address_b[5] => altsyncram_l6g1:auto_generated.address_b[5]
address_b[6] => altsyncram_l6g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_l6g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_l6g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_l6g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_l6g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_l6g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_l6g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_l6g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_l6g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_l6g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_l6g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_l6g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_l6g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_l6g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_l6g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_l6g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_l6g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_l6g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_l6g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_l6g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_l6g1:auto_generated.q_b[19]
q_b[20] <= altsyncram_l6g1:auto_generated.q_b[20]
q_b[21] <= altsyncram_l6g1:auto_generated.q_b[21]
q_b[22] <= altsyncram_l6g1:auto_generated.q_b[22]
q_b[23] <= altsyncram_l6g1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_l6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
clock => clock~0.IN1
data[0] => data[0]~1.IN1
data[1] => data[1]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => rden~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
wren_a => altsyncram_aqf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_aqf1:auto_generated.rden_b
data_a[0] => altsyncram_aqf1:auto_generated.data_a[0]
data_a[1] => altsyncram_aqf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_aqf1:auto_generated.address_a[0]
address_a[1] => altsyncram_aqf1:auto_generated.address_a[1]
address_a[2] => altsyncram_aqf1:auto_generated.address_a[2]
address_a[3] => altsyncram_aqf1:auto_generated.address_a[3]
address_a[4] => altsyncram_aqf1:auto_generated.address_a[4]
address_a[5] => altsyncram_aqf1:auto_generated.address_a[5]
address_a[6] => altsyncram_aqf1:auto_generated.address_a[6]
address_a[7] => altsyncram_aqf1:auto_generated.address_a[7]
address_b[0] => altsyncram_aqf1:auto_generated.address_b[0]
address_b[1] => altsyncram_aqf1:auto_generated.address_b[1]
address_b[2] => altsyncram_aqf1:auto_generated.address_b[2]
address_b[3] => altsyncram_aqf1:auto_generated.address_b[3]
address_b[4] => altsyncram_aqf1:auto_generated.address_b[4]
address_b[5] => altsyncram_aqf1:auto_generated.address_b[5]
address_b[6] => altsyncram_aqf1:auto_generated.address_b[6]
address_b[7] => altsyncram_aqf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aqf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_aqf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_aqf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_aqf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_a8f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a8f1:auto_generated.data_a[0]
data_a[1] => altsyncram_a8f1:auto_generated.data_a[1]
data_a[2] => altsyncram_a8f1:auto_generated.data_a[2]
data_a[3] => altsyncram_a8f1:auto_generated.data_a[3]
data_a[4] => altsyncram_a8f1:auto_generated.data_a[4]
data_a[5] => altsyncram_a8f1:auto_generated.data_a[5]
data_a[6] => altsyncram_a8f1:auto_generated.data_a[6]
data_a[7] => altsyncram_a8f1:auto_generated.data_a[7]
data_a[8] => altsyncram_a8f1:auto_generated.data_a[8]
data_a[9] => altsyncram_a8f1:auto_generated.data_a[9]
data_a[10] => altsyncram_a8f1:auto_generated.data_a[10]
data_a[11] => altsyncram_a8f1:auto_generated.data_a[11]
data_a[12] => altsyncram_a8f1:auto_generated.data_a[12]
data_a[13] => altsyncram_a8f1:auto_generated.data_a[13]
data_a[14] => altsyncram_a8f1:auto_generated.data_a[14]
data_a[15] => altsyncram_a8f1:auto_generated.data_a[15]
data_a[16] => altsyncram_a8f1:auto_generated.data_a[16]
data_a[17] => altsyncram_a8f1:auto_generated.data_a[17]
data_a[18] => altsyncram_a8f1:auto_generated.data_a[18]
data_a[19] => altsyncram_a8f1:auto_generated.data_a[19]
data_a[20] => altsyncram_a8f1:auto_generated.data_a[20]
data_a[21] => altsyncram_a8f1:auto_generated.data_a[21]
data_a[22] => altsyncram_a8f1:auto_generated.data_a[22]
data_a[23] => altsyncram_a8f1:auto_generated.data_a[23]
data_a[24] => altsyncram_a8f1:auto_generated.data_a[24]
data_a[25] => altsyncram_a8f1:auto_generated.data_a[25]
data_a[26] => altsyncram_a8f1:auto_generated.data_a[26]
data_a[27] => altsyncram_a8f1:auto_generated.data_a[27]
data_a[28] => altsyncram_a8f1:auto_generated.data_a[28]
data_a[29] => altsyncram_a8f1:auto_generated.data_a[29]
data_a[30] => altsyncram_a8f1:auto_generated.data_a[30]
data_a[31] => altsyncram_a8f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_a8f1:auto_generated.address_a[0]
address_a[1] => altsyncram_a8f1:auto_generated.address_a[1]
address_a[2] => altsyncram_a8f1:auto_generated.address_a[2]
address_a[3] => altsyncram_a8f1:auto_generated.address_a[3]
address_a[4] => altsyncram_a8f1:auto_generated.address_a[4]
address_b[0] => altsyncram_a8f1:auto_generated.address_b[0]
address_b[1] => altsyncram_a8f1:auto_generated.address_b[1]
address_b[2] => altsyncram_a8f1:auto_generated.address_b[2]
address_b[3] => altsyncram_a8f1:auto_generated.address_b[3]
address_b[4] => altsyncram_a8f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a8f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_a8f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a8f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a8f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a8f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a8f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a8f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a8f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a8f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a8f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a8f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a8f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a8f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a8f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a8f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a8f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a8f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_a8f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_a8f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_a8f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_a8f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_a8f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_a8f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_a8f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_a8f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_a8f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_a8f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_a8f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_a8f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_a8f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_a8f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_a8f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_a8f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_a8f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~4.IN1
rdaddress[1] => rdaddress[1]~3.IN1
rdaddress[2] => rdaddress[2]~2.IN1
rdaddress[3] => rdaddress[3]~1.IN1
rdaddress[4] => rdaddress[4]~0.IN1
wraddress[0] => wraddress[0]~4.IN1
wraddress[1] => wraddress[1]~3.IN1
wraddress[2] => wraddress[2]~2.IN1
wraddress[3] => wraddress[3]~1.IN1
wraddress[4] => wraddress[4]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_b8f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b8f1:auto_generated.data_a[0]
data_a[1] => altsyncram_b8f1:auto_generated.data_a[1]
data_a[2] => altsyncram_b8f1:auto_generated.data_a[2]
data_a[3] => altsyncram_b8f1:auto_generated.data_a[3]
data_a[4] => altsyncram_b8f1:auto_generated.data_a[4]
data_a[5] => altsyncram_b8f1:auto_generated.data_a[5]
data_a[6] => altsyncram_b8f1:auto_generated.data_a[6]
data_a[7] => altsyncram_b8f1:auto_generated.data_a[7]
data_a[8] => altsyncram_b8f1:auto_generated.data_a[8]
data_a[9] => altsyncram_b8f1:auto_generated.data_a[9]
data_a[10] => altsyncram_b8f1:auto_generated.data_a[10]
data_a[11] => altsyncram_b8f1:auto_generated.data_a[11]
data_a[12] => altsyncram_b8f1:auto_generated.data_a[12]
data_a[13] => altsyncram_b8f1:auto_generated.data_a[13]
data_a[14] => altsyncram_b8f1:auto_generated.data_a[14]
data_a[15] => altsyncram_b8f1:auto_generated.data_a[15]
data_a[16] => altsyncram_b8f1:auto_generated.data_a[16]
data_a[17] => altsyncram_b8f1:auto_generated.data_a[17]
data_a[18] => altsyncram_b8f1:auto_generated.data_a[18]
data_a[19] => altsyncram_b8f1:auto_generated.data_a[19]
data_a[20] => altsyncram_b8f1:auto_generated.data_a[20]
data_a[21] => altsyncram_b8f1:auto_generated.data_a[21]
data_a[22] => altsyncram_b8f1:auto_generated.data_a[22]
data_a[23] => altsyncram_b8f1:auto_generated.data_a[23]
data_a[24] => altsyncram_b8f1:auto_generated.data_a[24]
data_a[25] => altsyncram_b8f1:auto_generated.data_a[25]
data_a[26] => altsyncram_b8f1:auto_generated.data_a[26]
data_a[27] => altsyncram_b8f1:auto_generated.data_a[27]
data_a[28] => altsyncram_b8f1:auto_generated.data_a[28]
data_a[29] => altsyncram_b8f1:auto_generated.data_a[29]
data_a[30] => altsyncram_b8f1:auto_generated.data_a[30]
data_a[31] => altsyncram_b8f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_b8f1:auto_generated.address_a[0]
address_a[1] => altsyncram_b8f1:auto_generated.address_a[1]
address_a[2] => altsyncram_b8f1:auto_generated.address_a[2]
address_a[3] => altsyncram_b8f1:auto_generated.address_a[3]
address_a[4] => altsyncram_b8f1:auto_generated.address_a[4]
address_b[0] => altsyncram_b8f1:auto_generated.address_b[0]
address_b[1] => altsyncram_b8f1:auto_generated.address_b[1]
address_b[2] => altsyncram_b8f1:auto_generated.address_b[2]
address_b[3] => altsyncram_b8f1:auto_generated.address_b[3]
address_b[4] => altsyncram_b8f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b8f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_b8f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_b8f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_b8f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_b8f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_b8f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_b8f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_b8f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_b8f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_b8f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_b8f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_b8f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_b8f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_b8f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_b8f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_b8f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_b8f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_b8f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_b8f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_b8f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_b8f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_b8f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_b8f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_b8f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_b8f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_b8f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_b8f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_b8f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_b8f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_b8f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_b8f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_b8f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_b8f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_b8f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell
A_en => A_en~0.IN1
E_ctrl_mul_shift_src1_signed => E_ctrl_mul_shift_src1_signed~0.IN1
E_ctrl_mul_shift_src2_signed => E_ctrl_mul_shift_src2_signed~0.IN1
E_src1_mul_cell[0] => E_src1_mul_cell[0]~31.IN1
E_src1_mul_cell[1] => E_src1_mul_cell[1]~30.IN1
E_src1_mul_cell[2] => E_src1_mul_cell[2]~29.IN1
E_src1_mul_cell[3] => E_src1_mul_cell[3]~28.IN1
E_src1_mul_cell[4] => E_src1_mul_cell[4]~27.IN1
E_src1_mul_cell[5] => E_src1_mul_cell[5]~26.IN1
E_src1_mul_cell[6] => E_src1_mul_cell[6]~25.IN1
E_src1_mul_cell[7] => E_src1_mul_cell[7]~24.IN1
E_src1_mul_cell[8] => E_src1_mul_cell[8]~23.IN1
E_src1_mul_cell[9] => E_src1_mul_cell[9]~22.IN1
E_src1_mul_cell[10] => E_src1_mul_cell[10]~21.IN1
E_src1_mul_cell[11] => E_src1_mul_cell[11]~20.IN1
E_src1_mul_cell[12] => E_src1_mul_cell[12]~19.IN1
E_src1_mul_cell[13] => E_src1_mul_cell[13]~18.IN1
E_src1_mul_cell[14] => E_src1_mul_cell[14]~17.IN1
E_src1_mul_cell[15] => E_src1_mul_cell[15]~16.IN1
E_src1_mul_cell[16] => E_src1_mul_cell[16]~15.IN1
E_src1_mul_cell[17] => E_src1_mul_cell[17]~14.IN1
E_src1_mul_cell[18] => E_src1_mul_cell[18]~13.IN1
E_src1_mul_cell[19] => E_src1_mul_cell[19]~12.IN1
E_src1_mul_cell[20] => E_src1_mul_cell[20]~11.IN1
E_src1_mul_cell[21] => E_src1_mul_cell[21]~10.IN1
E_src1_mul_cell[22] => E_src1_mul_cell[22]~9.IN1
E_src1_mul_cell[23] => E_src1_mul_cell[23]~8.IN1
E_src1_mul_cell[24] => E_src1_mul_cell[24]~7.IN1
E_src1_mul_cell[25] => E_src1_mul_cell[25]~6.IN1
E_src1_mul_cell[26] => E_src1_mul_cell[26]~5.IN1
E_src1_mul_cell[27] => E_src1_mul_cell[27]~4.IN1
E_src1_mul_cell[28] => E_src1_mul_cell[28]~3.IN1
E_src1_mul_cell[29] => E_src1_mul_cell[29]~2.IN1
E_src1_mul_cell[30] => E_src1_mul_cell[30]~1.IN1
E_src1_mul_cell[31] => E_src1_mul_cell[31]~0.IN1
E_src2_mul_cell[0] => E_src2_mul_cell[0]~31.IN1
E_src2_mul_cell[1] => E_src2_mul_cell[1]~30.IN1
E_src2_mul_cell[2] => E_src2_mul_cell[2]~29.IN1
E_src2_mul_cell[3] => E_src2_mul_cell[3]~28.IN1
E_src2_mul_cell[4] => E_src2_mul_cell[4]~27.IN1
E_src2_mul_cell[5] => E_src2_mul_cell[5]~26.IN1
E_src2_mul_cell[6] => E_src2_mul_cell[6]~25.IN1
E_src2_mul_cell[7] => E_src2_mul_cell[7]~24.IN1
E_src2_mul_cell[8] => E_src2_mul_cell[8]~23.IN1
E_src2_mul_cell[9] => E_src2_mul_cell[9]~22.IN1
E_src2_mul_cell[10] => E_src2_mul_cell[10]~21.IN1
E_src2_mul_cell[11] => E_src2_mul_cell[11]~20.IN1
E_src2_mul_cell[12] => E_src2_mul_cell[12]~19.IN1
E_src2_mul_cell[13] => E_src2_mul_cell[13]~18.IN1
E_src2_mul_cell[14] => E_src2_mul_cell[14]~17.IN1
E_src2_mul_cell[15] => E_src2_mul_cell[15]~16.IN1
E_src2_mul_cell[16] => E_src2_mul_cell[16]~15.IN1
E_src2_mul_cell[17] => E_src2_mul_cell[17]~14.IN1
E_src2_mul_cell[18] => E_src2_mul_cell[18]~13.IN1
E_src2_mul_cell[19] => E_src2_mul_cell[19]~12.IN1
E_src2_mul_cell[20] => E_src2_mul_cell[20]~11.IN1
E_src2_mul_cell[21] => E_src2_mul_cell[21]~10.IN1
E_src2_mul_cell[22] => E_src2_mul_cell[22]~9.IN1
E_src2_mul_cell[23] => E_src2_mul_cell[23]~8.IN1
E_src2_mul_cell[24] => E_src2_mul_cell[24]~7.IN1
E_src2_mul_cell[25] => E_src2_mul_cell[25]~6.IN1
E_src2_mul_cell[26] => E_src2_mul_cell[26]~5.IN1
E_src2_mul_cell[27] => E_src2_mul_cell[27]~4.IN1
E_src2_mul_cell[28] => E_src2_mul_cell[28]~3.IN1
E_src2_mul_cell[29] => E_src2_mul_cell[29]~2.IN1
E_src2_mul_cell[30] => E_src2_mul_cell[30]~1.IN1
E_src2_mul_cell[31] => E_src2_mul_cell[31]~0.IN1
M_en => M_en~0.IN1
clk => clk~0.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add.result
A_mul_cell_result[16] <= altmult_add:the_altmult_add.result
A_mul_cell_result[17] <= altmult_add:the_altmult_add.result
A_mul_cell_result[18] <= altmult_add:the_altmult_add.result
A_mul_cell_result[19] <= altmult_add:the_altmult_add.result
A_mul_cell_result[20] <= altmult_add:the_altmult_add.result
A_mul_cell_result[21] <= altmult_add:the_altmult_add.result
A_mul_cell_result[22] <= altmult_add:the_altmult_add.result
A_mul_cell_result[23] <= altmult_add:the_altmult_add.result
A_mul_cell_result[24] <= altmult_add:the_altmult_add.result
A_mul_cell_result[25] <= altmult_add:the_altmult_add.result
A_mul_cell_result[26] <= altmult_add:the_altmult_add.result
A_mul_cell_result[27] <= altmult_add:the_altmult_add.result
A_mul_cell_result[28] <= altmult_add:the_altmult_add.result
A_mul_cell_result[29] <= altmult_add:the_altmult_add.result
A_mul_cell_result[30] <= altmult_add:the_altmult_add.result
A_mul_cell_result[31] <= altmult_add:the_altmult_add.result
A_mul_cell_result[32] <= altmult_add:the_altmult_add.result
A_mul_cell_result[33] <= altmult_add:the_altmult_add.result
A_mul_cell_result[34] <= altmult_add:the_altmult_add.result
A_mul_cell_result[35] <= altmult_add:the_altmult_add.result
A_mul_cell_result[36] <= altmult_add:the_altmult_add.result
A_mul_cell_result[37] <= altmult_add:the_altmult_add.result
A_mul_cell_result[38] <= altmult_add:the_altmult_add.result
A_mul_cell_result[39] <= altmult_add:the_altmult_add.result
A_mul_cell_result[40] <= altmult_add:the_altmult_add.result
A_mul_cell_result[41] <= altmult_add:the_altmult_add.result
A_mul_cell_result[42] <= altmult_add:the_altmult_add.result
A_mul_cell_result[43] <= altmult_add:the_altmult_add.result
A_mul_cell_result[44] <= altmult_add:the_altmult_add.result
A_mul_cell_result[45] <= altmult_add:the_altmult_add.result
A_mul_cell_result[46] <= altmult_add:the_altmult_add.result
A_mul_cell_result[47] <= altmult_add:the_altmult_add.result
A_mul_cell_result[48] <= altmult_add:the_altmult_add.result
A_mul_cell_result[49] <= altmult_add:the_altmult_add.result
A_mul_cell_result[50] <= altmult_add:the_altmult_add.result
A_mul_cell_result[51] <= altmult_add:the_altmult_add.result
A_mul_cell_result[52] <= altmult_add:the_altmult_add.result
A_mul_cell_result[53] <= altmult_add:the_altmult_add.result
A_mul_cell_result[54] <= altmult_add:the_altmult_add.result
A_mul_cell_result[55] <= altmult_add:the_altmult_add.result
A_mul_cell_result[56] <= altmult_add:the_altmult_add.result
A_mul_cell_result[57] <= altmult_add:the_altmult_add.result
A_mul_cell_result[58] <= altmult_add:the_altmult_add.result
A_mul_cell_result[59] <= altmult_add:the_altmult_add.result
A_mul_cell_result[60] <= altmult_add:the_altmult_add.result
A_mul_cell_result[61] <= altmult_add:the_altmult_add.result
A_mul_cell_result[62] <= altmult_add:the_altmult_add.result
A_mul_cell_result[63] <= altmult_add:the_altmult_add.result


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_1f82:auto_generated.aclr0
aclr1 => mult_add_1f82:auto_generated.aclr1
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_1f82:auto_generated.clock0
clock1 => mult_add_1f82:auto_generated.clock1
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_1f82:auto_generated.dataa[0]
dataa[1] => mult_add_1f82:auto_generated.dataa[1]
dataa[2] => mult_add_1f82:auto_generated.dataa[2]
dataa[3] => mult_add_1f82:auto_generated.dataa[3]
dataa[4] => mult_add_1f82:auto_generated.dataa[4]
dataa[5] => mult_add_1f82:auto_generated.dataa[5]
dataa[6] => mult_add_1f82:auto_generated.dataa[6]
dataa[7] => mult_add_1f82:auto_generated.dataa[7]
dataa[8] => mult_add_1f82:auto_generated.dataa[8]
dataa[9] => mult_add_1f82:auto_generated.dataa[9]
dataa[10] => mult_add_1f82:auto_generated.dataa[10]
dataa[11] => mult_add_1f82:auto_generated.dataa[11]
dataa[12] => mult_add_1f82:auto_generated.dataa[12]
dataa[13] => mult_add_1f82:auto_generated.dataa[13]
dataa[14] => mult_add_1f82:auto_generated.dataa[14]
dataa[15] => mult_add_1f82:auto_generated.dataa[15]
dataa[16] => mult_add_1f82:auto_generated.dataa[16]
dataa[17] => mult_add_1f82:auto_generated.dataa[17]
dataa[18] => mult_add_1f82:auto_generated.dataa[18]
dataa[19] => mult_add_1f82:auto_generated.dataa[19]
dataa[20] => mult_add_1f82:auto_generated.dataa[20]
dataa[21] => mult_add_1f82:auto_generated.dataa[21]
dataa[22] => mult_add_1f82:auto_generated.dataa[22]
dataa[23] => mult_add_1f82:auto_generated.dataa[23]
dataa[24] => mult_add_1f82:auto_generated.dataa[24]
dataa[25] => mult_add_1f82:auto_generated.dataa[25]
dataa[26] => mult_add_1f82:auto_generated.dataa[26]
dataa[27] => mult_add_1f82:auto_generated.dataa[27]
dataa[28] => mult_add_1f82:auto_generated.dataa[28]
dataa[29] => mult_add_1f82:auto_generated.dataa[29]
dataa[30] => mult_add_1f82:auto_generated.dataa[30]
dataa[31] => mult_add_1f82:auto_generated.dataa[31]
datab[0] => mult_add_1f82:auto_generated.datab[0]
datab[1] => mult_add_1f82:auto_generated.datab[1]
datab[2] => mult_add_1f82:auto_generated.datab[2]
datab[3] => mult_add_1f82:auto_generated.datab[3]
datab[4] => mult_add_1f82:auto_generated.datab[4]
datab[5] => mult_add_1f82:auto_generated.datab[5]
datab[6] => mult_add_1f82:auto_generated.datab[6]
datab[7] => mult_add_1f82:auto_generated.datab[7]
datab[8] => mult_add_1f82:auto_generated.datab[8]
datab[9] => mult_add_1f82:auto_generated.datab[9]
datab[10] => mult_add_1f82:auto_generated.datab[10]
datab[11] => mult_add_1f82:auto_generated.datab[11]
datab[12] => mult_add_1f82:auto_generated.datab[12]
datab[13] => mult_add_1f82:auto_generated.datab[13]
datab[14] => mult_add_1f82:auto_generated.datab[14]
datab[15] => mult_add_1f82:auto_generated.datab[15]
datab[16] => mult_add_1f82:auto_generated.datab[16]
datab[17] => mult_add_1f82:auto_generated.datab[17]
datab[18] => mult_add_1f82:auto_generated.datab[18]
datab[19] => mult_add_1f82:auto_generated.datab[19]
datab[20] => mult_add_1f82:auto_generated.datab[20]
datab[21] => mult_add_1f82:auto_generated.datab[21]
datab[22] => mult_add_1f82:auto_generated.datab[22]
datab[23] => mult_add_1f82:auto_generated.datab[23]
datab[24] => mult_add_1f82:auto_generated.datab[24]
datab[25] => mult_add_1f82:auto_generated.datab[25]
datab[26] => mult_add_1f82:auto_generated.datab[26]
datab[27] => mult_add_1f82:auto_generated.datab[27]
datab[28] => mult_add_1f82:auto_generated.datab[28]
datab[29] => mult_add_1f82:auto_generated.datab[29]
datab[30] => mult_add_1f82:auto_generated.datab[30]
datab[31] => mult_add_1f82:auto_generated.datab[31]
ena0 => mult_add_1f82:auto_generated.ena0
ena1 => mult_add_1f82:auto_generated.ena1
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_1f82:auto_generated.result[0]
result[1] <= mult_add_1f82:auto_generated.result[1]
result[2] <= mult_add_1f82:auto_generated.result[2]
result[3] <= mult_add_1f82:auto_generated.result[3]
result[4] <= mult_add_1f82:auto_generated.result[4]
result[5] <= mult_add_1f82:auto_generated.result[5]
result[6] <= mult_add_1f82:auto_generated.result[6]
result[7] <= mult_add_1f82:auto_generated.result[7]
result[8] <= mult_add_1f82:auto_generated.result[8]
result[9] <= mult_add_1f82:auto_generated.result[9]
result[10] <= mult_add_1f82:auto_generated.result[10]
result[11] <= mult_add_1f82:auto_generated.result[11]
result[12] <= mult_add_1f82:auto_generated.result[12]
result[13] <= mult_add_1f82:auto_generated.result[13]
result[14] <= mult_add_1f82:auto_generated.result[14]
result[15] <= mult_add_1f82:auto_generated.result[15]
result[16] <= mult_add_1f82:auto_generated.result[16]
result[17] <= mult_add_1f82:auto_generated.result[17]
result[18] <= mult_add_1f82:auto_generated.result[18]
result[19] <= mult_add_1f82:auto_generated.result[19]
result[20] <= mult_add_1f82:auto_generated.result[20]
result[21] <= mult_add_1f82:auto_generated.result[21]
result[22] <= mult_add_1f82:auto_generated.result[22]
result[23] <= mult_add_1f82:auto_generated.result[23]
result[24] <= mult_add_1f82:auto_generated.result[24]
result[25] <= mult_add_1f82:auto_generated.result[25]
result[26] <= mult_add_1f82:auto_generated.result[26]
result[27] <= mult_add_1f82:auto_generated.result[27]
result[28] <= mult_add_1f82:auto_generated.result[28]
result[29] <= mult_add_1f82:auto_generated.result[29]
result[30] <= mult_add_1f82:auto_generated.result[30]
result[31] <= mult_add_1f82:auto_generated.result[31]
result[32] <= mult_add_1f82:auto_generated.result[32]
result[33] <= mult_add_1f82:auto_generated.result[33]
result[34] <= mult_add_1f82:auto_generated.result[34]
result[35] <= mult_add_1f82:auto_generated.result[35]
result[36] <= mult_add_1f82:auto_generated.result[36]
result[37] <= mult_add_1f82:auto_generated.result[37]
result[38] <= mult_add_1f82:auto_generated.result[38]
result[39] <= mult_add_1f82:auto_generated.result[39]
result[40] <= mult_add_1f82:auto_generated.result[40]
result[41] <= mult_add_1f82:auto_generated.result[41]
result[42] <= mult_add_1f82:auto_generated.result[42]
result[43] <= mult_add_1f82:auto_generated.result[43]
result[44] <= mult_add_1f82:auto_generated.result[44]
result[45] <= mult_add_1f82:auto_generated.result[45]
result[46] <= mult_add_1f82:auto_generated.result[46]
result[47] <= mult_add_1f82:auto_generated.result[47]
result[48] <= mult_add_1f82:auto_generated.result[48]
result[49] <= mult_add_1f82:auto_generated.result[49]
result[50] <= mult_add_1f82:auto_generated.result[50]
result[51] <= mult_add_1f82:auto_generated.result[51]
result[52] <= mult_add_1f82:auto_generated.result[52]
result[53] <= mult_add_1f82:auto_generated.result[53]
result[54] <= mult_add_1f82:auto_generated.result[54]
result[55] <= mult_add_1f82:auto_generated.result[55]
result[56] <= mult_add_1f82:auto_generated.result[56]
result[57] <= mult_add_1f82:auto_generated.result[57]
result[58] <= mult_add_1f82:auto_generated.result[58]
result[59] <= mult_add_1f82:auto_generated.result[59]
result[60] <= mult_add_1f82:auto_generated.result[60]
result[61] <= mult_add_1f82:auto_generated.result[61]
result[62] <= mult_add_1f82:auto_generated.result[62]
result[63] <= mult_add_1f82:auto_generated.result[63]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scanina[16] => ~NO_FANOUT~
scanina[17] => ~NO_FANOUT~
scanina[18] => ~NO_FANOUT~
scanina[19] => ~NO_FANOUT~
scanina[20] => ~NO_FANOUT~
scanina[21] => ~NO_FANOUT~
scanina[22] => ~NO_FANOUT~
scanina[23] => ~NO_FANOUT~
scanina[24] => ~NO_FANOUT~
scanina[25] => ~NO_FANOUT~
scanina[26] => ~NO_FANOUT~
scanina[27] => ~NO_FANOUT~
scanina[28] => ~NO_FANOUT~
scanina[29] => ~NO_FANOUT~
scanina[30] => ~NO_FANOUT~
scanina[31] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scaninb[17] => ~NO_FANOUT~
scaninb[18] => ~NO_FANOUT~
scaninb[19] => ~NO_FANOUT~
scaninb[20] => ~NO_FANOUT~
scaninb[21] => ~NO_FANOUT~
scaninb[22] => ~NO_FANOUT~
scaninb[23] => ~NO_FANOUT~
scaninb[24] => ~NO_FANOUT~
scaninb[25] => ~NO_FANOUT~
scaninb[26] => ~NO_FANOUT~
scaninb[27] => ~NO_FANOUT~
scaninb[28] => ~NO_FANOUT~
scaninb[29] => ~NO_FANOUT~
scaninb[30] => ~NO_FANOUT~
scaninb[31] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~31.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~30.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~29.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~28.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~27.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~26.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~25.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~24.DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8]~23.DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9]~22.DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10]~21.DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11]~20.DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12]~19.DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13]~18.DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14]~17.DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15]~16.DB_MAX_OUTPUT_PORT_TYPE
scanouta[16] <= scanouta[16]~15.DB_MAX_OUTPUT_PORT_TYPE
scanouta[17] <= scanouta[17]~14.DB_MAX_OUTPUT_PORT_TYPE
scanouta[18] <= scanouta[18]~13.DB_MAX_OUTPUT_PORT_TYPE
scanouta[19] <= scanouta[19]~12.DB_MAX_OUTPUT_PORT_TYPE
scanouta[20] <= scanouta[20]~11.DB_MAX_OUTPUT_PORT_TYPE
scanouta[21] <= scanouta[21]~10.DB_MAX_OUTPUT_PORT_TYPE
scanouta[22] <= scanouta[22]~9.DB_MAX_OUTPUT_PORT_TYPE
scanouta[23] <= scanouta[23]~8.DB_MAX_OUTPUT_PORT_TYPE
scanouta[24] <= scanouta[24]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[25] <= scanouta[25]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[26] <= scanouta[26]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[27] <= scanouta[27]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[28] <= scanouta[28]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[29] <= scanouta[29]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[30] <= scanouta[30]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[31] <= scanouta[31]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~31.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~30.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~29.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~28.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~27.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~26.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~25.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~24.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~23.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~22.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~21.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~20.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~19.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~18.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~17.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~16.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[17] <= scanoutb[17]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[18] <= scanoutb[18]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[19] <= scanoutb[19]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[20] <= scanoutb[20]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[21] <= scanoutb[21]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[22] <= scanoutb[22]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[23] <= scanoutb[23]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[24] <= scanoutb[24]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[25] <= scanoutb[25]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[26] <= scanoutb[26]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[27] <= scanoutb[27]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[28] <= scanoutb[28]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[29] <= scanoutb[29]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[30] <= scanoutb[30]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[31] <= scanoutb[31]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => mult_add_1f82:auto_generated.signa
signb => mult_add_1f82:auto_generated.signb
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated
aclr0 => mac_mult1.ACLR
aclr0 => mac_mult2.ACLR
aclr0 => mac_mult3.ACLR
aclr0 => mac_mult4.ACLR
aclr0 => mac_out5.ACLR
aclr1 => mac_mult1.ACLR1
aclr1 => mac_mult2.ACLR1
aclr1 => mac_mult3.ACLR1
aclr1 => mac_mult4.ACLR1
aclr1 => mac_out5.ACLR1
clock0 => mac_mult1.CLK
clock0 => mac_mult2.CLK
clock0 => mac_mult3.CLK
clock0 => mac_mult4.CLK
clock0 => mac_out5.CLK
clock1 => mac_mult1.CLK1
clock1 => mac_mult2.CLK1
clock1 => mac_mult3.CLK1
clock1 => mac_mult4.CLK1
clock1 => mac_out5.CLK1
dataa[0] => mac_mult1.DATAA4
dataa[0] => mac_mult4.DATAA4
dataa[1] => mac_mult1.DATAA5
dataa[1] => mac_mult4.DATAA5
dataa[2] => mac_mult1.DATAA6
dataa[2] => mac_mult4.DATAA6
dataa[3] => mac_mult1.DATAA7
dataa[3] => mac_mult4.DATAA7
dataa[4] => mac_mult1.DATAA8
dataa[4] => mac_mult4.DATAA8
dataa[5] => mac_mult1.DATAA9
dataa[5] => mac_mult4.DATAA9
dataa[6] => mac_mult1.DATAA10
dataa[6] => mac_mult4.DATAA10
dataa[7] => mac_mult1.DATAA11
dataa[7] => mac_mult4.DATAA11
dataa[8] => mac_mult1.DATAA12
dataa[8] => mac_mult4.DATAA12
dataa[9] => mac_mult1.DATAA13
dataa[9] => mac_mult4.DATAA13
dataa[10] => mac_mult1.DATAA14
dataa[10] => mac_mult4.DATAA14
dataa[11] => mac_mult1.DATAA15
dataa[11] => mac_mult4.DATAA15
dataa[12] => mac_mult1.DATAA16
dataa[12] => mac_mult4.DATAA16
dataa[13] => mac_mult1.DATAA17
dataa[13] => mac_mult4.DATAA17
dataa[14] => mac_mult2.DATAA
dataa[14] => mac_mult3.DATAA
dataa[15] => mac_mult2.DATAA1
dataa[15] => mac_mult3.DATAA1
dataa[16] => mac_mult2.DATAA2
dataa[16] => mac_mult3.DATAA2
dataa[17] => mac_mult2.DATAA3
dataa[17] => mac_mult3.DATAA3
dataa[18] => mac_mult2.DATAA4
dataa[18] => mac_mult3.DATAA4
dataa[19] => mac_mult2.DATAA5
dataa[19] => mac_mult3.DATAA5
dataa[20] => mac_mult2.DATAA6
dataa[20] => mac_mult3.DATAA6
dataa[21] => mac_mult2.DATAA7
dataa[21] => mac_mult3.DATAA7
dataa[22] => mac_mult2.DATAA8
dataa[22] => mac_mult3.DATAA8
dataa[23] => mac_mult2.DATAA9
dataa[23] => mac_mult3.DATAA9
dataa[24] => mac_mult2.DATAA10
dataa[24] => mac_mult3.DATAA10
dataa[25] => mac_mult2.DATAA11
dataa[25] => mac_mult3.DATAA11
dataa[26] => mac_mult2.DATAA12
dataa[26] => mac_mult3.DATAA12
dataa[27] => mac_mult2.DATAA13
dataa[27] => mac_mult3.DATAA13
dataa[28] => mac_mult2.DATAA14
dataa[28] => mac_mult3.DATAA14
dataa[29] => mac_mult2.DATAA15
dataa[29] => mac_mult3.DATAA15
dataa[30] => mac_mult2.DATAA16
dataa[30] => mac_mult3.DATAA16
dataa[31] => mac_mult2.DATAA17
dataa[31] => mac_mult3.DATAA17
datab[0] => mac_mult1.DATAB4
datab[0] => mac_mult3.DATAB4
datab[1] => mac_mult1.DATAB5
datab[1] => mac_mult3.DATAB5
datab[2] => mac_mult1.DATAB6
datab[2] => mac_mult3.DATAB6
datab[3] => mac_mult1.DATAB7
datab[3] => mac_mult3.DATAB7
datab[4] => mac_mult1.DATAB8
datab[4] => mac_mult3.DATAB8
datab[5] => mac_mult1.DATAB9
datab[5] => mac_mult3.DATAB9
datab[6] => mac_mult1.DATAB10
datab[6] => mac_mult3.DATAB10
datab[7] => mac_mult1.DATAB11
datab[7] => mac_mult3.DATAB11
datab[8] => mac_mult1.DATAB12
datab[8] => mac_mult3.DATAB12
datab[9] => mac_mult1.DATAB13
datab[9] => mac_mult3.DATAB13
datab[10] => mac_mult1.DATAB14
datab[10] => mac_mult3.DATAB14
datab[11] => mac_mult1.DATAB15
datab[11] => mac_mult3.DATAB15
datab[12] => mac_mult1.DATAB16
datab[12] => mac_mult3.DATAB16
datab[13] => mac_mult1.DATAB17
datab[13] => mac_mult3.DATAB17
datab[14] => mac_mult2.DATAB
datab[14] => mac_mult4.DATAB
datab[15] => mac_mult2.DATAB1
datab[15] => mac_mult4.DATAB1
datab[16] => mac_mult2.DATAB2
datab[16] => mac_mult4.DATAB2
datab[17] => mac_mult2.DATAB3
datab[17] => mac_mult4.DATAB3
datab[18] => mac_mult2.DATAB4
datab[18] => mac_mult4.DATAB4
datab[19] => mac_mult2.DATAB5
datab[19] => mac_mult4.DATAB5
datab[20] => mac_mult2.DATAB6
datab[20] => mac_mult4.DATAB6
datab[21] => mac_mult2.DATAB7
datab[21] => mac_mult4.DATAB7
datab[22] => mac_mult2.DATAB8
datab[22] => mac_mult4.DATAB8
datab[23] => mac_mult2.DATAB9
datab[23] => mac_mult4.DATAB9
datab[24] => mac_mult2.DATAB10
datab[24] => mac_mult4.DATAB10
datab[25] => mac_mult2.DATAB11
datab[25] => mac_mult4.DATAB11
datab[26] => mac_mult2.DATAB12
datab[26] => mac_mult4.DATAB12
datab[27] => mac_mult2.DATAB13
datab[27] => mac_mult4.DATAB13
datab[28] => mac_mult2.DATAB14
datab[28] => mac_mult4.DATAB14
datab[29] => mac_mult2.DATAB15
datab[29] => mac_mult4.DATAB15
datab[30] => mac_mult2.DATAB16
datab[30] => mac_mult4.DATAB16
datab[31] => mac_mult2.DATAB17
datab[31] => mac_mult4.DATAB17
ena0 => mac_mult1.ENA
ena0 => mac_mult2.ENA
ena0 => mac_mult3.ENA
ena0 => mac_mult4.ENA
ena0 => mac_out5.ENA
ena1 => mac_mult1.ENA1
ena1 => mac_mult2.ENA1
ena1 => mac_mult3.ENA1
ena1 => mac_mult4.ENA1
ena1 => mac_out5.ENA1
result[0] <= mac_out5.DATAOUT8
result[1] <= mac_out5.DATAOUT9
result[2] <= mac_out5.DATAOUT10
result[3] <= mac_out5.DATAOUT11
result[4] <= mac_out5.DATAOUT12
result[5] <= mac_out5.DATAOUT13
result[6] <= mac_out5.DATAOUT14
result[7] <= mac_out5.DATAOUT15
result[8] <= mac_out5.DATAOUT16
result[9] <= mac_out5.DATAOUT17
result[10] <= mac_out5.DATAOUT18
result[11] <= mac_out5.DATAOUT19
result[12] <= mac_out5.DATAOUT20
result[13] <= mac_out5.DATAOUT21
result[14] <= mac_out5.DATAOUT22
result[15] <= mac_out5.DATAOUT23
result[16] <= mac_out5.DATAOUT24
result[17] <= mac_out5.DATAOUT25
result[18] <= mac_out5.DATAOUT26
result[19] <= mac_out5.DATAOUT27
result[20] <= mac_out5.DATAOUT28
result[21] <= mac_out5.DATAOUT29
result[22] <= mac_out5.DATAOUT30
result[23] <= mac_out5.DATAOUT31
result[24] <= mac_out5.DATAOUT32
result[25] <= mac_out5.DATAOUT33
result[26] <= mac_out5.DATAOUT34
result[27] <= mac_out5.DATAOUT35
result[28] <= mac_out5.DATAOUT36
result[29] <= mac_out5.DATAOUT37
result[30] <= mac_out5.DATAOUT38
result[31] <= mac_out5.DATAOUT39
result[32] <= mac_out5.DATAOUT40
result[33] <= mac_out5.DATAOUT41
result[34] <= mac_out5.DATAOUT42
result[35] <= mac_out5.DATAOUT43
result[36] <= mac_out5.DATAOUT44
result[37] <= mac_out5.DATAOUT45
result[38] <= mac_out5.DATAOUT46
result[39] <= mac_out5.DATAOUT47
result[40] <= mac_out5.DATAOUT48
result[41] <= mac_out5.DATAOUT49
result[42] <= mac_out5.DATAOUT50
result[43] <= mac_out5.DATAOUT51
result[44] <= mac_out5.DATAOUT52
result[45] <= mac_out5.DATAOUT53
result[46] <= mac_out5.DATAOUT54
result[47] <= mac_out5.DATAOUT55
result[48] <= mac_out5.DATAOUT56
result[49] <= mac_out5.DATAOUT57
result[50] <= mac_out5.DATAOUT58
result[51] <= mac_out5.DATAOUT59
result[52] <= mac_out5.DATAOUT60
result[53] <= mac_out5.DATAOUT61
result[54] <= mac_out5.DATAOUT62
result[55] <= mac_out5.DATAOUT63
result[56] <= mac_out5.DATAOUT64
result[57] <= mac_out5.DATAOUT65
result[58] <= mac_out5.DATAOUT66
result[59] <= mac_out5.DATAOUT67
result[60] <= mac_out5.DATAOUT68
result[61] <= mac_out5.DATAOUT69
result[62] <= mac_out5.DATAOUT70
result[63] <= mac_out5.DATAOUT71
signa => mac_mult1.SIGNA
signa => mac_mult2.SIGNA
signa => mac_mult3.SIGNA
signa => mac_mult4.SIGNA
signa => mac_out5.SIGNA
signb => mac_mult1.SIGNB
signb => mac_mult2.SIGNB
signb => mac_mult3.SIGNB
signb => mac_mult4.SIGNB
signb => mac_out5.SIGNB


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci
A_cmp_result => A_cmp_result~0.IN1
A_ctrl_exception => A_ctrl_exception~0.IN1
A_ctrl_ld => A_ctrl_ld~0.IN1
A_ctrl_st => A_ctrl_st~0.IN1
A_en => A_en~0.IN2
A_mem_baddr[0] => A_mem_baddr[0]~27.IN1
A_mem_baddr[1] => A_mem_baddr[1]~26.IN1
A_mem_baddr[2] => A_mem_baddr[2]~25.IN1
A_mem_baddr[3] => A_mem_baddr[3]~24.IN1
A_mem_baddr[4] => A_mem_baddr[4]~23.IN1
A_mem_baddr[5] => A_mem_baddr[5]~22.IN1
A_mem_baddr[6] => A_mem_baddr[6]~21.IN1
A_mem_baddr[7] => A_mem_baddr[7]~20.IN1
A_mem_baddr[8] => A_mem_baddr[8]~19.IN1
A_mem_baddr[9] => A_mem_baddr[9]~18.IN1
A_mem_baddr[10] => A_mem_baddr[10]~17.IN1
A_mem_baddr[11] => A_mem_baddr[11]~16.IN1
A_mem_baddr[12] => A_mem_baddr[12]~15.IN1
A_mem_baddr[13] => A_mem_baddr[13]~14.IN1
A_mem_baddr[14] => A_mem_baddr[14]~13.IN1
A_mem_baddr[15] => A_mem_baddr[15]~12.IN1
A_mem_baddr[16] => A_mem_baddr[16]~11.IN1
A_mem_baddr[17] => A_mem_baddr[17]~10.IN1
A_mem_baddr[18] => A_mem_baddr[18]~9.IN1
A_mem_baddr[19] => A_mem_baddr[19]~8.IN1
A_mem_baddr[20] => A_mem_baddr[20]~7.IN1
A_mem_baddr[21] => A_mem_baddr[21]~6.IN1
A_mem_baddr[22] => A_mem_baddr[22]~5.IN1
A_mem_baddr[23] => A_mem_baddr[23]~4.IN1
A_mem_baddr[24] => A_mem_baddr[24]~3.IN1
A_mem_baddr[25] => A_mem_baddr[25]~2.IN1
A_mem_baddr[26] => A_mem_baddr[26]~1.IN1
A_mem_baddr[27] => A_mem_baddr[27]~0.IN1
A_op_beq => A_op_beq~0.IN1
A_op_bge => A_op_bge~0.IN1
A_op_bgeu => A_op_bgeu~0.IN1
A_op_blt => A_op_blt~0.IN1
A_op_bltu => A_op_bltu~0.IN1
A_op_bne => A_op_bne~0.IN1
A_op_br => A_op_br~0.IN1
A_op_bret => A_op_bret~0.IN1
A_op_call => A_op_call~0.IN1
A_op_callr => A_op_callr~0.IN1
A_op_eret => A_op_eret~0.IN1
A_op_jmp => A_op_jmp~0.IN1
A_op_jmpi => A_op_jmpi~0.IN1
A_op_ret => A_op_ret~0.IN1
A_pcb[0] => A_pcb[0]~27.IN1
A_pcb[1] => A_pcb[1]~26.IN1
A_pcb[2] => A_pcb[2]~25.IN1
A_pcb[3] => A_pcb[3]~24.IN1
A_pcb[4] => A_pcb[4]~23.IN1
A_pcb[5] => A_pcb[5]~22.IN1
A_pcb[6] => A_pcb[6]~21.IN1
A_pcb[7] => A_pcb[7]~20.IN1
A_pcb[8] => A_pcb[8]~19.IN1
A_pcb[9] => A_pcb[9]~18.IN1
A_pcb[10] => A_pcb[10]~17.IN1
A_pcb[11] => A_pcb[11]~16.IN1
A_pcb[12] => A_pcb[12]~15.IN1
A_pcb[13] => A_pcb[13]~14.IN1
A_pcb[14] => A_pcb[14]~13.IN1
A_pcb[15] => A_pcb[15]~12.IN1
A_pcb[16] => A_pcb[16]~11.IN1
A_pcb[17] => A_pcb[17]~10.IN1
A_pcb[18] => A_pcb[18]~9.IN1
A_pcb[19] => A_pcb[19]~8.IN1
A_pcb[20] => A_pcb[20]~7.IN1
A_pcb[21] => A_pcb[21]~6.IN1
A_pcb[22] => A_pcb[22]~5.IN1
A_pcb[23] => A_pcb[23]~4.IN1
A_pcb[24] => A_pcb[24]~3.IN1
A_pcb[25] => A_pcb[25]~2.IN1
A_pcb[26] => A_pcb[26]~1.IN1
A_pcb[27] => A_pcb[27]~0.IN1
A_st_data[0] => A_st_data[0]~31.IN1
A_st_data[1] => A_st_data[1]~30.IN1
A_st_data[2] => A_st_data[2]~29.IN1
A_st_data[3] => A_st_data[3]~28.IN1
A_st_data[4] => A_st_data[4]~27.IN1
A_st_data[5] => A_st_data[5]~26.IN1
A_st_data[6] => A_st_data[6]~25.IN1
A_st_data[7] => A_st_data[7]~24.IN1
A_st_data[8] => A_st_data[8]~23.IN1
A_st_data[9] => A_st_data[9]~22.IN1
A_st_data[10] => A_st_data[10]~21.IN1
A_st_data[11] => A_st_data[11]~20.IN1
A_st_data[12] => A_st_data[12]~19.IN1
A_st_data[13] => A_st_data[13]~18.IN1
A_st_data[14] => A_st_data[14]~17.IN1
A_st_data[15] => A_st_data[15]~16.IN1
A_st_data[16] => A_st_data[16]~15.IN1
A_st_data[17] => A_st_data[17]~14.IN1
A_st_data[18] => A_st_data[18]~13.IN1
A_st_data[19] => A_st_data[19]~12.IN1
A_st_data[20] => A_st_data[20]~11.IN1
A_st_data[21] => A_st_data[21]~10.IN1
A_st_data[22] => A_st_data[22]~9.IN1
A_st_data[23] => A_st_data[23]~8.IN1
A_st_data[24] => A_st_data[24]~7.IN1
A_st_data[25] => A_st_data[25]~6.IN1
A_st_data[26] => A_st_data[26]~5.IN1
A_st_data[27] => A_st_data[27]~4.IN1
A_st_data[28] => A_st_data[28]~3.IN1
A_st_data[29] => A_st_data[29]~2.IN1
A_st_data[30] => A_st_data[30]~1.IN1
A_st_data[31] => A_st_data[31]~0.IN1
A_valid => A_valid~0.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0]~31.IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1]~30.IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2]~29.IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3]~28.IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4]~27.IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5]~26.IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6]~25.IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7]~24.IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8]~23.IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9]~22.IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10]~21.IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11]~20.IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12]~19.IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13]~18.IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14]~17.IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15]~16.IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16]~15.IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17]~14.IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18]~13.IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19]~12.IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20]~11.IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21]~10.IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22]~9.IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23]~8.IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24]~7.IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25]~6.IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26]~5.IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27]~4.IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28]~3.IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29]~2.IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30]~1.IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31]~0.IN2
D_en => D_en~0.IN1
E_en => E_en~0.IN1
E_valid => E_valid~0.IN1
F_pc[0] => F_pc[0]~25.IN1
F_pc[1] => F_pc[1]~24.IN1
F_pc[2] => F_pc[2]~23.IN1
F_pc[3] => F_pc[3]~22.IN1
F_pc[4] => F_pc[4]~21.IN1
F_pc[5] => F_pc[5]~20.IN1
F_pc[6] => F_pc[6]~19.IN1
F_pc[7] => F_pc[7]~18.IN1
F_pc[8] => F_pc[8]~17.IN1
F_pc[9] => F_pc[9]~16.IN1
F_pc[10] => F_pc[10]~15.IN1
F_pc[11] => F_pc[11]~14.IN1
F_pc[12] => F_pc[12]~13.IN1
F_pc[13] => F_pc[13]~12.IN1
F_pc[14] => F_pc[14]~11.IN1
F_pc[15] => F_pc[15]~10.IN1
F_pc[16] => F_pc[16]~9.IN1
F_pc[17] => F_pc[17]~8.IN1
F_pc[18] => F_pc[18]~7.IN1
F_pc[19] => F_pc[19]~6.IN1
F_pc[20] => F_pc[20]~5.IN1
F_pc[21] => F_pc[21]~4.IN1
F_pc[22] => F_pc[22]~3.IN1
F_pc[23] => F_pc[23]~2.IN1
F_pc[24] => F_pc[24]~1.IN1
F_pc[25] => F_pc[25]~0.IN1
M_en => M_en~0.IN1
address[0] => address[0]~8.IN2
address[1] => address[1]~7.IN2
address[2] => address[2]~6.IN2
address[3] => address[3]~5.IN2
address[4] => address[4]~4.IN2
address[5] => address[5]~3.IN2
address[6] => address[6]~2.IN2
address[7] => address[7]~1.IN2
address[8] => address[8]~0.IN2
begintransfer => begintransfer~0.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => chipselect~0.IN2
clk => clk~0.IN12
debugaccess => debugaccess~0.IN2
hbreak_enabled => hbreak_enabled~0.IN1
reset => reset~0.IN1
reset_n => reset_n~0.IN8
test_ending => test_ending~0.IN1
test_has_ended => test_has_ended~0.IN1
write => write~0.IN2
writedata[0] => writedata[0]~31.IN2
writedata[1] => writedata[1]~30.IN2
writedata[2] => writedata[2]~29.IN2
writedata[3] => writedata[3]~28.IN2
writedata[4] => writedata[4]~27.IN2
writedata[5] => writedata[5]~26.IN2
writedata[6] => writedata[6]~25.IN2
writedata[7] => writedata[7]~24.IN2
writedata[8] => writedata[8]~23.IN2
writedata[9] => writedata[9]~22.IN2
writedata[10] => writedata[10]~21.IN2
writedata[11] => writedata[11]~20.IN2
writedata[12] => writedata[12]~19.IN2
writedata[13] => writedata[13]~18.IN2
writedata[14] => writedata[14]~17.IN2
writedata[15] => writedata[15]~16.IN2
writedata[16] => writedata[16]~15.IN2
writedata[17] => writedata[17]~14.IN2
writedata[18] => writedata[18]~13.IN2
writedata[19] => writedata[19]~12.IN2
writedata[20] => writedata[20]~11.IN2
writedata[21] => writedata[21]~10.IN2
writedata[22] => writedata[22]~9.IN2
writedata[23] => writedata[23]~8.IN2
writedata[24] => writedata[24]~7.IN2
writedata[25] => writedata[25]~6.IN2
writedata[26] => writedata[26]~5.IN2
writedata[27] => writedata[27]~4.IN2
writedata[28] => writedata[28]~3.IN2
writedata[29] => writedata[29]~2.IN2
writedata[30] => writedata[30]~1.IN2
writedata[31] => writedata[31]~0.IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata~31.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata~30.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata~29.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata~28.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata~27.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata~26.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata~25.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata~24.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata~23.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata~22.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata~21.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata~20.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata~19.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata~18.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata~17.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata~16.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata~0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
clk => probepresent.CLK
clk => resetrequest~reg0.CLK
clk => jtag_break.CLK
clk => resetlatch~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_go~reg0.CLK
dbrk_break => oci_hbreak_req~0.IN1
debugreq => oci_hbreak_req~2.IN0
debugreq => always0~0.IN0
hbreak_enabled => always0~0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent~0.OUTPUTSELECT
jdo[19] => probepresent~1.OUTPUTSELECT
jdo[20] => jtag_break~0.OUTPUTSELECT
jdo[21] => jtag_break~1.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1~3.IN0
jdo[24] => resetlatch~0.OUTPUTSELECT
jdo[25] => always1~1.IN1
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_go~reg0.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1~2.IN1
ocireg_mrs => always1~0.IN0
reset => resetlatch~1.OUTPUTSELECT
reset => jtag_break~3.OUTPUTSELECT
st_ready_test_idle => monitor_go~0.OUTPUTSELECT
take_action_ocimem_a => always1~3.IN1
take_action_ocimem_a => always1~1.IN0
take_action_ocimem_a => resetlatch~2.OUTPUTSELECT
take_action_ocimem_a => jtag_break~4.OUTPUTSELECT
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1~2.IN0
take_action_ocireg => always1~0.IN1
xbrk_break => oci_hbreak_req~1.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req~2.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
address[8] => comb~2.IN1
begintransfer => avalon.IN1
byteenable[0] => byteenable[0]~3.IN1
byteenable[1] => byteenable[1]~2.IN1
byteenable[2] => byteenable[2]~1.IN1
byteenable[3] => byteenable[3]~0.IN1
chipselect => comb~0.IN0
clk => clk~0.IN2
debugaccess => comb~1.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg~127.DATAB
jdo[4] => MonDReg~126.DATAB
jdo[5] => MonDReg~125.DATAB
jdo[6] => MonDReg~124.DATAB
jdo[7] => MonDReg~123.DATAB
jdo[8] => MonDReg~122.DATAB
jdo[9] => MonDReg~121.DATAB
jdo[10] => MonDReg~120.DATAB
jdo[11] => MonDReg~119.DATAB
jdo[12] => MonDReg~118.DATAB
jdo[13] => MonDReg~117.DATAB
jdo[14] => MonDReg~116.DATAB
jdo[15] => MonDReg~115.DATAB
jdo[16] => MonDReg~114.DATAB
jdo[17] => MonAReg~17.DATAB
jdo[17] => MonDReg~113.DATAB
jdo[18] => MonDReg~112.DATAB
jdo[19] => MonDReg~111.DATAB
jdo[20] => MonDReg~110.DATAB
jdo[21] => MonDReg~109.DATAB
jdo[22] => MonDReg~108.DATAB
jdo[23] => MonDReg~107.DATAB
jdo[24] => MonDReg~106.DATAB
jdo[25] => MonDReg~105.DATAB
jdo[26] => MonAReg~25.DATAB
jdo[26] => MonDReg~104.DATAB
jdo[27] => MonAReg~24.DATAB
jdo[27] => MonDReg~103.DATAB
jdo[28] => MonAReg~23.DATAB
jdo[28] => MonDReg~102.DATAB
jdo[29] => MonAReg~22.DATAB
jdo[29] => MonDReg~101.DATAB
jdo[30] => MonAReg~21.DATAB
jdo[30] => MonDReg~100.DATAB
jdo[31] => MonAReg~20.DATAB
jdo[31] => MonDReg~99.DATAB
jdo[32] => MonAReg~19.DATAB
jdo[32] => MonDReg~98.DATAB
jdo[33] => MonAReg~18.DATAB
jdo[33] => MonDReg~97.DATAB
jdo[34] => MonDReg~96.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonWr.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[0]~reg0.ACLR
resetrequest => avalon.IN0
take_action_ocimem_a => MonWr~2.OUTPUTSELECT
take_action_ocimem_a => MonDReg~159.OUTPUTSELECT
take_action_ocimem_a => MonDReg~158.OUTPUTSELECT
take_action_ocimem_a => MonDReg~157.OUTPUTSELECT
take_action_ocimem_a => MonDReg~156.OUTPUTSELECT
take_action_ocimem_a => MonDReg~155.OUTPUTSELECT
take_action_ocimem_a => MonDReg~154.OUTPUTSELECT
take_action_ocimem_a => MonDReg~153.OUTPUTSELECT
take_action_ocimem_a => MonDReg~152.OUTPUTSELECT
take_action_ocimem_a => MonDReg~151.OUTPUTSELECT
take_action_ocimem_a => MonDReg~150.OUTPUTSELECT
take_action_ocimem_a => MonDReg~149.OUTPUTSELECT
take_action_ocimem_a => MonDReg~148.OUTPUTSELECT
take_action_ocimem_a => MonDReg~147.OUTPUTSELECT
take_action_ocimem_a => MonDReg~146.OUTPUTSELECT
take_action_ocimem_a => MonDReg~145.OUTPUTSELECT
take_action_ocimem_a => MonDReg~144.OUTPUTSELECT
take_action_ocimem_a => MonDReg~143.OUTPUTSELECT
take_action_ocimem_a => MonDReg~142.OUTPUTSELECT
take_action_ocimem_a => MonDReg~141.OUTPUTSELECT
take_action_ocimem_a => MonDReg~140.OUTPUTSELECT
take_action_ocimem_a => MonDReg~139.OUTPUTSELECT
take_action_ocimem_a => MonDReg~138.OUTPUTSELECT
take_action_ocimem_a => MonDReg~137.OUTPUTSELECT
take_action_ocimem_a => MonDReg~136.OUTPUTSELECT
take_action_ocimem_a => MonDReg~135.OUTPUTSELECT
take_action_ocimem_a => MonDReg~134.OUTPUTSELECT
take_action_ocimem_a => MonDReg~133.OUTPUTSELECT
take_action_ocimem_a => MonDReg~132.OUTPUTSELECT
take_action_ocimem_a => MonDReg~131.OUTPUTSELECT
take_action_ocimem_a => MonDReg~130.OUTPUTSELECT
take_action_ocimem_a => MonDReg~129.OUTPUTSELECT
take_action_ocimem_a => MonDReg~128.OUTPUTSELECT
take_action_ocimem_a => MonRd~2.OUTPUTSELECT
take_action_ocimem_a => MonAReg~25.OUTPUTSELECT
take_action_ocimem_a => MonAReg~24.OUTPUTSELECT
take_action_ocimem_a => MonAReg~23.OUTPUTSELECT
take_action_ocimem_a => MonAReg~22.OUTPUTSELECT
take_action_ocimem_a => MonAReg~21.OUTPUTSELECT
take_action_ocimem_a => MonAReg~20.OUTPUTSELECT
take_action_ocimem_a => MonAReg~19.OUTPUTSELECT
take_action_ocimem_a => MonAReg~18.OUTPUTSELECT
take_action_ocimem_a => MonAReg~17.OUTPUTSELECT
take_action_ocimem_b => MonRd~1.OUTPUTSELECT
take_action_ocimem_b => MonWr~1.OUTPUTSELECT
take_action_ocimem_b => MonDReg~127.OUTPUTSELECT
take_action_ocimem_b => MonDReg~126.OUTPUTSELECT
take_action_ocimem_b => MonDReg~125.OUTPUTSELECT
take_action_ocimem_b => MonDReg~124.OUTPUTSELECT
take_action_ocimem_b => MonDReg~123.OUTPUTSELECT
take_action_ocimem_b => MonDReg~122.OUTPUTSELECT
take_action_ocimem_b => MonDReg~121.OUTPUTSELECT
take_action_ocimem_b => MonDReg~120.OUTPUTSELECT
take_action_ocimem_b => MonDReg~119.OUTPUTSELECT
take_action_ocimem_b => MonDReg~118.OUTPUTSELECT
take_action_ocimem_b => MonDReg~117.OUTPUTSELECT
take_action_ocimem_b => MonDReg~116.OUTPUTSELECT
take_action_ocimem_b => MonDReg~115.OUTPUTSELECT
take_action_ocimem_b => MonDReg~114.OUTPUTSELECT
take_action_ocimem_b => MonDReg~113.OUTPUTSELECT
take_action_ocimem_b => MonDReg~112.OUTPUTSELECT
take_action_ocimem_b => MonDReg~111.OUTPUTSELECT
take_action_ocimem_b => MonDReg~110.OUTPUTSELECT
take_action_ocimem_b => MonDReg~109.OUTPUTSELECT
take_action_ocimem_b => MonDReg~108.OUTPUTSELECT
take_action_ocimem_b => MonDReg~107.OUTPUTSELECT
take_action_ocimem_b => MonDReg~106.OUTPUTSELECT
take_action_ocimem_b => MonDReg~105.OUTPUTSELECT
take_action_ocimem_b => MonDReg~104.OUTPUTSELECT
take_action_ocimem_b => MonDReg~103.OUTPUTSELECT
take_action_ocimem_b => MonDReg~102.OUTPUTSELECT
take_action_ocimem_b => MonDReg~101.OUTPUTSELECT
take_action_ocimem_b => MonDReg~100.OUTPUTSELECT
take_action_ocimem_b => MonDReg~99.OUTPUTSELECT
take_action_ocimem_b => MonDReg~98.OUTPUTSELECT
take_action_ocimem_b => MonDReg~97.OUTPUTSELECT
take_action_ocimem_b => MonDReg~96.OUTPUTSELECT
take_action_ocimem_b => MonAReg~16.OUTPUTSELECT
take_action_ocimem_b => MonAReg~15.OUTPUTSELECT
take_action_ocimem_b => MonAReg~14.OUTPUTSELECT
take_action_ocimem_b => MonAReg~13.OUTPUTSELECT
take_action_ocimem_b => MonAReg~12.OUTPUTSELECT
take_action_ocimem_b => MonAReg~11.OUTPUTSELECT
take_action_ocimem_b => MonAReg~10.OUTPUTSELECT
take_action_ocimem_b => MonAReg~9.OUTPUTSELECT
take_action_ocimem_b => MonAReg~8.OUTPUTSELECT
take_no_action_ocimem_a => MonWr~3.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~191.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~190.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~189.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~188.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~187.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~186.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~185.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~184.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~183.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~182.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~181.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~180.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~179.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~178.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~177.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~176.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~175.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~174.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~173.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~172.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~171.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~170.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~169.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~168.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~167.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~166.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~165.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~164.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~163.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~162.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~161.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg~160.OUTPUTSELECT
take_no_action_ocimem_a => MonRd~3.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~34.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~33.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~32.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~31.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~30.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~29.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~28.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~27.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg~26.OUTPUTSELECT
write => comb~0.IN1
writedata[0] => writedata[0]~31.IN1
writedata[1] => writedata[1]~30.IN1
writedata[2] => writedata[2]~29.IN1
writedata[3] => writedata[3]~28.IN1
writedata[4] => writedata[4]~27.IN1
writedata[5] => writedata[5]~26.IN1
writedata[6] => writedata[6]~25.IN1
writedata[7] => writedata[7]~24.IN1
writedata[8] => writedata[8]~23.IN1
writedata[9] => writedata[9]~22.IN1
writedata[10] => writedata[10]~21.IN1
writedata[11] => writedata[11]~20.IN1
writedata[12] => writedata[12]~19.IN1
writedata[13] => writedata[13]~18.IN1
writedata[14] => writedata[14]~17.IN1
writedata[15] => writedata[15]~16.IN1
writedata[16] => writedata[16]~15.IN1
writedata[17] => writedata[17]~14.IN1
writedata[18] => writedata[18]~13.IN1
writedata[19] => writedata[19]~12.IN1
writedata[20] => writedata[20]~11.IN1
writedata[21] => writedata[21]~10.IN1
writedata[22] => writedata[22]~9.IN1
writedata[23] => writedata[23]~8.IN1
writedata[24] => writedata[24]~7.IN1
writedata[25] => writedata[25]~6.IN1
writedata[26] => writedata[26]~5.IN1
writedata[27] => writedata[27]~4.IN1
writedata[28] => writedata[28]~3.IN1
writedata[29] => writedata[29]~2.IN1
writedata[30] => writedata[30]~1.IN1
writedata[31] => writedata[31]~0.IN1
MonDReg[0] <= MonDReg[0]~31.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1]~30.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2]~29.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3]~28.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4]~27.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5]~26.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6]~25.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7]~24.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8]~23.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9]~22.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10]~21.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11]~20.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12]~19.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13]~18.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14]~17.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15]~16.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16]~15.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17]~14.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18]~13.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19]~12.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20]~11.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21]~10.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22]~9.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23]~8.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24]~7.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25]~6.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26]~5.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27]~4.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28]~3.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29]~2.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30]~1.DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31]~0.DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0]~7.IN1
address_a[1] => address_a[1]~6.IN1
address_a[2] => address_a[2]~5.IN1
address_a[3] => address_a[3]~4.IN1
address_a[4] => address_a[4]~3.IN1
address_a[5] => address_a[5]~2.IN1
address_a[6] => address_a[6]~1.IN1
address_a[7] => address_a[7]~0.IN1
address_b[0] => address_b[0]~7.IN1
address_b[1] => address_b[1]~6.IN1
address_b[2] => address_b[2]~5.IN1
address_b[3] => address_b[3]~4.IN1
address_b[4] => address_b[4]~3.IN1
address_b[5] => address_b[5]~2.IN1
address_b[6] => address_b[6]~1.IN1
address_b[7] => address_b[7]~0.IN1
byteena_a[0] => byteena_a[0]~3.IN1
byteena_a[1] => byteena_a[1]~2.IN1
byteena_a[2] => byteena_a[2]~1.IN1
byteena_a[3] => byteena_a[3]~0.IN1
clock0 => clock0~0.IN1
clock1 => clock1~0.IN1
clocken0 => clocken0~0.IN1
clocken1 => clocken1~0.IN1
data_a[0] => data_a[0]~31.IN1
data_a[1] => data_a[1]~30.IN1
data_a[2] => data_a[2]~29.IN1
data_a[3] => data_a[3]~28.IN1
data_a[4] => data_a[4]~27.IN1
data_a[5] => data_a[5]~26.IN1
data_a[6] => data_a[6]~25.IN1
data_a[7] => data_a[7]~24.IN1
data_a[8] => data_a[8]~23.IN1
data_a[9] => data_a[9]~22.IN1
data_a[10] => data_a[10]~21.IN1
data_a[11] => data_a[11]~20.IN1
data_a[12] => data_a[12]~19.IN1
data_a[13] => data_a[13]~18.IN1
data_a[14] => data_a[14]~17.IN1
data_a[15] => data_a[15]~16.IN1
data_a[16] => data_a[16]~15.IN1
data_a[17] => data_a[17]~14.IN1
data_a[18] => data_a[18]~13.IN1
data_a[19] => data_a[19]~12.IN1
data_a[20] => data_a[20]~11.IN1
data_a[21] => data_a[21]~10.IN1
data_a[22] => data_a[22]~9.IN1
data_a[23] => data_a[23]~8.IN1
data_a[24] => data_a[24]~7.IN1
data_a[25] => data_a[25]~6.IN1
data_a[26] => data_a[26]~5.IN1
data_a[27] => data_a[27]~4.IN1
data_a[28] => data_a[28]~3.IN1
data_a[29] => data_a[29]~2.IN1
data_a[30] => data_a[30]~1.IN1
data_a[31] => data_a[31]~0.IN1
data_b[0] => data_b[0]~31.IN1
data_b[1] => data_b[1]~30.IN1
data_b[2] => data_b[2]~29.IN1
data_b[3] => data_b[3]~28.IN1
data_b[4] => data_b[4]~27.IN1
data_b[5] => data_b[5]~26.IN1
data_b[6] => data_b[6]~25.IN1
data_b[7] => data_b[7]~24.IN1
data_b[8] => data_b[8]~23.IN1
data_b[9] => data_b[9]~22.IN1
data_b[10] => data_b[10]~21.IN1
data_b[11] => data_b[11]~20.IN1
data_b[12] => data_b[12]~19.IN1
data_b[13] => data_b[13]~18.IN1
data_b[14] => data_b[14]~17.IN1
data_b[15] => data_b[15]~16.IN1
data_b[16] => data_b[16]~15.IN1
data_b[17] => data_b[17]~14.IN1
data_b[18] => data_b[18]~13.IN1
data_b[19] => data_b[19]~12.IN1
data_b[20] => data_b[20]~11.IN1
data_b[21] => data_b[21]~10.IN1
data_b[22] => data_b[22]~9.IN1
data_b[23] => data_b[23]~8.IN1
data_b[24] => data_b[24]~7.IN1
data_b[25] => data_b[25]~6.IN1
data_b[26] => data_b[26]~5.IN1
data_b[27] => data_b[27]~4.IN1
data_b[28] => data_b[28]~3.IN1
data_b[29] => data_b[29]~2.IN1
data_b[30] => data_b[30]~1.IN1
data_b[31] => data_b[31]~0.IN1
wren_a => wren_a~0.IN1
wren_b => wren_b~0.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e672:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e672:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e672:auto_generated.data_a[0]
data_a[1] => altsyncram_e672:auto_generated.data_a[1]
data_a[2] => altsyncram_e672:auto_generated.data_a[2]
data_a[3] => altsyncram_e672:auto_generated.data_a[3]
data_a[4] => altsyncram_e672:auto_generated.data_a[4]
data_a[5] => altsyncram_e672:auto_generated.data_a[5]
data_a[6] => altsyncram_e672:auto_generated.data_a[6]
data_a[7] => altsyncram_e672:auto_generated.data_a[7]
data_a[8] => altsyncram_e672:auto_generated.data_a[8]
data_a[9] => altsyncram_e672:auto_generated.data_a[9]
data_a[10] => altsyncram_e672:auto_generated.data_a[10]
data_a[11] => altsyncram_e672:auto_generated.data_a[11]
data_a[12] => altsyncram_e672:auto_generated.data_a[12]
data_a[13] => altsyncram_e672:auto_generated.data_a[13]
data_a[14] => altsyncram_e672:auto_generated.data_a[14]
data_a[15] => altsyncram_e672:auto_generated.data_a[15]
data_a[16] => altsyncram_e672:auto_generated.data_a[16]
data_a[17] => altsyncram_e672:auto_generated.data_a[17]
data_a[18] => altsyncram_e672:auto_generated.data_a[18]
data_a[19] => altsyncram_e672:auto_generated.data_a[19]
data_a[20] => altsyncram_e672:auto_generated.data_a[20]
data_a[21] => altsyncram_e672:auto_generated.data_a[21]
data_a[22] => altsyncram_e672:auto_generated.data_a[22]
data_a[23] => altsyncram_e672:auto_generated.data_a[23]
data_a[24] => altsyncram_e672:auto_generated.data_a[24]
data_a[25] => altsyncram_e672:auto_generated.data_a[25]
data_a[26] => altsyncram_e672:auto_generated.data_a[26]
data_a[27] => altsyncram_e672:auto_generated.data_a[27]
data_a[28] => altsyncram_e672:auto_generated.data_a[28]
data_a[29] => altsyncram_e672:auto_generated.data_a[29]
data_a[30] => altsyncram_e672:auto_generated.data_a[30]
data_a[31] => altsyncram_e672:auto_generated.data_a[31]
data_b[0] => altsyncram_e672:auto_generated.data_b[0]
data_b[1] => altsyncram_e672:auto_generated.data_b[1]
data_b[2] => altsyncram_e672:auto_generated.data_b[2]
data_b[3] => altsyncram_e672:auto_generated.data_b[3]
data_b[4] => altsyncram_e672:auto_generated.data_b[4]
data_b[5] => altsyncram_e672:auto_generated.data_b[5]
data_b[6] => altsyncram_e672:auto_generated.data_b[6]
data_b[7] => altsyncram_e672:auto_generated.data_b[7]
data_b[8] => altsyncram_e672:auto_generated.data_b[8]
data_b[9] => altsyncram_e672:auto_generated.data_b[9]
data_b[10] => altsyncram_e672:auto_generated.data_b[10]
data_b[11] => altsyncram_e672:auto_generated.data_b[11]
data_b[12] => altsyncram_e672:auto_generated.data_b[12]
data_b[13] => altsyncram_e672:auto_generated.data_b[13]
data_b[14] => altsyncram_e672:auto_generated.data_b[14]
data_b[15] => altsyncram_e672:auto_generated.data_b[15]
data_b[16] => altsyncram_e672:auto_generated.data_b[16]
data_b[17] => altsyncram_e672:auto_generated.data_b[17]
data_b[18] => altsyncram_e672:auto_generated.data_b[18]
data_b[19] => altsyncram_e672:auto_generated.data_b[19]
data_b[20] => altsyncram_e672:auto_generated.data_b[20]
data_b[21] => altsyncram_e672:auto_generated.data_b[21]
data_b[22] => altsyncram_e672:auto_generated.data_b[22]
data_b[23] => altsyncram_e672:auto_generated.data_b[23]
data_b[24] => altsyncram_e672:auto_generated.data_b[24]
data_b[25] => altsyncram_e672:auto_generated.data_b[25]
data_b[26] => altsyncram_e672:auto_generated.data_b[26]
data_b[27] => altsyncram_e672:auto_generated.data_b[27]
data_b[28] => altsyncram_e672:auto_generated.data_b[28]
data_b[29] => altsyncram_e672:auto_generated.data_b[29]
data_b[30] => altsyncram_e672:auto_generated.data_b[30]
data_b[31] => altsyncram_e672:auto_generated.data_b[31]
address_a[0] => altsyncram_e672:auto_generated.address_a[0]
address_a[1] => altsyncram_e672:auto_generated.address_a[1]
address_a[2] => altsyncram_e672:auto_generated.address_a[2]
address_a[3] => altsyncram_e672:auto_generated.address_a[3]
address_a[4] => altsyncram_e672:auto_generated.address_a[4]
address_a[5] => altsyncram_e672:auto_generated.address_a[5]
address_a[6] => altsyncram_e672:auto_generated.address_a[6]
address_a[7] => altsyncram_e672:auto_generated.address_a[7]
address_b[0] => altsyncram_e672:auto_generated.address_b[0]
address_b[1] => altsyncram_e672:auto_generated.address_b[1]
address_b[2] => altsyncram_e672:auto_generated.address_b[2]
address_b[3] => altsyncram_e672:auto_generated.address_b[3]
address_b[4] => altsyncram_e672:auto_generated.address_b[4]
address_b[5] => altsyncram_e672:auto_generated.address_b[5]
address_b[6] => altsyncram_e672:auto_generated.address_b[6]
address_b[7] => altsyncram_e672:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e672:auto_generated.clock0
clock1 => altsyncram_e672:auto_generated.clock1
clocken0 => altsyncram_e672:auto_generated.clocken0
clocken1 => altsyncram_e672:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_e672:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_e672:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_e672:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_e672:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e672:auto_generated.q_a[0]
q_a[1] <= altsyncram_e672:auto_generated.q_a[1]
q_a[2] <= altsyncram_e672:auto_generated.q_a[2]
q_a[3] <= altsyncram_e672:auto_generated.q_a[3]
q_a[4] <= altsyncram_e672:auto_generated.q_a[4]
q_a[5] <= altsyncram_e672:auto_generated.q_a[5]
q_a[6] <= altsyncram_e672:auto_generated.q_a[6]
q_a[7] <= altsyncram_e672:auto_generated.q_a[7]
q_a[8] <= altsyncram_e672:auto_generated.q_a[8]
q_a[9] <= altsyncram_e672:auto_generated.q_a[9]
q_a[10] <= altsyncram_e672:auto_generated.q_a[10]
q_a[11] <= altsyncram_e672:auto_generated.q_a[11]
q_a[12] <= altsyncram_e672:auto_generated.q_a[12]
q_a[13] <= altsyncram_e672:auto_generated.q_a[13]
q_a[14] <= altsyncram_e672:auto_generated.q_a[14]
q_a[15] <= altsyncram_e672:auto_generated.q_a[15]
q_a[16] <= altsyncram_e672:auto_generated.q_a[16]
q_a[17] <= altsyncram_e672:auto_generated.q_a[17]
q_a[18] <= altsyncram_e672:auto_generated.q_a[18]
q_a[19] <= altsyncram_e672:auto_generated.q_a[19]
q_a[20] <= altsyncram_e672:auto_generated.q_a[20]
q_a[21] <= altsyncram_e672:auto_generated.q_a[21]
q_a[22] <= altsyncram_e672:auto_generated.q_a[22]
q_a[23] <= altsyncram_e672:auto_generated.q_a[23]
q_a[24] <= altsyncram_e672:auto_generated.q_a[24]
q_a[25] <= altsyncram_e672:auto_generated.q_a[25]
q_a[26] <= altsyncram_e672:auto_generated.q_a[26]
q_a[27] <= altsyncram_e672:auto_generated.q_a[27]
q_a[28] <= altsyncram_e672:auto_generated.q_a[28]
q_a[29] <= altsyncram_e672:auto_generated.q_a[29]
q_a[30] <= altsyncram_e672:auto_generated.q_a[30]
q_a[31] <= altsyncram_e672:auto_generated.q_a[31]
q_b[0] <= altsyncram_e672:auto_generated.q_b[0]
q_b[1] <= altsyncram_e672:auto_generated.q_b[1]
q_b[2] <= altsyncram_e672:auto_generated.q_b[2]
q_b[3] <= altsyncram_e672:auto_generated.q_b[3]
q_b[4] <= altsyncram_e672:auto_generated.q_b[4]
q_b[5] <= altsyncram_e672:auto_generated.q_b[5]
q_b[6] <= altsyncram_e672:auto_generated.q_b[6]
q_b[7] <= altsyncram_e672:auto_generated.q_b[7]
q_b[8] <= altsyncram_e672:auto_generated.q_b[8]
q_b[9] <= altsyncram_e672:auto_generated.q_b[9]
q_b[10] <= altsyncram_e672:auto_generated.q_b[10]
q_b[11] <= altsyncram_e672:auto_generated.q_b[11]
q_b[12] <= altsyncram_e672:auto_generated.q_b[12]
q_b[13] <= altsyncram_e672:auto_generated.q_b[13]
q_b[14] <= altsyncram_e672:auto_generated.q_b[14]
q_b[15] <= altsyncram_e672:auto_generated.q_b[15]
q_b[16] <= altsyncram_e672:auto_generated.q_b[16]
q_b[17] <= altsyncram_e672:auto_generated.q_b[17]
q_b[18] <= altsyncram_e672:auto_generated.q_b[18]
q_b[19] <= altsyncram_e672:auto_generated.q_b[19]
q_b[20] <= altsyncram_e672:auto_generated.q_b[20]
q_b[21] <= altsyncram_e672:auto_generated.q_b[21]
q_b[22] <= altsyncram_e672:auto_generated.q_b[22]
q_b[23] <= altsyncram_e672:auto_generated.q_b[23]
q_b[24] <= altsyncram_e672:auto_generated.q_b[24]
q_b[25] <= altsyncram_e672:auto_generated.q_b[25]
q_b[26] <= altsyncram_e672:auto_generated.q_b[26]
q_b[27] <= altsyncram_e672:auto_generated.q_b[27]
q_b[28] <= altsyncram_e672:auto_generated.q_b[28]
q_b[29] <= altsyncram_e672:auto_generated.q_b[29]
q_b[30] <= altsyncram_e672:auto_generated.q_b[30]
q_b[31] <= altsyncram_e672:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e672:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[1] => Equal0.IN2
address[1] => Equal1.IN2
address[2] => Equal0.IN3
address[2] => Equal1.IN3
address[3] => Equal0.IN4
address[3] => Equal1.IN4
address[4] => Equal0.IN5
address[4] => Equal1.IN5
address[5] => Equal0.IN6
address[5] => Equal1.IN6
address[6] => Equal0.IN7
address[6] => Equal1.IN7
address[7] => Equal0.IN8
address[7] => Equal1.IN8
address[8] => Equal0.IN0
address[8] => Equal1.IN1
chipselect => write_strobe~0.IN0
clk => oci_single_step_mode~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[0]~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata~63.DATAB
monitor_go => oci_reg_readdata~61.DATAB
monitor_ready => oci_reg_readdata~62.DATAB
reset_n => oci_single_step_mode~reg0.ACLR
reset_n => oci_ienable[31]~reg0.PRESET
reset_n => oci_ienable[30]~reg0.PRESET
reset_n => oci_ienable[29]~reg0.PRESET
reset_n => oci_ienable[28]~reg0.PRESET
reset_n => oci_ienable[27]~reg0.PRESET
reset_n => oci_ienable[26]~reg0.PRESET
reset_n => oci_ienable[25]~reg0.PRESET
reset_n => oci_ienable[24]~reg0.PRESET
reset_n => oci_ienable[23]~reg0.PRESET
reset_n => oci_ienable[22]~reg0.PRESET
reset_n => oci_ienable[21]~reg0.PRESET
reset_n => oci_ienable[20]~reg0.PRESET
reset_n => oci_ienable[19]~reg0.PRESET
reset_n => oci_ienable[18]~reg0.PRESET
reset_n => oci_ienable[17]~reg0.PRESET
reset_n => oci_ienable[16]~reg0.PRESET
reset_n => oci_ienable[15]~reg0.PRESET
reset_n => oci_ienable[14]~reg0.PRESET
reset_n => oci_ienable[13]~reg0.PRESET
reset_n => oci_ienable[12]~reg0.PRESET
reset_n => oci_ienable[11]~reg0.PRESET
reset_n => oci_ienable[10]~reg0.PRESET
reset_n => oci_ienable[9]~reg0.PRESET
reset_n => oci_ienable[8]~reg0.PRESET
reset_n => oci_ienable[7]~reg0.PRESET
reset_n => oci_ienable[6]~reg0.PRESET
reset_n => oci_ienable[5]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[0]~reg0.PRESET
write => write_strobe~0.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata~63.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata~62.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata~61.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata~60.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata~59.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata~58.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata~57.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata~56.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata~55.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata~54.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata~53.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata~52.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata~51.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata~50.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata~49.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata~48.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata~47.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata~46.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata~45.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata~44.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata~43.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata~42.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata~41.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata~40.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata~39.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata~38.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata~37.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata~36.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata~35.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata~34.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata~33.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata~32.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
clk => trigbrktype~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[0]~reg0.CLK
clk => trigger_state.CLK
dbrk_break => trigbrktype~0.OUTPUTSELECT
dbrk_goto0 => always2~0.IN0
dbrk_goto1 => always2~2.IN0
jdo[0] => break_readreg~127.DATAB
jdo[0] => break_readreg~63.DATAB
jdo[0] => break_readreg~31.DATAB
jdo[1] => break_readreg~126.DATAB
jdo[1] => break_readreg~62.DATAB
jdo[1] => break_readreg~30.DATAB
jdo[2] => break_readreg~125.DATAB
jdo[2] => break_readreg~61.DATAB
jdo[2] => break_readreg~29.DATAB
jdo[3] => break_readreg~124.DATAB
jdo[3] => break_readreg~60.DATAB
jdo[3] => break_readreg~28.DATAB
jdo[4] => break_readreg~123.DATAB
jdo[4] => break_readreg~59.DATAB
jdo[4] => break_readreg~27.DATAB
jdo[5] => break_readreg~122.DATAB
jdo[5] => break_readreg~58.DATAB
jdo[5] => break_readreg~26.DATAB
jdo[6] => break_readreg~121.DATAB
jdo[6] => break_readreg~57.DATAB
jdo[6] => break_readreg~25.DATAB
jdo[7] => break_readreg~120.DATAB
jdo[7] => break_readreg~56.DATAB
jdo[7] => break_readreg~24.DATAB
jdo[8] => break_readreg~119.DATAB
jdo[8] => break_readreg~55.DATAB
jdo[8] => break_readreg~23.DATAB
jdo[9] => break_readreg~118.DATAB
jdo[9] => break_readreg~54.DATAB
jdo[9] => break_readreg~22.DATAB
jdo[10] => break_readreg~117.DATAB
jdo[10] => break_readreg~53.DATAB
jdo[10] => break_readreg~21.DATAB
jdo[11] => break_readreg~116.DATAB
jdo[11] => break_readreg~52.DATAB
jdo[11] => break_readreg~20.DATAB
jdo[12] => break_readreg~115.DATAB
jdo[12] => break_readreg~51.DATAB
jdo[12] => break_readreg~19.DATAB
jdo[13] => break_readreg~114.DATAB
jdo[13] => break_readreg~50.DATAB
jdo[13] => break_readreg~18.DATAB
jdo[14] => break_readreg~113.DATAB
jdo[14] => break_readreg~49.DATAB
jdo[14] => break_readreg~17.DATAB
jdo[15] => break_readreg~112.DATAB
jdo[15] => break_readreg~48.DATAB
jdo[15] => break_readreg~16.DATAB
jdo[16] => break_readreg~111.DATAB
jdo[16] => break_readreg~47.DATAB
jdo[16] => break_readreg~15.DATAB
jdo[17] => break_readreg~110.DATAB
jdo[17] => break_readreg~46.DATAB
jdo[17] => break_readreg~14.DATAB
jdo[18] => break_readreg~109.DATAB
jdo[18] => break_readreg~45.DATAB
jdo[18] => break_readreg~13.DATAB
jdo[19] => break_readreg~108.DATAB
jdo[19] => break_readreg~44.DATAB
jdo[19] => break_readreg~12.DATAB
jdo[20] => break_readreg~107.DATAB
jdo[20] => break_readreg~43.DATAB
jdo[20] => break_readreg~11.DATAB
jdo[21] => break_readreg~106.DATAB
jdo[21] => break_readreg~42.DATAB
jdo[21] => break_readreg~10.DATAB
jdo[22] => break_readreg~105.DATAB
jdo[22] => break_readreg~41.DATAB
jdo[22] => break_readreg~9.DATAB
jdo[23] => break_readreg~104.DATAB
jdo[23] => break_readreg~40.DATAB
jdo[23] => break_readreg~8.DATAB
jdo[24] => break_readreg~103.DATAB
jdo[24] => break_readreg~39.DATAB
jdo[24] => break_readreg~7.DATAB
jdo[25] => break_readreg~102.DATAB
jdo[25] => break_readreg~38.DATAB
jdo[25] => break_readreg~6.DATAB
jdo[26] => break_readreg~101.DATAB
jdo[26] => break_readreg~37.DATAB
jdo[26] => break_readreg~5.DATAB
jdo[27] => break_readreg~100.DATAB
jdo[27] => break_readreg~36.DATAB
jdo[27] => break_readreg~4.DATAB
jdo[28] => break_readreg~99.DATAB
jdo[28] => break_readreg~35.DATAB
jdo[28] => break_readreg~3.DATAB
jdo[29] => break_readreg~98.DATAB
jdo[29] => break_readreg~34.DATAB
jdo[29] => break_readreg~2.DATAB
jdo[30] => break_readreg~97.DATAB
jdo[30] => break_readreg~33.DATAB
jdo[30] => break_readreg~1.DATAB
jdo[31] => break_readreg~96.DATAB
jdo[31] => break_readreg~32.DATAB
jdo[31] => break_readreg~0.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => trigbrktype~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[0]~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break~0.IN0
take_action_break_b => take_action_any_break~0.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg~95.OUTPUTSELECT
take_no_action_break_a => break_readreg~94.OUTPUTSELECT
take_no_action_break_a => break_readreg~93.OUTPUTSELECT
take_no_action_break_a => break_readreg~92.OUTPUTSELECT
take_no_action_break_a => break_readreg~91.OUTPUTSELECT
take_no_action_break_a => break_readreg~90.OUTPUTSELECT
take_no_action_break_a => break_readreg~89.OUTPUTSELECT
take_no_action_break_a => break_readreg~88.OUTPUTSELECT
take_no_action_break_a => break_readreg~87.OUTPUTSELECT
take_no_action_break_a => break_readreg~86.OUTPUTSELECT
take_no_action_break_a => break_readreg~85.OUTPUTSELECT
take_no_action_break_a => break_readreg~84.OUTPUTSELECT
take_no_action_break_a => break_readreg~83.OUTPUTSELECT
take_no_action_break_a => break_readreg~82.OUTPUTSELECT
take_no_action_break_a => break_readreg~81.OUTPUTSELECT
take_no_action_break_a => break_readreg~80.OUTPUTSELECT
take_no_action_break_a => break_readreg~79.OUTPUTSELECT
take_no_action_break_a => break_readreg~78.OUTPUTSELECT
take_no_action_break_a => break_readreg~77.OUTPUTSELECT
take_no_action_break_a => break_readreg~76.OUTPUTSELECT
take_no_action_break_a => break_readreg~75.OUTPUTSELECT
take_no_action_break_a => break_readreg~74.OUTPUTSELECT
take_no_action_break_a => break_readreg~73.OUTPUTSELECT
take_no_action_break_a => break_readreg~72.OUTPUTSELECT
take_no_action_break_a => break_readreg~71.OUTPUTSELECT
take_no_action_break_a => break_readreg~70.OUTPUTSELECT
take_no_action_break_a => break_readreg~69.OUTPUTSELECT
take_no_action_break_a => break_readreg~68.OUTPUTSELECT
take_no_action_break_a => break_readreg~67.OUTPUTSELECT
take_no_action_break_a => break_readreg~66.OUTPUTSELECT
take_no_action_break_a => break_readreg~65.OUTPUTSELECT
take_no_action_break_a => break_readreg~64.OUTPUTSELECT
take_no_action_break_b => break_readreg~63.OUTPUTSELECT
take_no_action_break_b => break_readreg~62.OUTPUTSELECT
take_no_action_break_b => break_readreg~61.OUTPUTSELECT
take_no_action_break_b => break_readreg~60.OUTPUTSELECT
take_no_action_break_b => break_readreg~59.OUTPUTSELECT
take_no_action_break_b => break_readreg~58.OUTPUTSELECT
take_no_action_break_b => break_readreg~57.OUTPUTSELECT
take_no_action_break_b => break_readreg~56.OUTPUTSELECT
take_no_action_break_b => break_readreg~55.OUTPUTSELECT
take_no_action_break_b => break_readreg~54.OUTPUTSELECT
take_no_action_break_b => break_readreg~53.OUTPUTSELECT
take_no_action_break_b => break_readreg~52.OUTPUTSELECT
take_no_action_break_b => break_readreg~51.OUTPUTSELECT
take_no_action_break_b => break_readreg~50.OUTPUTSELECT
take_no_action_break_b => break_readreg~49.OUTPUTSELECT
take_no_action_break_b => break_readreg~48.OUTPUTSELECT
take_no_action_break_b => break_readreg~47.OUTPUTSELECT
take_no_action_break_b => break_readreg~46.OUTPUTSELECT
take_no_action_break_b => break_readreg~45.OUTPUTSELECT
take_no_action_break_b => break_readreg~44.OUTPUTSELECT
take_no_action_break_b => break_readreg~43.OUTPUTSELECT
take_no_action_break_b => break_readreg~42.OUTPUTSELECT
take_no_action_break_b => break_readreg~41.OUTPUTSELECT
take_no_action_break_b => break_readreg~40.OUTPUTSELECT
take_no_action_break_b => break_readreg~39.OUTPUTSELECT
take_no_action_break_b => break_readreg~38.OUTPUTSELECT
take_no_action_break_b => break_readreg~37.OUTPUTSELECT
take_no_action_break_b => break_readreg~36.OUTPUTSELECT
take_no_action_break_b => break_readreg~35.OUTPUTSELECT
take_no_action_break_b => break_readreg~34.OUTPUTSELECT
take_no_action_break_b => break_readreg~33.OUTPUTSELECT
take_no_action_break_b => break_readreg~32.OUTPUTSELECT
take_no_action_break_c => break_readreg~31.OUTPUTSELECT
take_no_action_break_c => break_readreg~30.OUTPUTSELECT
take_no_action_break_c => break_readreg~29.OUTPUTSELECT
take_no_action_break_c => break_readreg~28.OUTPUTSELECT
take_no_action_break_c => break_readreg~27.OUTPUTSELECT
take_no_action_break_c => break_readreg~26.OUTPUTSELECT
take_no_action_break_c => break_readreg~25.OUTPUTSELECT
take_no_action_break_c => break_readreg~24.OUTPUTSELECT
take_no_action_break_c => break_readreg~23.OUTPUTSELECT
take_no_action_break_c => break_readreg~22.OUTPUTSELECT
take_no_action_break_c => break_readreg~21.OUTPUTSELECT
take_no_action_break_c => break_readreg~20.OUTPUTSELECT
take_no_action_break_c => break_readreg~19.OUTPUTSELECT
take_no_action_break_c => break_readreg~18.OUTPUTSELECT
take_no_action_break_c => break_readreg~17.OUTPUTSELECT
take_no_action_break_c => break_readreg~16.OUTPUTSELECT
take_no_action_break_c => break_readreg~15.OUTPUTSELECT
take_no_action_break_c => break_readreg~14.OUTPUTSELECT
take_no_action_break_c => break_readreg~13.OUTPUTSELECT
take_no_action_break_c => break_readreg~12.OUTPUTSELECT
take_no_action_break_c => break_readreg~11.OUTPUTSELECT
take_no_action_break_c => break_readreg~10.OUTPUTSELECT
take_no_action_break_c => break_readreg~9.OUTPUTSELECT
take_no_action_break_c => break_readreg~8.OUTPUTSELECT
take_no_action_break_c => break_readreg~7.OUTPUTSELECT
take_no_action_break_c => break_readreg~6.OUTPUTSELECT
take_no_action_break_c => break_readreg~5.OUTPUTSELECT
take_no_action_break_c => break_readreg~4.OUTPUTSELECT
take_no_action_break_c => break_readreg~3.OUTPUTSELECT
take_no_action_break_c => break_readreg~2.OUTPUTSELECT
take_no_action_break_c => break_readreg~1.OUTPUTSELECT
take_no_action_break_c => break_readreg~0.OUTPUTSELECT
xbrk_goto0 => always2~0.IN1
xbrk_goto1 => always2~2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_goto1~0.IN1
E_valid => M_xbrk_goto0~0.IN1
E_valid => M_xbrk_trigout~0.IN1
E_valid => M_xbrk_traceoff~0.IN1
E_valid => M_xbrk_traceon~0.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
F_pc[24] => ~NO_FANOUT~
F_pc[25] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => xbrk_break~reg0.CLK
clk => E_xbrk_traceon.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_goto1.CLK
clk => M_xbrk_traceon.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_goto1.CLK
reset_n => E_xbrk_goto1.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => xbrk_break~reg0.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read~0.IN0
A_ctrl_st => cpu_d_write~0.IN1
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_mem_baddr[25] => cpu_d_address[25].DATAIN
A_mem_baddr[26] => cpu_d_address[26].DATAIN
A_mem_baddr[27] => cpu_d_address[27].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_write~0.IN0
A_valid => cpu_d_read~0.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_break~reg0.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_goto1~reg0.CLK
debugack => dbrk_break~0.DATAB
reset_n => dbrk_break~reg0.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_goto1~reg0.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= A_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[25] <= A_mem_baddr[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[26] <= A_mem_baddr[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[27] <= A_mem_baddr[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_pcb[27] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => d1_debugack.CLK
clk => itm[35]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[0]~reg0.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => itm[35]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[0]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
clk => atm[35]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[0]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_address[26] => ~NO_FANOUT~
cpu_d_address[27] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => atm[35]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[0]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0]~8.IN1
trc_ctrl[1] => trc_ctrl[1]~7.IN1
trc_ctrl[2] => trc_ctrl[2]~6.IN1
trc_ctrl[3] => trc_ctrl[3]~5.IN1
trc_ctrl[4] => trc_ctrl[4]~4.IN1
trc_ctrl[5] => trc_ctrl[5]~3.IN1
trc_ctrl[6] => trc_ctrl[6]~2.IN1
trc_ctrl[7] => trc_ctrl[7]~1.IN1
trc_ctrl[8] => trc_ctrl[8]~0.IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder1.IN1
ctrl[6] => Decoder0.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder1.IN0
ctrl[7] => Decoder0.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN3
atm[33] => WideOr1.IN2
atm[34] => WideOr1.IN1
atm[35] => WideOr1.IN0
clk => fifocount[4].CLK
clk => fifocount[3].CLK
clk => fifocount[2].CLK
clk => fifocount[1].CLK
clk => fifocount[0].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this~0.IN0
dbrk_traceon => trc_this~0.IN1
dct_buffer[0] => dct_buffer[0]~29.IN1
dct_buffer[1] => dct_buffer[1]~28.IN1
dct_buffer[2] => dct_buffer[2]~27.IN1
dct_buffer[3] => dct_buffer[3]~26.IN1
dct_buffer[4] => dct_buffer[4]~25.IN1
dct_buffer[5] => dct_buffer[5]~24.IN1
dct_buffer[6] => dct_buffer[6]~23.IN1
dct_buffer[7] => dct_buffer[7]~22.IN1
dct_buffer[8] => dct_buffer[8]~21.IN1
dct_buffer[9] => dct_buffer[9]~20.IN1
dct_buffer[10] => dct_buffer[10]~19.IN1
dct_buffer[11] => dct_buffer[11]~18.IN1
dct_buffer[12] => dct_buffer[12]~17.IN1
dct_buffer[13] => dct_buffer[13]~16.IN1
dct_buffer[14] => dct_buffer[14]~15.IN1
dct_buffer[15] => dct_buffer[15]~14.IN1
dct_buffer[16] => dct_buffer[16]~13.IN1
dct_buffer[17] => dct_buffer[17]~12.IN1
dct_buffer[18] => dct_buffer[18]~11.IN1
dct_buffer[19] => dct_buffer[19]~10.IN1
dct_buffer[20] => dct_buffer[20]~9.IN1
dct_buffer[21] => dct_buffer[21]~8.IN1
dct_buffer[22] => dct_buffer[22]~7.IN1
dct_buffer[23] => dct_buffer[23]~6.IN1
dct_buffer[24] => dct_buffer[24]~5.IN1
dct_buffer[25] => dct_buffer[25]~4.IN1
dct_buffer[26] => dct_buffer[26]~3.IN1
dct_buffer[27] => dct_buffer[27]~2.IN1
dct_buffer[28] => dct_buffer[28]~1.IN1
dct_buffer[29] => dct_buffer[29]~0.IN1
dct_count[0] => dct_count[0]~3.IN1
dct_count[1] => dct_count[1]~2.IN1
dct_count[2] => dct_count[2]~1.IN1
dct_count[3] => dct_count[3]~0.IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN3
dtm[33] => WideOr2.IN2
dtm[34] => WideOr2.IN1
dtm[35] => WideOr2.IN0
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[4].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[0].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending~0.IN1
test_has_ended => test_has_ended~0.IN1
trc_on => trc_this~1.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp
free2 => always0~1.IN1
free3 => always0~0.IN1
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN0
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN1
fifowp_inc[0] <= fifowp_inc~2.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc~1.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc~9.OUTPUTSELECT
empty => fifocount_inc~8.OUTPUTSELECT
empty => fifocount_inc~7.OUTPUTSELECT
empty => fifocount_inc~6.OUTPUTSELECT
empty => fifocount_inc~5.OUTPUTSELECT
free2 => always0~1.IN1
free3 => always0~0.IN1
tm_count[0] => fifocount_inc~9.DATAB
tm_count[0] => LessThan1.IN4
tm_count[0] => LessThan0.IN4
tm_count[0] => Equal0.IN0
tm_count[1] => fifocount_inc~8.DATAB
tm_count[1] => LessThan1.IN3
tm_count[1] => LessThan0.IN3
tm_count[1] => Equal0.IN1
fifocount_inc[0] <= fifocount_inc~9.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc~8.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc~7.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc~6.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc~5.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
clk => clk~0.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1]~35.IN1
jdo[2] => jdo[2]~34.IN1
jdo[3] => jdo[3]~33.IN1
jdo[4] => jdo[4]~32.IN1
jdo[5] => jdo[5]~31.IN1
jdo[6] => jdo[6]~30.IN1
jdo[7] => jdo[7]~29.IN1
jdo[8] => jdo[8]~28.IN1
jdo[9] => jdo[9]~27.IN1
jdo[10] => jdo[10]~26.IN1
jdo[11] => jdo[11]~25.IN1
jdo[12] => jdo[12]~24.IN1
jdo[13] => jdo[13]~23.IN1
jdo[14] => jdo[14]~22.IN1
jdo[15] => jdo[15]~21.IN1
jdo[16] => jdo[16]~20.IN1
jdo[17] => jdo[17]~19.IN1
jdo[18] => jdo[18]~18.IN1
jdo[19] => jdo[19]~17.IN1
jdo[20] => jdo[20]~16.IN1
jdo[21] => jdo[21]~15.IN1
jdo[22] => jdo[22]~14.IN1
jdo[23] => jdo[23]~13.IN1
jdo[24] => jdo[24]~12.IN1
jdo[25] => jdo[25]~11.IN1
jdo[26] => jdo[26]~10.IN1
jdo[27] => jdo[27]~9.IN1
jdo[28] => jdo[28]~8.IN1
jdo[29] => jdo[29]~7.IN1
jdo[30] => jdo[30]~6.IN1
jdo[31] => jdo[31]~5.IN1
jdo[32] => jdo[32]~4.IN1
jdo[33] => jdo[33]~3.IN1
jdo[34] => jdo[34]~2.IN1
jdo[35] => jdo[35]~1.IN1
jdo[36] => jdo[36]~0.IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_im_addr[6]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_wrap~reg0.ACLR
reset_n => trc_jtag_addr[16].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[0].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => trc_jtag_addr~33.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~32.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~31.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~30.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~29.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~28.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~27.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~26.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~25.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~24.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~23.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~22.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~21.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~20.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~19.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~18.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr~17.OUTPUTSELECT
take_action_tracemem_a => always1~0.IN0
take_action_tracemem_b => take_action_tracemem_b~0.IN1
take_no_action_tracemem_a => always1~0.IN1
trc_ctrl[0] => comb~0.IN0
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff~0.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw~0.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0]~6.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1]~5.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2]~4.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3]~3.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4]~2.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5]~1.DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6]~0.DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0]~6.IN1
address_a[1] => address_a[1]~5.IN1
address_a[2] => address_a[2]~4.IN1
address_a[3] => address_a[3]~3.IN1
address_a[4] => address_a[4]~2.IN1
address_a[5] => address_a[5]~1.IN1
address_a[6] => address_a[6]~0.IN1
address_b[0] => address_b[0]~6.IN1
address_b[1] => address_b[1]~5.IN1
address_b[2] => address_b[2]~4.IN1
address_b[3] => address_b[3]~3.IN1
address_b[4] => address_b[4]~2.IN1
address_b[5] => address_b[5]~1.IN1
address_b[6] => address_b[6]~0.IN1
clock0 => clock0~0.IN1
clock1 => clock1~0.IN1
clocken0 => clocken0~0.IN1
clocken1 => clocken1~0.IN1
data_a[0] => data_a[0]~35.IN1
data_a[1] => data_a[1]~34.IN1
data_a[2] => data_a[2]~33.IN1
data_a[3] => data_a[3]~32.IN1
data_a[4] => data_a[4]~31.IN1
data_a[5] => data_a[5]~30.IN1
data_a[6] => data_a[6]~29.IN1
data_a[7] => data_a[7]~28.IN1
data_a[8] => data_a[8]~27.IN1
data_a[9] => data_a[9]~26.IN1
data_a[10] => data_a[10]~25.IN1
data_a[11] => data_a[11]~24.IN1
data_a[12] => data_a[12]~23.IN1
data_a[13] => data_a[13]~22.IN1
data_a[14] => data_a[14]~21.IN1
data_a[15] => data_a[15]~20.IN1
data_a[16] => data_a[16]~19.IN1
data_a[17] => data_a[17]~18.IN1
data_a[18] => data_a[18]~17.IN1
data_a[19] => data_a[19]~16.IN1
data_a[20] => data_a[20]~15.IN1
data_a[21] => data_a[21]~14.IN1
data_a[22] => data_a[22]~13.IN1
data_a[23] => data_a[23]~12.IN1
data_a[24] => data_a[24]~11.IN1
data_a[25] => data_a[25]~10.IN1
data_a[26] => data_a[26]~9.IN1
data_a[27] => data_a[27]~8.IN1
data_a[28] => data_a[28]~7.IN1
data_a[29] => data_a[29]~6.IN1
data_a[30] => data_a[30]~5.IN1
data_a[31] => data_a[31]~4.IN1
data_a[32] => data_a[32]~3.IN1
data_a[33] => data_a[33]~2.IN1
data_a[34] => data_a[34]~1.IN1
data_a[35] => data_a[35]~0.IN1
data_b[0] => data_b[0]~35.IN1
data_b[1] => data_b[1]~34.IN1
data_b[2] => data_b[2]~33.IN1
data_b[3] => data_b[3]~32.IN1
data_b[4] => data_b[4]~31.IN1
data_b[5] => data_b[5]~30.IN1
data_b[6] => data_b[6]~29.IN1
data_b[7] => data_b[7]~28.IN1
data_b[8] => data_b[8]~27.IN1
data_b[9] => data_b[9]~26.IN1
data_b[10] => data_b[10]~25.IN1
data_b[11] => data_b[11]~24.IN1
data_b[12] => data_b[12]~23.IN1
data_b[13] => data_b[13]~22.IN1
data_b[14] => data_b[14]~21.IN1
data_b[15] => data_b[15]~20.IN1
data_b[16] => data_b[16]~19.IN1
data_b[17] => data_b[17]~18.IN1
data_b[18] => data_b[18]~17.IN1
data_b[19] => data_b[19]~16.IN1
data_b[20] => data_b[20]~15.IN1
data_b[21] => data_b[21]~14.IN1
data_b[22] => data_b[22]~13.IN1
data_b[23] => data_b[23]~12.IN1
data_b[24] => data_b[24]~11.IN1
data_b[25] => data_b[25]~10.IN1
data_b[26] => data_b[26]~9.IN1
data_b[27] => data_b[27]~8.IN1
data_b[28] => data_b[28]~7.IN1
data_b[29] => data_b[29]~6.IN1
data_b[30] => data_b[30]~5.IN1
data_b[31] => data_b[31]~4.IN1
data_b[32] => data_b[32]~3.IN1
data_b[33] => data_b[33]~2.IN1
data_b[34] => data_b[34]~1.IN1
data_b[35] => data_b[35]~0.IN1
wren_a => wren_a~0.IN1
wren_b => wren_b~0.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_g602:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_g602:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_g602:auto_generated.data_a[0]
data_a[1] => altsyncram_g602:auto_generated.data_a[1]
data_a[2] => altsyncram_g602:auto_generated.data_a[2]
data_a[3] => altsyncram_g602:auto_generated.data_a[3]
data_a[4] => altsyncram_g602:auto_generated.data_a[4]
data_a[5] => altsyncram_g602:auto_generated.data_a[5]
data_a[6] => altsyncram_g602:auto_generated.data_a[6]
data_a[7] => altsyncram_g602:auto_generated.data_a[7]
data_a[8] => altsyncram_g602:auto_generated.data_a[8]
data_a[9] => altsyncram_g602:auto_generated.data_a[9]
data_a[10] => altsyncram_g602:auto_generated.data_a[10]
data_a[11] => altsyncram_g602:auto_generated.data_a[11]
data_a[12] => altsyncram_g602:auto_generated.data_a[12]
data_a[13] => altsyncram_g602:auto_generated.data_a[13]
data_a[14] => altsyncram_g602:auto_generated.data_a[14]
data_a[15] => altsyncram_g602:auto_generated.data_a[15]
data_a[16] => altsyncram_g602:auto_generated.data_a[16]
data_a[17] => altsyncram_g602:auto_generated.data_a[17]
data_a[18] => altsyncram_g602:auto_generated.data_a[18]
data_a[19] => altsyncram_g602:auto_generated.data_a[19]
data_a[20] => altsyncram_g602:auto_generated.data_a[20]
data_a[21] => altsyncram_g602:auto_generated.data_a[21]
data_a[22] => altsyncram_g602:auto_generated.data_a[22]
data_a[23] => altsyncram_g602:auto_generated.data_a[23]
data_a[24] => altsyncram_g602:auto_generated.data_a[24]
data_a[25] => altsyncram_g602:auto_generated.data_a[25]
data_a[26] => altsyncram_g602:auto_generated.data_a[26]
data_a[27] => altsyncram_g602:auto_generated.data_a[27]
data_a[28] => altsyncram_g602:auto_generated.data_a[28]
data_a[29] => altsyncram_g602:auto_generated.data_a[29]
data_a[30] => altsyncram_g602:auto_generated.data_a[30]
data_a[31] => altsyncram_g602:auto_generated.data_a[31]
data_a[32] => altsyncram_g602:auto_generated.data_a[32]
data_a[33] => altsyncram_g602:auto_generated.data_a[33]
data_a[34] => altsyncram_g602:auto_generated.data_a[34]
data_a[35] => altsyncram_g602:auto_generated.data_a[35]
data_b[0] => altsyncram_g602:auto_generated.data_b[0]
data_b[1] => altsyncram_g602:auto_generated.data_b[1]
data_b[2] => altsyncram_g602:auto_generated.data_b[2]
data_b[3] => altsyncram_g602:auto_generated.data_b[3]
data_b[4] => altsyncram_g602:auto_generated.data_b[4]
data_b[5] => altsyncram_g602:auto_generated.data_b[5]
data_b[6] => altsyncram_g602:auto_generated.data_b[6]
data_b[7] => altsyncram_g602:auto_generated.data_b[7]
data_b[8] => altsyncram_g602:auto_generated.data_b[8]
data_b[9] => altsyncram_g602:auto_generated.data_b[9]
data_b[10] => altsyncram_g602:auto_generated.data_b[10]
data_b[11] => altsyncram_g602:auto_generated.data_b[11]
data_b[12] => altsyncram_g602:auto_generated.data_b[12]
data_b[13] => altsyncram_g602:auto_generated.data_b[13]
data_b[14] => altsyncram_g602:auto_generated.data_b[14]
data_b[15] => altsyncram_g602:auto_generated.data_b[15]
data_b[16] => altsyncram_g602:auto_generated.data_b[16]
data_b[17] => altsyncram_g602:auto_generated.data_b[17]
data_b[18] => altsyncram_g602:auto_generated.data_b[18]
data_b[19] => altsyncram_g602:auto_generated.data_b[19]
data_b[20] => altsyncram_g602:auto_generated.data_b[20]
data_b[21] => altsyncram_g602:auto_generated.data_b[21]
data_b[22] => altsyncram_g602:auto_generated.data_b[22]
data_b[23] => altsyncram_g602:auto_generated.data_b[23]
data_b[24] => altsyncram_g602:auto_generated.data_b[24]
data_b[25] => altsyncram_g602:auto_generated.data_b[25]
data_b[26] => altsyncram_g602:auto_generated.data_b[26]
data_b[27] => altsyncram_g602:auto_generated.data_b[27]
data_b[28] => altsyncram_g602:auto_generated.data_b[28]
data_b[29] => altsyncram_g602:auto_generated.data_b[29]
data_b[30] => altsyncram_g602:auto_generated.data_b[30]
data_b[31] => altsyncram_g602:auto_generated.data_b[31]
data_b[32] => altsyncram_g602:auto_generated.data_b[32]
data_b[33] => altsyncram_g602:auto_generated.data_b[33]
data_b[34] => altsyncram_g602:auto_generated.data_b[34]
data_b[35] => altsyncram_g602:auto_generated.data_b[35]
address_a[0] => altsyncram_g602:auto_generated.address_a[0]
address_a[1] => altsyncram_g602:auto_generated.address_a[1]
address_a[2] => altsyncram_g602:auto_generated.address_a[2]
address_a[3] => altsyncram_g602:auto_generated.address_a[3]
address_a[4] => altsyncram_g602:auto_generated.address_a[4]
address_a[5] => altsyncram_g602:auto_generated.address_a[5]
address_a[6] => altsyncram_g602:auto_generated.address_a[6]
address_b[0] => altsyncram_g602:auto_generated.address_b[0]
address_b[1] => altsyncram_g602:auto_generated.address_b[1]
address_b[2] => altsyncram_g602:auto_generated.address_b[2]
address_b[3] => altsyncram_g602:auto_generated.address_b[3]
address_b[4] => altsyncram_g602:auto_generated.address_b[4]
address_b[5] => altsyncram_g602:auto_generated.address_b[5]
address_b[6] => altsyncram_g602:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g602:auto_generated.clock0
clock1 => altsyncram_g602:auto_generated.clock1
clocken0 => altsyncram_g602:auto_generated.clocken0
clocken1 => altsyncram_g602:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g602:auto_generated.q_a[0]
q_a[1] <= altsyncram_g602:auto_generated.q_a[1]
q_a[2] <= altsyncram_g602:auto_generated.q_a[2]
q_a[3] <= altsyncram_g602:auto_generated.q_a[3]
q_a[4] <= altsyncram_g602:auto_generated.q_a[4]
q_a[5] <= altsyncram_g602:auto_generated.q_a[5]
q_a[6] <= altsyncram_g602:auto_generated.q_a[6]
q_a[7] <= altsyncram_g602:auto_generated.q_a[7]
q_a[8] <= altsyncram_g602:auto_generated.q_a[8]
q_a[9] <= altsyncram_g602:auto_generated.q_a[9]
q_a[10] <= altsyncram_g602:auto_generated.q_a[10]
q_a[11] <= altsyncram_g602:auto_generated.q_a[11]
q_a[12] <= altsyncram_g602:auto_generated.q_a[12]
q_a[13] <= altsyncram_g602:auto_generated.q_a[13]
q_a[14] <= altsyncram_g602:auto_generated.q_a[14]
q_a[15] <= altsyncram_g602:auto_generated.q_a[15]
q_a[16] <= altsyncram_g602:auto_generated.q_a[16]
q_a[17] <= altsyncram_g602:auto_generated.q_a[17]
q_a[18] <= altsyncram_g602:auto_generated.q_a[18]
q_a[19] <= altsyncram_g602:auto_generated.q_a[19]
q_a[20] <= altsyncram_g602:auto_generated.q_a[20]
q_a[21] <= altsyncram_g602:auto_generated.q_a[21]
q_a[22] <= altsyncram_g602:auto_generated.q_a[22]
q_a[23] <= altsyncram_g602:auto_generated.q_a[23]
q_a[24] <= altsyncram_g602:auto_generated.q_a[24]
q_a[25] <= altsyncram_g602:auto_generated.q_a[25]
q_a[26] <= altsyncram_g602:auto_generated.q_a[26]
q_a[27] <= altsyncram_g602:auto_generated.q_a[27]
q_a[28] <= altsyncram_g602:auto_generated.q_a[28]
q_a[29] <= altsyncram_g602:auto_generated.q_a[29]
q_a[30] <= altsyncram_g602:auto_generated.q_a[30]
q_a[31] <= altsyncram_g602:auto_generated.q_a[31]
q_a[32] <= altsyncram_g602:auto_generated.q_a[32]
q_a[33] <= altsyncram_g602:auto_generated.q_a[33]
q_a[34] <= altsyncram_g602:auto_generated.q_a[34]
q_a[35] <= altsyncram_g602:auto_generated.q_a[35]
q_b[0] <= altsyncram_g602:auto_generated.q_b[0]
q_b[1] <= altsyncram_g602:auto_generated.q_b[1]
q_b[2] <= altsyncram_g602:auto_generated.q_b[2]
q_b[3] <= altsyncram_g602:auto_generated.q_b[3]
q_b[4] <= altsyncram_g602:auto_generated.q_b[4]
q_b[5] <= altsyncram_g602:auto_generated.q_b[5]
q_b[6] <= altsyncram_g602:auto_generated.q_b[6]
q_b[7] <= altsyncram_g602:auto_generated.q_b[7]
q_b[8] <= altsyncram_g602:auto_generated.q_b[8]
q_b[9] <= altsyncram_g602:auto_generated.q_b[9]
q_b[10] <= altsyncram_g602:auto_generated.q_b[10]
q_b[11] <= altsyncram_g602:auto_generated.q_b[11]
q_b[12] <= altsyncram_g602:auto_generated.q_b[12]
q_b[13] <= altsyncram_g602:auto_generated.q_b[13]
q_b[14] <= altsyncram_g602:auto_generated.q_b[14]
q_b[15] <= altsyncram_g602:auto_generated.q_b[15]
q_b[16] <= altsyncram_g602:auto_generated.q_b[16]
q_b[17] <= altsyncram_g602:auto_generated.q_b[17]
q_b[18] <= altsyncram_g602:auto_generated.q_b[18]
q_b[19] <= altsyncram_g602:auto_generated.q_b[19]
q_b[20] <= altsyncram_g602:auto_generated.q_b[20]
q_b[21] <= altsyncram_g602:auto_generated.q_b[21]
q_b[22] <= altsyncram_g602:auto_generated.q_b[22]
q_b[23] <= altsyncram_g602:auto_generated.q_b[23]
q_b[24] <= altsyncram_g602:auto_generated.q_b[24]
q_b[25] <= altsyncram_g602:auto_generated.q_b[25]
q_b[26] <= altsyncram_g602:auto_generated.q_b[26]
q_b[27] <= altsyncram_g602:auto_generated.q_b[27]
q_b[28] <= altsyncram_g602:auto_generated.q_b[28]
q_b[29] <= altsyncram_g602:auto_generated.q_b[29]
q_b[30] <= altsyncram_g602:auto_generated.q_b[30]
q_b[31] <= altsyncram_g602:auto_generated.q_b[31]
q_b[32] <= altsyncram_g602:auto_generated.q_b[32]
q_b[33] <= altsyncram_g602:auto_generated.q_b[33]
q_b[34] <= altsyncram_g602:auto_generated.q_b[34]
q_b[35] <= altsyncram_g602:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g602:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0]~31.IN1
MonDReg[1] => MonDReg[1]~30.IN1
MonDReg[2] => MonDReg[2]~29.IN1
MonDReg[3] => MonDReg[3]~28.IN1
MonDReg[4] => MonDReg[4]~27.IN1
MonDReg[5] => MonDReg[5]~26.IN1
MonDReg[6] => MonDReg[6]~25.IN1
MonDReg[7] => MonDReg[7]~24.IN1
MonDReg[8] => MonDReg[8]~23.IN1
MonDReg[9] => MonDReg[9]~22.IN1
MonDReg[10] => MonDReg[10]~21.IN1
MonDReg[11] => MonDReg[11]~20.IN1
MonDReg[12] => MonDReg[12]~19.IN1
MonDReg[13] => MonDReg[13]~18.IN1
MonDReg[14] => MonDReg[14]~17.IN1
MonDReg[15] => MonDReg[15]~16.IN1
MonDReg[16] => MonDReg[16]~15.IN1
MonDReg[17] => MonDReg[17]~14.IN1
MonDReg[18] => MonDReg[18]~13.IN1
MonDReg[19] => MonDReg[19]~12.IN1
MonDReg[20] => MonDReg[20]~11.IN1
MonDReg[21] => MonDReg[21]~10.IN1
MonDReg[22] => MonDReg[22]~9.IN1
MonDReg[23] => MonDReg[23]~8.IN1
MonDReg[24] => MonDReg[24]~7.IN1
MonDReg[25] => MonDReg[25]~6.IN1
MonDReg[26] => MonDReg[26]~5.IN1
MonDReg[27] => MonDReg[27]~4.IN1
MonDReg[28] => MonDReg[28]~3.IN1
MonDReg[29] => MonDReg[29]~2.IN1
MonDReg[30] => MonDReg[30]~1.IN1
MonDReg[31] => MonDReg[31]~0.IN1
break_readreg[0] => break_readreg[0]~31.IN1
break_readreg[1] => break_readreg[1]~30.IN1
break_readreg[2] => break_readreg[2]~29.IN1
break_readreg[3] => break_readreg[3]~28.IN1
break_readreg[4] => break_readreg[4]~27.IN1
break_readreg[5] => break_readreg[5]~26.IN1
break_readreg[6] => break_readreg[6]~25.IN1
break_readreg[7] => break_readreg[7]~24.IN1
break_readreg[8] => break_readreg[8]~23.IN1
break_readreg[9] => break_readreg[9]~22.IN1
break_readreg[10] => break_readreg[10]~21.IN1
break_readreg[11] => break_readreg[11]~20.IN1
break_readreg[12] => break_readreg[12]~19.IN1
break_readreg[13] => break_readreg[13]~18.IN1
break_readreg[14] => break_readreg[14]~17.IN1
break_readreg[15] => break_readreg[15]~16.IN1
break_readreg[16] => break_readreg[16]~15.IN1
break_readreg[17] => break_readreg[17]~14.IN1
break_readreg[18] => break_readreg[18]~13.IN1
break_readreg[19] => break_readreg[19]~12.IN1
break_readreg[20] => break_readreg[20]~11.IN1
break_readreg[21] => break_readreg[21]~10.IN1
break_readreg[22] => break_readreg[22]~9.IN1
break_readreg[23] => break_readreg[23]~8.IN1
break_readreg[24] => break_readreg[24]~7.IN1
break_readreg[25] => break_readreg[25]~6.IN1
break_readreg[26] => break_readreg[26]~5.IN1
break_readreg[27] => break_readreg[27]~4.IN1
break_readreg[28] => break_readreg[28]~3.IN1
break_readreg[29] => break_readreg[29]~2.IN1
break_readreg[30] => break_readreg[30]~1.IN1
break_readreg[31] => break_readreg[31]~0.IN1
clk => clk~0.IN1
dbrk_hit0_latch => dbrk_hit0_latch~0.IN1
dbrk_hit1_latch => dbrk_hit1_latch~0.IN1
dbrk_hit2_latch => dbrk_hit2_latch~0.IN1
dbrk_hit3_latch => dbrk_hit3_latch~0.IN1
debugack => debugack~0.IN1
monitor_error => monitor_error~0.IN1
monitor_ready => monitor_ready~0.IN1
reset_n => reset_n~0.IN1
resetlatch => resetlatch~0.IN1
tracemem_on => tracemem_on~0.IN1
tracemem_trcdata[0] => tracemem_trcdata[0]~35.IN1
tracemem_trcdata[1] => tracemem_trcdata[1]~34.IN1
tracemem_trcdata[2] => tracemem_trcdata[2]~33.IN1
tracemem_trcdata[3] => tracemem_trcdata[3]~32.IN1
tracemem_trcdata[4] => tracemem_trcdata[4]~31.IN1
tracemem_trcdata[5] => tracemem_trcdata[5]~30.IN1
tracemem_trcdata[6] => tracemem_trcdata[6]~29.IN1
tracemem_trcdata[7] => tracemem_trcdata[7]~28.IN1
tracemem_trcdata[8] => tracemem_trcdata[8]~27.IN1
tracemem_trcdata[9] => tracemem_trcdata[9]~26.IN1
tracemem_trcdata[10] => tracemem_trcdata[10]~25.IN1
tracemem_trcdata[11] => tracemem_trcdata[11]~24.IN1
tracemem_trcdata[12] => tracemem_trcdata[12]~23.IN1
tracemem_trcdata[13] => tracemem_trcdata[13]~22.IN1
tracemem_trcdata[14] => tracemem_trcdata[14]~21.IN1
tracemem_trcdata[15] => tracemem_trcdata[15]~20.IN1
tracemem_trcdata[16] => tracemem_trcdata[16]~19.IN1
tracemem_trcdata[17] => tracemem_trcdata[17]~18.IN1
tracemem_trcdata[18] => tracemem_trcdata[18]~17.IN1
tracemem_trcdata[19] => tracemem_trcdata[19]~16.IN1
tracemem_trcdata[20] => tracemem_trcdata[20]~15.IN1
tracemem_trcdata[21] => tracemem_trcdata[21]~14.IN1
tracemem_trcdata[22] => tracemem_trcdata[22]~13.IN1
tracemem_trcdata[23] => tracemem_trcdata[23]~12.IN1
tracemem_trcdata[24] => tracemem_trcdata[24]~11.IN1
tracemem_trcdata[25] => tracemem_trcdata[25]~10.IN1
tracemem_trcdata[26] => tracemem_trcdata[26]~9.IN1
tracemem_trcdata[27] => tracemem_trcdata[27]~8.IN1
tracemem_trcdata[28] => tracemem_trcdata[28]~7.IN1
tracemem_trcdata[29] => tracemem_trcdata[29]~6.IN1
tracemem_trcdata[30] => tracemem_trcdata[30]~5.IN1
tracemem_trcdata[31] => tracemem_trcdata[31]~4.IN1
tracemem_trcdata[32] => tracemem_trcdata[32]~3.IN1
tracemem_trcdata[33] => tracemem_trcdata[33]~2.IN1
tracemem_trcdata[34] => tracemem_trcdata[34]~1.IN1
tracemem_trcdata[35] => tracemem_trcdata[35]~0.IN1
tracemem_tw => tracemem_tw~0.IN1
trc_im_addr[0] => trc_im_addr[0]~6.IN1
trc_im_addr[1] => trc_im_addr[1]~5.IN1
trc_im_addr[2] => trc_im_addr[2]~4.IN1
trc_im_addr[3] => trc_im_addr[3]~3.IN1
trc_im_addr[4] => trc_im_addr[4]~2.IN1
trc_im_addr[5] => trc_im_addr[5]~1.IN1
trc_im_addr[6] => trc_im_addr[6]~0.IN1
trc_on => trc_on~0.IN1
trc_wrap => trc_wrap~0.IN1
trigbrktype => trigbrktype~0.IN1
trigger_state_1 => trigger_state_1~0.IN1
jdo[0] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_tracemem_a


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack~0.IN1
ir_in[0] => Decoder0.IN1
ir_in[0] => Mux37.IN1
ir_in[0] => Mux36.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux29.IN3
ir_in[0] => Mux28.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux5.IN4
ir_in[0] => Mux4.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux2.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux0.IN3
ir_in[1] => Decoder0.IN0
ir_in[1] => Mux37.IN0
ir_in[1] => Mux36.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux29.IN2
ir_in[1] => Mux28.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux5.IN3
ir_in[1] => Mux4.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux2.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux0.IN2
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready~0.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck~0.IN2
tdi => sr~43.DATAB
tdi => sr~42.DATAB
tdi => sr~41.DATAB
tdi => sr~40.DATAB
tdi => sr~39.DATAB
tdi => sr~38.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr~37.OUTPUTSELECT
vs_cdr => sr~36.OUTPUTSELECT
vs_cdr => sr~35.OUTPUTSELECT
vs_cdr => sr~34.OUTPUTSELECT
vs_cdr => sr~33.OUTPUTSELECT
vs_cdr => sr~32.OUTPUTSELECT
vs_cdr => sr~31.OUTPUTSELECT
vs_cdr => sr~30.OUTPUTSELECT
vs_cdr => sr~29.OUTPUTSELECT
vs_cdr => sr~28.OUTPUTSELECT
vs_cdr => sr~27.OUTPUTSELECT
vs_cdr => sr~26.OUTPUTSELECT
vs_cdr => sr~25.OUTPUTSELECT
vs_cdr => sr~24.OUTPUTSELECT
vs_cdr => sr~23.OUTPUTSELECT
vs_cdr => sr~22.OUTPUTSELECT
vs_cdr => sr~21.OUTPUTSELECT
vs_cdr => sr~20.OUTPUTSELECT
vs_cdr => sr~19.OUTPUTSELECT
vs_cdr => sr~18.OUTPUTSELECT
vs_cdr => sr~17.OUTPUTSELECT
vs_cdr => sr~16.OUTPUTSELECT
vs_cdr => sr~15.OUTPUTSELECT
vs_cdr => sr~14.OUTPUTSELECT
vs_cdr => sr~13.OUTPUTSELECT
vs_cdr => sr~12.OUTPUTSELECT
vs_cdr => sr~11.OUTPUTSELECT
vs_cdr => sr~10.OUTPUTSELECT
vs_cdr => sr~9.OUTPUTSELECT
vs_cdr => sr~8.OUTPUTSELECT
vs_cdr => sr~7.OUTPUTSELECT
vs_cdr => sr~6.OUTPUTSELECT
vs_cdr => sr~5.OUTPUTSELECT
vs_cdr => sr~4.OUTPUTSELECT
vs_cdr => sr~3.OUTPUTSELECT
vs_cdr => sr~2.OUTPUTSELECT
vs_cdr => sr~1.OUTPUTSELECT
vs_cdr => sr~0.OUTPUTSELECT
vs_sdr => sr~80.OUTPUTSELECT
vs_sdr => sr~79.OUTPUTSELECT
vs_sdr => sr~78.OUTPUTSELECT
vs_sdr => sr~77.OUTPUTSELECT
vs_sdr => sr~76.OUTPUTSELECT
vs_sdr => sr~75.OUTPUTSELECT
vs_sdr => sr~74.OUTPUTSELECT
vs_sdr => sr~73.OUTPUTSELECT
vs_sdr => sr~72.OUTPUTSELECT
vs_sdr => sr~71.OUTPUTSELECT
vs_sdr => sr~70.OUTPUTSELECT
vs_sdr => sr~69.OUTPUTSELECT
vs_sdr => sr~68.OUTPUTSELECT
vs_sdr => sr~67.OUTPUTSELECT
vs_sdr => sr~66.OUTPUTSELECT
vs_sdr => sr~65.OUTPUTSELECT
vs_sdr => sr~64.OUTPUTSELECT
vs_sdr => sr~63.OUTPUTSELECT
vs_sdr => sr~62.OUTPUTSELECT
vs_sdr => sr~61.OUTPUTSELECT
vs_sdr => sr~60.OUTPUTSELECT
vs_sdr => sr~59.OUTPUTSELECT
vs_sdr => sr~58.OUTPUTSELECT
vs_sdr => sr~57.OUTPUTSELECT
vs_sdr => sr~56.OUTPUTSELECT
vs_sdr => sr~55.OUTPUTSELECT
vs_sdr => sr~54.OUTPUTSELECT
vs_sdr => sr~53.OUTPUTSELECT
vs_sdr => sr~52.OUTPUTSELECT
vs_sdr => sr~51.OUTPUTSELECT
vs_sdr => sr~50.OUTPUTSELECT
vs_sdr => sr~49.OUTPUTSELECT
vs_sdr => sr~48.OUTPUTSELECT
vs_sdr => sr~47.OUTPUTSELECT
vs_sdr => sr~46.OUTPUTSELECT
vs_sdr => sr~45.OUTPUTSELECT
vs_sdr => sr~44.OUTPUTSELECT
vs_sdr => sr~43.OUTPUTSELECT
vs_uir => DRsize~6.OUTPUTSELECT
vs_uir => DRsize~5.OUTPUTSELECT
vs_uir => DRsize~4.OUTPUTSELECT
vs_uir => DRsize~3.OUTPUTSELECT
vs_uir => DRsize~2.OUTPUTSELECT
vs_uir => DRsize~1.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
clk => clk~0.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr~0.IN1
vs_uir => vs_uir~0.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl~1.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a~2.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a~0.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => din_s1.CLK
clk => dreg[0].CLK
reset_n => din_s1.ACLR
reset_n => dreg[0].ACLR
din => din_s1.DATAIN
dout <= dout~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo~0.IN1
ir_out[0] => ir_out[0]~1.IN1
ir_out[1] => ir_out[1]~0.IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|gige_transport_top|gige_trans_cpu:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr~0.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir~0.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr~0.IN0
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr~0.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr~0.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr~0.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr~0.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_uir~0.IN0
jtag_state_udr => virtual_state_udr~0.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN1
usr1 => virtual_dr_scan.IN1
clr => ~NO_FANOUT~
ena => virtual_ir_scan.IN0
ena => virtual_dr_scan.IN0
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|epcs_flash_controller_0_epcs_control_port_arbitrator:the_epcs_flash_controller_0_epcs_control_port
clk => d1_reasons_to_wait.CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_share_counter[2].CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_share_counter[1].CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_share_counter[0].CLK
clk => epcs_flash_controller_0_epcs_control_port_slavearbiterlockenable.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_epcs_flash_controller_0_epcs_control_port.CLK
clk => last_cycle_cpu_0_data_master_granted_slave_epcs_flash_controller_0_epcs_control_port.CLK
clk => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[1].CLK
clk => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[0].CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_addend[1].CLK
clk => epcs_flash_controller_0_epcs_control_port_arb_addend[0].CLK
clk => epcs_flash_controller_0_epcs_control_port_reg_firsttransfer.CLK
clk => d1_epcs_flash_controller_0_epcs_control_port_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => epcs_flash_controller_0_epcs_control_port_address~8.DATAB
cpu_0_data_master_address_to_slave[3] => epcs_flash_controller_0_epcs_control_port_address~7.DATAB
cpu_0_data_master_address_to_slave[4] => epcs_flash_controller_0_epcs_control_port_address~6.DATAB
cpu_0_data_master_address_to_slave[5] => epcs_flash_controller_0_epcs_control_port_address~5.DATAB
cpu_0_data_master_address_to_slave[6] => epcs_flash_controller_0_epcs_control_port_address~4.DATAB
cpu_0_data_master_address_to_slave[7] => epcs_flash_controller_0_epcs_control_port_address~3.DATAB
cpu_0_data_master_address_to_slave[8] => epcs_flash_controller_0_epcs_control_port_address~2.DATAB
cpu_0_data_master_address_to_slave[9] => epcs_flash_controller_0_epcs_control_port_address~1.DATAB
cpu_0_data_master_address_to_slave[10] => epcs_flash_controller_0_epcs_control_port_address~0.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN38
cpu_0_data_master_address_to_slave[12] => Equal0.IN37
cpu_0_data_master_address_to_slave[13] => Equal0.IN12
cpu_0_data_master_address_to_slave[14] => Equal0.IN11
cpu_0_data_master_address_to_slave[15] => Equal0.IN10
cpu_0_data_master_address_to_slave[16] => Equal0.IN36
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN7
cpu_0_data_master_address_to_slave[20] => Equal0.IN6
cpu_0_data_master_address_to_slave[21] => Equal0.IN5
cpu_0_data_master_address_to_slave[22] => Equal0.IN4
cpu_0_data_master_address_to_slave[23] => Equal0.IN3
cpu_0_data_master_address_to_slave[24] => Equal0.IN2
cpu_0_data_master_address_to_slave[25] => Equal0.IN1
cpu_0_data_master_address_to_slave[26] => Equal0.IN0
cpu_0_data_master_address_to_slave[27] => Equal0.IN35
cpu_0_data_master_read => epcs_flash_controller_0_epcs_control_port_in_a_read_cycle~0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port~0.IN0
cpu_0_data_master_write => in_a_write_cycle.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port~0.IN1
cpu_0_data_master_writedata[0] => epcs_flash_controller_0_epcs_control_port_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => epcs_flash_controller_0_epcs_control_port_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => epcs_flash_controller_0_epcs_control_port_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => epcs_flash_controller_0_epcs_control_port_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => epcs_flash_controller_0_epcs_control_port_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => epcs_flash_controller_0_epcs_control_port_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => epcs_flash_controller_0_epcs_control_port_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => epcs_flash_controller_0_epcs_control_port_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => epcs_flash_controller_0_epcs_control_port_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => epcs_flash_controller_0_epcs_control_port_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => epcs_flash_controller_0_epcs_control_port_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => epcs_flash_controller_0_epcs_control_port_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => epcs_flash_controller_0_epcs_control_port_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => epcs_flash_controller_0_epcs_control_port_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => epcs_flash_controller_0_epcs_control_port_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => epcs_flash_controller_0_epcs_control_port_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => epcs_flash_controller_0_epcs_control_port_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => epcs_flash_controller_0_epcs_control_port_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => epcs_flash_controller_0_epcs_control_port_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => epcs_flash_controller_0_epcs_control_port_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => epcs_flash_controller_0_epcs_control_port_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => epcs_flash_controller_0_epcs_control_port_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => epcs_flash_controller_0_epcs_control_port_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => epcs_flash_controller_0_epcs_control_port_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => epcs_flash_controller_0_epcs_control_port_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => epcs_flash_controller_0_epcs_control_port_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => epcs_flash_controller_0_epcs_control_port_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => epcs_flash_controller_0_epcs_control_port_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => epcs_flash_controller_0_epcs_control_port_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => epcs_flash_controller_0_epcs_control_port_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => epcs_flash_controller_0_epcs_control_port_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => epcs_flash_controller_0_epcs_control_port_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => epcs_flash_controller_0_epcs_control_port_address~8.DATAA
cpu_0_instruction_master_address_to_slave[3] => epcs_flash_controller_0_epcs_control_port_address~7.DATAA
cpu_0_instruction_master_address_to_slave[4] => epcs_flash_controller_0_epcs_control_port_address~6.DATAA
cpu_0_instruction_master_address_to_slave[5] => epcs_flash_controller_0_epcs_control_port_address~5.DATAA
cpu_0_instruction_master_address_to_slave[6] => epcs_flash_controller_0_epcs_control_port_address~4.DATAA
cpu_0_instruction_master_address_to_slave[7] => epcs_flash_controller_0_epcs_control_port_address~3.DATAA
cpu_0_instruction_master_address_to_slave[8] => epcs_flash_controller_0_epcs_control_port_address~2.DATAA
cpu_0_instruction_master_address_to_slave[9] => epcs_flash_controller_0_epcs_control_port_address~1.DATAA
cpu_0_instruction_master_address_to_slave[10] => epcs_flash_controller_0_epcs_control_port_address~0.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal1.IN38
cpu_0_instruction_master_address_to_slave[12] => Equal1.IN37
cpu_0_instruction_master_address_to_slave[13] => Equal1.IN12
cpu_0_instruction_master_address_to_slave[14] => Equal1.IN11
cpu_0_instruction_master_address_to_slave[15] => Equal1.IN10
cpu_0_instruction_master_address_to_slave[16] => Equal1.IN36
cpu_0_instruction_master_address_to_slave[17] => Equal1.IN9
cpu_0_instruction_master_address_to_slave[18] => Equal1.IN8
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN7
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN6
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN5
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN4
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN2
cpu_0_instruction_master_address_to_slave[25] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[26] => Equal1.IN0
cpu_0_instruction_master_address_to_slave[27] => Equal1.IN35
cpu_0_instruction_master_latency_counter => cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port~0.IN0
cpu_0_instruction_master_read => epcs_flash_controller_0_epcs_control_port_in_a_read_cycle~1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port~1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port~1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port~0.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port~0.IN1
epcs_flash_controller_0_epcs_control_port_dataavailable => epcs_flash_controller_0_epcs_control_port_dataavailable_from_sa.DATAIN
epcs_flash_controller_0_epcs_control_port_endofpacket => epcs_flash_controller_0_epcs_control_port_endofpacket_from_sa.DATAIN
epcs_flash_controller_0_epcs_control_port_irq => epcs_flash_controller_0_epcs_control_port_irq_from_sa.DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[0] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[0].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[1] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[1].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[2] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[2].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[3] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[3].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[4] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[4].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[5] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[5].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[6] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[6].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[7] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[7].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[8] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[8].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[9] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[9].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[10] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[10].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[11] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[11].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[12] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[12].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[13] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[13].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[14] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[14].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[15] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[15].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[16] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[16].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[17] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[17].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[18] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[18].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[19] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[19].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[20] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[20].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[21] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[21].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[22] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[22].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[23] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[23].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[24] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[24].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[25] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[25].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[26] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[26].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[27] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[27].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[28] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[28].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[29] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[29].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[30] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[30].DATAIN
epcs_flash_controller_0_epcs_control_port_readdata[31] => epcs_flash_controller_0_epcs_control_port_readdata_from_sa[31].DATAIN
epcs_flash_controller_0_epcs_control_port_readyfordata => epcs_flash_controller_0_epcs_control_port_readyfordata_from_sa.DATAIN
reset_n => epcs_flash_controller_0_epcs_control_port_reset_n.DATAIN
reset_n => epcs_flash_controller_0_epcs_control_port_reg_firsttransfer.PRESET
reset_n => epcs_flash_controller_0_epcs_control_port_arb_addend[0].PRESET
reset_n => epcs_flash_controller_0_epcs_control_port_arb_addend[1].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[0].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_saved_chosen_master_vector[1].ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_epcs_flash_controller_0_epcs_control_port.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_epcs_flash_controller_0_epcs_control_port.ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_slavearbiterlockenable.ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_arb_share_counter[0].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_arb_share_counter[1].ACLR
reset_n => epcs_flash_controller_0_epcs_control_port_arb_share_counter[2].ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_epcs_flash_controller_0_epcs_control_port_end_xfer~reg0.PRESET
cpu_0_data_master_granted_epcs_flash_controller_0_epcs_control_port <= epcs_flash_controller_0_epcs_control_port_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port <= cpu_0_data_master_qualified_request_epcs_flash_controller_0_epcs_control_port~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_epcs_flash_controller_0_epcs_control_port <= <GND>
cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port <= cpu_0_data_master_requests_epcs_flash_controller_0_epcs_control_port~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_epcs_flash_controller_0_epcs_control_port <= epcs_flash_controller_0_epcs_control_port_grant_vector~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port <= cpu_0_instruction_master_qualified_request_epcs_flash_controller_0_epcs_control_port~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port <= cpu_0_instruction_master_read_data_valid_epcs_flash_controller_0_epcs_control_port~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port <= cpu_0_instruction_master_requests_epcs_flash_controller_0_epcs_control_port~1.DB_MAX_OUTPUT_PORT_TYPE
d1_epcs_flash_controller_0_epcs_control_port_end_xfer <= d1_epcs_flash_controller_0_epcs_control_port_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[0] <= epcs_flash_controller_0_epcs_control_port_address~8.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[1] <= epcs_flash_controller_0_epcs_control_port_address~7.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[2] <= epcs_flash_controller_0_epcs_control_port_address~6.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[3] <= epcs_flash_controller_0_epcs_control_port_address~5.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[4] <= epcs_flash_controller_0_epcs_control_port_address~4.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[5] <= epcs_flash_controller_0_epcs_control_port_address~3.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[6] <= epcs_flash_controller_0_epcs_control_port_address~2.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[7] <= epcs_flash_controller_0_epcs_control_port_address~1.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_address[8] <= epcs_flash_controller_0_epcs_control_port_address~0.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_chipselect <= epcs_flash_controller_0_epcs_control_port_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_dataavailable_from_sa <= epcs_flash_controller_0_epcs_control_port_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_endofpacket_from_sa <= epcs_flash_controller_0_epcs_control_port_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_irq_from_sa <= epcs_flash_controller_0_epcs_control_port_irq.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_read_n <= in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[0] <= epcs_flash_controller_0_epcs_control_port_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[1] <= epcs_flash_controller_0_epcs_control_port_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[2] <= epcs_flash_controller_0_epcs_control_port_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[3] <= epcs_flash_controller_0_epcs_control_port_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[4] <= epcs_flash_controller_0_epcs_control_port_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[5] <= epcs_flash_controller_0_epcs_control_port_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[6] <= epcs_flash_controller_0_epcs_control_port_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[7] <= epcs_flash_controller_0_epcs_control_port_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[8] <= epcs_flash_controller_0_epcs_control_port_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[9] <= epcs_flash_controller_0_epcs_control_port_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[10] <= epcs_flash_controller_0_epcs_control_port_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[11] <= epcs_flash_controller_0_epcs_control_port_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[12] <= epcs_flash_controller_0_epcs_control_port_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[13] <= epcs_flash_controller_0_epcs_control_port_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[14] <= epcs_flash_controller_0_epcs_control_port_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[15] <= epcs_flash_controller_0_epcs_control_port_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[16] <= epcs_flash_controller_0_epcs_control_port_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[17] <= epcs_flash_controller_0_epcs_control_port_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[18] <= epcs_flash_controller_0_epcs_control_port_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[19] <= epcs_flash_controller_0_epcs_control_port_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[20] <= epcs_flash_controller_0_epcs_control_port_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[21] <= epcs_flash_controller_0_epcs_control_port_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[22] <= epcs_flash_controller_0_epcs_control_port_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[23] <= epcs_flash_controller_0_epcs_control_port_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[24] <= epcs_flash_controller_0_epcs_control_port_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[25] <= epcs_flash_controller_0_epcs_control_port_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[26] <= epcs_flash_controller_0_epcs_control_port_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[27] <= epcs_flash_controller_0_epcs_control_port_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[28] <= epcs_flash_controller_0_epcs_control_port_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[29] <= epcs_flash_controller_0_epcs_control_port_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[30] <= epcs_flash_controller_0_epcs_control_port_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readdata_from_sa[31] <= epcs_flash_controller_0_epcs_control_port_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_readyfordata_from_sa <= epcs_flash_controller_0_epcs_control_port_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
epcs_flash_controller_0_epcs_control_port_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|epcs_flash_controller_0:the_epcs_flash_controller_0
address[0] => mem_addr[0].IN2
address[1] => mem_addr[1].IN2
address[2] => mem_addr[2].IN2
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
address[8] => epcs_select~0.IN0
chipselect => epcs_select~0.IN1
clk => clk~0.IN2
read_n => read_n~0.IN1
reset_n => reset_n~0.IN1
write_n => write_n~0.IN1
writedata[0] => data_from_cpu[0].IN1
writedata[1] => data_from_cpu[1].IN1
writedata[2] => data_from_cpu[2].IN1
writedata[3] => data_from_cpu[3].IN1
writedata[4] => data_from_cpu[4].IN1
writedata[5] => data_from_cpu[5].IN1
writedata[6] => data_from_cpu[6].IN1
writedata[7] => data_from_cpu[7].IN1
writedata[8] => data_from_cpu[8].IN1
writedata[9] => data_from_cpu[9].IN1
writedata[10] => data_from_cpu[10].IN1
writedata[11] => data_from_cpu[11].IN1
writedata[12] => data_from_cpu[12].IN1
writedata[13] => data_from_cpu[13].IN1
writedata[14] => data_from_cpu[14].IN1
writedata[15] => data_from_cpu[15].IN1
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
dataavailable <= epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.dataavailable
endofpacket <= epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.endofpacket
irq <= epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.irq
readdata[0] <= readdata~31.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata~30.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata~29.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata~28.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata~27.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata~26.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata~25.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata~24.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata~23.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata~22.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata~21.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata~20.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata~19.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata~18.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata~17.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata~16.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata~15.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata~14.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata~13.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata~12.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata~11.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata~10.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata~9.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata~8.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata~7.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata~6.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata~5.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata~4.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata~3.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata~2.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata~1.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata~0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub.readyfordata


|gige_transport_top|gige_trans_cpu:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|epcs_flash_controller_0_sub:the_epcs_flash_controller_0_sub
MISO => MISO_reg~0.DATAA
clk => rd_strobe.CLK
clk => data_rd_strobe.CLK
clk => wr_strobe.CLK
clk => data_wr_strobe.CLK
clk => iEOP_reg.CLK
clk => iE_reg.CLK
clk => iRRDY_reg.CLK
clk => iTRDY_reg.CLK
clk => iTOE_reg.CLK
clk => iROE_reg.CLK
clk => SSO_reg.CLK
clk => irq_reg.CLK
clk => epcs_slave_select_reg[15].CLK
clk => epcs_slave_select_reg[14].CLK
clk => epcs_slave_select_reg[13].CLK
clk => epcs_slave_select_reg[12].CLK
clk => epcs_slave_select_reg[11].CLK
clk => epcs_slave_select_reg[10].CLK
clk => epcs_slave_select_reg[9].CLK
clk => epcs_slave_select_reg[8].CLK
clk => epcs_slave_select_reg[7].CLK
clk => epcs_slave_select_reg[6].CLK
clk => epcs_slave_select_reg[5].CLK
clk => epcs_slave_select_reg[4].CLK
clk => epcs_slave_select_reg[3].CLK
clk => epcs_slave_select_reg[2].CLK
clk => epcs_slave_select_reg[1].CLK
clk => epcs_slave_select_reg[0].CLK
clk => epcs_slave_select_holding_reg[15].CLK
clk => epcs_slave_select_holding_reg[14].CLK
clk => epcs_slave_select_holding_reg[13].CLK
clk => epcs_slave_select_holding_reg[12].CLK
clk => epcs_slave_select_holding_reg[11].CLK
clk => epcs_slave_select_holding_reg[10].CLK
clk => epcs_slave_select_holding_reg[9].CLK
clk => epcs_slave_select_holding_reg[8].CLK
clk => epcs_slave_select_holding_reg[7].CLK
clk => epcs_slave_select_holding_reg[6].CLK
clk => epcs_slave_select_holding_reg[5].CLK
clk => epcs_slave_select_holding_reg[4].CLK
clk => epcs_slave_select_holding_reg[3].CLK
clk => epcs_slave_select_holding_reg[2].CLK
clk => epcs_slave_select_holding_reg[1].CLK
clk => epcs_slave_select_holding_reg[0].CLK
clk => slowcount[2].CLK
clk => slowcount[1].CLK
clk => slowcount[0].CLK
clk => endofpacketvalue_reg[15].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[0].CLK
clk => data_to_cpu[15]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[0]~reg0.CLK
clk => state[4].CLK
clk => state[3].CLK
clk => state[2].CLK
clk => state[1].CLK
clk => state[0].CLK
clk => stateZero.CLK
clk => shift_reg[7].CLK
clk => shift_reg[6].CLK
clk => shift_reg[5].CLK
clk => shift_reg[4].CLK
clk => shift_reg[3].CLK
clk => shift_reg[2].CLK
clk => shift_reg[1].CLK
clk => shift_reg[0].CLK
clk => rx_holding_reg[7].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[0].CLK
clk => EOP.CLK
clk => RRDY.CLK
clk => ROE.CLK
clk => TOE.CLK
clk => tx_holding_reg[7].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_primed.CLK
clk => transmitting.CLK
clk => SCLK_reg.CLK
clk => MISO_reg.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => epcs_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => epcs_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => epcs_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => epcs_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => epcs_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => epcs_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => epcs_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => epcs_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => epcs_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => epcs_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => always6~0.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => epcs_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => epcs_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => epcs_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => epcs_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => epcs_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => epcs_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
epcs_select => p1_wr_strobe~0.IN1
epcs_select => p1_rd_strobe~0.IN1
mem_addr[0] => Equal0.IN31
mem_addr[0] => Equal1.IN0
mem_addr[0] => Equal3.IN31
mem_addr[0] => Equal4.IN0
mem_addr[0] => Equal5.IN31
mem_addr[0] => Equal6.IN0
mem_addr[1] => Equal0.IN30
mem_addr[1] => Equal1.IN31
mem_addr[1] => Equal3.IN0
mem_addr[1] => Equal4.IN1
mem_addr[1] => Equal5.IN0
mem_addr[1] => Equal6.IN31
mem_addr[2] => Equal0.IN29
mem_addr[2] => Equal1.IN30
mem_addr[2] => Equal3.IN30
mem_addr[2] => Equal4.IN31
mem_addr[2] => Equal5.IN1
mem_addr[2] => Equal6.IN1
read_n => p1_rd_strobe.IN1
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => slowcount[2].ACLR
reset_n => epcs_slave_select_holding_reg[0].PRESET
reset_n => epcs_slave_select_holding_reg[1].ACLR
reset_n => epcs_slave_select_holding_reg[2].ACLR
reset_n => epcs_slave_select_holding_reg[3].ACLR
reset_n => epcs_slave_select_holding_reg[4].ACLR
reset_n => epcs_slave_select_holding_reg[5].ACLR
reset_n => epcs_slave_select_holding_reg[6].ACLR
reset_n => epcs_slave_select_holding_reg[7].ACLR
reset_n => epcs_slave_select_holding_reg[8].ACLR
reset_n => epcs_slave_select_holding_reg[9].ACLR
reset_n => epcs_slave_select_holding_reg[10].ACLR
reset_n => epcs_slave_select_holding_reg[11].ACLR
reset_n => epcs_slave_select_holding_reg[12].ACLR
reset_n => epcs_slave_select_holding_reg[13].ACLR
reset_n => epcs_slave_select_holding_reg[14].ACLR
reset_n => epcs_slave_select_holding_reg[15].ACLR
reset_n => epcs_slave_select_reg[0].PRESET
reset_n => epcs_slave_select_reg[1].ACLR
reset_n => epcs_slave_select_reg[2].ACLR
reset_n => epcs_slave_select_reg[3].ACLR
reset_n => epcs_slave_select_reg[4].ACLR
reset_n => epcs_slave_select_reg[5].ACLR
reset_n => epcs_slave_select_reg[6].ACLR
reset_n => epcs_slave_select_reg[7].ACLR
reset_n => epcs_slave_select_reg[8].ACLR
reset_n => epcs_slave_select_reg[9].ACLR
reset_n => epcs_slave_select_reg[10].ACLR
reset_n => epcs_slave_select_reg[11].ACLR
reset_n => epcs_slave_select_reg[12].ACLR
reset_n => epcs_slave_select_reg[13].ACLR
reset_n => epcs_slave_select_reg[14].ACLR
reset_n => epcs_slave_select_reg[15].ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => rd_strobe.ACLR
reset_n => irq_reg.ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => shift_reg[7].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[0].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => EOP.ACLR
reset_n => RRDY.ACLR
reset_n => ROE.ACLR
reset_n => TOE.ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_primed.ACLR
reset_n => transmitting.ACLR
reset_n => SCLK_reg.ACLR
reset_n => MISO_reg.ACLR
write_n => p1_wr_strobe.IN1
MOSI <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
SS_n <= SS_n~1.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[0] <= data_to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[1] <= data_to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[2] <= data_to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[3] <= data_to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[4] <= data_to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[5] <= data_to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[6] <= data_to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[7] <= data_to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[8] <= data_to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[9] <= data_to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[10] <= data_to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[11] <= data_to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[12] <= data_to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[13] <= data_to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[14] <= data_to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[15] <= data_to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= RRDY.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= EOP.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq_reg.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= TRDY~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|tornado_epcs_flash_controller_0_atom:the_tornado_epcs_flash_controller_0_atom
dclkin => the_tornado_spiblock.CLK
oe => the_tornado_spiblock.OE
scein => the_tornado_spiblock.SCEIN
sdoin => the_tornado_spiblock.SDOIN
data0out <= the_tornado_spiblock.DATAOUT


|gige_transport_top|gige_trans_cpu:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mh41:auto_generated.address_a[0]
address_a[1] => altsyncram_mh41:auto_generated.address_a[1]
address_a[2] => altsyncram_mh41:auto_generated.address_a[2]
address_a[3] => altsyncram_mh41:auto_generated.address_a[3]
address_a[4] => altsyncram_mh41:auto_generated.address_a[4]
address_a[5] => altsyncram_mh41:auto_generated.address_a[5]
address_a[6] => altsyncram_mh41:auto_generated.address_a[6]
address_a[7] => altsyncram_mh41:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mh41:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mh41:auto_generated.q_a[0]
q_a[1] <= altsyncram_mh41:auto_generated.q_a[1]
q_a[2] <= altsyncram_mh41:auto_generated.q_a[2]
q_a[3] <= altsyncram_mh41:auto_generated.q_a[3]
q_a[4] <= altsyncram_mh41:auto_generated.q_a[4]
q_a[5] <= altsyncram_mh41:auto_generated.q_a[5]
q_a[6] <= altsyncram_mh41:auto_generated.q_a[6]
q_a[7] <= altsyncram_mh41:auto_generated.q_a[7]
q_a[8] <= altsyncram_mh41:auto_generated.q_a[8]
q_a[9] <= altsyncram_mh41:auto_generated.q_a[9]
q_a[10] <= altsyncram_mh41:auto_generated.q_a[10]
q_a[11] <= altsyncram_mh41:auto_generated.q_a[11]
q_a[12] <= altsyncram_mh41:auto_generated.q_a[12]
q_a[13] <= altsyncram_mh41:auto_generated.q_a[13]
q_a[14] <= altsyncram_mh41:auto_generated.q_a[14]
q_a[15] <= altsyncram_mh41:auto_generated.q_a[15]
q_a[16] <= altsyncram_mh41:auto_generated.q_a[16]
q_a[17] <= altsyncram_mh41:auto_generated.q_a[17]
q_a[18] <= altsyncram_mh41:auto_generated.q_a[18]
q_a[19] <= altsyncram_mh41:auto_generated.q_a[19]
q_a[20] <= altsyncram_mh41:auto_generated.q_a[20]
q_a[21] <= altsyncram_mh41:auto_generated.q_a[21]
q_a[22] <= altsyncram_mh41:auto_generated.q_a[22]
q_a[23] <= altsyncram_mh41:auto_generated.q_a[23]
q_a[24] <= altsyncram_mh41:auto_generated.q_a[24]
q_a[25] <= altsyncram_mh41:auto_generated.q_a[25]
q_a[26] <= altsyncram_mh41:auto_generated.q_a[26]
q_a[27] <= altsyncram_mh41:auto_generated.q_a[27]
q_a[28] <= altsyncram_mh41:auto_generated.q_a[28]
q_a[29] <= altsyncram_mh41:auto_generated.q_a[29]
q_a[30] <= altsyncram_mh41:auto_generated.q_a[30]
q_a[31] <= altsyncram_mh41:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|epcs_flash_controller_0:the_epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_mh41:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|gige_transport_top|gige_trans_cpu:inst|export_in_avs_arbitrator:the_export_in_avs
clk => d1_reasons_to_wait.CLK
clk => d1_export_in_avs_end_xfer~reg0.CLK
clk => export_in_avs_wait_counter.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => export_in_avs_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => export_in_avs_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => export_in_avs_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => export_in_avs_address[3].DATAIN
cpu_0_data_master_address_to_slave[6] => export_in_avs_address[4].DATAIN
cpu_0_data_master_address_to_slave[7] => export_in_avs_address[5].DATAIN
cpu_0_data_master_address_to_slave[8] => export_in_avs_address[6].DATAIN
cpu_0_data_master_address_to_slave[9] => export_in_avs_address[7].DATAIN
cpu_0_data_master_address_to_slave[10] => export_in_avs_address[8].DATAIN
cpu_0_data_master_address_to_slave[11] => Equal0.IN25
cpu_0_data_master_address_to_slave[12] => Equal0.IN26
cpu_0_data_master_address_to_slave[13] => Equal0.IN0
cpu_0_data_master_address_to_slave[14] => Equal0.IN27
cpu_0_data_master_address_to_slave[15] => Equal0.IN28
cpu_0_data_master_address_to_slave[16] => Equal0.IN1
cpu_0_data_master_address_to_slave[17] => Equal0.IN29
cpu_0_data_master_address_to_slave[18] => Equal0.IN30
cpu_0_data_master_address_to_slave[19] => Equal0.IN31
cpu_0_data_master_address_to_slave[20] => Equal0.IN32
cpu_0_data_master_address_to_slave[21] => Equal0.IN33
cpu_0_data_master_address_to_slave[22] => Equal0.IN34
cpu_0_data_master_address_to_slave[23] => Equal0.IN35
cpu_0_data_master_address_to_slave[24] => Equal0.IN36
cpu_0_data_master_address_to_slave[25] => Equal0.IN37
cpu_0_data_master_address_to_slave[26] => Equal0.IN38
cpu_0_data_master_address_to_slave[27] => Equal0.IN2
cpu_0_data_master_read => export_in_avs_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_export_in_avs~0.IN0
cpu_0_data_master_write => export_in_avs_in_a_write_cycle.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_export_in_avs~0.IN1
cpu_0_data_master_writedata[0] => export_in_avs_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => export_in_avs_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => export_in_avs_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => export_in_avs_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => export_in_avs_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => export_in_avs_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => export_in_avs_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => export_in_avs_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => export_in_avs_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => export_in_avs_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => export_in_avs_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => export_in_avs_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => export_in_avs_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => export_in_avs_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => export_in_avs_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => export_in_avs_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => export_in_avs_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => export_in_avs_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => export_in_avs_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => export_in_avs_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => export_in_avs_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => export_in_avs_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => export_in_avs_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => export_in_avs_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => export_in_avs_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => export_in_avs_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => export_in_avs_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => export_in_avs_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => export_in_avs_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => export_in_avs_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => export_in_avs_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => export_in_avs_writedata[31].DATAIN
export_in_avs_readdata[0] => export_in_avs_readdata_from_sa[0].DATAIN
export_in_avs_readdata[1] => export_in_avs_readdata_from_sa[1].DATAIN
export_in_avs_readdata[2] => export_in_avs_readdata_from_sa[2].DATAIN
export_in_avs_readdata[3] => export_in_avs_readdata_from_sa[3].DATAIN
export_in_avs_readdata[4] => export_in_avs_readdata_from_sa[4].DATAIN
export_in_avs_readdata[5] => export_in_avs_readdata_from_sa[5].DATAIN
export_in_avs_readdata[6] => export_in_avs_readdata_from_sa[6].DATAIN
export_in_avs_readdata[7] => export_in_avs_readdata_from_sa[7].DATAIN
export_in_avs_readdata[8] => export_in_avs_readdata_from_sa[8].DATAIN
export_in_avs_readdata[9] => export_in_avs_readdata_from_sa[9].DATAIN
export_in_avs_readdata[10] => export_in_avs_readdata_from_sa[10].DATAIN
export_in_avs_readdata[11] => export_in_avs_readdata_from_sa[11].DATAIN
export_in_avs_readdata[12] => export_in_avs_readdata_from_sa[12].DATAIN
export_in_avs_readdata[13] => export_in_avs_readdata_from_sa[13].DATAIN
export_in_avs_readdata[14] => export_in_avs_readdata_from_sa[14].DATAIN
export_in_avs_readdata[15] => export_in_avs_readdata_from_sa[15].DATAIN
export_in_avs_readdata[16] => export_in_avs_readdata_from_sa[16].DATAIN
export_in_avs_readdata[17] => export_in_avs_readdata_from_sa[17].DATAIN
export_in_avs_readdata[18] => export_in_avs_readdata_from_sa[18].DATAIN
export_in_avs_readdata[19] => export_in_avs_readdata_from_sa[19].DATAIN
export_in_avs_readdata[20] => export_in_avs_readdata_from_sa[20].DATAIN
export_in_avs_readdata[21] => export_in_avs_readdata_from_sa[21].DATAIN
export_in_avs_readdata[22] => export_in_avs_readdata_from_sa[22].DATAIN
export_in_avs_readdata[23] => export_in_avs_readdata_from_sa[23].DATAIN
export_in_avs_readdata[24] => export_in_avs_readdata_from_sa[24].DATAIN
export_in_avs_readdata[25] => export_in_avs_readdata_from_sa[25].DATAIN
export_in_avs_readdata[26] => export_in_avs_readdata_from_sa[26].DATAIN
export_in_avs_readdata[27] => export_in_avs_readdata_from_sa[27].DATAIN
export_in_avs_readdata[28] => export_in_avs_readdata_from_sa[28].DATAIN
export_in_avs_readdata[29] => export_in_avs_readdata_from_sa[29].DATAIN
export_in_avs_readdata[30] => export_in_avs_readdata_from_sa[30].DATAIN
export_in_avs_readdata[31] => export_in_avs_readdata_from_sa[31].DATAIN
reset_n => export_in_avs_wait_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_export_in_avs_end_xfer~reg0.PRESET
cpu_0_data_master_granted_export_in_avs <= cpu_0_data_master_requests_export_in_avs~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_export_in_avs <= cpu_0_data_master_requests_export_in_avs~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_export_in_avs <= <GND>
cpu_0_data_master_requests_export_in_avs <= cpu_0_data_master_requests_export_in_avs~1.DB_MAX_OUTPUT_PORT_TYPE
d1_export_in_avs_end_xfer <= d1_export_in_avs_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_address[3] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_address[4] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_address[5] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_address[6] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_address[7] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_address[8] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_chipselect_n <= cpu_0_data_master_requests_export_in_avs~1.DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_read_n <= export_in_avs_read_n~1.DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[0] <= export_in_avs_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[1] <= export_in_avs_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[2] <= export_in_avs_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[3] <= export_in_avs_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[4] <= export_in_avs_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[5] <= export_in_avs_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[6] <= export_in_avs_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[7] <= export_in_avs_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[8] <= export_in_avs_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[9] <= export_in_avs_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[10] <= export_in_avs_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[11] <= export_in_avs_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[12] <= export_in_avs_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[13] <= export_in_avs_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[14] <= export_in_avs_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[15] <= export_in_avs_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[16] <= export_in_avs_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[17] <= export_in_avs_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[18] <= export_in_avs_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[19] <= export_in_avs_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[20] <= export_in_avs_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[21] <= export_in_avs_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[22] <= export_in_avs_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[23] <= export_in_avs_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[24] <= export_in_avs_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[25] <= export_in_avs_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[26] <= export_in_avs_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[27] <= export_in_avs_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[28] <= export_in_avs_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[29] <= export_in_avs_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[30] <= export_in_avs_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_readdata_from_sa[31] <= export_in_avs_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_wait_counter_eq_0 <= export_in_avs_wait_counter.DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_write_n <= export_in_avs_write_n~1.DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
export_in_avs_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|export:the_export
clk => clk~0.IN1
in_avs_chipselect_n => in_avs_chipselect_n~0.IN1
in_avs_write_n => in_avs_write_n~0.IN1
in_avs_read_n => in_avs_read_n~0.IN1
in_avs_address[0] => in_avs_address[0]~8.IN1
in_avs_address[1] => in_avs_address[1]~7.IN1
in_avs_address[2] => in_avs_address[2]~6.IN1
in_avs_address[3] => in_avs_address[3]~5.IN1
in_avs_address[4] => in_avs_address[4]~4.IN1
in_avs_address[5] => in_avs_address[5]~3.IN1
in_avs_address[6] => in_avs_address[6]~2.IN1
in_avs_address[7] => in_avs_address[7]~1.IN1
in_avs_address[8] => in_avs_address[8]~0.IN1
in_avs_writedata[0] => in_avs_writedata[0]~31.IN1
in_avs_writedata[1] => in_avs_writedata[1]~30.IN1
in_avs_writedata[2] => in_avs_writedata[2]~29.IN1
in_avs_writedata[3] => in_avs_writedata[3]~28.IN1
in_avs_writedata[4] => in_avs_writedata[4]~27.IN1
in_avs_writedata[5] => in_avs_writedata[5]~26.IN1
in_avs_writedata[6] => in_avs_writedata[6]~25.IN1
in_avs_writedata[7] => in_avs_writedata[7]~24.IN1
in_avs_writedata[8] => in_avs_writedata[8]~23.IN1
in_avs_writedata[9] => in_avs_writedata[9]~22.IN1
in_avs_writedata[10] => in_avs_writedata[10]~21.IN1
in_avs_writedata[11] => in_avs_writedata[11]~20.IN1
in_avs_writedata[12] => in_avs_writedata[12]~19.IN1
in_avs_writedata[13] => in_avs_writedata[13]~18.IN1
in_avs_writedata[14] => in_avs_writedata[14]~17.IN1
in_avs_writedata[15] => in_avs_writedata[15]~16.IN1
in_avs_writedata[16] => in_avs_writedata[16]~15.IN1
in_avs_writedata[17] => in_avs_writedata[17]~14.IN1
in_avs_writedata[18] => in_avs_writedata[18]~13.IN1
in_avs_writedata[19] => in_avs_writedata[19]~12.IN1
in_avs_writedata[20] => in_avs_writedata[20]~11.IN1
in_avs_writedata[21] => in_avs_writedata[21]~10.IN1
in_avs_writedata[22] => in_avs_writedata[22]~9.IN1
in_avs_writedata[23] => in_avs_writedata[23]~8.IN1
in_avs_writedata[24] => in_avs_writedata[24]~7.IN1
in_avs_writedata[25] => in_avs_writedata[25]~6.IN1
in_avs_writedata[26] => in_avs_writedata[26]~5.IN1
in_avs_writedata[27] => in_avs_writedata[27]~4.IN1
in_avs_writedata[28] => in_avs_writedata[28]~3.IN1
in_avs_writedata[29] => in_avs_writedata[29]~2.IN1
in_avs_writedata[30] => in_avs_writedata[30]~1.IN1
in_avs_writedata[31] => in_avs_writedata[31]~0.IN1
in_avs_readdata[0] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[1] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[2] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[3] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[4] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[5] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[6] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[7] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[8] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[9] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[10] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[11] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[12] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[13] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[14] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[15] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[16] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[17] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[18] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[19] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[20] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[21] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[22] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[23] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[24] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[25] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[26] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[27] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[28] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[29] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[30] <= avalon_slave_export_v2:export_inst.in_avs_readdata
in_avs_readdata[31] <= avalon_slave_export_v2:export_inst.in_avs_readdata
wr_n <= avalon_slave_export_v2:export_inst.wr_n
rd_n <= avalon_slave_export_v2:export_inst.rd_n
addr[0] <= avalon_slave_export_v2:export_inst.addr
addr[1] <= avalon_slave_export_v2:export_inst.addr
addr[2] <= avalon_slave_export_v2:export_inst.addr
addr[3] <= avalon_slave_export_v2:export_inst.addr
addr[4] <= avalon_slave_export_v2:export_inst.addr
addr[5] <= avalon_slave_export_v2:export_inst.addr
addr[6] <= avalon_slave_export_v2:export_inst.addr
addr[7] <= avalon_slave_export_v2:export_inst.addr
addr[8] <= avalon_slave_export_v2:export_inst.addr
wdata[0] <= avalon_slave_export_v2:export_inst.wdata
wdata[1] <= avalon_slave_export_v2:export_inst.wdata
wdata[2] <= avalon_slave_export_v2:export_inst.wdata
wdata[3] <= avalon_slave_export_v2:export_inst.wdata
wdata[4] <= avalon_slave_export_v2:export_inst.wdata
wdata[5] <= avalon_slave_export_v2:export_inst.wdata
wdata[6] <= avalon_slave_export_v2:export_inst.wdata
wdata[7] <= avalon_slave_export_v2:export_inst.wdata
wdata[8] <= avalon_slave_export_v2:export_inst.wdata
wdata[9] <= avalon_slave_export_v2:export_inst.wdata
wdata[10] <= avalon_slave_export_v2:export_inst.wdata
wdata[11] <= avalon_slave_export_v2:export_inst.wdata
wdata[12] <= avalon_slave_export_v2:export_inst.wdata
wdata[13] <= avalon_slave_export_v2:export_inst.wdata
wdata[14] <= avalon_slave_export_v2:export_inst.wdata
wdata[15] <= avalon_slave_export_v2:export_inst.wdata
wdata[16] <= avalon_slave_export_v2:export_inst.wdata
wdata[17] <= avalon_slave_export_v2:export_inst.wdata
wdata[18] <= avalon_slave_export_v2:export_inst.wdata
wdata[19] <= avalon_slave_export_v2:export_inst.wdata
wdata[20] <= avalon_slave_export_v2:export_inst.wdata
wdata[21] <= avalon_slave_export_v2:export_inst.wdata
wdata[22] <= avalon_slave_export_v2:export_inst.wdata
wdata[23] <= avalon_slave_export_v2:export_inst.wdata
wdata[24] <= avalon_slave_export_v2:export_inst.wdata
wdata[25] <= avalon_slave_export_v2:export_inst.wdata
wdata[26] <= avalon_slave_export_v2:export_inst.wdata
wdata[27] <= avalon_slave_export_v2:export_inst.wdata
wdata[28] <= avalon_slave_export_v2:export_inst.wdata
wdata[29] <= avalon_slave_export_v2:export_inst.wdata
wdata[30] <= avalon_slave_export_v2:export_inst.wdata
wdata[31] <= avalon_slave_export_v2:export_inst.wdata
rdata[0] => rdata[0]~31.IN1
rdata[1] => rdata[1]~30.IN1
rdata[2] => rdata[2]~29.IN1
rdata[3] => rdata[3]~28.IN1
rdata[4] => rdata[4]~27.IN1
rdata[5] => rdata[5]~26.IN1
rdata[6] => rdata[6]~25.IN1
rdata[7] => rdata[7]~24.IN1
rdata[8] => rdata[8]~23.IN1
rdata[9] => rdata[9]~22.IN1
rdata[10] => rdata[10]~21.IN1
rdata[11] => rdata[11]~20.IN1
rdata[12] => rdata[12]~19.IN1
rdata[13] => rdata[13]~18.IN1
rdata[14] => rdata[14]~17.IN1
rdata[15] => rdata[15]~16.IN1
rdata[16] => rdata[16]~15.IN1
rdata[17] => rdata[17]~14.IN1
rdata[18] => rdata[18]~13.IN1
rdata[19] => rdata[19]~12.IN1
rdata[20] => rdata[20]~11.IN1
rdata[21] => rdata[21]~10.IN1
rdata[22] => rdata[22]~9.IN1
rdata[23] => rdata[23]~8.IN1
rdata[24] => rdata[24]~7.IN1
rdata[25] => rdata[25]~6.IN1
rdata[26] => rdata[26]~5.IN1
rdata[27] => rdata[27]~4.IN1
rdata[28] => rdata[28]~3.IN1
rdata[29] => rdata[29]~2.IN1
rdata[30] => rdata[30]~1.IN1
rdata[31] => rdata[31]~0.IN1


|gige_transport_top|gige_trans_cpu:inst|export:the_export|avalon_slave_export_v2:export_inst
clk => wr_n~reg0.CLK
clk => rd_n~reg0.CLK
clk => addr[8]~reg0.CLK
clk => addr[7]~reg0.CLK
clk => addr[6]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[0]~reg0.CLK
clk => wdata[31]~reg0.CLK
clk => wdata[30]~reg0.CLK
clk => wdata[29]~reg0.CLK
clk => wdata[28]~reg0.CLK
clk => wdata[27]~reg0.CLK
clk => wdata[26]~reg0.CLK
clk => wdata[25]~reg0.CLK
clk => wdata[24]~reg0.CLK
clk => wdata[23]~reg0.CLK
clk => wdata[22]~reg0.CLK
clk => wdata[21]~reg0.CLK
clk => wdata[20]~reg0.CLK
clk => wdata[19]~reg0.CLK
clk => wdata[18]~reg0.CLK
clk => wdata[17]~reg0.CLK
clk => wdata[16]~reg0.CLK
clk => wdata[15]~reg0.CLK
clk => wdata[14]~reg0.CLK
clk => wdata[13]~reg0.CLK
clk => wdata[12]~reg0.CLK
clk => wdata[11]~reg0.CLK
clk => wdata[10]~reg0.CLK
clk => wdata[9]~reg0.CLK
clk => wdata[8]~reg0.CLK
clk => wdata[7]~reg0.CLK
clk => wdata[6]~reg0.CLK
clk => wdata[5]~reg0.CLK
clk => wdata[4]~reg0.CLK
clk => wdata[3]~reg0.CLK
clk => wdata[2]~reg0.CLK
clk => wdata[1]~reg0.CLK
clk => wdata[0]~reg0.CLK
in_avs_chipselect_n => always1~0.IN0
in_avs_chipselect_n => always0~0.IN0
in_avs_write_n => always0~0.IN1
in_avs_read_n => always1~0.IN1
in_avs_address[0] => addr[0]~reg0.DATAIN
in_avs_address[1] => addr[1]~reg0.DATAIN
in_avs_address[2] => addr[2]~reg0.DATAIN
in_avs_address[3] => addr[3]~reg0.DATAIN
in_avs_address[4] => addr[4]~reg0.DATAIN
in_avs_address[5] => addr[5]~reg0.DATAIN
in_avs_address[6] => addr[6]~reg0.DATAIN
in_avs_address[7] => addr[7]~reg0.DATAIN
in_avs_address[8] => addr[8]~reg0.DATAIN
in_avs_writedata[0] => wdata[0]~reg0.DATAIN
in_avs_writedata[1] => wdata[1]~reg0.DATAIN
in_avs_writedata[2] => wdata[2]~reg0.DATAIN
in_avs_writedata[3] => wdata[3]~reg0.DATAIN
in_avs_writedata[4] => wdata[4]~reg0.DATAIN
in_avs_writedata[5] => wdata[5]~reg0.DATAIN
in_avs_writedata[6] => wdata[6]~reg0.DATAIN
in_avs_writedata[7] => wdata[7]~reg0.DATAIN
in_avs_writedata[8] => wdata[8]~reg0.DATAIN
in_avs_writedata[9] => wdata[9]~reg0.DATAIN
in_avs_writedata[10] => wdata[10]~reg0.DATAIN
in_avs_writedata[11] => wdata[11]~reg0.DATAIN
in_avs_writedata[12] => wdata[12]~reg0.DATAIN
in_avs_writedata[13] => wdata[13]~reg0.DATAIN
in_avs_writedata[14] => wdata[14]~reg0.DATAIN
in_avs_writedata[15] => wdata[15]~reg0.DATAIN
in_avs_writedata[16] => wdata[16]~reg0.DATAIN
in_avs_writedata[17] => wdata[17]~reg0.DATAIN
in_avs_writedata[18] => wdata[18]~reg0.DATAIN
in_avs_writedata[19] => wdata[19]~reg0.DATAIN
in_avs_writedata[20] => wdata[20]~reg0.DATAIN
in_avs_writedata[21] => wdata[21]~reg0.DATAIN
in_avs_writedata[22] => wdata[22]~reg0.DATAIN
in_avs_writedata[23] => wdata[23]~reg0.DATAIN
in_avs_writedata[24] => wdata[24]~reg0.DATAIN
in_avs_writedata[25] => wdata[25]~reg0.DATAIN
in_avs_writedata[26] => wdata[26]~reg0.DATAIN
in_avs_writedata[27] => wdata[27]~reg0.DATAIN
in_avs_writedata[28] => wdata[28]~reg0.DATAIN
in_avs_writedata[29] => wdata[29]~reg0.DATAIN
in_avs_writedata[30] => wdata[30]~reg0.DATAIN
in_avs_writedata[31] => wdata[31]~reg0.DATAIN
in_avs_readdata[0] <= rdata[0].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[1] <= rdata[1].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[2] <= rdata[2].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[3] <= rdata[3].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[4] <= rdata[4].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[5] <= rdata[5].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[6] <= rdata[6].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[7] <= rdata[7].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[8] <= rdata[8].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[9] <= rdata[9].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[10] <= rdata[10].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[11] <= rdata[11].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[12] <= rdata[12].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[13] <= rdata[13].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[14] <= rdata[14].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[15] <= rdata[15].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[16] <= rdata[16].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[17] <= rdata[17].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[18] <= rdata[18].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[19] <= rdata[19].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[20] <= rdata[20].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[21] <= rdata[21].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[22] <= rdata[22].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[23] <= rdata[23].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[24] <= rdata[24].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[25] <= rdata[25].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[26] <= rdata[26].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[27] <= rdata[27].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[28] <= rdata[28].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[29] <= rdata[29].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[30] <= rdata[30].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[31] <= rdata[31].DB_MAX_OUTPUT_PORT_TYPE
wr_n <= wr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_n <= rd_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[0] <= wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[1] <= wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[2] <= wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[3] <= wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[4] <= wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[5] <= wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[6] <= wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[7] <= wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[8] <= wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[9] <= wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[10] <= wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[11] <= wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[12] <= wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[13] <= wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[14] <= wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[15] <= wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[16] <= wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[17] <= wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[18] <= wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[19] <= wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[20] <= wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[21] <= wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[22] <= wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[23] <= wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[24] <= wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[25] <= wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[26] <= wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[27] <= wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[28] <= wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[29] <= wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[30] <= wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[31] <= wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[0] => in_avs_readdata[0].DATAIN
rdata[1] => in_avs_readdata[1].DATAIN
rdata[2] => in_avs_readdata[2].DATAIN
rdata[3] => in_avs_readdata[3].DATAIN
rdata[4] => in_avs_readdata[4].DATAIN
rdata[5] => in_avs_readdata[5].DATAIN
rdata[6] => in_avs_readdata[6].DATAIN
rdata[7] => in_avs_readdata[7].DATAIN
rdata[8] => in_avs_readdata[8].DATAIN
rdata[9] => in_avs_readdata[9].DATAIN
rdata[10] => in_avs_readdata[10].DATAIN
rdata[11] => in_avs_readdata[11].DATAIN
rdata[12] => in_avs_readdata[12].DATAIN
rdata[13] => in_avs_readdata[13].DATAIN
rdata[14] => in_avs_readdata[14].DATAIN
rdata[15] => in_avs_readdata[15].DATAIN
rdata[16] => in_avs_readdata[16].DATAIN
rdata[17] => in_avs_readdata[17].DATAIN
rdata[18] => in_avs_readdata[18].DATAIN
rdata[19] => in_avs_readdata[19].DATAIN
rdata[20] => in_avs_readdata[20].DATAIN
rdata[21] => in_avs_readdata[21].DATAIN
rdata[22] => in_avs_readdata[22].DATAIN
rdata[23] => in_avs_readdata[23].DATAIN
rdata[24] => in_avs_readdata[24].DATAIN
rdata[25] => in_avs_readdata[25].DATAIN
rdata[26] => in_avs_readdata[26].DATAIN
rdata[27] => in_avs_readdata[27].DATAIN
rdata[28] => in_avs_readdata[28].DATAIN
rdata[29] => in_avs_readdata[29].DATAIN
rdata[30] => in_avs_readdata[30].DATAIN
rdata[31] => in_avs_readdata[31].DATAIN


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave
clk => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => jtag_uart_0_avalon_jtag_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN11
cpu_0_data_master_address_to_slave[4] => Equal0.IN12
cpu_0_data_master_address_to_slave[5] => Equal0.IN13
cpu_0_data_master_address_to_slave[6] => Equal0.IN14
cpu_0_data_master_address_to_slave[7] => Equal0.IN0
cpu_0_data_master_address_to_slave[8] => Equal0.IN15
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN18
cpu_0_data_master_address_to_slave[12] => Equal0.IN1
cpu_0_data_master_address_to_slave[13] => Equal0.IN2
cpu_0_data_master_address_to_slave[14] => Equal0.IN19
cpu_0_data_master_address_to_slave[15] => Equal0.IN20
cpu_0_data_master_address_to_slave[16] => Equal0.IN3
cpu_0_data_master_address_to_slave[17] => Equal0.IN21
cpu_0_data_master_address_to_slave[18] => Equal0.IN22
cpu_0_data_master_address_to_slave[19] => Equal0.IN23
cpu_0_data_master_address_to_slave[20] => Equal0.IN24
cpu_0_data_master_address_to_slave[21] => Equal0.IN25
cpu_0_data_master_address_to_slave[22] => Equal0.IN26
cpu_0_data_master_address_to_slave[23] => Equal0.IN27
cpu_0_data_master_address_to_slave[24] => Equal0.IN28
cpu_0_data_master_address_to_slave[25] => Equal0.IN29
cpu_0_data_master_address_to_slave[26] => Equal0.IN30
cpu_0_data_master_address_to_slave[27] => Equal0.IN4
cpu_0_data_master_read => jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave~0.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~0.IN0
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave~0.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave~1.IN0
cpu_0_data_master_write => jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.IN0
cpu_0_data_master_write => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave~1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~0.IN1
cpu_0_data_master_writedata[0] => jtag_uart_0_avalon_jtag_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => jtag_uart_0_avalon_jtag_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => jtag_uart_0_avalon_jtag_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => jtag_uart_0_avalon_jtag_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => jtag_uart_0_avalon_jtag_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => jtag_uart_0_avalon_jtag_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => jtag_uart_0_avalon_jtag_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => jtag_uart_0_avalon_jtag_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => jtag_uart_0_avalon_jtag_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => jtag_uart_0_avalon_jtag_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => jtag_uart_0_avalon_jtag_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => jtag_uart_0_avalon_jtag_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => jtag_uart_0_avalon_jtag_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => jtag_uart_0_avalon_jtag_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => jtag_uart_0_avalon_jtag_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => jtag_uart_0_avalon_jtag_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => jtag_uart_0_avalon_jtag_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => jtag_uart_0_avalon_jtag_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => jtag_uart_0_avalon_jtag_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => jtag_uart_0_avalon_jtag_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => jtag_uart_0_avalon_jtag_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => jtag_uart_0_avalon_jtag_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => jtag_uart_0_avalon_jtag_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => jtag_uart_0_avalon_jtag_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => jtag_uart_0_avalon_jtag_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => jtag_uart_0_avalon_jtag_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => jtag_uart_0_avalon_jtag_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => jtag_uart_0_avalon_jtag_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => jtag_uart_0_avalon_jtag_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => jtag_uart_0_avalon_jtag_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => jtag_uart_0_avalon_jtag_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => jtag_uart_0_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_0_avalon_jtag_slave_dataavailable => jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_irq => jtag_uart_0_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[0] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[1] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[2] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[3] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[4] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[5] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[6] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[7] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[8] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[9] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[10] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[11] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[12] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[13] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[14] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[15] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[16] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[17] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[18] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[19] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[20] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[21] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[22] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[23] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[24] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[25] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[26] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[27] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[28] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[29] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[30] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[31] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_0_avalon_jtag_slave_readyfordata => jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_write.IN0
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_read.IN0
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_0_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave <= <GND>
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave~1.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_0_avalon_jtag_slave_end_xfer <= d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_chipselect <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave~3.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_0_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_irq_from_sa <= jtag_uart_0_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_read_n <= jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_0_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_0_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_0_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_0_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_0_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_0_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_0_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_0_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_0_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_0_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_0_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_0_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_0_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_0_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_0_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_0_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_0_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_0_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_0_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_0_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_0_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_0_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_0_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_0_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_0_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_0_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_0_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_0_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_0_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_0_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_0_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_0_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_0_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_0_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_write_n <= jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0
av_address => rvalid~0.OUTPUTSELECT
av_address => woverflow~0.OUTPUTSELECT
av_address => fifo_wr~0.OUTPUTSELECT
av_address => ac~2.OUTPUTSELECT
av_address => ien_AE~0.OUTPUTSELECT
av_address => ien_AF~0.OUTPUTSELECT
av_address => read_0~0.DATAB
av_address => fifo_rd~2.IN0
av_chipselect => fifo_rd~0.IN0
av_chipselect => always2~3.IN0
av_chipselect => always2~0.IN1
av_chipselect => av_waitrequest~1.IN0
av_read_n => av_waitrequest~0.IN1
av_read_n => always2~3.IN1
av_read_n => fifo_rd~0.IN1
av_write_n => av_waitrequest~0.IN0
av_write_n => always2~0.IN0
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2~2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk~0.IN3
rst_n => rst_n~0.IN2
av_irq <= av_irq~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata~14.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata~13.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata~12.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata~11.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata~10.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata~9.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata~8.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata~7.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata~6.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata~5.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata~4.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata~3.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata~2.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata~1.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata~0.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w
clk => clk~0.IN1
fifo_clear => fifo_clear~0.IN1
fifo_wdata[0] => fifo_wdata[0]~7.IN1
fifo_wdata[1] => fifo_wdata[1]~6.IN1
fifo_wdata[2] => fifo_wdata[2]~5.IN1
fifo_wdata[3] => fifo_wdata[3]~4.IN1
fifo_wdata[4] => fifo_wdata[4]~3.IN1
fifo_wdata[5] => fifo_wdata[5]~2.IN1
fifo_wdata[6] => fifo_wdata[6]~1.IN1
fifo_wdata[7] => fifo_wdata[7]~0.IN1
fifo_wr => fifo_wr~0.IN1
rd_wfifo => rd_wfifo~0.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => a_f2fifo:subfifo.data[0]
data[1] => a_f2fifo:subfifo.data[1]
data[2] => a_f2fifo:subfifo.data[2]
data[3] => a_f2fifo:subfifo.data[3]
data[4] => a_f2fifo:subfifo.data[4]
data[5] => a_f2fifo:subfifo.data[5]
data[6] => a_f2fifo:subfifo.data[6]
data[7] => a_f2fifo:subfifo.data[7]
q[0] <= a_f2fifo:subfifo.q[0]
q[1] <= a_f2fifo:subfifo.q[1]
q[2] <= a_f2fifo:subfifo.q[2]
q[3] <= a_f2fifo:subfifo.q[3]
q[4] <= a_f2fifo:subfifo.q[4]
q[5] <= a_f2fifo:subfifo.q[5]
q[6] <= a_f2fifo:subfifo.q[6]
q[7] <= a_f2fifo:subfifo.q[7]
wrreq => a_f2fifo:subfifo.wreq
rdreq => a_f2fifo:subfifo.rreq
clock => a_f2fifo:subfifo.clock
aclr => a_f2fifo:subfifo.aclr
sclr => a_f2fifo:subfifo.sclr
empty <= a_f2fifo:subfifo.empty
full <= a_f2fifo:subfifo.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= a_f2fifo:subfifo.usedw[0]
usedw[1] <= a_f2fifo:subfifo.usedw[1]
usedw[2] <= a_f2fifo:subfifo.usedw[2]
usedw[3] <= a_f2fifo:subfifo.usedw[3]
usedw[4] <= a_f2fifo:subfifo.usedw[4]
usedw[5] <= a_f2fifo:subfifo.usedw[5]


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo
data[0] => lpm_ff:$00128.data[0]
data[1] => lpm_ff:$00128.data[1]
data[2] => lpm_ff:$00128.data[2]
data[3] => lpm_ff:$00128.data[3]
data[4] => lpm_ff:$00128.data[4]
data[5] => lpm_ff:$00128.data[5]
data[6] => lpm_ff:$00128.data[6]
data[7] => lpm_ff:$00128.data[7]
q[0] <= rd_out[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= rd_out[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= rd_out[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= rd_out[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= rd_out[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= rd_out[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= rd_out[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= rd_out[7].DB_MAX_OUTPUT_PORT_TYPE
rreq => rd_out[7].ENA
rreq => rd_out[6].ENA
rreq => rd_out[5].ENA
rreq => rd_out[4].ENA
rreq => rd_out[3].ENA
rreq => rd_out[2].ENA
rreq => rd_out[1].ENA
rreq => rd_out[0].ENA
wreq => lpm_counter:usedw_ptr.updown
clock => lpm_counter:usedw_ptr.clock
clock => lpm_ff:$00132.clock
clock => lpm_ff:$00128.clock
clock => lpm_ff:$00126.clock
clock => lpm_ff:$00124.clock
clock => lpm_ff:$00122.clock
clock => lpm_ff:$00120.clock
clock => lpm_ff:$00118.clock
clock => lpm_ff:$00116.clock
clock => lpm_ff:$00114.clock
clock => lpm_ff:$00112.clock
clock => lpm_ff:$00110.clock
clock => lpm_ff:$00108.clock
clock => lpm_ff:$00106.clock
clock => lpm_ff:$00104.clock
clock => lpm_ff:$00102.clock
clock => lpm_ff:$00100.clock
clock => lpm_ff:$00098.clock
clock => lpm_ff:$00096.clock
clock => lpm_ff:$00094.clock
clock => lpm_ff:$00092.clock
clock => lpm_ff:$00090.clock
clock => lpm_ff:$00088.clock
clock => lpm_ff:$00086.clock
clock => lpm_ff:$00084.clock
clock => lpm_ff:$00082.clock
clock => lpm_ff:$00080.clock
clock => lpm_ff:$00078.clock
clock => lpm_ff:$00076.clock
clock => lpm_ff:$00074.clock
clock => lpm_ff:$00072.clock
clock => lpm_ff:$00070.clock
clock => lpm_ff:$00068.clock
clock => lpm_ff:$00066.clock
clock => lpm_ff:$00064.clock
clock => lpm_ff:$00062.clock
clock => lpm_ff:$00060.clock
clock => lpm_ff:$00058.clock
clock => lpm_ff:$00056.clock
clock => lpm_ff:$00054.clock
clock => lpm_ff:$00052.clock
clock => lpm_ff:$00050.clock
clock => lpm_ff:$00048.clock
clock => lpm_ff:$00046.clock
clock => lpm_ff:$00044.clock
clock => lpm_ff:$00042.clock
clock => lpm_ff:$00040.clock
clock => lpm_ff:$00038.clock
clock => lpm_ff:$00036.clock
clock => lpm_ff:$00034.clock
clock => lpm_ff:$00032.clock
clock => lpm_ff:$00030.clock
clock => lpm_ff:$00028.clock
clock => lpm_ff:$00026.clock
clock => lpm_ff:$00024.clock
clock => lpm_ff:$00022.clock
clock => lpm_ff:$00020.clock
clock => lpm_ff:$00018.clock
clock => lpm_ff:$00016.clock
clock => lpm_ff:$00014.clock
clock => lpm_ff:$00012.clock
clock => lpm_ff:$00010.clock
clock => lpm_ff:$00008.clock
clock => lpm_ff:$00006.clock
clock => lpm_ff:$00004.clock
clock => lpm_ff:$00002.clock
clock => rd_out[7].CLK
clock => rd_out[6].CLK
clock => rd_out[5].CLK
clock => rd_out[4].CLK
clock => rd_out[3].CLK
clock => rd_out[2].CLK
clock => rd_out[1].CLK
clock => rd_out[0].CLK
clock => pipefull[0].CLK
clock => pipefull[63].CLK
aclr => lpm_counter:usedw_ptr.aclr
aclr => lpm_ff:$00132.aclr
sclr => lpm_counter:usedw_ptr.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshlevel[3] => ~NO_FANOUT~
threshlevel[4] => ~NO_FANOUT~
threshlevel[5] => ~NO_FANOUT~
threshold <= threshold~0.DB_MAX_OUTPUT_PORT_TYPE
full <= pipefull[63].DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= lpm_counter:usedw_ptr.q[0]
usedw[1] <= lpm_counter:usedw_ptr.q[1]
usedw[2] <= lpm_counter:usedw_ptr.q[2]
usedw[3] <= lpm_counter:usedw_ptr.q[3]
usedw[4] <= lpm_counter:usedw_ptr.q[4]
usedw[5] <= lpm_counter:usedw_ptr.q[5]
usedw_eq[0] <= usedw_eq[0]~63.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[1] <= usedw_eq[1]~62.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[2] <= usedw_eq[2]~61.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[3] <= usedw_eq[3]~60.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[4] <= usedw_eq[4]~59.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[5] <= usedw_eq[5]~58.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[6] <= usedw_eq[6]~57.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[7] <= usedw_eq[7]~56.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[8] <= usedw_eq[8]~55.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[9] <= usedw_eq[9]~54.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[10] <= usedw_eq[10]~53.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[11] <= usedw_eq[11]~52.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[12] <= usedw_eq[12]~51.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[13] <= usedw_eq[13]~50.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[14] <= usedw_eq[14]~49.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[15] <= usedw_eq[15]~48.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[16] <= usedw_eq[16]~47.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[17] <= usedw_eq[17]~46.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[18] <= usedw_eq[18]~45.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[19] <= usedw_eq[19]~44.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[20] <= usedw_eq[20]~43.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[21] <= usedw_eq[21]~42.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[22] <= usedw_eq[22]~41.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[23] <= usedw_eq[23]~40.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[24] <= usedw_eq[24]~39.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[25] <= usedw_eq[25]~38.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[26] <= usedw_eq[26]~37.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[27] <= usedw_eq[27]~36.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[28] <= usedw_eq[28]~35.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[29] <= usedw_eq[29]~34.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[30] <= usedw_eq[30]~33.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[31] <= usedw_eq[31]~32.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[32] <= usedw_eq[32]~31.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[33] <= usedw_eq[33]~30.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[34] <= usedw_eq[34]~29.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[35] <= usedw_eq[35]~28.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[36] <= usedw_eq[36]~27.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[37] <= usedw_eq[37]~26.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[38] <= usedw_eq[38]~25.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[39] <= usedw_eq[39]~24.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[40] <= usedw_eq[40]~23.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[41] <= usedw_eq[41]~22.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[42] <= usedw_eq[42]~21.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[43] <= usedw_eq[43]~20.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[44] <= usedw_eq[44]~19.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[45] <= usedw_eq[45]~18.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[46] <= usedw_eq[46]~17.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[47] <= usedw_eq[47]~16.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[48] <= usedw_eq[48]~15.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[49] <= usedw_eq[49]~14.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[50] <= usedw_eq[50]~13.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[51] <= usedw_eq[51]~12.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[52] <= usedw_eq[52]~11.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[53] <= usedw_eq[53]~10.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[54] <= usedw_eq[54]~9.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[55] <= usedw_eq[55]~8.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[56] <= usedw_eq[56]~7.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[57] <= usedw_eq[57]~6.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[58] <= usedw_eq[58]~5.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[59] <= usedw_eq[59]~4.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[60] <= usedw_eq[60]~3.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[61] <= usedw_eq[61]~2.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[62] <= usedw_eq[62]~1.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[63] <= usedw_eq[63]~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr
clock => cntr_l7f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_l7f:auto_generated.cnt_en
updown => cntr_l7f:auto_generated.updown
aclr => cntr_l7f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_l7f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_l7f:auto_generated.q[0]
q[1] <= cntr_l7f:auto_generated.q[1]
q[2] <= cntr_l7f:auto_generated.q[2]
q[3] <= cntr_l7f:auto_generated.q[3]
q[4] <= cntr_l7f:auto_generated.q[4]
q[5] <= cntr_l7f:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_l7f:auto_generated
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00002
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00004
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00006
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00008
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00010
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00012
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00014
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00016
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00018
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00020
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00022
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00024
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00026
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00028
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00030
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00032
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00034
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00036
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00038
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00040
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00042
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00044
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00046
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00048
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00050
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00052
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00054
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00056
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00058
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00060
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00062
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00064
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00066
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00068
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00070
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00072
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00074
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00076
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00078
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00080
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00082
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00084
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00086
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00088
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00090
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00092
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00094
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00096
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00098
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00100
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00102
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00104
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00106
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00108
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00110
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00112
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00114
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00116
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00118
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00120
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00122
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00124
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00126
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00128
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|a_f2fifo:subfifo|lpm_ff:$00132
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
data[32] => dffs[32].DATAIN
data[33] => dffs[33].DATAIN
data[34] => dffs[34].DATAIN
data[35] => dffs[35].DATAIN
data[36] => dffs[36].DATAIN
data[37] => dffs[37].DATAIN
data[38] => dffs[38].DATAIN
data[39] => dffs[39].DATAIN
data[40] => dffs[40].DATAIN
data[41] => dffs[41].DATAIN
data[42] => dffs[42].DATAIN
data[43] => dffs[43].DATAIN
data[44] => dffs[44].DATAIN
data[45] => dffs[45].DATAIN
data[46] => dffs[46].DATAIN
data[47] => dffs[47].DATAIN
data[48] => dffs[48].DATAIN
data[49] => dffs[49].DATAIN
data[50] => dffs[50].DATAIN
data[51] => dffs[51].DATAIN
data[52] => dffs[52].DATAIN
data[53] => dffs[53].DATAIN
data[54] => dffs[54].DATAIN
data[55] => dffs[55].DATAIN
data[56] => dffs[56].DATAIN
data[57] => dffs[57].DATAIN
data[58] => dffs[58].DATAIN
data[59] => dffs[59].DATAIN
data[60] => dffs[60].DATAIN
data[61] => dffs[61].DATAIN
clock => dffs[61].CLK
clock => dffs[60].CLK
clock => dffs[59].CLK
clock => dffs[58].CLK
clock => dffs[57].CLK
clock => dffs[56].CLK
clock => dffs[55].CLK
clock => dffs[54].CLK
clock => dffs[53].CLK
clock => dffs[52].CLK
clock => dffs[51].CLK
clock => dffs[50].CLK
clock => dffs[49].CLK
clock => dffs[48].CLK
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[61].ENA
enable => dffs[60].ENA
enable => dffs[59].ENA
enable => dffs[58].ENA
enable => dffs[57].ENA
enable => dffs[56].ENA
enable => dffs[55].ENA
enable => dffs[54].ENA
enable => dffs[53].ENA
enable => dffs[52].ENA
enable => dffs[51].ENA
enable => dffs[50].ENA
enable => dffs[49].ENA
enable => dffs[48].ENA
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dffs[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dffs[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dffs[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dffs[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dffs[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dffs[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dffs[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dffs[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dffs[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dffs[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dffs[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dffs[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dffs[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dffs[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dffs[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= dffs[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= dffs[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= dffs[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= dffs[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= dffs[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= dffs[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= dffs[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= dffs[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= dffs[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= dffs[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= dffs[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= dffs[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= dffs[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= dffs[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= dffs[61].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r
clk => clk~0.IN1
fifo_clear => fifo_clear~0.IN1
fifo_rd => fifo_rd~0.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0]~7.IN1
t_dat[1] => t_dat[1]~6.IN1
t_dat[2] => t_dat[2]~5.IN1
t_dat[3] => t_dat[3]~4.IN1
t_dat[4] => t_dat[4]~3.IN1
t_dat[5] => t_dat[5]~2.IN1
t_dat[6] => t_dat[6]~1.IN1
t_dat[7] => t_dat[7]~0.IN1
wr_rfifo => wr_rfifo~0.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => a_f2fifo:subfifo.data[0]
data[1] => a_f2fifo:subfifo.data[1]
data[2] => a_f2fifo:subfifo.data[2]
data[3] => a_f2fifo:subfifo.data[3]
data[4] => a_f2fifo:subfifo.data[4]
data[5] => a_f2fifo:subfifo.data[5]
data[6] => a_f2fifo:subfifo.data[6]
data[7] => a_f2fifo:subfifo.data[7]
q[0] <= a_f2fifo:subfifo.q[0]
q[1] <= a_f2fifo:subfifo.q[1]
q[2] <= a_f2fifo:subfifo.q[2]
q[3] <= a_f2fifo:subfifo.q[3]
q[4] <= a_f2fifo:subfifo.q[4]
q[5] <= a_f2fifo:subfifo.q[5]
q[6] <= a_f2fifo:subfifo.q[6]
q[7] <= a_f2fifo:subfifo.q[7]
wrreq => a_f2fifo:subfifo.wreq
rdreq => a_f2fifo:subfifo.rreq
clock => a_f2fifo:subfifo.clock
aclr => a_f2fifo:subfifo.aclr
sclr => a_f2fifo:subfifo.sclr
empty <= a_f2fifo:subfifo.empty
full <= a_f2fifo:subfifo.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= a_f2fifo:subfifo.usedw[0]
usedw[1] <= a_f2fifo:subfifo.usedw[1]
usedw[2] <= a_f2fifo:subfifo.usedw[2]
usedw[3] <= a_f2fifo:subfifo.usedw[3]
usedw[4] <= a_f2fifo:subfifo.usedw[4]
usedw[5] <= a_f2fifo:subfifo.usedw[5]


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo
data[0] => lpm_ff:$00128.data[0]
data[1] => lpm_ff:$00128.data[1]
data[2] => lpm_ff:$00128.data[2]
data[3] => lpm_ff:$00128.data[3]
data[4] => lpm_ff:$00128.data[4]
data[5] => lpm_ff:$00128.data[5]
data[6] => lpm_ff:$00128.data[6]
data[7] => lpm_ff:$00128.data[7]
q[0] <= rd_out[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= rd_out[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= rd_out[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= rd_out[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= rd_out[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= rd_out[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= rd_out[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= rd_out[7].DB_MAX_OUTPUT_PORT_TYPE
rreq => rd_out[7].ENA
rreq => rd_out[6].ENA
rreq => rd_out[5].ENA
rreq => rd_out[4].ENA
rreq => rd_out[3].ENA
rreq => rd_out[2].ENA
rreq => rd_out[1].ENA
rreq => rd_out[0].ENA
wreq => lpm_counter:usedw_ptr.updown
clock => lpm_counter:usedw_ptr.clock
clock => lpm_ff:$00132.clock
clock => lpm_ff:$00128.clock
clock => lpm_ff:$00126.clock
clock => lpm_ff:$00124.clock
clock => lpm_ff:$00122.clock
clock => lpm_ff:$00120.clock
clock => lpm_ff:$00118.clock
clock => lpm_ff:$00116.clock
clock => lpm_ff:$00114.clock
clock => lpm_ff:$00112.clock
clock => lpm_ff:$00110.clock
clock => lpm_ff:$00108.clock
clock => lpm_ff:$00106.clock
clock => lpm_ff:$00104.clock
clock => lpm_ff:$00102.clock
clock => lpm_ff:$00100.clock
clock => lpm_ff:$00098.clock
clock => lpm_ff:$00096.clock
clock => lpm_ff:$00094.clock
clock => lpm_ff:$00092.clock
clock => lpm_ff:$00090.clock
clock => lpm_ff:$00088.clock
clock => lpm_ff:$00086.clock
clock => lpm_ff:$00084.clock
clock => lpm_ff:$00082.clock
clock => lpm_ff:$00080.clock
clock => lpm_ff:$00078.clock
clock => lpm_ff:$00076.clock
clock => lpm_ff:$00074.clock
clock => lpm_ff:$00072.clock
clock => lpm_ff:$00070.clock
clock => lpm_ff:$00068.clock
clock => lpm_ff:$00066.clock
clock => lpm_ff:$00064.clock
clock => lpm_ff:$00062.clock
clock => lpm_ff:$00060.clock
clock => lpm_ff:$00058.clock
clock => lpm_ff:$00056.clock
clock => lpm_ff:$00054.clock
clock => lpm_ff:$00052.clock
clock => lpm_ff:$00050.clock
clock => lpm_ff:$00048.clock
clock => lpm_ff:$00046.clock
clock => lpm_ff:$00044.clock
clock => lpm_ff:$00042.clock
clock => lpm_ff:$00040.clock
clock => lpm_ff:$00038.clock
clock => lpm_ff:$00036.clock
clock => lpm_ff:$00034.clock
clock => lpm_ff:$00032.clock
clock => lpm_ff:$00030.clock
clock => lpm_ff:$00028.clock
clock => lpm_ff:$00026.clock
clock => lpm_ff:$00024.clock
clock => lpm_ff:$00022.clock
clock => lpm_ff:$00020.clock
clock => lpm_ff:$00018.clock
clock => lpm_ff:$00016.clock
clock => lpm_ff:$00014.clock
clock => lpm_ff:$00012.clock
clock => lpm_ff:$00010.clock
clock => lpm_ff:$00008.clock
clock => lpm_ff:$00006.clock
clock => lpm_ff:$00004.clock
clock => lpm_ff:$00002.clock
clock => rd_out[7].CLK
clock => rd_out[6].CLK
clock => rd_out[5].CLK
clock => rd_out[4].CLK
clock => rd_out[3].CLK
clock => rd_out[2].CLK
clock => rd_out[1].CLK
clock => rd_out[0].CLK
clock => pipefull[0].CLK
clock => pipefull[63].CLK
aclr => lpm_counter:usedw_ptr.aclr
aclr => lpm_ff:$00132.aclr
sclr => lpm_counter:usedw_ptr.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshlevel[3] => ~NO_FANOUT~
threshlevel[4] => ~NO_FANOUT~
threshlevel[5] => ~NO_FANOUT~
threshold <= threshold~0.DB_MAX_OUTPUT_PORT_TYPE
full <= pipefull[63].DB_MAX_OUTPUT_PORT_TYPE
usedw[0] <= lpm_counter:usedw_ptr.q[0]
usedw[1] <= lpm_counter:usedw_ptr.q[1]
usedw[2] <= lpm_counter:usedw_ptr.q[2]
usedw[3] <= lpm_counter:usedw_ptr.q[3]
usedw[4] <= lpm_counter:usedw_ptr.q[4]
usedw[5] <= lpm_counter:usedw_ptr.q[5]
usedw_eq[0] <= usedw_eq[0]~63.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[1] <= usedw_eq[1]~62.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[2] <= usedw_eq[2]~61.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[3] <= usedw_eq[3]~60.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[4] <= usedw_eq[4]~59.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[5] <= usedw_eq[5]~58.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[6] <= usedw_eq[6]~57.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[7] <= usedw_eq[7]~56.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[8] <= usedw_eq[8]~55.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[9] <= usedw_eq[9]~54.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[10] <= usedw_eq[10]~53.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[11] <= usedw_eq[11]~52.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[12] <= usedw_eq[12]~51.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[13] <= usedw_eq[13]~50.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[14] <= usedw_eq[14]~49.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[15] <= usedw_eq[15]~48.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[16] <= usedw_eq[16]~47.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[17] <= usedw_eq[17]~46.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[18] <= usedw_eq[18]~45.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[19] <= usedw_eq[19]~44.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[20] <= usedw_eq[20]~43.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[21] <= usedw_eq[21]~42.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[22] <= usedw_eq[22]~41.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[23] <= usedw_eq[23]~40.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[24] <= usedw_eq[24]~39.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[25] <= usedw_eq[25]~38.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[26] <= usedw_eq[26]~37.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[27] <= usedw_eq[27]~36.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[28] <= usedw_eq[28]~35.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[29] <= usedw_eq[29]~34.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[30] <= usedw_eq[30]~33.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[31] <= usedw_eq[31]~32.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[32] <= usedw_eq[32]~31.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[33] <= usedw_eq[33]~30.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[34] <= usedw_eq[34]~29.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[35] <= usedw_eq[35]~28.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[36] <= usedw_eq[36]~27.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[37] <= usedw_eq[37]~26.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[38] <= usedw_eq[38]~25.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[39] <= usedw_eq[39]~24.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[40] <= usedw_eq[40]~23.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[41] <= usedw_eq[41]~22.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[42] <= usedw_eq[42]~21.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[43] <= usedw_eq[43]~20.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[44] <= usedw_eq[44]~19.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[45] <= usedw_eq[45]~18.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[46] <= usedw_eq[46]~17.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[47] <= usedw_eq[47]~16.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[48] <= usedw_eq[48]~15.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[49] <= usedw_eq[49]~14.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[50] <= usedw_eq[50]~13.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[51] <= usedw_eq[51]~12.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[52] <= usedw_eq[52]~11.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[53] <= usedw_eq[53]~10.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[54] <= usedw_eq[54]~9.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[55] <= usedw_eq[55]~8.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[56] <= usedw_eq[56]~7.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[57] <= usedw_eq[57]~6.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[58] <= usedw_eq[58]~5.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[59] <= usedw_eq[59]~4.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[60] <= usedw_eq[60]~3.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[61] <= usedw_eq[61]~2.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[62] <= usedw_eq[62]~1.DB_MAX_OUTPUT_PORT_TYPE
usedw_eq[63] <= usedw_eq[63]~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr
clock => cntr_l7f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_l7f:auto_generated.cnt_en
updown => cntr_l7f:auto_generated.updown
aclr => cntr_l7f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_l7f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_l7f:auto_generated.q[0]
q[1] <= cntr_l7f:auto_generated.q[1]
q[2] <= cntr_l7f:auto_generated.q[2]
q[3] <= cntr_l7f:auto_generated.q[3]
q[4] <= cntr_l7f:auto_generated.q[4]
q[5] <= cntr_l7f:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_counter:usedw_ptr|cntr_l7f:auto_generated
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00002
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00004
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00006
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00008
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00010
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00012
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00014
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00016
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00018
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00020
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00022
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00024
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00026
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00028
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00030
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00032
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00034
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00036
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00038
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00040
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00042
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00044
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00046
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00048
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00050
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00052
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00054
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00056
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00058
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00060
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00062
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00064
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00066
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00068
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00070
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00072
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00074
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00076
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00078
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00080
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00082
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00084
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00086
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00088
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00090
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00092
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00094
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00096
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00098
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00100
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00102
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00104
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00106
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00108
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00110
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00112
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00114
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00116
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00118
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00120
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00122
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00124
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00126
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00128
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|a_f2fifo:subfifo|lpm_ff:$00132
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
data[32] => dffs[32].DATAIN
data[33] => dffs[33].DATAIN
data[34] => dffs[34].DATAIN
data[35] => dffs[35].DATAIN
data[36] => dffs[36].DATAIN
data[37] => dffs[37].DATAIN
data[38] => dffs[38].DATAIN
data[39] => dffs[39].DATAIN
data[40] => dffs[40].DATAIN
data[41] => dffs[41].DATAIN
data[42] => dffs[42].DATAIN
data[43] => dffs[43].DATAIN
data[44] => dffs[44].DATAIN
data[45] => dffs[45].DATAIN
data[46] => dffs[46].DATAIN
data[47] => dffs[47].DATAIN
data[48] => dffs[48].DATAIN
data[49] => dffs[49].DATAIN
data[50] => dffs[50].DATAIN
data[51] => dffs[51].DATAIN
data[52] => dffs[52].DATAIN
data[53] => dffs[53].DATAIN
data[54] => dffs[54].DATAIN
data[55] => dffs[55].DATAIN
data[56] => dffs[56].DATAIN
data[57] => dffs[57].DATAIN
data[58] => dffs[58].DATAIN
data[59] => dffs[59].DATAIN
data[60] => dffs[60].DATAIN
data[61] => dffs[61].DATAIN
clock => dffs[61].CLK
clock => dffs[60].CLK
clock => dffs[59].CLK
clock => dffs[58].CLK
clock => dffs[57].CLK
clock => dffs[56].CLK
clock => dffs[55].CLK
clock => dffs[54].CLK
clock => dffs[53].CLK
clock => dffs[52].CLK
clock => dffs[51].CLK
clock => dffs[50].CLK
clock => dffs[49].CLK
clock => dffs[48].CLK
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[61].ENA
enable => dffs[60].ENA
enable => dffs[59].ENA
enable => dffs[58].ENA
enable => dffs[57].ENA
enable => dffs[56].ENA
enable => dffs[55].ENA
enable => dffs[54].ENA
enable => dffs[53].ENA
enable => dffs[52].ENA
enable => dffs[51].ENA
enable => dffs[50].ENA
enable => dffs[49].ENA
enable => dffs[48].ENA
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dffs[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dffs[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dffs[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dffs[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dffs[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dffs[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dffs[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dffs[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dffs[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dffs[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dffs[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dffs[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dffs[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dffs[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dffs[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= dffs[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= dffs[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= dffs[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= dffs[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= dffs[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= dffs[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= dffs[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= dffs[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= dffs[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= dffs[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= dffs[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= dffs[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= dffs[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= dffs[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= dffs[61].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
raw_tck => td_shift[10].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[0].CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => state.CLK
raw_tck => count[9].CLK
raw_tck => count[8].CLK
raw_tck => count[7].CLK
raw_tck => count[6].CLK
raw_tck => count[5].CLK
raw_tck => count[4].CLK
raw_tck => count[3].CLK
raw_tck => count[2].CLK
raw_tck => count[1].CLK
raw_tck => count[0].CLK
raw_tck => write_valid.CLK
raw_tck => read_req.CLK
raw_tck => read_write.CLK
raw_tck => wdata[7].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[0].CLK
raw_tck => write_stalled.CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift~54.DATAB
tdi => wdata~7.DATAB
tdi => always0~2.IN1
tdi => wdata~0.DATAB
tdi => state~1.OUTPUTSELECT
tdi => count~10.OUTPUTSELECT
tdi => td_shift~21.OUTPUTSELECT
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0~0.IN0
clrn => jupdate.ACLR
clrn => td_shift[10].ACLR
clrn => td_shift[9].ACLR
clrn => td_shift[8].ACLR
clrn => td_shift[7].ACLR
clrn => td_shift[6].ACLR
clrn => td_shift[5].ACLR
clrn => td_shift[4].ACLR
clrn => td_shift[3].ACLR
clrn => td_shift[2].ACLR
clrn => td_shift[1].ACLR
clrn => td_shift[0].ACLR
clrn => user_saw_rvalid.ACLR
clrn => state.ACLR
clrn => count[9].PRESET
clrn => count[8].ACLR
clrn => count[7].ACLR
clrn => count[6].ACLR
clrn => count[5].ACLR
clrn => count[4].ACLR
clrn => count[3].ACLR
clrn => count[2].ACLR
clrn => count[1].ACLR
clrn => count[0].ACLR
clrn => write_valid.ACLR
clrn => read_req.ACLR
clrn => read_write.ACLR
clrn => wdata[7].ACLR
clrn => wdata[6].ACLR
clrn => wdata[5].ACLR
clrn => wdata[4].ACLR
clrn => wdata[3].ACLR
clrn => wdata[2].ACLR
clrn => wdata[1].ACLR
clrn => wdata[0].ACLR
clrn => write_stalled.ACLR
ena => always0~0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= td_shift[0].DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => td_shift~10.OUTPUTSELECT
jtag_state_cdr => td_shift~9.OUTPUTSELECT
jtag_state_cdr => td_shift~8.OUTPUTSELECT
jtag_state_cdr => td_shift~7.OUTPUTSELECT
jtag_state_cdr => td_shift~6.OUTPUTSELECT
jtag_state_cdr => td_shift~5.OUTPUTSELECT
jtag_state_cdr => td_shift~4.OUTPUTSELECT
jtag_state_cdr => td_shift~3.OUTPUTSELECT
jtag_state_cdr => td_shift~2.OUTPUTSELECT
jtag_state_cdr => td_shift~1.OUTPUTSELECT
jtag_state_cdr => td_shift~0.OUTPUTSELECT
jtag_state_cdr => count~9.OUTPUTSELECT
jtag_state_cdr => count~8.OUTPUTSELECT
jtag_state_cdr => count~7.OUTPUTSELECT
jtag_state_cdr => count~6.OUTPUTSELECT
jtag_state_cdr => count~5.OUTPUTSELECT
jtag_state_cdr => count~4.OUTPUTSELECT
jtag_state_cdr => count~3.OUTPUTSELECT
jtag_state_cdr => count~2.OUTPUTSELECT
jtag_state_cdr => count~1.OUTPUTSELECT
jtag_state_cdr => count~0.OUTPUTSELECT
jtag_state_cdr => state~0.OUTPUTSELECT
jtag_state_sdr => state~4.OUTPUTSELECT
jtag_state_sdr => write_stalled~5.OUTPUTSELECT
jtag_state_sdr => read_req~3.OUTPUTSELECT
jtag_state_sdr => write_valid~3.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid~3.OUTPUTSELECT
jtag_state_sdr => wdata~31.OUTPUTSELECT
jtag_state_sdr => wdata~30.OUTPUTSELECT
jtag_state_sdr => wdata~29.OUTPUTSELECT
jtag_state_sdr => wdata~28.OUTPUTSELECT
jtag_state_sdr => wdata~27.OUTPUTSELECT
jtag_state_sdr => wdata~26.OUTPUTSELECT
jtag_state_sdr => wdata~25.OUTPUTSELECT
jtag_state_sdr => wdata~24.OUTPUTSELECT
jtag_state_sdr => read_write~3.OUTPUTSELECT
jtag_state_sdr => td_shift~64.OUTPUTSELECT
jtag_state_sdr => td_shift~63.OUTPUTSELECT
jtag_state_sdr => td_shift~62.OUTPUTSELECT
jtag_state_sdr => td_shift~61.OUTPUTSELECT
jtag_state_sdr => td_shift~60.OUTPUTSELECT
jtag_state_sdr => td_shift~59.OUTPUTSELECT
jtag_state_sdr => td_shift~58.OUTPUTSELECT
jtag_state_sdr => td_shift~57.OUTPUTSELECT
jtag_state_sdr => td_shift~56.OUTPUTSELECT
jtag_state_sdr => td_shift~55.OUTPUTSELECT
jtag_state_sdr => td_shift~54.OUTPUTSELECT
jtag_state_sdr => count~22.OUTPUTSELECT
jtag_state_sdr => count~21.OUTPUTSELECT
jtag_state_sdr => count~20.OUTPUTSELECT
jtag_state_sdr => count~19.OUTPUTSELECT
jtag_state_sdr => count~18.OUTPUTSELECT
jtag_state_sdr => count~17.OUTPUTSELECT
jtag_state_sdr => count~16.OUTPUTSELECT
jtag_state_sdr => count~15.OUTPUTSELECT
jtag_state_sdr => count~14.OUTPUTSELECT
jtag_state_sdr => count~13.OUTPUTSELECT
jtag_state_udr => jupdate~1.OUTPUTSELECT
clk => rst1.CLK
clk => rst2.CLK
clk => read_write1.CLK
clk => read_write2.CLK
clk => jupdate1.CLK
clk => jupdate2.CLK
clk => r_ena1.CLK
clk => rvalid0.CLK
clk => rvalid.CLK
clk => rdata[7].CLK
clk => rdata[6].CLK
clk => rdata[5].CLK
clk => rdata[4].CLK
clk => rdata[3].CLK
clk => rdata[2].CLK
clk => rdata[1].CLK
clk => rdata[0].CLK
clk => t_ena~reg0.CLK
clk => t_pause~reg0.CLK
rst_n => rst1.PRESET
rst_n => rst2.PRESET
rst_n => read_write1.ACLR
rst_n => read_write2.ACLR
rst_n => jupdate1.ACLR
rst_n => jupdate2.ACLR
rst_n => r_ena1.ACLR
rst_n => rvalid0.ACLR
rst_n => rvalid.ACLR
rst_n => rdata[7].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[0].ACLR
rst_n => t_ena~reg0.ACLR
rst_n => t_pause~reg0.ACLR
r_ena <= r_ena~1.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena~0.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2~5.IN1
t_dav => td_shift~29.DATAB
t_dav => always0~1.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= wdata[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= wdata[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= wdata[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= wdata[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= wdata[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= wdata[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= wdata[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= wdata[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|load_para_in_avs_arbitrator:the_load_para_in_avs
clk => d1_reasons_to_wait.CLK
clk => d1_load_para_in_avs_end_xfer~reg0.CLK
clk => load_para_in_avs_wait_counter.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => load_para_in_avs_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => load_para_in_avs_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => load_para_in_avs_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => load_para_in_avs_address[3].DATAIN
cpu_0_data_master_address_to_slave[6] => load_para_in_avs_address[4].DATAIN
cpu_0_data_master_address_to_slave[7] => load_para_in_avs_address[5].DATAIN
cpu_0_data_master_address_to_slave[8] => load_para_in_avs_address[6].DATAIN
cpu_0_data_master_address_to_slave[9] => load_para_in_avs_address[7].DATAIN
cpu_0_data_master_address_to_slave[10] => load_para_in_avs_address[8].DATAIN
cpu_0_data_master_address_to_slave[11] => Equal0.IN0
cpu_0_data_master_address_to_slave[12] => Equal0.IN26
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN27
cpu_0_data_master_address_to_slave[15] => Equal0.IN28
cpu_0_data_master_address_to_slave[16] => Equal0.IN2
cpu_0_data_master_address_to_slave[17] => Equal0.IN29
cpu_0_data_master_address_to_slave[18] => Equal0.IN30
cpu_0_data_master_address_to_slave[19] => Equal0.IN31
cpu_0_data_master_address_to_slave[20] => Equal0.IN32
cpu_0_data_master_address_to_slave[21] => Equal0.IN33
cpu_0_data_master_address_to_slave[22] => Equal0.IN34
cpu_0_data_master_address_to_slave[23] => Equal0.IN35
cpu_0_data_master_address_to_slave[24] => Equal0.IN36
cpu_0_data_master_address_to_slave[25] => Equal0.IN37
cpu_0_data_master_address_to_slave[26] => Equal0.IN38
cpu_0_data_master_address_to_slave[27] => Equal0.IN3
cpu_0_data_master_read => load_para_in_avs_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_load_para_in_avs~0.IN0
cpu_0_data_master_write => load_para_in_avs_in_a_write_cycle.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_load_para_in_avs~0.IN1
cpu_0_data_master_writedata[0] => load_para_in_avs_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => load_para_in_avs_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => load_para_in_avs_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => load_para_in_avs_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => load_para_in_avs_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => load_para_in_avs_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => load_para_in_avs_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => load_para_in_avs_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => load_para_in_avs_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => load_para_in_avs_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => load_para_in_avs_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => load_para_in_avs_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => load_para_in_avs_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => load_para_in_avs_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => load_para_in_avs_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => load_para_in_avs_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => load_para_in_avs_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => load_para_in_avs_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => load_para_in_avs_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => load_para_in_avs_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => load_para_in_avs_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => load_para_in_avs_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => load_para_in_avs_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => load_para_in_avs_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => load_para_in_avs_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => load_para_in_avs_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => load_para_in_avs_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => load_para_in_avs_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => load_para_in_avs_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => load_para_in_avs_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => load_para_in_avs_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => load_para_in_avs_writedata[31].DATAIN
load_para_in_avs_readdata[0] => load_para_in_avs_readdata_from_sa[0].DATAIN
load_para_in_avs_readdata[1] => load_para_in_avs_readdata_from_sa[1].DATAIN
load_para_in_avs_readdata[2] => load_para_in_avs_readdata_from_sa[2].DATAIN
load_para_in_avs_readdata[3] => load_para_in_avs_readdata_from_sa[3].DATAIN
load_para_in_avs_readdata[4] => load_para_in_avs_readdata_from_sa[4].DATAIN
load_para_in_avs_readdata[5] => load_para_in_avs_readdata_from_sa[5].DATAIN
load_para_in_avs_readdata[6] => load_para_in_avs_readdata_from_sa[6].DATAIN
load_para_in_avs_readdata[7] => load_para_in_avs_readdata_from_sa[7].DATAIN
load_para_in_avs_readdata[8] => load_para_in_avs_readdata_from_sa[8].DATAIN
load_para_in_avs_readdata[9] => load_para_in_avs_readdata_from_sa[9].DATAIN
load_para_in_avs_readdata[10] => load_para_in_avs_readdata_from_sa[10].DATAIN
load_para_in_avs_readdata[11] => load_para_in_avs_readdata_from_sa[11].DATAIN
load_para_in_avs_readdata[12] => load_para_in_avs_readdata_from_sa[12].DATAIN
load_para_in_avs_readdata[13] => load_para_in_avs_readdata_from_sa[13].DATAIN
load_para_in_avs_readdata[14] => load_para_in_avs_readdata_from_sa[14].DATAIN
load_para_in_avs_readdata[15] => load_para_in_avs_readdata_from_sa[15].DATAIN
load_para_in_avs_readdata[16] => load_para_in_avs_readdata_from_sa[16].DATAIN
load_para_in_avs_readdata[17] => load_para_in_avs_readdata_from_sa[17].DATAIN
load_para_in_avs_readdata[18] => load_para_in_avs_readdata_from_sa[18].DATAIN
load_para_in_avs_readdata[19] => load_para_in_avs_readdata_from_sa[19].DATAIN
load_para_in_avs_readdata[20] => load_para_in_avs_readdata_from_sa[20].DATAIN
load_para_in_avs_readdata[21] => load_para_in_avs_readdata_from_sa[21].DATAIN
load_para_in_avs_readdata[22] => load_para_in_avs_readdata_from_sa[22].DATAIN
load_para_in_avs_readdata[23] => load_para_in_avs_readdata_from_sa[23].DATAIN
load_para_in_avs_readdata[24] => load_para_in_avs_readdata_from_sa[24].DATAIN
load_para_in_avs_readdata[25] => load_para_in_avs_readdata_from_sa[25].DATAIN
load_para_in_avs_readdata[26] => load_para_in_avs_readdata_from_sa[26].DATAIN
load_para_in_avs_readdata[27] => load_para_in_avs_readdata_from_sa[27].DATAIN
load_para_in_avs_readdata[28] => load_para_in_avs_readdata_from_sa[28].DATAIN
load_para_in_avs_readdata[29] => load_para_in_avs_readdata_from_sa[29].DATAIN
load_para_in_avs_readdata[30] => load_para_in_avs_readdata_from_sa[30].DATAIN
load_para_in_avs_readdata[31] => load_para_in_avs_readdata_from_sa[31].DATAIN
reset_n => load_para_in_avs_wait_counter.ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_load_para_in_avs_end_xfer~reg0.PRESET
cpu_0_data_master_granted_load_para_in_avs <= cpu_0_data_master_requests_load_para_in_avs~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_load_para_in_avs <= cpu_0_data_master_requests_load_para_in_avs~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_load_para_in_avs <= <GND>
cpu_0_data_master_requests_load_para_in_avs <= cpu_0_data_master_requests_load_para_in_avs~1.DB_MAX_OUTPUT_PORT_TYPE
d1_load_para_in_avs_end_xfer <= d1_load_para_in_avs_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_address[3] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_address[4] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_address[5] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_address[6] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_address[7] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_address[8] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_chipselect_n <= cpu_0_data_master_requests_load_para_in_avs~1.DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_read_n <= load_para_in_avs_read_n~1.DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[0] <= load_para_in_avs_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[1] <= load_para_in_avs_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[2] <= load_para_in_avs_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[3] <= load_para_in_avs_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[4] <= load_para_in_avs_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[5] <= load_para_in_avs_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[6] <= load_para_in_avs_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[7] <= load_para_in_avs_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[8] <= load_para_in_avs_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[9] <= load_para_in_avs_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[10] <= load_para_in_avs_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[11] <= load_para_in_avs_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[12] <= load_para_in_avs_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[13] <= load_para_in_avs_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[14] <= load_para_in_avs_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[15] <= load_para_in_avs_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[16] <= load_para_in_avs_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[17] <= load_para_in_avs_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[18] <= load_para_in_avs_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[19] <= load_para_in_avs_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[20] <= load_para_in_avs_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[21] <= load_para_in_avs_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[22] <= load_para_in_avs_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[23] <= load_para_in_avs_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[24] <= load_para_in_avs_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[25] <= load_para_in_avs_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[26] <= load_para_in_avs_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[27] <= load_para_in_avs_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[28] <= load_para_in_avs_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[29] <= load_para_in_avs_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[30] <= load_para_in_avs_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_readdata_from_sa[31] <= load_para_in_avs_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_wait_counter_eq_0 <= load_para_in_avs_wait_counter.DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_write_n <= load_para_in_avs_write_n~1.DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
load_para_in_avs_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|load_para:the_load_para
clk => clk~0.IN1
in_avs_chipselect_n => in_avs_chipselect_n~0.IN1
in_avs_write_n => in_avs_write_n~0.IN1
in_avs_read_n => in_avs_read_n~0.IN1
in_avs_address[0] => in_avs_address[0]~8.IN1
in_avs_address[1] => in_avs_address[1]~7.IN1
in_avs_address[2] => in_avs_address[2]~6.IN1
in_avs_address[3] => in_avs_address[3]~5.IN1
in_avs_address[4] => in_avs_address[4]~4.IN1
in_avs_address[5] => in_avs_address[5]~3.IN1
in_avs_address[6] => in_avs_address[6]~2.IN1
in_avs_address[7] => in_avs_address[7]~1.IN1
in_avs_address[8] => in_avs_address[8]~0.IN1
in_avs_writedata[0] => in_avs_writedata[0]~31.IN1
in_avs_writedata[1] => in_avs_writedata[1]~30.IN1
in_avs_writedata[2] => in_avs_writedata[2]~29.IN1
in_avs_writedata[3] => in_avs_writedata[3]~28.IN1
in_avs_writedata[4] => in_avs_writedata[4]~27.IN1
in_avs_writedata[5] => in_avs_writedata[5]~26.IN1
in_avs_writedata[6] => in_avs_writedata[6]~25.IN1
in_avs_writedata[7] => in_avs_writedata[7]~24.IN1
in_avs_writedata[8] => in_avs_writedata[8]~23.IN1
in_avs_writedata[9] => in_avs_writedata[9]~22.IN1
in_avs_writedata[10] => in_avs_writedata[10]~21.IN1
in_avs_writedata[11] => in_avs_writedata[11]~20.IN1
in_avs_writedata[12] => in_avs_writedata[12]~19.IN1
in_avs_writedata[13] => in_avs_writedata[13]~18.IN1
in_avs_writedata[14] => in_avs_writedata[14]~17.IN1
in_avs_writedata[15] => in_avs_writedata[15]~16.IN1
in_avs_writedata[16] => in_avs_writedata[16]~15.IN1
in_avs_writedata[17] => in_avs_writedata[17]~14.IN1
in_avs_writedata[18] => in_avs_writedata[18]~13.IN1
in_avs_writedata[19] => in_avs_writedata[19]~12.IN1
in_avs_writedata[20] => in_avs_writedata[20]~11.IN1
in_avs_writedata[21] => in_avs_writedata[21]~10.IN1
in_avs_writedata[22] => in_avs_writedata[22]~9.IN1
in_avs_writedata[23] => in_avs_writedata[23]~8.IN1
in_avs_writedata[24] => in_avs_writedata[24]~7.IN1
in_avs_writedata[25] => in_avs_writedata[25]~6.IN1
in_avs_writedata[26] => in_avs_writedata[26]~5.IN1
in_avs_writedata[27] => in_avs_writedata[27]~4.IN1
in_avs_writedata[28] => in_avs_writedata[28]~3.IN1
in_avs_writedata[29] => in_avs_writedata[29]~2.IN1
in_avs_writedata[30] => in_avs_writedata[30]~1.IN1
in_avs_writedata[31] => in_avs_writedata[31]~0.IN1
in_avs_readdata[0] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[1] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[2] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[3] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[4] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[5] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[6] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[7] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[8] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[9] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[10] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[11] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[12] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[13] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[14] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[15] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[16] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[17] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[18] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[19] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[20] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[21] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[22] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[23] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[24] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[25] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[26] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[27] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[28] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[29] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[30] <= avalon_slave_export_v2:load_para.in_avs_readdata
in_avs_readdata[31] <= avalon_slave_export_v2:load_para.in_avs_readdata
wr_n <= avalon_slave_export_v2:load_para.wr_n
rd_n <= avalon_slave_export_v2:load_para.rd_n
addr[0] <= avalon_slave_export_v2:load_para.addr
addr[1] <= avalon_slave_export_v2:load_para.addr
addr[2] <= avalon_slave_export_v2:load_para.addr
addr[3] <= avalon_slave_export_v2:load_para.addr
addr[4] <= avalon_slave_export_v2:load_para.addr
addr[5] <= avalon_slave_export_v2:load_para.addr
addr[6] <= avalon_slave_export_v2:load_para.addr
addr[7] <= avalon_slave_export_v2:load_para.addr
addr[8] <= avalon_slave_export_v2:load_para.addr
wdata[0] <= avalon_slave_export_v2:load_para.wdata
wdata[1] <= avalon_slave_export_v2:load_para.wdata
wdata[2] <= avalon_slave_export_v2:load_para.wdata
wdata[3] <= avalon_slave_export_v2:load_para.wdata
wdata[4] <= avalon_slave_export_v2:load_para.wdata
wdata[5] <= avalon_slave_export_v2:load_para.wdata
wdata[6] <= avalon_slave_export_v2:load_para.wdata
wdata[7] <= avalon_slave_export_v2:load_para.wdata
wdata[8] <= avalon_slave_export_v2:load_para.wdata
wdata[9] <= avalon_slave_export_v2:load_para.wdata
wdata[10] <= avalon_slave_export_v2:load_para.wdata
wdata[11] <= avalon_slave_export_v2:load_para.wdata
wdata[12] <= avalon_slave_export_v2:load_para.wdata
wdata[13] <= avalon_slave_export_v2:load_para.wdata
wdata[14] <= avalon_slave_export_v2:load_para.wdata
wdata[15] <= avalon_slave_export_v2:load_para.wdata
wdata[16] <= avalon_slave_export_v2:load_para.wdata
wdata[17] <= avalon_slave_export_v2:load_para.wdata
wdata[18] <= avalon_slave_export_v2:load_para.wdata
wdata[19] <= avalon_slave_export_v2:load_para.wdata
wdata[20] <= avalon_slave_export_v2:load_para.wdata
wdata[21] <= avalon_slave_export_v2:load_para.wdata
wdata[22] <= avalon_slave_export_v2:load_para.wdata
wdata[23] <= avalon_slave_export_v2:load_para.wdata
wdata[24] <= avalon_slave_export_v2:load_para.wdata
wdata[25] <= avalon_slave_export_v2:load_para.wdata
wdata[26] <= avalon_slave_export_v2:load_para.wdata
wdata[27] <= avalon_slave_export_v2:load_para.wdata
wdata[28] <= avalon_slave_export_v2:load_para.wdata
wdata[29] <= avalon_slave_export_v2:load_para.wdata
wdata[30] <= avalon_slave_export_v2:load_para.wdata
wdata[31] <= avalon_slave_export_v2:load_para.wdata
rdata[0] => rdata[0]~31.IN1
rdata[1] => rdata[1]~30.IN1
rdata[2] => rdata[2]~29.IN1
rdata[3] => rdata[3]~28.IN1
rdata[4] => rdata[4]~27.IN1
rdata[5] => rdata[5]~26.IN1
rdata[6] => rdata[6]~25.IN1
rdata[7] => rdata[7]~24.IN1
rdata[8] => rdata[8]~23.IN1
rdata[9] => rdata[9]~22.IN1
rdata[10] => rdata[10]~21.IN1
rdata[11] => rdata[11]~20.IN1
rdata[12] => rdata[12]~19.IN1
rdata[13] => rdata[13]~18.IN1
rdata[14] => rdata[14]~17.IN1
rdata[15] => rdata[15]~16.IN1
rdata[16] => rdata[16]~15.IN1
rdata[17] => rdata[17]~14.IN1
rdata[18] => rdata[18]~13.IN1
rdata[19] => rdata[19]~12.IN1
rdata[20] => rdata[20]~11.IN1
rdata[21] => rdata[21]~10.IN1
rdata[22] => rdata[22]~9.IN1
rdata[23] => rdata[23]~8.IN1
rdata[24] => rdata[24]~7.IN1
rdata[25] => rdata[25]~6.IN1
rdata[26] => rdata[26]~5.IN1
rdata[27] => rdata[27]~4.IN1
rdata[28] => rdata[28]~3.IN1
rdata[29] => rdata[29]~2.IN1
rdata[30] => rdata[30]~1.IN1
rdata[31] => rdata[31]~0.IN1


|gige_transport_top|gige_trans_cpu:inst|load_para:the_load_para|avalon_slave_export_v2:load_para
clk => wr_n~reg0.CLK
clk => rd_n~reg0.CLK
clk => addr[8]~reg0.CLK
clk => addr[7]~reg0.CLK
clk => addr[6]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[0]~reg0.CLK
clk => wdata[31]~reg0.CLK
clk => wdata[30]~reg0.CLK
clk => wdata[29]~reg0.CLK
clk => wdata[28]~reg0.CLK
clk => wdata[27]~reg0.CLK
clk => wdata[26]~reg0.CLK
clk => wdata[25]~reg0.CLK
clk => wdata[24]~reg0.CLK
clk => wdata[23]~reg0.CLK
clk => wdata[22]~reg0.CLK
clk => wdata[21]~reg0.CLK
clk => wdata[20]~reg0.CLK
clk => wdata[19]~reg0.CLK
clk => wdata[18]~reg0.CLK
clk => wdata[17]~reg0.CLK
clk => wdata[16]~reg0.CLK
clk => wdata[15]~reg0.CLK
clk => wdata[14]~reg0.CLK
clk => wdata[13]~reg0.CLK
clk => wdata[12]~reg0.CLK
clk => wdata[11]~reg0.CLK
clk => wdata[10]~reg0.CLK
clk => wdata[9]~reg0.CLK
clk => wdata[8]~reg0.CLK
clk => wdata[7]~reg0.CLK
clk => wdata[6]~reg0.CLK
clk => wdata[5]~reg0.CLK
clk => wdata[4]~reg0.CLK
clk => wdata[3]~reg0.CLK
clk => wdata[2]~reg0.CLK
clk => wdata[1]~reg0.CLK
clk => wdata[0]~reg0.CLK
in_avs_chipselect_n => always1~0.IN0
in_avs_chipselect_n => always0~0.IN0
in_avs_write_n => always0~0.IN1
in_avs_read_n => always1~0.IN1
in_avs_address[0] => addr[0]~reg0.DATAIN
in_avs_address[1] => addr[1]~reg0.DATAIN
in_avs_address[2] => addr[2]~reg0.DATAIN
in_avs_address[3] => addr[3]~reg0.DATAIN
in_avs_address[4] => addr[4]~reg0.DATAIN
in_avs_address[5] => addr[5]~reg0.DATAIN
in_avs_address[6] => addr[6]~reg0.DATAIN
in_avs_address[7] => addr[7]~reg0.DATAIN
in_avs_address[8] => addr[8]~reg0.DATAIN
in_avs_writedata[0] => wdata[0]~reg0.DATAIN
in_avs_writedata[1] => wdata[1]~reg0.DATAIN
in_avs_writedata[2] => wdata[2]~reg0.DATAIN
in_avs_writedata[3] => wdata[3]~reg0.DATAIN
in_avs_writedata[4] => wdata[4]~reg0.DATAIN
in_avs_writedata[5] => wdata[5]~reg0.DATAIN
in_avs_writedata[6] => wdata[6]~reg0.DATAIN
in_avs_writedata[7] => wdata[7]~reg0.DATAIN
in_avs_writedata[8] => wdata[8]~reg0.DATAIN
in_avs_writedata[9] => wdata[9]~reg0.DATAIN
in_avs_writedata[10] => wdata[10]~reg0.DATAIN
in_avs_writedata[11] => wdata[11]~reg0.DATAIN
in_avs_writedata[12] => wdata[12]~reg0.DATAIN
in_avs_writedata[13] => wdata[13]~reg0.DATAIN
in_avs_writedata[14] => wdata[14]~reg0.DATAIN
in_avs_writedata[15] => wdata[15]~reg0.DATAIN
in_avs_writedata[16] => wdata[16]~reg0.DATAIN
in_avs_writedata[17] => wdata[17]~reg0.DATAIN
in_avs_writedata[18] => wdata[18]~reg0.DATAIN
in_avs_writedata[19] => wdata[19]~reg0.DATAIN
in_avs_writedata[20] => wdata[20]~reg0.DATAIN
in_avs_writedata[21] => wdata[21]~reg0.DATAIN
in_avs_writedata[22] => wdata[22]~reg0.DATAIN
in_avs_writedata[23] => wdata[23]~reg0.DATAIN
in_avs_writedata[24] => wdata[24]~reg0.DATAIN
in_avs_writedata[25] => wdata[25]~reg0.DATAIN
in_avs_writedata[26] => wdata[26]~reg0.DATAIN
in_avs_writedata[27] => wdata[27]~reg0.DATAIN
in_avs_writedata[28] => wdata[28]~reg0.DATAIN
in_avs_writedata[29] => wdata[29]~reg0.DATAIN
in_avs_writedata[30] => wdata[30]~reg0.DATAIN
in_avs_writedata[31] => wdata[31]~reg0.DATAIN
in_avs_readdata[0] <= rdata[0].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[1] <= rdata[1].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[2] <= rdata[2].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[3] <= rdata[3].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[4] <= rdata[4].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[5] <= rdata[5].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[6] <= rdata[6].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[7] <= rdata[7].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[8] <= rdata[8].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[9] <= rdata[9].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[10] <= rdata[10].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[11] <= rdata[11].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[12] <= rdata[12].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[13] <= rdata[13].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[14] <= rdata[14].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[15] <= rdata[15].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[16] <= rdata[16].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[17] <= rdata[17].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[18] <= rdata[18].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[19] <= rdata[19].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[20] <= rdata[20].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[21] <= rdata[21].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[22] <= rdata[22].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[23] <= rdata[23].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[24] <= rdata[24].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[25] <= rdata[25].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[26] <= rdata[26].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[27] <= rdata[27].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[28] <= rdata[28].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[29] <= rdata[29].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[30] <= rdata[30].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[31] <= rdata[31].DB_MAX_OUTPUT_PORT_TYPE
wr_n <= wr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_n <= rd_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[0] <= wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[1] <= wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[2] <= wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[3] <= wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[4] <= wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[5] <= wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[6] <= wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[7] <= wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[8] <= wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[9] <= wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[10] <= wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[11] <= wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[12] <= wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[13] <= wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[14] <= wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[15] <= wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[16] <= wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[17] <= wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[18] <= wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[19] <= wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[20] <= wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[21] <= wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[22] <= wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[23] <= wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[24] <= wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[25] <= wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[26] <= wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[27] <= wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[28] <= wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[29] <= wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[30] <= wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[31] <= wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[0] => in_avs_readdata[0].DATAIN
rdata[1] => in_avs_readdata[1].DATAIN
rdata[2] => in_avs_readdata[2].DATAIN
rdata[3] => in_avs_readdata[3].DATAIN
rdata[4] => in_avs_readdata[4].DATAIN
rdata[5] => in_avs_readdata[5].DATAIN
rdata[6] => in_avs_readdata[6].DATAIN
rdata[7] => in_avs_readdata[7].DATAIN
rdata[8] => in_avs_readdata[8].DATAIN
rdata[9] => in_avs_readdata[9].DATAIN
rdata[10] => in_avs_readdata[10].DATAIN
rdata[11] => in_avs_readdata[11].DATAIN
rdata[12] => in_avs_readdata[12].DATAIN
rdata[13] => in_avs_readdata[13].DATAIN
rdata[14] => in_avs_readdata[14].DATAIN
rdata[15] => in_avs_readdata[15].DATAIN
rdata[16] => in_avs_readdata[16].DATAIN
rdata[17] => in_avs_readdata[17].DATAIN
rdata[18] => in_avs_readdata[18].DATAIN
rdata[19] => in_avs_readdata[19].DATAIN
rdata[20] => in_avs_readdata[20].DATAIN
rdata[21] => in_avs_readdata[21].DATAIN
rdata[22] => in_avs_readdata[22].DATAIN
rdata[23] => in_avs_readdata[23].DATAIN
rdata[24] => in_avs_readdata[24].DATAIN
rdata[25] => in_avs_readdata[25].DATAIN
rdata[26] => in_avs_readdata[26].DATAIN
rdata[27] => in_avs_readdata[27].DATAIN
rdata[28] => in_avs_readdata[28].DATAIN
rdata[29] => in_avs_readdata[29].DATAIN
rdata[30] => in_avs_readdata[30].DATAIN
rdata[31] => in_avs_readdata[31].DATAIN


|gige_transport_top|gige_trans_cpu:inst|sdram_0_s1_arbitrator:the_sdram_0_s1
clk => clk~0.IN2
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sdram_0_s1_address~23.DATAB
cpu_0_data_master_address_to_slave[3] => sdram_0_s1_address~22.DATAB
cpu_0_data_master_address_to_slave[4] => sdram_0_s1_address~21.DATAB
cpu_0_data_master_address_to_slave[5] => sdram_0_s1_address~20.DATAB
cpu_0_data_master_address_to_slave[6] => sdram_0_s1_address~19.DATAB
cpu_0_data_master_address_to_slave[7] => sdram_0_s1_address~18.DATAB
cpu_0_data_master_address_to_slave[8] => sdram_0_s1_address~17.DATAB
cpu_0_data_master_address_to_slave[9] => sdram_0_s1_address~16.DATAB
cpu_0_data_master_address_to_slave[10] => sdram_0_s1_address~15.DATAB
cpu_0_data_master_address_to_slave[11] => sdram_0_s1_address~14.DATAB
cpu_0_data_master_address_to_slave[12] => sdram_0_s1_address~13.DATAB
cpu_0_data_master_address_to_slave[13] => sdram_0_s1_address~12.DATAB
cpu_0_data_master_address_to_slave[14] => sdram_0_s1_address~11.DATAB
cpu_0_data_master_address_to_slave[15] => sdram_0_s1_address~10.DATAB
cpu_0_data_master_address_to_slave[16] => sdram_0_s1_address~9.DATAB
cpu_0_data_master_address_to_slave[17] => sdram_0_s1_address~8.DATAB
cpu_0_data_master_address_to_slave[18] => sdram_0_s1_address~7.DATAB
cpu_0_data_master_address_to_slave[19] => sdram_0_s1_address~6.DATAB
cpu_0_data_master_address_to_slave[20] => sdram_0_s1_address~5.DATAB
cpu_0_data_master_address_to_slave[21] => sdram_0_s1_address~4.DATAB
cpu_0_data_master_address_to_slave[22] => sdram_0_s1_address~3.DATAB
cpu_0_data_master_address_to_slave[23] => sdram_0_s1_address~2.DATAB
cpu_0_data_master_address_to_slave[24] => sdram_0_s1_address~1.DATAB
cpu_0_data_master_address_to_slave[25] => sdram_0_s1_address~0.DATAB
cpu_0_data_master_address_to_slave[26] => Equal0.IN0
cpu_0_data_master_address_to_slave[27] => Equal0.IN1
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_sdram_0_s1~1.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_sdram_0_s1~0.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_sdram_0_s1~1.DATAA
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_sdram_0_s1~0.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => sdram_0_s1_address~24.DATAB
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sdram_0_s1~1.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sdram_0_s1~0.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => sdram_0_s1_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => sdram_0_s1_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => sdram_0_s1_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => sdram_0_s1_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => sdram_0_s1_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => sdram_0_s1_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => sdram_0_s1_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => sdram_0_s1_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => sdram_0_s1_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => sdram_0_s1_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => sdram_0_s1_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => sdram_0_s1_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => sdram_0_s1_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => sdram_0_s1_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => sdram_0_s1_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => sdram_0_s1_writedata[15].DATAIN
cpu_0_data_master_no_byte_enables_and_last_term => cpu_0_data_master_qualified_request_sdram_0_s1~2.IN1
cpu_0_data_master_read => sdram_0_s1_in_a_read_cycle~0.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_sdram_0_s1~1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_sdram_0_s1~0.IN0
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_sdram_0_s1~0.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_sdram_0_s1~2.IN0
cpu_0_data_master_write => in_a_write_cycle.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_sdram_0_s1~4.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_sdram_0_s1~0.IN1
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => sdram_0_s1_address~23.DATAA
cpu_0_instruction_master_address_to_slave[3] => sdram_0_s1_address~22.DATAA
cpu_0_instruction_master_address_to_slave[4] => sdram_0_s1_address~21.DATAA
cpu_0_instruction_master_address_to_slave[5] => sdram_0_s1_address~20.DATAA
cpu_0_instruction_master_address_to_slave[6] => sdram_0_s1_address~19.DATAA
cpu_0_instruction_master_address_to_slave[7] => sdram_0_s1_address~18.DATAA
cpu_0_instruction_master_address_to_slave[8] => sdram_0_s1_address~17.DATAA
cpu_0_instruction_master_address_to_slave[9] => sdram_0_s1_address~16.DATAA
cpu_0_instruction_master_address_to_slave[10] => sdram_0_s1_address~15.DATAA
cpu_0_instruction_master_address_to_slave[11] => sdram_0_s1_address~14.DATAA
cpu_0_instruction_master_address_to_slave[12] => sdram_0_s1_address~13.DATAA
cpu_0_instruction_master_address_to_slave[13] => sdram_0_s1_address~12.DATAA
cpu_0_instruction_master_address_to_slave[14] => sdram_0_s1_address~11.DATAA
cpu_0_instruction_master_address_to_slave[15] => sdram_0_s1_address~10.DATAA
cpu_0_instruction_master_address_to_slave[16] => sdram_0_s1_address~9.DATAA
cpu_0_instruction_master_address_to_slave[17] => sdram_0_s1_address~8.DATAA
cpu_0_instruction_master_address_to_slave[18] => sdram_0_s1_address~7.DATAA
cpu_0_instruction_master_address_to_slave[19] => sdram_0_s1_address~6.DATAA
cpu_0_instruction_master_address_to_slave[20] => sdram_0_s1_address~5.DATAA
cpu_0_instruction_master_address_to_slave[21] => sdram_0_s1_address~4.DATAA
cpu_0_instruction_master_address_to_slave[22] => sdram_0_s1_address~3.DATAA
cpu_0_instruction_master_address_to_slave[23] => sdram_0_s1_address~2.DATAA
cpu_0_instruction_master_address_to_slave[24] => sdram_0_s1_address~1.DATAA
cpu_0_instruction_master_address_to_slave[25] => sdram_0_s1_address~0.DATAA
cpu_0_instruction_master_address_to_slave[26] => Equal1.IN0
cpu_0_instruction_master_address_to_slave[27] => Equal1.IN1
cpu_0_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_instruction_master_dbs_address[1] => sdram_0_s1_address~24.DATAA
cpu_0_instruction_master_latency_counter => cpu_0_instruction_master_qualified_request_sdram_0_s1~0.IN0
cpu_0_instruction_master_latency_counter => LessThan0.IN2
cpu_0_instruction_master_read => sdram_0_s1_in_a_read_cycle~1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_sdram_0_s1~1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sdram_0_s1~1.IN0
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sdram_0_s1~0.IN0
reset_n => reset_n~0.IN2
sdram_0_s1_readdata[0] => sdram_0_s1_readdata_from_sa[0].DATAIN
sdram_0_s1_readdata[1] => sdram_0_s1_readdata_from_sa[1].DATAIN
sdram_0_s1_readdata[2] => sdram_0_s1_readdata_from_sa[2].DATAIN
sdram_0_s1_readdata[3] => sdram_0_s1_readdata_from_sa[3].DATAIN
sdram_0_s1_readdata[4] => sdram_0_s1_readdata_from_sa[4].DATAIN
sdram_0_s1_readdata[5] => sdram_0_s1_readdata_from_sa[5].DATAIN
sdram_0_s1_readdata[6] => sdram_0_s1_readdata_from_sa[6].DATAIN
sdram_0_s1_readdata[7] => sdram_0_s1_readdata_from_sa[7].DATAIN
sdram_0_s1_readdata[8] => sdram_0_s1_readdata_from_sa[8].DATAIN
sdram_0_s1_readdata[9] => sdram_0_s1_readdata_from_sa[9].DATAIN
sdram_0_s1_readdata[10] => sdram_0_s1_readdata_from_sa[10].DATAIN
sdram_0_s1_readdata[11] => sdram_0_s1_readdata_from_sa[11].DATAIN
sdram_0_s1_readdata[12] => sdram_0_s1_readdata_from_sa[12].DATAIN
sdram_0_s1_readdata[13] => sdram_0_s1_readdata_from_sa[13].DATAIN
sdram_0_s1_readdata[14] => sdram_0_s1_readdata_from_sa[14].DATAIN
sdram_0_s1_readdata[15] => sdram_0_s1_readdata_from_sa[15].DATAIN
sdram_0_s1_readdatavalid => sdram_0_s1_move_on_to_next_transaction.IN2
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_write.IN0
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_read.IN0
sdram_0_s1_waitrequest => sdram_0_s1_waitrequest_from_sa.DATAIN
cpu_0_data_master_byteenable_sdram_0_s1[0] <= cpu_0_data_master_byteenable_sdram_0_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_sdram_0_s1[1] <= cpu_0_data_master_byteenable_sdram_0_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_sdram_0_s1 <= cpu_0_data_master_granted_sdram_0_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sdram_0_s1 <= cpu_0_data_master_qualified_request_sdram_0_s1~7.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1 <= cpu_0_data_master_read_data_valid_sdram_0_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_data_master_requests_sdram_0_s1 <= cpu_0_data_master_requests_sdram_0_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_sdram_0_s1 <= cpu_0_instruction_master_granted_sdram_0_s1~0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_sdram_0_s1 <= cpu_0_instruction_master_qualified_request_sdram_0_s1~3.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1 <= cpu_0_instruction_master_read_data_valid_sdram_0_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_instruction_master_requests_sdram_0_s1 <= cpu_0_instruction_master_requests_sdram_0_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_sdram_0_s1_end_xfer <= d1_sdram_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[0] <= sdram_0_s1_address~24.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[1] <= sdram_0_s1_address~23.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[2] <= sdram_0_s1_address~22.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[3] <= sdram_0_s1_address~21.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[4] <= sdram_0_s1_address~20.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[5] <= sdram_0_s1_address~19.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[6] <= sdram_0_s1_address~18.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[7] <= sdram_0_s1_address~17.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[8] <= sdram_0_s1_address~16.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[9] <= sdram_0_s1_address~15.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[10] <= sdram_0_s1_address~14.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[11] <= sdram_0_s1_address~13.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[12] <= sdram_0_s1_address~12.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[13] <= sdram_0_s1_address~11.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[14] <= sdram_0_s1_address~10.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[15] <= sdram_0_s1_address~9.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[16] <= sdram_0_s1_address~8.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[17] <= sdram_0_s1_address~7.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[18] <= sdram_0_s1_address~6.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[19] <= sdram_0_s1_address~5.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[20] <= sdram_0_s1_address~4.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[21] <= sdram_0_s1_address~3.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[22] <= sdram_0_s1_address~2.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[23] <= sdram_0_s1_address~1.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[24] <= sdram_0_s1_address~0.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[0] <= sdram_0_s1_byteenable_n~1.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[1] <= sdram_0_s1_byteenable_n~0.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_chipselect <= sdram_0_s1_chipselect~0.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_read_n <= sdram_0_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[0] <= sdram_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[1] <= sdram_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[2] <= sdram_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[3] <= sdram_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[4] <= sdram_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[5] <= sdram_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[6] <= sdram_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[7] <= sdram_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[8] <= sdram_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[9] <= sdram_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[10] <= sdram_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[11] <= sdram_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[12] <= sdram_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[13] <= sdram_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[14] <= sdram_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[15] <= sdram_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_reset_n <= reset_n~0.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_waitrequest_from_sa <= sdram_0_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1
clear_fifo => always13~0.IN1
clear_fifo => always12~0.IN1
clear_fifo => full_1~0.OUTPUTSELECT
clear_fifo => full_2~0.OUTPUTSELECT
clear_fifo => full_3~0.OUTPUTSELECT
clear_fifo => full_4~0.OUTPUTSELECT
clear_fifo => full_5~0.OUTPUTSELECT
clear_fifo => full_6~0.OUTPUTSELECT
clear_fifo => always1~1.IN0
clear_fifo => p1_stage_1~0.IN1
clear_fifo => p2_stage_2~0.IN1
clear_fifo => p3_stage_3~0.IN1
clear_fifo => p4_stage_4~0.IN1
clear_fifo => p5_stage_5~0.IN1
clear_fifo => p0_stage_0~0.IN1
clk => stage_6.CLK
clk => full_6.CLK
clk => stage_5.CLK
clk => full_5.CLK
clk => stage_4.CLK
clk => full_4.CLK
clk => stage_3.CLK
clk => full_3.CLK
clk => stage_2.CLK
clk => full_2.CLK
clk => stage_1.CLK
clk => full_1.CLK
clk => stage_0.CLK
clk => full_0.CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[0].CLK
clk => fifo_contains_ones_n~reg0.CLK
data_in => stage_6~0.DATAA
data_in => updated_one_count~22.DATAB
data_in => updated_one_count~5.IN0
data_in => updated_one_count~2.IN0
data_in => p0_stage_0.DATAB
data_in => p1_stage_1.DATAB
data_in => p2_stage_2.DATAB
data_in => p3_stage_3.DATAB
data_in => p4_stage_4.DATAB
data_in => p5_stage_5.DATAB
read => always0~3.IN0
read => updated_one_count~6.IN1
read => updated_one_count~2.IN1
read => always12~5.IN1
read => always12~1.IN0
read => always10~3.IN1
read => always8~3.IN1
read => always6~3.IN1
read => always4~3.IN1
read => always2~3.IN1
read => always1~0.IN0
read => p6_full_6~0.IN0
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => full_0.ACLR
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_2.ACLR
reset_n => stage_2.ACLR
reset_n => full_3.ACLR
reset_n => stage_3.ACLR
reset_n => full_4.ACLR
reset_n => stage_4.ACLR
reset_n => full_5.ACLR
reset_n => stage_5.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => stage_0.ACLR
sync_reset => always12~4.IN1
sync_reset => always12~0.IN0
sync_reset => always10~2.IN1
sync_reset => always8~2.IN1
sync_reset => always6~2.IN1
sync_reset => always4~2.IN1
sync_reset => always2~2.IN1
sync_reset => always0~2.IN1
write => always15~0.IN0
write => updated_one_count~5.IN1
write => updated_one_count~3.IN0
write => updated_one_count~1.IN0
write => always12~6.IN0
write => always12~2.IN1
write => always10~4.IN0
write => always10~0.IN1
write => always8~4.IN0
write => always8~0.IN1
write => always6~4.IN0
write => always6~0.IN1
write => always4~4.IN0
write => always4~0.IN1
write => always2~4.IN0
write => always2~0.IN1
write => always1~2.IN1
write => always1~0.IN1
write => always0~3.IN1
write => always0~0.IN1
write => always13~0.IN0
write => p6_full_6~0.IN1
write => updated_one_count~0.IN0
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1
clear_fifo => always13~0.IN1
clear_fifo => always12~0.IN1
clear_fifo => full_1~0.OUTPUTSELECT
clear_fifo => full_2~0.OUTPUTSELECT
clear_fifo => full_3~0.OUTPUTSELECT
clear_fifo => full_4~0.OUTPUTSELECT
clear_fifo => full_5~0.OUTPUTSELECT
clear_fifo => full_6~0.OUTPUTSELECT
clear_fifo => always1~1.IN0
clear_fifo => p1_stage_1~0.IN1
clear_fifo => p2_stage_2~0.IN1
clear_fifo => p3_stage_3~0.IN1
clear_fifo => p4_stage_4~0.IN1
clear_fifo => p5_stage_5~0.IN1
clear_fifo => p0_stage_0~0.IN1
clk => stage_6.CLK
clk => full_6.CLK
clk => stage_5.CLK
clk => full_5.CLK
clk => stage_4.CLK
clk => full_4.CLK
clk => stage_3.CLK
clk => full_3.CLK
clk => stage_2.CLK
clk => full_2.CLK
clk => stage_1.CLK
clk => full_1.CLK
clk => stage_0.CLK
clk => full_0.CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[0].CLK
clk => fifo_contains_ones_n~reg0.CLK
data_in => stage_6~0.DATAA
data_in => updated_one_count~22.DATAB
data_in => updated_one_count~5.IN0
data_in => updated_one_count~2.IN0
data_in => p0_stage_0.DATAB
data_in => p1_stage_1.DATAB
data_in => p2_stage_2.DATAB
data_in => p3_stage_3.DATAB
data_in => p4_stage_4.DATAB
data_in => p5_stage_5.DATAB
read => always0~3.IN0
read => updated_one_count~6.IN1
read => updated_one_count~2.IN1
read => always12~5.IN1
read => always12~1.IN0
read => always10~3.IN1
read => always8~3.IN1
read => always6~3.IN1
read => always4~3.IN1
read => always2~3.IN1
read => always1~0.IN0
read => p6_full_6~0.IN0
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => full_0.ACLR
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_2.ACLR
reset_n => stage_2.ACLR
reset_n => full_3.ACLR
reset_n => stage_3.ACLR
reset_n => full_4.ACLR
reset_n => stage_4.ACLR
reset_n => full_5.ACLR
reset_n => stage_5.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => stage_0.ACLR
sync_reset => always12~4.IN1
sync_reset => always12~0.IN0
sync_reset => always10~2.IN1
sync_reset => always8~2.IN1
sync_reset => always6~2.IN1
sync_reset => always4~2.IN1
sync_reset => always2~2.IN1
sync_reset => always0~2.IN1
write => always15~0.IN0
write => updated_one_count~5.IN1
write => updated_one_count~3.IN0
write => updated_one_count~1.IN0
write => always12~6.IN0
write => always12~2.IN1
write => always10~4.IN0
write => always10~0.IN1
write => always8~4.IN0
write => always8~0.IN1
write => always6~4.IN0
write => always6~0.IN1
write => always4~4.IN0
write => always4~0.IN1
write => always2~4.IN0
write => always2~0.IN1
write => always1~2.IN1
write => always1~0.IN1
write => always0~3.IN1
write => always0~0.IN1
write => always13~0.IN0
write => p6_full_6~0.IN1
write => updated_one_count~0.IN0
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|sdram_0:the_sdram_0
az_addr[0] => az_addr[0]~24.IN1
az_addr[1] => az_addr[1]~23.IN1
az_addr[2] => az_addr[2]~22.IN1
az_addr[3] => az_addr[3]~21.IN1
az_addr[4] => az_addr[4]~20.IN1
az_addr[5] => az_addr[5]~19.IN1
az_addr[6] => az_addr[6]~18.IN1
az_addr[7] => az_addr[7]~17.IN1
az_addr[8] => az_addr[8]~16.IN1
az_addr[9] => az_addr[9]~15.IN1
az_addr[10] => az_addr[10]~14.IN1
az_addr[11] => az_addr[11]~13.IN1
az_addr[12] => az_addr[12]~12.IN1
az_addr[13] => az_addr[13]~11.IN1
az_addr[14] => az_addr[14]~10.IN1
az_addr[15] => az_addr[15]~9.IN1
az_addr[16] => az_addr[16]~8.IN1
az_addr[17] => az_addr[17]~7.IN1
az_addr[18] => az_addr[18]~6.IN1
az_addr[19] => az_addr[19]~5.IN1
az_addr[20] => az_addr[20]~4.IN1
az_addr[21] => az_addr[21]~3.IN1
az_addr[22] => az_addr[22]~2.IN1
az_addr[23] => az_addr[23]~1.IN1
az_addr[24] => az_addr[24]~0.IN1
az_be_n[0] => comb~3.DATAA
az_be_n[1] => comb~2.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0]~15.IN1
az_data[1] => az_data[1]~14.IN1
az_data[2] => az_data[2]~13.IN1
az_data[3] => az_data[3]~12.IN1
az_data[4] => az_data[4]~11.IN1
az_data[5] => az_data[5]~10.IN1
az_data[6] => az_data[6]~9.IN1
az_data[7] => az_data[7]~8.IN1
az_data[8] => az_data[8]~7.IN1
az_data[9] => az_data[9]~6.IN1
az_data[10] => az_data[10]~5.IN1
az_data[11] => az_data[11]~4.IN1
az_data[12] => az_data[12]~3.IN1
az_data[13] => az_data[13]~2.IN1
az_data[14] => az_data[14]~1.IN1
az_data[15] => az_data[15]~0.IN1
az_rd_n => comb~0.IN1
az_wr_n => az_wr_n~0.IN1
clk => clk~0.IN1
reset_n => reset_n~0.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.full
zs_addr[0] <= zs_addr~12.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr~11.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr~10.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr~9.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr~8.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr~7.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr~6.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr~5.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr~4.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr~3.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr~2.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr~1.DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr~0.DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba~1.DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba~0.DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= concat~2.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= concat~0.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <= zs_dq[0]~0
zs_dq[1] <= zs_dq[1]~1
zs_dq[2] <= zs_dq[2]~2
zs_dq[3] <= zs_dq[3]~3
zs_dq[4] <= zs_dq[4]~4
zs_dq[5] <= zs_dq[5]~5
zs_dq[6] <= zs_dq[6]~6
zs_dq[7] <= zs_dq[7]~7
zs_dq[8] <= zs_dq[8]~8
zs_dq[9] <= zs_dq[9]~9
zs_dq[10] <= zs_dq[10]~10
zs_dq[11] <= zs_dq[11]~11
zs_dq[12] <= zs_dq[12]~12
zs_dq[13] <= zs_dq[13]~13
zs_dq[14] <= zs_dq[14]~14
zs_dq[15] <= zs_dq[15]~15
zs_dqm[0] <= zs_dqm~1.DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm~0.DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= concat~1.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= concat~3.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module
clk => wr_address.CLK
clk => rd_address.CLK
clk => entries[1].CLK
clk => entries[0].CLK
clk => entry_1[43].CLK
clk => entry_1[42].CLK
clk => entry_1[41].CLK
clk => entry_1[40].CLK
clk => entry_1[39].CLK
clk => entry_1[38].CLK
clk => entry_1[37].CLK
clk => entry_1[36].CLK
clk => entry_1[35].CLK
clk => entry_1[34].CLK
clk => entry_1[33].CLK
clk => entry_1[32].CLK
clk => entry_1[31].CLK
clk => entry_1[30].CLK
clk => entry_1[29].CLK
clk => entry_1[28].CLK
clk => entry_1[27].CLK
clk => entry_1[26].CLK
clk => entry_1[25].CLK
clk => entry_1[24].CLK
clk => entry_1[23].CLK
clk => entry_1[22].CLK
clk => entry_1[21].CLK
clk => entry_1[20].CLK
clk => entry_1[19].CLK
clk => entry_1[18].CLK
clk => entry_1[17].CLK
clk => entry_1[16].CLK
clk => entry_1[15].CLK
clk => entry_1[14].CLK
clk => entry_1[13].CLK
clk => entry_1[12].CLK
clk => entry_1[11].CLK
clk => entry_1[10].CLK
clk => entry_1[9].CLK
clk => entry_1[8].CLK
clk => entry_1[7].CLK
clk => entry_1[6].CLK
clk => entry_1[5].CLK
clk => entry_1[4].CLK
clk => entry_1[3].CLK
clk => entry_1[2].CLK
clk => entry_1[1].CLK
clk => entry_1[0].CLK
clk => entry_0[43].CLK
clk => entry_0[42].CLK
clk => entry_0[41].CLK
clk => entry_0[40].CLK
clk => entry_0[39].CLK
clk => entry_0[38].CLK
clk => entry_0[37].CLK
clk => entry_0[36].CLK
clk => entry_0[35].CLK
clk => entry_0[34].CLK
clk => entry_0[33].CLK
clk => entry_0[32].CLK
clk => entry_0[31].CLK
clk => entry_0[30].CLK
clk => entry_0[29].CLK
clk => entry_0[28].CLK
clk => entry_0[27].CLK
clk => entry_0[26].CLK
clk => entry_0[25].CLK
clk => entry_0[24].CLK
clk => entry_0[23].CLK
clk => entry_0[22].CLK
clk => entry_0[21].CLK
clk => entry_0[20].CLK
clk => entry_0[19].CLK
clk => entry_0[18].CLK
clk => entry_0[17].CLK
clk => entry_0[16].CLK
clk => entry_0[15].CLK
clk => entry_0[14].CLK
clk => entry_0[13].CLK
clk => entry_0[12].CLK
clk => entry_0[11].CLK
clk => entry_0[10].CLK
clk => entry_0[9].CLK
clk => entry_0[8].CLK
clk => entry_0[7].CLK
clk => entry_0[6].CLK
clk => entry_0[5].CLK
clk => entry_0[4].CLK
clk => entry_0[3].CLK
clk => entry_0[2].CLK
clk => entry_0[1].CLK
clk => entry_0[0].CLK
rd => Mux3.IN4
rd => Mux2.IN4
rd => Mux1.IN4
rd => Mux0.IN2
reset_n => wr_address.ACLR
reset_n => rd_address.ACLR
reset_n => entries[1].ACLR
reset_n => entries[0].ACLR
wr => always2~0.IN1
wr => Mux3.IN5
wr => Mux2.IN5
wr => Mux1.IN5
wr => Mux0.IN3
wr_data[0] => entry_0~43.DATAA
wr_data[0] => entry_1~43.DATAB
wr_data[1] => entry_0~42.DATAA
wr_data[1] => entry_1~42.DATAB
wr_data[2] => entry_0~41.DATAA
wr_data[2] => entry_1~41.DATAB
wr_data[3] => entry_0~40.DATAA
wr_data[3] => entry_1~40.DATAB
wr_data[4] => entry_0~39.DATAA
wr_data[4] => entry_1~39.DATAB
wr_data[5] => entry_0~38.DATAA
wr_data[5] => entry_1~38.DATAB
wr_data[6] => entry_0~37.DATAA
wr_data[6] => entry_1~37.DATAB
wr_data[7] => entry_0~36.DATAA
wr_data[7] => entry_1~36.DATAB
wr_data[8] => entry_0~35.DATAA
wr_data[8] => entry_1~35.DATAB
wr_data[9] => entry_0~34.DATAA
wr_data[9] => entry_1~34.DATAB
wr_data[10] => entry_0~33.DATAA
wr_data[10] => entry_1~33.DATAB
wr_data[11] => entry_0~32.DATAA
wr_data[11] => entry_1~32.DATAB
wr_data[12] => entry_0~31.DATAA
wr_data[12] => entry_1~31.DATAB
wr_data[13] => entry_0~30.DATAA
wr_data[13] => entry_1~30.DATAB
wr_data[14] => entry_0~29.DATAA
wr_data[14] => entry_1~29.DATAB
wr_data[15] => entry_0~28.DATAA
wr_data[15] => entry_1~28.DATAB
wr_data[16] => entry_0~27.DATAA
wr_data[16] => entry_1~27.DATAB
wr_data[17] => entry_0~26.DATAA
wr_data[17] => entry_1~26.DATAB
wr_data[18] => entry_0~25.DATAA
wr_data[18] => entry_1~25.DATAB
wr_data[19] => entry_0~24.DATAA
wr_data[19] => entry_1~24.DATAB
wr_data[20] => entry_0~23.DATAA
wr_data[20] => entry_1~23.DATAB
wr_data[21] => entry_0~22.DATAA
wr_data[21] => entry_1~22.DATAB
wr_data[22] => entry_0~21.DATAA
wr_data[22] => entry_1~21.DATAB
wr_data[23] => entry_0~20.DATAA
wr_data[23] => entry_1~20.DATAB
wr_data[24] => entry_0~19.DATAA
wr_data[24] => entry_1~19.DATAB
wr_data[25] => entry_0~18.DATAA
wr_data[25] => entry_1~18.DATAB
wr_data[26] => entry_0~17.DATAA
wr_data[26] => entry_1~17.DATAB
wr_data[27] => entry_0~16.DATAA
wr_data[27] => entry_1~16.DATAB
wr_data[28] => entry_0~15.DATAA
wr_data[28] => entry_1~15.DATAB
wr_data[29] => entry_0~14.DATAA
wr_data[29] => entry_1~14.DATAB
wr_data[30] => entry_0~13.DATAA
wr_data[30] => entry_1~13.DATAB
wr_data[31] => entry_0~12.DATAA
wr_data[31] => entry_1~12.DATAB
wr_data[32] => entry_0~11.DATAA
wr_data[32] => entry_1~11.DATAB
wr_data[33] => entry_0~10.DATAA
wr_data[33] => entry_1~10.DATAB
wr_data[34] => entry_0~9.DATAA
wr_data[34] => entry_1~9.DATAB
wr_data[35] => entry_0~8.DATAA
wr_data[35] => entry_1~8.DATAB
wr_data[36] => entry_0~7.DATAA
wr_data[36] => entry_1~7.DATAB
wr_data[37] => entry_0~6.DATAA
wr_data[37] => entry_1~6.DATAB
wr_data[38] => entry_0~5.DATAA
wr_data[38] => entry_1~5.DATAB
wr_data[39] => entry_0~4.DATAA
wr_data[39] => entry_1~4.DATAB
wr_data[40] => entry_0~3.DATAA
wr_data[40] => entry_1~3.DATAB
wr_data[41] => entry_0~2.DATAA
wr_data[41] => entry_1~2.DATAB
wr_data[42] => entry_0~1.DATAA
wr_data[42] => entry_1~1.DATAB
wr_data[43] => entry_0~0.DATAA
wr_data[43] => entry_1~0.DATAB
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data~43.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data~42.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data~41.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data~40.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data~39.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data~38.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data~37.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data~36.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data~35.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data~34.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data~33.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data~32.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data~31.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data~30.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data~29.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data~28.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data~27.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data~26.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data~25.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data~24.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data~23.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data~22.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data~21.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data~20.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data~19.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data~18.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data~17.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data~16.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data~15.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data~14.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data~13.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data~12.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data~11.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data~10.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data~9.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data~8.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data~7.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data~6.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data~5.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data~4.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data~3.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data~2.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data~1.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data~0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_reasons_to_wait.CLK
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sysid_control_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN0
cpu_0_data_master_address_to_slave[4] => Equal0.IN24
cpu_0_data_master_address_to_slave[5] => Equal0.IN23
cpu_0_data_master_address_to_slave[6] => Equal0.IN22
cpu_0_data_master_address_to_slave[7] => Equal0.IN1
cpu_0_data_master_address_to_slave[8] => Equal0.IN21
cpu_0_data_master_address_to_slave[9] => Equal0.IN20
cpu_0_data_master_address_to_slave[10] => Equal0.IN19
cpu_0_data_master_address_to_slave[11] => Equal0.IN18
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN3
cpu_0_data_master_address_to_slave[14] => Equal0.IN17
cpu_0_data_master_address_to_slave[15] => Equal0.IN16
cpu_0_data_master_address_to_slave[16] => Equal0.IN4
cpu_0_data_master_address_to_slave[17] => Equal0.IN15
cpu_0_data_master_address_to_slave[18] => Equal0.IN14
cpu_0_data_master_address_to_slave[19] => Equal0.IN13
cpu_0_data_master_address_to_slave[20] => Equal0.IN12
cpu_0_data_master_address_to_slave[21] => Equal0.IN11
cpu_0_data_master_address_to_slave[22] => Equal0.IN10
cpu_0_data_master_address_to_slave[23] => Equal0.IN9
cpu_0_data_master_address_to_slave[24] => Equal0.IN8
cpu_0_data_master_address_to_slave[25] => Equal0.IN7
cpu_0_data_master_address_to_slave[26] => Equal0.IN6
cpu_0_data_master_address_to_slave[27] => Equal0.IN5
cpu_0_data_master_read => sysid_control_slave_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_sysid_control_slave~2.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_sysid_control_slave~0.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_sysid_control_slave~0.IN1
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
cpu_0_data_master_granted_sysid_control_slave <= cpu_0_data_master_requests_sysid_control_slave~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sysid_control_slave <= cpu_0_data_master_requests_sysid_control_slave~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sysid_control_slave <= <GND>
cpu_0_data_master_requests_sysid_control_slave <= cpu_0_data_master_requests_sysid_control_slave~2.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|sysid:the_sysid
address => readdata[30].DATAIN
address => readdata[29].DATAIN
address => readdata[24].DATAIN
address => readdata[23].DATAIN
address => readdata[22].DATAIN
address => readdata[21].DATAIN
address => readdata[18].DATAIN
address => readdata[17].DATAIN
address => readdata[16].DATAIN
address => readdata[15].DATAIN
address => readdata[11].DATAIN
address => readdata[10].DATAIN
address => readdata[9].DATAIN
address => readdata[8].DATAIN
address => readdata[7].DATAIN
address => readdata[5].DATAIN
address => readdata[3].DATAIN
address => readdata[1].DATAIN
address => readdata[0].DATAIN
readdata[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <VCC>
readdata[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= <GND>
readdata[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= <VCC>
readdata[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <VCC>
readdata[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= <VCC>
readdata[20] <= <VCC>
readdata[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= <VCC>
readdata[26] <= <VCC>
readdata[27] <= <VCC>
readdata[28] <= <GND>
readdata[29] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= <GND>


|gige_transport_top|gige_trans_cpu:inst|udpram_in_avs_arbitrator:the_udpram_in_avs
clk => cpu_0_data_master_read_data_valid_udpram_in_avs_shift_register.CLK
clk => d1_udpram_in_avs_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => udpram_in_avs_address[2].DATAIN
cpu_0_data_master_address_to_slave[3] => udpram_in_avs_address[3].DATAIN
cpu_0_data_master_address_to_slave[4] => udpram_in_avs_address[4].DATAIN
cpu_0_data_master_address_to_slave[5] => udpram_in_avs_address[5].DATAIN
cpu_0_data_master_address_to_slave[6] => udpram_in_avs_address[6].DATAIN
cpu_0_data_master_address_to_slave[7] => udpram_in_avs_address[7].DATAIN
cpu_0_data_master_address_to_slave[8] => udpram_in_avs_address[8].DATAIN
cpu_0_data_master_address_to_slave[9] => udpram_in_avs_address[9].DATAIN
cpu_0_data_master_address_to_slave[10] => udpram_in_avs_address[10].DATAIN
cpu_0_data_master_address_to_slave[11] => udpram_in_avs_address[11].DATAIN
cpu_0_data_master_address_to_slave[12] => udpram_in_avs_address[12].DATAIN
cpu_0_data_master_address_to_slave[13] => udpram_in_avs_address[13].DATAIN
cpu_0_data_master_address_to_slave[14] => udpram_in_avs_address[14].DATAIN
cpu_0_data_master_address_to_slave[15] => udpram_in_avs_address[15].DATAIN
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN7
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN3
cpu_0_data_master_address_to_slave[25] => Equal0.IN2
cpu_0_data_master_address_to_slave[26] => Equal0.IN1
cpu_0_data_master_address_to_slave[27] => Equal0.IN0
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_udpram_in_avs~2.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_udpram_in_avs~1.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_udpram_in_avs~0.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_udpram_in_avs~0.DATAA
cpu_0_data_master_dbs_address[0] => udpram_in_avs_address[0].DATAIN
cpu_0_data_master_dbs_address[0] => Equal1.IN31
cpu_0_data_master_dbs_address[0] => Equal2.IN0
cpu_0_data_master_dbs_address[0] => Equal3.IN31
cpu_0_data_master_dbs_address[1] => udpram_in_avs_address[1].DATAIN
cpu_0_data_master_dbs_address[1] => Equal1.IN30
cpu_0_data_master_dbs_address[1] => Equal2.IN31
cpu_0_data_master_dbs_address[1] => Equal3.IN0
cpu_0_data_master_dbs_write_8[0] => udpram_in_avs_writedata[0].DATAIN
cpu_0_data_master_dbs_write_8[1] => udpram_in_avs_writedata[1].DATAIN
cpu_0_data_master_dbs_write_8[2] => udpram_in_avs_writedata[2].DATAIN
cpu_0_data_master_dbs_write_8[3] => udpram_in_avs_writedata[3].DATAIN
cpu_0_data_master_dbs_write_8[4] => udpram_in_avs_writedata[4].DATAIN
cpu_0_data_master_dbs_write_8[5] => udpram_in_avs_writedata[5].DATAIN
cpu_0_data_master_dbs_write_8[6] => udpram_in_avs_writedata[6].DATAIN
cpu_0_data_master_dbs_write_8[7] => udpram_in_avs_writedata[7].DATAIN
cpu_0_data_master_no_byte_enables_and_last_term => cpu_0_data_master_qualified_request_udpram_in_avs~1.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_udpram_in_avs_shift_register_in~0.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_udpram_in_avs~0.IN1
cpu_0_data_master_read => cpu_0_data_master_requests_udpram_in_avs~0.IN0
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_udpram_in_avs~1.IN0
cpu_0_data_master_write => udpram_in_avs_write_n~0.IN0
cpu_0_data_master_write => cpu_0_data_master_qualified_request_udpram_in_avs~3.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_udpram_in_avs~0.IN1
reset_n => d1_udpram_in_avs_end_xfer~reg0.PRESET
reset_n => cpu_0_data_master_read_data_valid_udpram_in_avs_shift_register.ACLR
udpram_in_avs_readdata[0] => udpram_in_avs_readdata_from_sa[0].DATAIN
udpram_in_avs_readdata[1] => udpram_in_avs_readdata_from_sa[1].DATAIN
udpram_in_avs_readdata[2] => udpram_in_avs_readdata_from_sa[2].DATAIN
udpram_in_avs_readdata[3] => udpram_in_avs_readdata_from_sa[3].DATAIN
udpram_in_avs_readdata[4] => udpram_in_avs_readdata_from_sa[4].DATAIN
udpram_in_avs_readdata[5] => udpram_in_avs_readdata_from_sa[5].DATAIN
udpram_in_avs_readdata[6] => udpram_in_avs_readdata_from_sa[6].DATAIN
udpram_in_avs_readdata[7] => udpram_in_avs_readdata_from_sa[7].DATAIN
cpu_0_data_master_byteenable_udpram_in_avs <= cpu_0_data_master_byteenable_udpram_in_avs~2.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_udpram_in_avs <= cpu_0_data_master_qualified_request_udpram_in_avs~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_udpram_in_avs <= cpu_0_data_master_qualified_request_udpram_in_avs~5.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_udpram_in_avs <= cpu_0_data_master_read_data_valid_udpram_in_avs_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_udpram_in_avs <= cpu_0_data_master_requests_udpram_in_avs~1.DB_MAX_OUTPUT_PORT_TYPE
d1_udpram_in_avs_end_xfer <= d1_udpram_in_avs_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
registered_cpu_0_data_master_read_data_valid_udpram_in_avs <= cpu_0_data_master_read_data_valid_udpram_in_avs_shift_register_in~1.DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[0] <= cpu_0_data_master_dbs_address[0].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[1] <= cpu_0_data_master_dbs_address[1].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[2] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[3] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[4] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[5] <= cpu_0_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[6] <= cpu_0_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[7] <= cpu_0_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[8] <= cpu_0_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[9] <= cpu_0_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[10] <= cpu_0_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[11] <= cpu_0_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[12] <= cpu_0_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[13] <= cpu_0_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[14] <= cpu_0_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_address[15] <= cpu_0_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_chipselect_n <= cpu_0_data_master_qualified_request_udpram_in_avs~5.DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_read_n <= cpu_0_data_master_read_data_valid_udpram_in_avs_shift_register_in~0.DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_readdata_from_sa[0] <= udpram_in_avs_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_readdata_from_sa[1] <= udpram_in_avs_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_readdata_from_sa[2] <= udpram_in_avs_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_readdata_from_sa[3] <= udpram_in_avs_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_readdata_from_sa[4] <= udpram_in_avs_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_readdata_from_sa[5] <= udpram_in_avs_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_readdata_from_sa[6] <= udpram_in_avs_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_readdata_from_sa[7] <= udpram_in_avs_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_write_n <= udpram_in_avs_write_n~1.DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_writedata[0] <= cpu_0_data_master_dbs_write_8[0].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_writedata[1] <= cpu_0_data_master_dbs_write_8[1].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_writedata[2] <= cpu_0_data_master_dbs_write_8[2].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_writedata[3] <= cpu_0_data_master_dbs_write_8[3].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_writedata[4] <= cpu_0_data_master_dbs_write_8[4].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_writedata[5] <= cpu_0_data_master_dbs_write_8[5].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_writedata[6] <= cpu_0_data_master_dbs_write_8[6].DB_MAX_OUTPUT_PORT_TYPE
udpram_in_avs_writedata[7] <= cpu_0_data_master_dbs_write_8[7].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|udpram:the_udpram
clk => clk~0.IN1
in_avs_chipselect_n => in_avs_chipselect_n~0.IN1
in_avs_write_n => in_avs_write_n~0.IN1
in_avs_read_n => in_avs_read_n~0.IN1
in_avs_address[0] => in_avs_address[0]~15.IN1
in_avs_address[1] => in_avs_address[1]~14.IN1
in_avs_address[2] => in_avs_address[2]~13.IN1
in_avs_address[3] => in_avs_address[3]~12.IN1
in_avs_address[4] => in_avs_address[4]~11.IN1
in_avs_address[5] => in_avs_address[5]~10.IN1
in_avs_address[6] => in_avs_address[6]~9.IN1
in_avs_address[7] => in_avs_address[7]~8.IN1
in_avs_address[8] => in_avs_address[8]~7.IN1
in_avs_address[9] => in_avs_address[9]~6.IN1
in_avs_address[10] => in_avs_address[10]~5.IN1
in_avs_address[11] => in_avs_address[11]~4.IN1
in_avs_address[12] => in_avs_address[12]~3.IN1
in_avs_address[13] => in_avs_address[13]~2.IN1
in_avs_address[14] => in_avs_address[14]~1.IN1
in_avs_address[15] => in_avs_address[15]~0.IN1
in_avs_writedata[0] => in_avs_writedata[0]~7.IN1
in_avs_writedata[1] => in_avs_writedata[1]~6.IN1
in_avs_writedata[2] => in_avs_writedata[2]~5.IN1
in_avs_writedata[3] => in_avs_writedata[3]~4.IN1
in_avs_writedata[4] => in_avs_writedata[4]~3.IN1
in_avs_writedata[5] => in_avs_writedata[5]~2.IN1
in_avs_writedata[6] => in_avs_writedata[6]~1.IN1
in_avs_writedata[7] => in_avs_writedata[7]~0.IN1
in_avs_readdata[0] <= avalon_slave_exram_8bit:udpram.in_avs_readdata
in_avs_readdata[1] <= avalon_slave_exram_8bit:udpram.in_avs_readdata
in_avs_readdata[2] <= avalon_slave_exram_8bit:udpram.in_avs_readdata
in_avs_readdata[3] <= avalon_slave_exram_8bit:udpram.in_avs_readdata
in_avs_readdata[4] <= avalon_slave_exram_8bit:udpram.in_avs_readdata
in_avs_readdata[5] <= avalon_slave_exram_8bit:udpram.in_avs_readdata
in_avs_readdata[6] <= avalon_slave_exram_8bit:udpram.in_avs_readdata
in_avs_readdata[7] <= avalon_slave_exram_8bit:udpram.in_avs_readdata
wr_n <= avalon_slave_exram_8bit:udpram.wr_n
rd_n <= avalon_slave_exram_8bit:udpram.rd_n
addr[0] <= avalon_slave_exram_8bit:udpram.addr
addr[1] <= avalon_slave_exram_8bit:udpram.addr
addr[2] <= avalon_slave_exram_8bit:udpram.addr
addr[3] <= avalon_slave_exram_8bit:udpram.addr
addr[4] <= avalon_slave_exram_8bit:udpram.addr
addr[5] <= avalon_slave_exram_8bit:udpram.addr
addr[6] <= avalon_slave_exram_8bit:udpram.addr
addr[7] <= avalon_slave_exram_8bit:udpram.addr
addr[8] <= avalon_slave_exram_8bit:udpram.addr
addr[9] <= avalon_slave_exram_8bit:udpram.addr
addr[10] <= avalon_slave_exram_8bit:udpram.addr
addr[11] <= avalon_slave_exram_8bit:udpram.addr
addr[12] <= avalon_slave_exram_8bit:udpram.addr
addr[13] <= avalon_slave_exram_8bit:udpram.addr
addr[14] <= avalon_slave_exram_8bit:udpram.addr
addr[15] <= avalon_slave_exram_8bit:udpram.addr
wdata[0] <= avalon_slave_exram_8bit:udpram.wdata
wdata[1] <= avalon_slave_exram_8bit:udpram.wdata
wdata[2] <= avalon_slave_exram_8bit:udpram.wdata
wdata[3] <= avalon_slave_exram_8bit:udpram.wdata
wdata[4] <= avalon_slave_exram_8bit:udpram.wdata
wdata[5] <= avalon_slave_exram_8bit:udpram.wdata
wdata[6] <= avalon_slave_exram_8bit:udpram.wdata
wdata[7] <= avalon_slave_exram_8bit:udpram.wdata
rdata[0] => rdata[0]~7.IN1
rdata[1] => rdata[1]~6.IN1
rdata[2] => rdata[2]~5.IN1
rdata[3] => rdata[3]~4.IN1
rdata[4] => rdata[4]~3.IN1
rdata[5] => rdata[5]~2.IN1
rdata[6] => rdata[6]~1.IN1
rdata[7] => rdata[7]~0.IN1


|gige_transport_top|gige_trans_cpu:inst|udpram:the_udpram|avalon_slave_exram_8bit:udpram
clk => wr_n~reg0.CLK
clk => rd_n~reg0.CLK
clk => addr[15]~reg0.CLK
clk => addr[14]~reg0.CLK
clk => addr[13]~reg0.CLK
clk => addr[12]~reg0.CLK
clk => addr[11]~reg0.CLK
clk => addr[10]~reg0.CLK
clk => addr[9]~reg0.CLK
clk => addr[8]~reg0.CLK
clk => addr[7]~reg0.CLK
clk => addr[6]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[0]~reg0.CLK
clk => wdata[7]~reg0.CLK
clk => wdata[6]~reg0.CLK
clk => wdata[5]~reg0.CLK
clk => wdata[4]~reg0.CLK
clk => wdata[3]~reg0.CLK
clk => wdata[2]~reg0.CLK
clk => wdata[1]~reg0.CLK
clk => wdata[0]~reg0.CLK
in_avs_chipselect_n => always1~0.IN0
in_avs_chipselect_n => always0~0.IN0
in_avs_write_n => always0~0.IN1
in_avs_read_n => always1~0.IN1
in_avs_address[0] => addr[0]~reg0.DATAIN
in_avs_address[1] => addr[1]~reg0.DATAIN
in_avs_address[2] => addr[2]~reg0.DATAIN
in_avs_address[3] => addr[3]~reg0.DATAIN
in_avs_address[4] => addr[4]~reg0.DATAIN
in_avs_address[5] => addr[5]~reg0.DATAIN
in_avs_address[6] => addr[6]~reg0.DATAIN
in_avs_address[7] => addr[7]~reg0.DATAIN
in_avs_address[8] => addr[8]~reg0.DATAIN
in_avs_address[9] => addr[9]~reg0.DATAIN
in_avs_address[10] => addr[10]~reg0.DATAIN
in_avs_address[11] => addr[11]~reg0.DATAIN
in_avs_address[12] => addr[12]~reg0.DATAIN
in_avs_address[13] => addr[13]~reg0.DATAIN
in_avs_address[14] => addr[14]~reg0.DATAIN
in_avs_address[15] => addr[15]~reg0.DATAIN
in_avs_writedata[0] => wdata[0]~reg0.DATAIN
in_avs_writedata[1] => wdata[1]~reg0.DATAIN
in_avs_writedata[2] => wdata[2]~reg0.DATAIN
in_avs_writedata[3] => wdata[3]~reg0.DATAIN
in_avs_writedata[4] => wdata[4]~reg0.DATAIN
in_avs_writedata[5] => wdata[5]~reg0.DATAIN
in_avs_writedata[6] => wdata[6]~reg0.DATAIN
in_avs_writedata[7] => wdata[7]~reg0.DATAIN
in_avs_readdata[0] <= rdata[0].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[1] <= rdata[1].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[2] <= rdata[2].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[3] <= rdata[3].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[4] <= rdata[4].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[5] <= rdata[5].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[6] <= rdata[6].DB_MAX_OUTPUT_PORT_TYPE
in_avs_readdata[7] <= rdata[7].DB_MAX_OUTPUT_PORT_TYPE
wr_n <= wr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_n <= rd_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[0] <= wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[1] <= wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[2] <= wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[3] <= wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[4] <= wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[5] <= wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[6] <= wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[7] <= wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata[0] => in_avs_readdata[0].DATAIN
rdata[1] => in_avs_readdata[1].DATAIN
rdata[2] => in_avs_readdata[2].DATAIN
rdata[3] => in_avs_readdata[3].DATAIN
rdata[4] => in_avs_readdata[4].DATAIN
rdata[5] => in_avs_readdata[5].DATAIN
rdata[6] => in_avs_readdata[6].DATAIN
rdata[7] => in_avs_readdata[7].DATAIN


|gige_transport_top|gige_trans_cpu:inst|watch_dog_s1_arbitrator:the_watch_dog_s1
clk => d1_reasons_to_wait.CLK
clk => d1_watch_dog_s1_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => watch_dog_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => watch_dog_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => watch_dog_s1_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN22
cpu_0_data_master_address_to_slave[6] => Equal0.IN21
cpu_0_data_master_address_to_slave[7] => Equal0.IN20
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN0
cpu_0_data_master_address_to_slave[13] => Equal0.IN1
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN2
cpu_0_data_master_address_to_slave[17] => Equal0.IN13
cpu_0_data_master_address_to_slave[18] => Equal0.IN12
cpu_0_data_master_address_to_slave[19] => Equal0.IN11
cpu_0_data_master_address_to_slave[20] => Equal0.IN10
cpu_0_data_master_address_to_slave[21] => Equal0.IN9
cpu_0_data_master_address_to_slave[22] => Equal0.IN8
cpu_0_data_master_address_to_slave[23] => Equal0.IN7
cpu_0_data_master_address_to_slave[24] => Equal0.IN6
cpu_0_data_master_address_to_slave[25] => Equal0.IN5
cpu_0_data_master_address_to_slave[26] => Equal0.IN4
cpu_0_data_master_address_to_slave[27] => Equal0.IN3
cpu_0_data_master_read => watch_dog_s1_in_a_read_cycle.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_watch_dog_s1~0.IN1
cpu_0_data_master_waitrequest => cpu_0_data_master_qualified_request_watch_dog_s1~0.IN0
cpu_0_data_master_write => watch_dog_s1_write_n~0.IN0
cpu_0_data_master_write => cpu_0_data_master_qualified_request_watch_dog_s1~0.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_watch_dog_s1~0.IN0
cpu_0_data_master_writedata[0] => watch_dog_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => watch_dog_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => watch_dog_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => watch_dog_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => watch_dog_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => watch_dog_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => watch_dog_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => watch_dog_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => watch_dog_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => watch_dog_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => watch_dog_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => watch_dog_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => watch_dog_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => watch_dog_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => watch_dog_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => watch_dog_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => watch_dog_s1_reset_n.DATAIN
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_watch_dog_s1_end_xfer~reg0.PRESET
watch_dog_s1_irq => watch_dog_s1_irq_from_sa.DATAIN
watch_dog_s1_readdata[0] => watch_dog_s1_readdata_from_sa[0].DATAIN
watch_dog_s1_readdata[1] => watch_dog_s1_readdata_from_sa[1].DATAIN
watch_dog_s1_readdata[2] => watch_dog_s1_readdata_from_sa[2].DATAIN
watch_dog_s1_readdata[3] => watch_dog_s1_readdata_from_sa[3].DATAIN
watch_dog_s1_readdata[4] => watch_dog_s1_readdata_from_sa[4].DATAIN
watch_dog_s1_readdata[5] => watch_dog_s1_readdata_from_sa[5].DATAIN
watch_dog_s1_readdata[6] => watch_dog_s1_readdata_from_sa[6].DATAIN
watch_dog_s1_readdata[7] => watch_dog_s1_readdata_from_sa[7].DATAIN
watch_dog_s1_readdata[8] => watch_dog_s1_readdata_from_sa[8].DATAIN
watch_dog_s1_readdata[9] => watch_dog_s1_readdata_from_sa[9].DATAIN
watch_dog_s1_readdata[10] => watch_dog_s1_readdata_from_sa[10].DATAIN
watch_dog_s1_readdata[11] => watch_dog_s1_readdata_from_sa[11].DATAIN
watch_dog_s1_readdata[12] => watch_dog_s1_readdata_from_sa[12].DATAIN
watch_dog_s1_readdata[13] => watch_dog_s1_readdata_from_sa[13].DATAIN
watch_dog_s1_readdata[14] => watch_dog_s1_readdata_from_sa[14].DATAIN
watch_dog_s1_readdata[15] => watch_dog_s1_readdata_from_sa[15].DATAIN
watch_dog_s1_resetrequest => watch_dog_s1_resetrequest_from_sa.DATAIN
cpu_0_data_master_granted_watch_dog_s1 <= cpu_0_data_master_qualified_request_watch_dog_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_watch_dog_s1 <= cpu_0_data_master_qualified_request_watch_dog_s1~1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_watch_dog_s1 <= <GND>
cpu_0_data_master_requests_watch_dog_s1 <= cpu_0_data_master_requests_watch_dog_s1~1.DB_MAX_OUTPUT_PORT_TYPE
d1_watch_dog_s1_end_xfer <= d1_watch_dog_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_chipselect <= cpu_0_data_master_qualified_request_watch_dog_s1~1.DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_irq_from_sa <= watch_dog_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[0] <= watch_dog_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[1] <= watch_dog_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[2] <= watch_dog_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[3] <= watch_dog_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[4] <= watch_dog_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[5] <= watch_dog_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[6] <= watch_dog_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[7] <= watch_dog_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[8] <= watch_dog_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[9] <= watch_dog_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[10] <= watch_dog_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[11] <= watch_dog_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[12] <= watch_dog_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[13] <= watch_dog_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[14] <= watch_dog_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_readdata_from_sa[15] <= watch_dog_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_resetrequest_from_sa <= watch_dog_s1_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_write_n <= watch_dog_s1_write_n~0.DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
watch_dog_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|watch_dog:the_watch_dog
address[0] => Equal1.IN0
address[0] => Equal2.IN31
address[0] => Equal3.IN31
address[0] => Equal4.IN1
address[1] => Equal1.IN31
address[1] => Equal2.IN30
address[1] => Equal3.IN0
address[1] => Equal4.IN0
address[2] => Equal1.IN30
address[2] => Equal2.IN29
address[2] => Equal3.IN30
address[2] => Equal4.IN31
chipselect => status_wr_strobe~0.IN1
clk => internal_counter[27].CLK
clk => internal_counter[26].CLK
clk => internal_counter[25].CLK
clk => internal_counter[24].CLK
clk => internal_counter[23].CLK
clk => internal_counter[22].CLK
clk => internal_counter[21].CLK
clk => internal_counter[20].CLK
clk => internal_counter[19].CLK
clk => internal_counter[18].CLK
clk => internal_counter[17].CLK
clk => internal_counter[16].CLK
clk => internal_counter[15].CLK
clk => internal_counter[14].CLK
clk => internal_counter[13].CLK
clk => internal_counter[12].CLK
clk => internal_counter[11].CLK
clk => internal_counter[10].CLK
clk => internal_counter[9].CLK
clk => internal_counter[8].CLK
clk => internal_counter[7].CLK
clk => internal_counter[6].CLK
clk => internal_counter[5].CLK
clk => internal_counter[4].CLK
clk => internal_counter[3].CLK
clk => internal_counter[2].CLK
clk => internal_counter[1].CLK
clk => internal_counter[0].CLK
clk => force_reload.CLK
clk => counter_is_running.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => timeout_occurred.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => control_register.CLK
reset_n => control_register.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => counter_is_running.ACLR
reset_n => force_reload.ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => internal_counter[27].PRESET
reset_n => internal_counter[26].PRESET
reset_n => internal_counter[25].PRESET
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[23].PRESET
reset_n => internal_counter[22].PRESET
reset_n => internal_counter[21].PRESET
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[18].PRESET
reset_n => internal_counter[17].PRESET
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[13].PRESET
reset_n => internal_counter[12].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[0].PRESET
write_n => status_wr_strobe~0.IN0
writedata[0] => control_register.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => start_strobe.IN0
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
irq <= irq~0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= timeout_occurred.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|gige_trans_cpu:inst|gige_trans_cpu_reset_clk_0_domain_synch_module:gige_trans_cpu_reset_clk_0_domain_synch
clk => data_in_d1.CLK
clk => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
reset_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|cpu_read:inst12
clk => signal_tele_ch_reg[15].CLK
clk => signal_tele_ch_reg[14].CLK
clk => signal_tele_ch_reg[13].CLK
clk => signal_tele_ch_reg[12].CLK
clk => signal_tele_ch_reg[11].CLK
clk => signal_tele_ch_reg[10].CLK
clk => signal_tele_ch_reg[9].CLK
clk => signal_tele_ch_reg[8].CLK
clk => signal_tele_ch_reg[7].CLK
clk => signal_tele_ch_reg[6].CLK
clk => signal_tele_ch_reg[5].CLK
clk => signal_tele_ch_reg[4].CLK
clk => signal_tele_ch_reg[3].CLK
clk => signal_tele_ch_reg[2].CLK
clk => signal_tele_ch_reg[1].CLK
clk => signal_tele_ch_reg[0].CLK
clk => ram_tele_flag_reg[15].CLK
clk => ram_tele_flag_reg[14].CLK
clk => ram_tele_flag_reg[13].CLK
clk => ram_tele_flag_reg[12].CLK
clk => ram_tele_flag_reg[11].CLK
clk => ram_tele_flag_reg[10].CLK
clk => ram_tele_flag_reg[9].CLK
clk => ram_tele_flag_reg[8].CLK
clk => ram_tele_flag_reg[7].CLK
clk => ram_tele_flag_reg[6].CLK
clk => ram_tele_flag_reg[5].CLK
clk => ram_tele_flag_reg[4].CLK
clk => ram_tele_flag_reg[3].CLK
clk => ram_tele_flag_reg[2].CLK
clk => ram_tele_flag_reg[1].CLK
clk => ram_tele_flag_reg[0].CLK
clk => uart_fifo_num_reg[15].CLK
clk => uart_fifo_num_reg[14].CLK
clk => uart_fifo_num_reg[13].CLK
clk => uart_fifo_num_reg[12].CLK
clk => uart_fifo_num_reg[11].CLK
clk => uart_fifo_num_reg[10].CLK
clk => uart_fifo_num_reg[9].CLK
clk => uart_fifo_num_reg[8].CLK
clk => uart_fifo_num_reg[7].CLK
clk => uart_fifo_num_reg[6].CLK
clk => uart_fifo_num_reg[5].CLK
clk => uart_fifo_num_reg[4].CLK
clk => uart_fifo_num_reg[3].CLK
clk => uart_fifo_num_reg[2].CLK
clk => uart_fifo_num_reg[1].CLK
clk => uart_fifo_num_reg[0].CLK
clk => signal_tele_ch_reg0[15].CLK
clk => signal_tele_ch_reg0[14].CLK
clk => signal_tele_ch_reg0[13].CLK
clk => signal_tele_ch_reg0[12].CLK
clk => signal_tele_ch_reg0[11].CLK
clk => signal_tele_ch_reg0[10].CLK
clk => signal_tele_ch_reg0[9].CLK
clk => signal_tele_ch_reg0[8].CLK
clk => signal_tele_ch_reg0[7].CLK
clk => signal_tele_ch_reg0[6].CLK
clk => signal_tele_ch_reg0[5].CLK
clk => signal_tele_ch_reg0[4].CLK
clk => signal_tele_ch_reg0[3].CLK
clk => signal_tele_ch_reg0[2].CLK
clk => signal_tele_ch_reg0[1].CLK
clk => signal_tele_ch_reg0[0].CLK
clk => ram_tele_flag_reg0[15].CLK
clk => ram_tele_flag_reg0[14].CLK
clk => ram_tele_flag_reg0[13].CLK
clk => ram_tele_flag_reg0[12].CLK
clk => ram_tele_flag_reg0[11].CLK
clk => ram_tele_flag_reg0[10].CLK
clk => ram_tele_flag_reg0[9].CLK
clk => ram_tele_flag_reg0[8].CLK
clk => ram_tele_flag_reg0[7].CLK
clk => ram_tele_flag_reg0[6].CLK
clk => ram_tele_flag_reg0[5].CLK
clk => ram_tele_flag_reg0[4].CLK
clk => ram_tele_flag_reg0[3].CLK
clk => ram_tele_flag_reg0[2].CLK
clk => ram_tele_flag_reg0[1].CLK
clk => ram_tele_flag_reg0[0].CLK
clk => uart_fifo_num_reg0[15].CLK
clk => uart_fifo_num_reg0[14].CLK
clk => uart_fifo_num_reg0[13].CLK
clk => uart_fifo_num_reg0[12].CLK
clk => uart_fifo_num_reg0[11].CLK
clk => uart_fifo_num_reg0[10].CLK
clk => uart_fifo_num_reg0[9].CLK
clk => uart_fifo_num_reg0[8].CLK
clk => uart_fifo_num_reg0[7].CLK
clk => uart_fifo_num_reg0[6].CLK
clk => uart_fifo_num_reg0[5].CLK
clk => uart_fifo_num_reg0[4].CLK
clk => uart_fifo_num_reg0[3].CLK
clk => uart_fifo_num_reg0[2].CLK
clk => uart_fifo_num_reg0[1].CLK
clk => uart_fifo_num_reg0[0].CLK
clk => freq_tele_ch0_reg[31].CLK
clk => freq_tele_ch0_reg[30].CLK
clk => freq_tele_ch0_reg[29].CLK
clk => freq_tele_ch0_reg[28].CLK
clk => freq_tele_ch0_reg[27].CLK
clk => freq_tele_ch0_reg[26].CLK
clk => freq_tele_ch0_reg[25].CLK
clk => freq_tele_ch0_reg[24].CLK
clk => freq_tele_ch0_reg[23].CLK
clk => freq_tele_ch0_reg[22].CLK
clk => freq_tele_ch0_reg[21].CLK
clk => freq_tele_ch0_reg[20].CLK
clk => freq_tele_ch0_reg[19].CLK
clk => freq_tele_ch0_reg[18].CLK
clk => freq_tele_ch0_reg[17].CLK
clk => freq_tele_ch0_reg[16].CLK
clk => freq_tele_ch0_reg[15].CLK
clk => freq_tele_ch0_reg[14].CLK
clk => freq_tele_ch0_reg[13].CLK
clk => freq_tele_ch0_reg[12].CLK
clk => freq_tele_ch0_reg[11].CLK
clk => freq_tele_ch0_reg[10].CLK
clk => freq_tele_ch0_reg[9].CLK
clk => freq_tele_ch0_reg[8].CLK
clk => freq_tele_ch0_reg[7].CLK
clk => freq_tele_ch0_reg[6].CLK
clk => freq_tele_ch0_reg[5].CLK
clk => freq_tele_ch0_reg[4].CLK
clk => freq_tele_ch0_reg[3].CLK
clk => freq_tele_ch0_reg[2].CLK
clk => freq_tele_ch0_reg[1].CLK
clk => freq_tele_ch0_reg[0].CLK
clk => freq_tele_ch1_reg[31].CLK
clk => freq_tele_ch1_reg[30].CLK
clk => freq_tele_ch1_reg[29].CLK
clk => freq_tele_ch1_reg[28].CLK
clk => freq_tele_ch1_reg[27].CLK
clk => freq_tele_ch1_reg[26].CLK
clk => freq_tele_ch1_reg[25].CLK
clk => freq_tele_ch1_reg[24].CLK
clk => freq_tele_ch1_reg[23].CLK
clk => freq_tele_ch1_reg[22].CLK
clk => freq_tele_ch1_reg[21].CLK
clk => freq_tele_ch1_reg[20].CLK
clk => freq_tele_ch1_reg[19].CLK
clk => freq_tele_ch1_reg[18].CLK
clk => freq_tele_ch1_reg[17].CLK
clk => freq_tele_ch1_reg[16].CLK
clk => freq_tele_ch1_reg[15].CLK
clk => freq_tele_ch1_reg[14].CLK
clk => freq_tele_ch1_reg[13].CLK
clk => freq_tele_ch1_reg[12].CLK
clk => freq_tele_ch1_reg[11].CLK
clk => freq_tele_ch1_reg[10].CLK
clk => freq_tele_ch1_reg[9].CLK
clk => freq_tele_ch1_reg[8].CLK
clk => freq_tele_ch1_reg[7].CLK
clk => freq_tele_ch1_reg[6].CLK
clk => freq_tele_ch1_reg[5].CLK
clk => freq_tele_ch1_reg[4].CLK
clk => freq_tele_ch1_reg[3].CLK
clk => freq_tele_ch1_reg[2].CLK
clk => freq_tele_ch1_reg[1].CLK
clk => freq_tele_ch1_reg[0].CLK
clk => freq_tele_ch2_reg[31].CLK
clk => freq_tele_ch2_reg[30].CLK
clk => freq_tele_ch2_reg[29].CLK
clk => freq_tele_ch2_reg[28].CLK
clk => freq_tele_ch2_reg[27].CLK
clk => freq_tele_ch2_reg[26].CLK
clk => freq_tele_ch2_reg[25].CLK
clk => freq_tele_ch2_reg[24].CLK
clk => freq_tele_ch2_reg[23].CLK
clk => freq_tele_ch2_reg[22].CLK
clk => freq_tele_ch2_reg[21].CLK
clk => freq_tele_ch2_reg[20].CLK
clk => freq_tele_ch2_reg[19].CLK
clk => freq_tele_ch2_reg[18].CLK
clk => freq_tele_ch2_reg[17].CLK
clk => freq_tele_ch2_reg[16].CLK
clk => freq_tele_ch2_reg[15].CLK
clk => freq_tele_ch2_reg[14].CLK
clk => freq_tele_ch2_reg[13].CLK
clk => freq_tele_ch2_reg[12].CLK
clk => freq_tele_ch2_reg[11].CLK
clk => freq_tele_ch2_reg[10].CLK
clk => freq_tele_ch2_reg[9].CLK
clk => freq_tele_ch2_reg[8].CLK
clk => freq_tele_ch2_reg[7].CLK
clk => freq_tele_ch2_reg[6].CLK
clk => freq_tele_ch2_reg[5].CLK
clk => freq_tele_ch2_reg[4].CLK
clk => freq_tele_ch2_reg[3].CLK
clk => freq_tele_ch2_reg[2].CLK
clk => freq_tele_ch2_reg[1].CLK
clk => freq_tele_ch2_reg[0].CLK
clk => freq_tele_ch3_reg[31].CLK
clk => freq_tele_ch3_reg[30].CLK
clk => freq_tele_ch3_reg[29].CLK
clk => freq_tele_ch3_reg[28].CLK
clk => freq_tele_ch3_reg[27].CLK
clk => freq_tele_ch3_reg[26].CLK
clk => freq_tele_ch3_reg[25].CLK
clk => freq_tele_ch3_reg[24].CLK
clk => freq_tele_ch3_reg[23].CLK
clk => freq_tele_ch3_reg[22].CLK
clk => freq_tele_ch3_reg[21].CLK
clk => freq_tele_ch3_reg[20].CLK
clk => freq_tele_ch3_reg[19].CLK
clk => freq_tele_ch3_reg[18].CLK
clk => freq_tele_ch3_reg[17].CLK
clk => freq_tele_ch3_reg[16].CLK
clk => freq_tele_ch3_reg[15].CLK
clk => freq_tele_ch3_reg[14].CLK
clk => freq_tele_ch3_reg[13].CLK
clk => freq_tele_ch3_reg[12].CLK
clk => freq_tele_ch3_reg[11].CLK
clk => freq_tele_ch3_reg[10].CLK
clk => freq_tele_ch3_reg[9].CLK
clk => freq_tele_ch3_reg[8].CLK
clk => freq_tele_ch3_reg[7].CLK
clk => freq_tele_ch3_reg[6].CLK
clk => freq_tele_ch3_reg[5].CLK
clk => freq_tele_ch3_reg[4].CLK
clk => freq_tele_ch3_reg[3].CLK
clk => freq_tele_ch3_reg[2].CLK
clk => freq_tele_ch3_reg[1].CLK
clk => freq_tele_ch3_reg[0].CLK
clk => freq_tele_ch4_reg[31].CLK
clk => freq_tele_ch4_reg[30].CLK
clk => freq_tele_ch4_reg[29].CLK
clk => freq_tele_ch4_reg[28].CLK
clk => freq_tele_ch4_reg[27].CLK
clk => freq_tele_ch4_reg[26].CLK
clk => freq_tele_ch4_reg[25].CLK
clk => freq_tele_ch4_reg[24].CLK
clk => freq_tele_ch4_reg[23].CLK
clk => freq_tele_ch4_reg[22].CLK
clk => freq_tele_ch4_reg[21].CLK
clk => freq_tele_ch4_reg[20].CLK
clk => freq_tele_ch4_reg[19].CLK
clk => freq_tele_ch4_reg[18].CLK
clk => freq_tele_ch4_reg[17].CLK
clk => freq_tele_ch4_reg[16].CLK
clk => freq_tele_ch4_reg[15].CLK
clk => freq_tele_ch4_reg[14].CLK
clk => freq_tele_ch4_reg[13].CLK
clk => freq_tele_ch4_reg[12].CLK
clk => freq_tele_ch4_reg[11].CLK
clk => freq_tele_ch4_reg[10].CLK
clk => freq_tele_ch4_reg[9].CLK
clk => freq_tele_ch4_reg[8].CLK
clk => freq_tele_ch4_reg[7].CLK
clk => freq_tele_ch4_reg[6].CLK
clk => freq_tele_ch4_reg[5].CLK
clk => freq_tele_ch4_reg[4].CLK
clk => freq_tele_ch4_reg[3].CLK
clk => freq_tele_ch4_reg[2].CLK
clk => freq_tele_ch4_reg[1].CLK
clk => freq_tele_ch4_reg[0].CLK
clk => freq_tele_ch5_reg[31].CLK
clk => freq_tele_ch5_reg[30].CLK
clk => freq_tele_ch5_reg[29].CLK
clk => freq_tele_ch5_reg[28].CLK
clk => freq_tele_ch5_reg[27].CLK
clk => freq_tele_ch5_reg[26].CLK
clk => freq_tele_ch5_reg[25].CLK
clk => freq_tele_ch5_reg[24].CLK
clk => freq_tele_ch5_reg[23].CLK
clk => freq_tele_ch5_reg[22].CLK
clk => freq_tele_ch5_reg[21].CLK
clk => freq_tele_ch5_reg[20].CLK
clk => freq_tele_ch5_reg[19].CLK
clk => freq_tele_ch5_reg[18].CLK
clk => freq_tele_ch5_reg[17].CLK
clk => freq_tele_ch5_reg[16].CLK
clk => freq_tele_ch5_reg[15].CLK
clk => freq_tele_ch5_reg[14].CLK
clk => freq_tele_ch5_reg[13].CLK
clk => freq_tele_ch5_reg[12].CLK
clk => freq_tele_ch5_reg[11].CLK
clk => freq_tele_ch5_reg[10].CLK
clk => freq_tele_ch5_reg[9].CLK
clk => freq_tele_ch5_reg[8].CLK
clk => freq_tele_ch5_reg[7].CLK
clk => freq_tele_ch5_reg[6].CLK
clk => freq_tele_ch5_reg[5].CLK
clk => freq_tele_ch5_reg[4].CLK
clk => freq_tele_ch5_reg[3].CLK
clk => freq_tele_ch5_reg[2].CLK
clk => freq_tele_ch5_reg[1].CLK
clk => freq_tele_ch5_reg[0].CLK
clk => freq_tele_ch6_reg[31].CLK
clk => freq_tele_ch6_reg[30].CLK
clk => freq_tele_ch6_reg[29].CLK
clk => freq_tele_ch6_reg[28].CLK
clk => freq_tele_ch6_reg[27].CLK
clk => freq_tele_ch6_reg[26].CLK
clk => freq_tele_ch6_reg[25].CLK
clk => freq_tele_ch6_reg[24].CLK
clk => freq_tele_ch6_reg[23].CLK
clk => freq_tele_ch6_reg[22].CLK
clk => freq_tele_ch6_reg[21].CLK
clk => freq_tele_ch6_reg[20].CLK
clk => freq_tele_ch6_reg[19].CLK
clk => freq_tele_ch6_reg[18].CLK
clk => freq_tele_ch6_reg[17].CLK
clk => freq_tele_ch6_reg[16].CLK
clk => freq_tele_ch6_reg[15].CLK
clk => freq_tele_ch6_reg[14].CLK
clk => freq_tele_ch6_reg[13].CLK
clk => freq_tele_ch6_reg[12].CLK
clk => freq_tele_ch6_reg[11].CLK
clk => freq_tele_ch6_reg[10].CLK
clk => freq_tele_ch6_reg[9].CLK
clk => freq_tele_ch6_reg[8].CLK
clk => freq_tele_ch6_reg[7].CLK
clk => freq_tele_ch6_reg[6].CLK
clk => freq_tele_ch6_reg[5].CLK
clk => freq_tele_ch6_reg[4].CLK
clk => freq_tele_ch6_reg[3].CLK
clk => freq_tele_ch6_reg[2].CLK
clk => freq_tele_ch6_reg[1].CLK
clk => freq_tele_ch6_reg[0].CLK
clk => freq_tele_ch7_reg[31].CLK
clk => freq_tele_ch7_reg[30].CLK
clk => freq_tele_ch7_reg[29].CLK
clk => freq_tele_ch7_reg[28].CLK
clk => freq_tele_ch7_reg[27].CLK
clk => freq_tele_ch7_reg[26].CLK
clk => freq_tele_ch7_reg[25].CLK
clk => freq_tele_ch7_reg[24].CLK
clk => freq_tele_ch7_reg[23].CLK
clk => freq_tele_ch7_reg[22].CLK
clk => freq_tele_ch7_reg[21].CLK
clk => freq_tele_ch7_reg[20].CLK
clk => freq_tele_ch7_reg[19].CLK
clk => freq_tele_ch7_reg[18].CLK
clk => freq_tele_ch7_reg[17].CLK
clk => freq_tele_ch7_reg[16].CLK
clk => freq_tele_ch7_reg[15].CLK
clk => freq_tele_ch7_reg[14].CLK
clk => freq_tele_ch7_reg[13].CLK
clk => freq_tele_ch7_reg[12].CLK
clk => freq_tele_ch7_reg[11].CLK
clk => freq_tele_ch7_reg[10].CLK
clk => freq_tele_ch7_reg[9].CLK
clk => freq_tele_ch7_reg[8].CLK
clk => freq_tele_ch7_reg[7].CLK
clk => freq_tele_ch7_reg[6].CLK
clk => freq_tele_ch7_reg[5].CLK
clk => freq_tele_ch7_reg[4].CLK
clk => freq_tele_ch7_reg[3].CLK
clk => freq_tele_ch7_reg[2].CLK
clk => freq_tele_ch7_reg[1].CLK
clk => freq_tele_ch7_reg[0].CLK
clk => freq_tele_ch8_reg[31].CLK
clk => freq_tele_ch8_reg[30].CLK
clk => freq_tele_ch8_reg[29].CLK
clk => freq_tele_ch8_reg[28].CLK
clk => freq_tele_ch8_reg[27].CLK
clk => freq_tele_ch8_reg[26].CLK
clk => freq_tele_ch8_reg[25].CLK
clk => freq_tele_ch8_reg[24].CLK
clk => freq_tele_ch8_reg[23].CLK
clk => freq_tele_ch8_reg[22].CLK
clk => freq_tele_ch8_reg[21].CLK
clk => freq_tele_ch8_reg[20].CLK
clk => freq_tele_ch8_reg[19].CLK
clk => freq_tele_ch8_reg[18].CLK
clk => freq_tele_ch8_reg[17].CLK
clk => freq_tele_ch8_reg[16].CLK
clk => freq_tele_ch8_reg[15].CLK
clk => freq_tele_ch8_reg[14].CLK
clk => freq_tele_ch8_reg[13].CLK
clk => freq_tele_ch8_reg[12].CLK
clk => freq_tele_ch8_reg[11].CLK
clk => freq_tele_ch8_reg[10].CLK
clk => freq_tele_ch8_reg[9].CLK
clk => freq_tele_ch8_reg[8].CLK
clk => freq_tele_ch8_reg[7].CLK
clk => freq_tele_ch8_reg[6].CLK
clk => freq_tele_ch8_reg[5].CLK
clk => freq_tele_ch8_reg[4].CLK
clk => freq_tele_ch8_reg[3].CLK
clk => freq_tele_ch8_reg[2].CLK
clk => freq_tele_ch8_reg[1].CLK
clk => freq_tele_ch8_reg[0].CLK
clk => freq_tele_ch9_reg[31].CLK
clk => freq_tele_ch9_reg[30].CLK
clk => freq_tele_ch9_reg[29].CLK
clk => freq_tele_ch9_reg[28].CLK
clk => freq_tele_ch9_reg[27].CLK
clk => freq_tele_ch9_reg[26].CLK
clk => freq_tele_ch9_reg[25].CLK
clk => freq_tele_ch9_reg[24].CLK
clk => freq_tele_ch9_reg[23].CLK
clk => freq_tele_ch9_reg[22].CLK
clk => freq_tele_ch9_reg[21].CLK
clk => freq_tele_ch9_reg[20].CLK
clk => freq_tele_ch9_reg[19].CLK
clk => freq_tele_ch9_reg[18].CLK
clk => freq_tele_ch9_reg[17].CLK
clk => freq_tele_ch9_reg[16].CLK
clk => freq_tele_ch9_reg[15].CLK
clk => freq_tele_ch9_reg[14].CLK
clk => freq_tele_ch9_reg[13].CLK
clk => freq_tele_ch9_reg[12].CLK
clk => freq_tele_ch9_reg[11].CLK
clk => freq_tele_ch9_reg[10].CLK
clk => freq_tele_ch9_reg[9].CLK
clk => freq_tele_ch9_reg[8].CLK
clk => freq_tele_ch9_reg[7].CLK
clk => freq_tele_ch9_reg[6].CLK
clk => freq_tele_ch9_reg[5].CLK
clk => freq_tele_ch9_reg[4].CLK
clk => freq_tele_ch9_reg[3].CLK
clk => freq_tele_ch9_reg[2].CLK
clk => freq_tele_ch9_reg[1].CLK
clk => freq_tele_ch9_reg[0].CLK
clk => freq_tele_ch10_reg[31].CLK
clk => freq_tele_ch10_reg[30].CLK
clk => freq_tele_ch10_reg[29].CLK
clk => freq_tele_ch10_reg[28].CLK
clk => freq_tele_ch10_reg[27].CLK
clk => freq_tele_ch10_reg[26].CLK
clk => freq_tele_ch10_reg[25].CLK
clk => freq_tele_ch10_reg[24].CLK
clk => freq_tele_ch10_reg[23].CLK
clk => freq_tele_ch10_reg[22].CLK
clk => freq_tele_ch10_reg[21].CLK
clk => freq_tele_ch10_reg[20].CLK
clk => freq_tele_ch10_reg[19].CLK
clk => freq_tele_ch10_reg[18].CLK
clk => freq_tele_ch10_reg[17].CLK
clk => freq_tele_ch10_reg[16].CLK
clk => freq_tele_ch10_reg[15].CLK
clk => freq_tele_ch10_reg[14].CLK
clk => freq_tele_ch10_reg[13].CLK
clk => freq_tele_ch10_reg[12].CLK
clk => freq_tele_ch10_reg[11].CLK
clk => freq_tele_ch10_reg[10].CLK
clk => freq_tele_ch10_reg[9].CLK
clk => freq_tele_ch10_reg[8].CLK
clk => freq_tele_ch10_reg[7].CLK
clk => freq_tele_ch10_reg[6].CLK
clk => freq_tele_ch10_reg[5].CLK
clk => freq_tele_ch10_reg[4].CLK
clk => freq_tele_ch10_reg[3].CLK
clk => freq_tele_ch10_reg[2].CLK
clk => freq_tele_ch10_reg[1].CLK
clk => freq_tele_ch10_reg[0].CLK
clk => freq_tele_ch11_reg[31].CLK
clk => freq_tele_ch11_reg[30].CLK
clk => freq_tele_ch11_reg[29].CLK
clk => freq_tele_ch11_reg[28].CLK
clk => freq_tele_ch11_reg[27].CLK
clk => freq_tele_ch11_reg[26].CLK
clk => freq_tele_ch11_reg[25].CLK
clk => freq_tele_ch11_reg[24].CLK
clk => freq_tele_ch11_reg[23].CLK
clk => freq_tele_ch11_reg[22].CLK
clk => freq_tele_ch11_reg[21].CLK
clk => freq_tele_ch11_reg[20].CLK
clk => freq_tele_ch11_reg[19].CLK
clk => freq_tele_ch11_reg[18].CLK
clk => freq_tele_ch11_reg[17].CLK
clk => freq_tele_ch11_reg[16].CLK
clk => freq_tele_ch11_reg[15].CLK
clk => freq_tele_ch11_reg[14].CLK
clk => freq_tele_ch11_reg[13].CLK
clk => freq_tele_ch11_reg[12].CLK
clk => freq_tele_ch11_reg[11].CLK
clk => freq_tele_ch11_reg[10].CLK
clk => freq_tele_ch11_reg[9].CLK
clk => freq_tele_ch11_reg[8].CLK
clk => freq_tele_ch11_reg[7].CLK
clk => freq_tele_ch11_reg[6].CLK
clk => freq_tele_ch11_reg[5].CLK
clk => freq_tele_ch11_reg[4].CLK
clk => freq_tele_ch11_reg[3].CLK
clk => freq_tele_ch11_reg[2].CLK
clk => freq_tele_ch11_reg[1].CLK
clk => freq_tele_ch11_reg[0].CLK
clk => freq_tele_ch0_reg0[31].CLK
clk => freq_tele_ch0_reg0[30].CLK
clk => freq_tele_ch0_reg0[29].CLK
clk => freq_tele_ch0_reg0[28].CLK
clk => freq_tele_ch0_reg0[27].CLK
clk => freq_tele_ch0_reg0[26].CLK
clk => freq_tele_ch0_reg0[25].CLK
clk => freq_tele_ch0_reg0[24].CLK
clk => freq_tele_ch0_reg0[23].CLK
clk => freq_tele_ch0_reg0[22].CLK
clk => freq_tele_ch0_reg0[21].CLK
clk => freq_tele_ch0_reg0[20].CLK
clk => freq_tele_ch0_reg0[19].CLK
clk => freq_tele_ch0_reg0[18].CLK
clk => freq_tele_ch0_reg0[17].CLK
clk => freq_tele_ch0_reg0[16].CLK
clk => freq_tele_ch0_reg0[15].CLK
clk => freq_tele_ch0_reg0[14].CLK
clk => freq_tele_ch0_reg0[13].CLK
clk => freq_tele_ch0_reg0[12].CLK
clk => freq_tele_ch0_reg0[11].CLK
clk => freq_tele_ch0_reg0[10].CLK
clk => freq_tele_ch0_reg0[9].CLK
clk => freq_tele_ch0_reg0[8].CLK
clk => freq_tele_ch0_reg0[7].CLK
clk => freq_tele_ch0_reg0[6].CLK
clk => freq_tele_ch0_reg0[5].CLK
clk => freq_tele_ch0_reg0[4].CLK
clk => freq_tele_ch0_reg0[3].CLK
clk => freq_tele_ch0_reg0[2].CLK
clk => freq_tele_ch0_reg0[1].CLK
clk => freq_tele_ch0_reg0[0].CLK
clk => freq_tele_ch1_reg0[31].CLK
clk => freq_tele_ch1_reg0[30].CLK
clk => freq_tele_ch1_reg0[29].CLK
clk => freq_tele_ch1_reg0[28].CLK
clk => freq_tele_ch1_reg0[27].CLK
clk => freq_tele_ch1_reg0[26].CLK
clk => freq_tele_ch1_reg0[25].CLK
clk => freq_tele_ch1_reg0[24].CLK
clk => freq_tele_ch1_reg0[23].CLK
clk => freq_tele_ch1_reg0[22].CLK
clk => freq_tele_ch1_reg0[21].CLK
clk => freq_tele_ch1_reg0[20].CLK
clk => freq_tele_ch1_reg0[19].CLK
clk => freq_tele_ch1_reg0[18].CLK
clk => freq_tele_ch1_reg0[17].CLK
clk => freq_tele_ch1_reg0[16].CLK
clk => freq_tele_ch1_reg0[15].CLK
clk => freq_tele_ch1_reg0[14].CLK
clk => freq_tele_ch1_reg0[13].CLK
clk => freq_tele_ch1_reg0[12].CLK
clk => freq_tele_ch1_reg0[11].CLK
clk => freq_tele_ch1_reg0[10].CLK
clk => freq_tele_ch1_reg0[9].CLK
clk => freq_tele_ch1_reg0[8].CLK
clk => freq_tele_ch1_reg0[7].CLK
clk => freq_tele_ch1_reg0[6].CLK
clk => freq_tele_ch1_reg0[5].CLK
clk => freq_tele_ch1_reg0[4].CLK
clk => freq_tele_ch1_reg0[3].CLK
clk => freq_tele_ch1_reg0[2].CLK
clk => freq_tele_ch1_reg0[1].CLK
clk => freq_tele_ch1_reg0[0].CLK
clk => freq_tele_ch2_reg0[31].CLK
clk => freq_tele_ch2_reg0[30].CLK
clk => freq_tele_ch2_reg0[29].CLK
clk => freq_tele_ch2_reg0[28].CLK
clk => freq_tele_ch2_reg0[27].CLK
clk => freq_tele_ch2_reg0[26].CLK
clk => freq_tele_ch2_reg0[25].CLK
clk => freq_tele_ch2_reg0[24].CLK
clk => freq_tele_ch2_reg0[23].CLK
clk => freq_tele_ch2_reg0[22].CLK
clk => freq_tele_ch2_reg0[21].CLK
clk => freq_tele_ch2_reg0[20].CLK
clk => freq_tele_ch2_reg0[19].CLK
clk => freq_tele_ch2_reg0[18].CLK
clk => freq_tele_ch2_reg0[17].CLK
clk => freq_tele_ch2_reg0[16].CLK
clk => freq_tele_ch2_reg0[15].CLK
clk => freq_tele_ch2_reg0[14].CLK
clk => freq_tele_ch2_reg0[13].CLK
clk => freq_tele_ch2_reg0[12].CLK
clk => freq_tele_ch2_reg0[11].CLK
clk => freq_tele_ch2_reg0[10].CLK
clk => freq_tele_ch2_reg0[9].CLK
clk => freq_tele_ch2_reg0[8].CLK
clk => freq_tele_ch2_reg0[7].CLK
clk => freq_tele_ch2_reg0[6].CLK
clk => freq_tele_ch2_reg0[5].CLK
clk => freq_tele_ch2_reg0[4].CLK
clk => freq_tele_ch2_reg0[3].CLK
clk => freq_tele_ch2_reg0[2].CLK
clk => freq_tele_ch2_reg0[1].CLK
clk => freq_tele_ch2_reg0[0].CLK
clk => freq_tele_ch3_reg0[31].CLK
clk => freq_tele_ch3_reg0[30].CLK
clk => freq_tele_ch3_reg0[29].CLK
clk => freq_tele_ch3_reg0[28].CLK
clk => freq_tele_ch3_reg0[27].CLK
clk => freq_tele_ch3_reg0[26].CLK
clk => freq_tele_ch3_reg0[25].CLK
clk => freq_tele_ch3_reg0[24].CLK
clk => freq_tele_ch3_reg0[23].CLK
clk => freq_tele_ch3_reg0[22].CLK
clk => freq_tele_ch3_reg0[21].CLK
clk => freq_tele_ch3_reg0[20].CLK
clk => freq_tele_ch3_reg0[19].CLK
clk => freq_tele_ch3_reg0[18].CLK
clk => freq_tele_ch3_reg0[17].CLK
clk => freq_tele_ch3_reg0[16].CLK
clk => freq_tele_ch3_reg0[15].CLK
clk => freq_tele_ch3_reg0[14].CLK
clk => freq_tele_ch3_reg0[13].CLK
clk => freq_tele_ch3_reg0[12].CLK
clk => freq_tele_ch3_reg0[11].CLK
clk => freq_tele_ch3_reg0[10].CLK
clk => freq_tele_ch3_reg0[9].CLK
clk => freq_tele_ch3_reg0[8].CLK
clk => freq_tele_ch3_reg0[7].CLK
clk => freq_tele_ch3_reg0[6].CLK
clk => freq_tele_ch3_reg0[5].CLK
clk => freq_tele_ch3_reg0[4].CLK
clk => freq_tele_ch3_reg0[3].CLK
clk => freq_tele_ch3_reg0[2].CLK
clk => freq_tele_ch3_reg0[1].CLK
clk => freq_tele_ch3_reg0[0].CLK
clk => freq_tele_ch4_reg0[31].CLK
clk => freq_tele_ch4_reg0[30].CLK
clk => freq_tele_ch4_reg0[29].CLK
clk => freq_tele_ch4_reg0[28].CLK
clk => freq_tele_ch4_reg0[27].CLK
clk => freq_tele_ch4_reg0[26].CLK
clk => freq_tele_ch4_reg0[25].CLK
clk => freq_tele_ch4_reg0[24].CLK
clk => freq_tele_ch4_reg0[23].CLK
clk => freq_tele_ch4_reg0[22].CLK
clk => freq_tele_ch4_reg0[21].CLK
clk => freq_tele_ch4_reg0[20].CLK
clk => freq_tele_ch4_reg0[19].CLK
clk => freq_tele_ch4_reg0[18].CLK
clk => freq_tele_ch4_reg0[17].CLK
clk => freq_tele_ch4_reg0[16].CLK
clk => freq_tele_ch4_reg0[15].CLK
clk => freq_tele_ch4_reg0[14].CLK
clk => freq_tele_ch4_reg0[13].CLK
clk => freq_tele_ch4_reg0[12].CLK
clk => freq_tele_ch4_reg0[11].CLK
clk => freq_tele_ch4_reg0[10].CLK
clk => freq_tele_ch4_reg0[9].CLK
clk => freq_tele_ch4_reg0[8].CLK
clk => freq_tele_ch4_reg0[7].CLK
clk => freq_tele_ch4_reg0[6].CLK
clk => freq_tele_ch4_reg0[5].CLK
clk => freq_tele_ch4_reg0[4].CLK
clk => freq_tele_ch4_reg0[3].CLK
clk => freq_tele_ch4_reg0[2].CLK
clk => freq_tele_ch4_reg0[1].CLK
clk => freq_tele_ch4_reg0[0].CLK
clk => freq_tele_ch5_reg0[31].CLK
clk => freq_tele_ch5_reg0[30].CLK
clk => freq_tele_ch5_reg0[29].CLK
clk => freq_tele_ch5_reg0[28].CLK
clk => freq_tele_ch5_reg0[27].CLK
clk => freq_tele_ch5_reg0[26].CLK
clk => freq_tele_ch5_reg0[25].CLK
clk => freq_tele_ch5_reg0[24].CLK
clk => freq_tele_ch5_reg0[23].CLK
clk => freq_tele_ch5_reg0[22].CLK
clk => freq_tele_ch5_reg0[21].CLK
clk => freq_tele_ch5_reg0[20].CLK
clk => freq_tele_ch5_reg0[19].CLK
clk => freq_tele_ch5_reg0[18].CLK
clk => freq_tele_ch5_reg0[17].CLK
clk => freq_tele_ch5_reg0[16].CLK
clk => freq_tele_ch5_reg0[15].CLK
clk => freq_tele_ch5_reg0[14].CLK
clk => freq_tele_ch5_reg0[13].CLK
clk => freq_tele_ch5_reg0[12].CLK
clk => freq_tele_ch5_reg0[11].CLK
clk => freq_tele_ch5_reg0[10].CLK
clk => freq_tele_ch5_reg0[9].CLK
clk => freq_tele_ch5_reg0[8].CLK
clk => freq_tele_ch5_reg0[7].CLK
clk => freq_tele_ch5_reg0[6].CLK
clk => freq_tele_ch5_reg0[5].CLK
clk => freq_tele_ch5_reg0[4].CLK
clk => freq_tele_ch5_reg0[3].CLK
clk => freq_tele_ch5_reg0[2].CLK
clk => freq_tele_ch5_reg0[1].CLK
clk => freq_tele_ch5_reg0[0].CLK
clk => freq_tele_ch6_reg0[31].CLK
clk => freq_tele_ch6_reg0[30].CLK
clk => freq_tele_ch6_reg0[29].CLK
clk => freq_tele_ch6_reg0[28].CLK
clk => freq_tele_ch6_reg0[27].CLK
clk => freq_tele_ch6_reg0[26].CLK
clk => freq_tele_ch6_reg0[25].CLK
clk => freq_tele_ch6_reg0[24].CLK
clk => freq_tele_ch6_reg0[23].CLK
clk => freq_tele_ch6_reg0[22].CLK
clk => freq_tele_ch6_reg0[21].CLK
clk => freq_tele_ch6_reg0[20].CLK
clk => freq_tele_ch6_reg0[19].CLK
clk => freq_tele_ch6_reg0[18].CLK
clk => freq_tele_ch6_reg0[17].CLK
clk => freq_tele_ch6_reg0[16].CLK
clk => freq_tele_ch6_reg0[15].CLK
clk => freq_tele_ch6_reg0[14].CLK
clk => freq_tele_ch6_reg0[13].CLK
clk => freq_tele_ch6_reg0[12].CLK
clk => freq_tele_ch6_reg0[11].CLK
clk => freq_tele_ch6_reg0[10].CLK
clk => freq_tele_ch6_reg0[9].CLK
clk => freq_tele_ch6_reg0[8].CLK
clk => freq_tele_ch6_reg0[7].CLK
clk => freq_tele_ch6_reg0[6].CLK
clk => freq_tele_ch6_reg0[5].CLK
clk => freq_tele_ch6_reg0[4].CLK
clk => freq_tele_ch6_reg0[3].CLK
clk => freq_tele_ch6_reg0[2].CLK
clk => freq_tele_ch6_reg0[1].CLK
clk => freq_tele_ch6_reg0[0].CLK
clk => freq_tele_ch7_reg0[31].CLK
clk => freq_tele_ch7_reg0[30].CLK
clk => freq_tele_ch7_reg0[29].CLK
clk => freq_tele_ch7_reg0[28].CLK
clk => freq_tele_ch7_reg0[27].CLK
clk => freq_tele_ch7_reg0[26].CLK
clk => freq_tele_ch7_reg0[25].CLK
clk => freq_tele_ch7_reg0[24].CLK
clk => freq_tele_ch7_reg0[23].CLK
clk => freq_tele_ch7_reg0[22].CLK
clk => freq_tele_ch7_reg0[21].CLK
clk => freq_tele_ch7_reg0[20].CLK
clk => freq_tele_ch7_reg0[19].CLK
clk => freq_tele_ch7_reg0[18].CLK
clk => freq_tele_ch7_reg0[17].CLK
clk => freq_tele_ch7_reg0[16].CLK
clk => freq_tele_ch7_reg0[15].CLK
clk => freq_tele_ch7_reg0[14].CLK
clk => freq_tele_ch7_reg0[13].CLK
clk => freq_tele_ch7_reg0[12].CLK
clk => freq_tele_ch7_reg0[11].CLK
clk => freq_tele_ch7_reg0[10].CLK
clk => freq_tele_ch7_reg0[9].CLK
clk => freq_tele_ch7_reg0[8].CLK
clk => freq_tele_ch7_reg0[7].CLK
clk => freq_tele_ch7_reg0[6].CLK
clk => freq_tele_ch7_reg0[5].CLK
clk => freq_tele_ch7_reg0[4].CLK
clk => freq_tele_ch7_reg0[3].CLK
clk => freq_tele_ch7_reg0[2].CLK
clk => freq_tele_ch7_reg0[1].CLK
clk => freq_tele_ch7_reg0[0].CLK
clk => freq_tele_ch8_reg0[31].CLK
clk => freq_tele_ch8_reg0[30].CLK
clk => freq_tele_ch8_reg0[29].CLK
clk => freq_tele_ch8_reg0[28].CLK
clk => freq_tele_ch8_reg0[27].CLK
clk => freq_tele_ch8_reg0[26].CLK
clk => freq_tele_ch8_reg0[25].CLK
clk => freq_tele_ch8_reg0[24].CLK
clk => freq_tele_ch8_reg0[23].CLK
clk => freq_tele_ch8_reg0[22].CLK
clk => freq_tele_ch8_reg0[21].CLK
clk => freq_tele_ch8_reg0[20].CLK
clk => freq_tele_ch8_reg0[19].CLK
clk => freq_tele_ch8_reg0[18].CLK
clk => freq_tele_ch8_reg0[17].CLK
clk => freq_tele_ch8_reg0[16].CLK
clk => freq_tele_ch8_reg0[15].CLK
clk => freq_tele_ch8_reg0[14].CLK
clk => freq_tele_ch8_reg0[13].CLK
clk => freq_tele_ch8_reg0[12].CLK
clk => freq_tele_ch8_reg0[11].CLK
clk => freq_tele_ch8_reg0[10].CLK
clk => freq_tele_ch8_reg0[9].CLK
clk => freq_tele_ch8_reg0[8].CLK
clk => freq_tele_ch8_reg0[7].CLK
clk => freq_tele_ch8_reg0[6].CLK
clk => freq_tele_ch8_reg0[5].CLK
clk => freq_tele_ch8_reg0[4].CLK
clk => freq_tele_ch8_reg0[3].CLK
clk => freq_tele_ch8_reg0[2].CLK
clk => freq_tele_ch8_reg0[1].CLK
clk => freq_tele_ch8_reg0[0].CLK
clk => freq_tele_ch9_reg0[31].CLK
clk => freq_tele_ch9_reg0[30].CLK
clk => freq_tele_ch9_reg0[29].CLK
clk => freq_tele_ch9_reg0[28].CLK
clk => freq_tele_ch9_reg0[27].CLK
clk => freq_tele_ch9_reg0[26].CLK
clk => freq_tele_ch9_reg0[25].CLK
clk => freq_tele_ch9_reg0[24].CLK
clk => freq_tele_ch9_reg0[23].CLK
clk => freq_tele_ch9_reg0[22].CLK
clk => freq_tele_ch9_reg0[21].CLK
clk => freq_tele_ch9_reg0[20].CLK
clk => freq_tele_ch9_reg0[19].CLK
clk => freq_tele_ch9_reg0[18].CLK
clk => freq_tele_ch9_reg0[17].CLK
clk => freq_tele_ch9_reg0[16].CLK
clk => freq_tele_ch9_reg0[15].CLK
clk => freq_tele_ch9_reg0[14].CLK
clk => freq_tele_ch9_reg0[13].CLK
clk => freq_tele_ch9_reg0[12].CLK
clk => freq_tele_ch9_reg0[11].CLK
clk => freq_tele_ch9_reg0[10].CLK
clk => freq_tele_ch9_reg0[9].CLK
clk => freq_tele_ch9_reg0[8].CLK
clk => freq_tele_ch9_reg0[7].CLK
clk => freq_tele_ch9_reg0[6].CLK
clk => freq_tele_ch9_reg0[5].CLK
clk => freq_tele_ch9_reg0[4].CLK
clk => freq_tele_ch9_reg0[3].CLK
clk => freq_tele_ch9_reg0[2].CLK
clk => freq_tele_ch9_reg0[1].CLK
clk => freq_tele_ch9_reg0[0].CLK
clk => freq_tele_ch10_reg0[31].CLK
clk => freq_tele_ch10_reg0[30].CLK
clk => freq_tele_ch10_reg0[29].CLK
clk => freq_tele_ch10_reg0[28].CLK
clk => freq_tele_ch10_reg0[27].CLK
clk => freq_tele_ch10_reg0[26].CLK
clk => freq_tele_ch10_reg0[25].CLK
clk => freq_tele_ch10_reg0[24].CLK
clk => freq_tele_ch10_reg0[23].CLK
clk => freq_tele_ch10_reg0[22].CLK
clk => freq_tele_ch10_reg0[21].CLK
clk => freq_tele_ch10_reg0[20].CLK
clk => freq_tele_ch10_reg0[19].CLK
clk => freq_tele_ch10_reg0[18].CLK
clk => freq_tele_ch10_reg0[17].CLK
clk => freq_tele_ch10_reg0[16].CLK
clk => freq_tele_ch10_reg0[15].CLK
clk => freq_tele_ch10_reg0[14].CLK
clk => freq_tele_ch10_reg0[13].CLK
clk => freq_tele_ch10_reg0[12].CLK
clk => freq_tele_ch10_reg0[11].CLK
clk => freq_tele_ch10_reg0[10].CLK
clk => freq_tele_ch10_reg0[9].CLK
clk => freq_tele_ch10_reg0[8].CLK
clk => freq_tele_ch10_reg0[7].CLK
clk => freq_tele_ch10_reg0[6].CLK
clk => freq_tele_ch10_reg0[5].CLK
clk => freq_tele_ch10_reg0[4].CLK
clk => freq_tele_ch10_reg0[3].CLK
clk => freq_tele_ch10_reg0[2].CLK
clk => freq_tele_ch10_reg0[1].CLK
clk => freq_tele_ch10_reg0[0].CLK
clk => freq_tele_ch11_reg0[31].CLK
clk => freq_tele_ch11_reg0[30].CLK
clk => freq_tele_ch11_reg0[29].CLK
clk => freq_tele_ch11_reg0[28].CLK
clk => freq_tele_ch11_reg0[27].CLK
clk => freq_tele_ch11_reg0[26].CLK
clk => freq_tele_ch11_reg0[25].CLK
clk => freq_tele_ch11_reg0[24].CLK
clk => freq_tele_ch11_reg0[23].CLK
clk => freq_tele_ch11_reg0[22].CLK
clk => freq_tele_ch11_reg0[21].CLK
clk => freq_tele_ch11_reg0[20].CLK
clk => freq_tele_ch11_reg0[19].CLK
clk => freq_tele_ch11_reg0[18].CLK
clk => freq_tele_ch11_reg0[17].CLK
clk => freq_tele_ch11_reg0[16].CLK
clk => freq_tele_ch11_reg0[15].CLK
clk => freq_tele_ch11_reg0[14].CLK
clk => freq_tele_ch11_reg0[13].CLK
clk => freq_tele_ch11_reg0[12].CLK
clk => freq_tele_ch11_reg0[11].CLK
clk => freq_tele_ch11_reg0[10].CLK
clk => freq_tele_ch11_reg0[9].CLK
clk => freq_tele_ch11_reg0[8].CLK
clk => freq_tele_ch11_reg0[7].CLK
clk => freq_tele_ch11_reg0[6].CLK
clk => freq_tele_ch11_reg0[5].CLK
clk => freq_tele_ch11_reg0[4].CLK
clk => freq_tele_ch11_reg0[3].CLK
clk => freq_tele_ch11_reg0[2].CLK
clk => freq_tele_ch11_reg0[1].CLK
clk => freq_tele_ch11_reg0[0].CLK
clk => cpu_rdata[31]~reg0.CLK
clk => cpu_rdata[30]~reg0.CLK
clk => cpu_rdata[29]~reg0.CLK
clk => cpu_rdata[28]~reg0.CLK
clk => cpu_rdata[27]~reg0.CLK
clk => cpu_rdata[26]~reg0.CLK
clk => cpu_rdata[25]~reg0.CLK
clk => cpu_rdata[24]~reg0.CLK
clk => cpu_rdata[23]~reg0.CLK
clk => cpu_rdata[22]~reg0.CLK
clk => cpu_rdata[21]~reg0.CLK
clk => cpu_rdata[20]~reg0.CLK
clk => cpu_rdata[19]~reg0.CLK
clk => cpu_rdata[18]~reg0.CLK
clk => cpu_rdata[17]~reg0.CLK
clk => cpu_rdata[16]~reg0.CLK
clk => cpu_rdata[15]~reg0.CLK
clk => cpu_rdata[14]~reg0.CLK
clk => cpu_rdata[13]~reg0.CLK
clk => cpu_rdata[12]~reg0.CLK
clk => cpu_rdata[11]~reg0.CLK
clk => cpu_rdata[10]~reg0.CLK
clk => cpu_rdata[9]~reg0.CLK
clk => cpu_rdata[8]~reg0.CLK
clk => cpu_rdata[7]~reg0.CLK
clk => cpu_rdata[6]~reg0.CLK
clk => cpu_rdata[5]~reg0.CLK
clk => cpu_rdata[4]~reg0.CLK
clk => cpu_rdata[3]~reg0.CLK
clk => cpu_rdata[2]~reg0.CLK
clk => cpu_rdata[1]~reg0.CLK
clk => cpu_rdata[0]~reg0.CLK
clk => command_fifo_ack~reg0.CLK
clk => updatecmd_fifo_ack~reg0.CLK
clk => update_fifo_ack~reg0.CLK
cpu_rd_n => always6~0.IN0
cpu_rd_n => always7~0.IN0
cpu_rd_n => always5~0.IN0
cpu_addr[0] => Decoder0.IN8
cpu_addr[0] => Equal0.IN0
cpu_addr[0] => Equal1.IN2
cpu_addr[0] => Equal2.IN3
cpu_addr[1] => Decoder0.IN7
cpu_addr[1] => Equal0.IN1
cpu_addr[1] => Equal1.IN3
cpu_addr[1] => Equal2.IN0
cpu_addr[2] => Decoder0.IN6
cpu_addr[2] => Equal0.IN2
cpu_addr[2] => Equal1.IN4
cpu_addr[2] => Equal2.IN4
cpu_addr[3] => Decoder0.IN5
cpu_addr[3] => Equal0.IN3
cpu_addr[3] => Equal1.IN0
cpu_addr[3] => Equal2.IN1
cpu_addr[4] => Decoder0.IN4
cpu_addr[4] => Equal0.IN4
cpu_addr[4] => Equal1.IN1
cpu_addr[4] => Equal2.IN2
cpu_addr[5] => Decoder0.IN3
cpu_addr[5] => Equal0.IN5
cpu_addr[5] => Equal1.IN5
cpu_addr[5] => Equal2.IN5
cpu_addr[6] => Decoder0.IN2
cpu_addr[6] => Equal0.IN6
cpu_addr[6] => Equal1.IN6
cpu_addr[6] => Equal2.IN6
cpu_addr[7] => Decoder0.IN1
cpu_addr[7] => Equal0.IN7
cpu_addr[7] => Equal1.IN7
cpu_addr[7] => Equal2.IN7
cpu_addr[8] => Decoder0.IN0
cpu_addr[8] => Equal0.IN8
cpu_addr[8] => Equal1.IN8
cpu_addr[8] => Equal2.IN8
command_fifo_usedw[0] => Selector31.IN26
command_fifo_usedw[1] => Selector30.IN25
command_fifo_usedw[2] => Selector29.IN24
command_fifo_usedw[3] => Selector28.IN24
command_fifo_usedw[4] => Selector27.IN24
command_fifo_usedw[5] => Selector26.IN24
command_fifo_usedw[6] => Selector25.IN24
command_fifo_usedw[7] => Selector24.IN24
command_fifo_usedw[8] => Selector23.IN24
command_fifo_usedw[9] => Selector22.IN24
command_fifo_usedw[10] => Selector21.IN24
command_fifo_data[0] => Selector31.IN27
command_fifo_data[1] => Selector30.IN26
command_fifo_data[2] => Selector29.IN25
command_fifo_data[3] => Selector28.IN25
command_fifo_data[4] => Selector27.IN25
command_fifo_data[5] => Selector26.IN25
command_fifo_data[6] => Selector25.IN25
command_fifo_data[7] => Selector24.IN25
command_fifo_data[8] => Selector23.IN25
command_fifo_data[9] => Selector22.IN25
command_fifo_data[10] => Selector21.IN25
command_fifo_data[11] => Selector20.IN22
command_fifo_data[12] => Selector19.IN21
command_fifo_data[13] => Selector18.IN21
command_fifo_data[14] => Selector17.IN21
command_fifo_data[15] => Selector16.IN21
ATA1_busy => Selector31.IN28
ATA1_err => Selector30.IN27
gbit_packer_count[0] => Selector31.IN29
gbit_packer_count[1] => Selector30.IN28
gbit_packer_count[2] => Selector29.IN26
gbit_packer_count[3] => Selector28.IN26
gbit_packer_count[4] => Selector27.IN26
gbit_packer_count[5] => Selector26.IN26
gbit_packer_count[6] => Selector25.IN26
gbit_packer_count[7] => Selector24.IN26
gbit_packer_count[8] => Selector23.IN26
gbit_packer_count[9] => Selector22.IN26
gbit_packer_count[10] => Selector21.IN26
gbit_packer_count[11] => Selector20.IN23
gbit_packer_count[12] => Selector19.IN22
gbit_packer_count[13] => Selector18.IN22
gbit_packer_count[14] => Selector17.IN22
gbit_packer_count[15] => Selector16.IN22
gbit_packer_count[16] => Selector15.IN16
gbit_packer_count[17] => Selector14.IN16
gbit_packer_count[18] => Selector13.IN16
gbit_packer_count[19] => Selector12.IN16
gbit_packer_count[20] => Selector11.IN16
gbit_packer_count[21] => Selector10.IN16
gbit_packer_count[22] => Selector9.IN16
gbit_packer_count[23] => Selector8.IN16
gbit_packer_count[24] => Selector7.IN16
gbit_packer_count[25] => Selector6.IN16
gbit_packer_count[26] => Selector5.IN16
gbit_packer_count[27] => Selector4.IN16
gbit_packer_count[28] => Selector3.IN16
gbit_packer_count[29] => Selector2.IN16
gbit_packer_count[30] => Selector1.IN16
gbit_packer_count[31] => Selector0.IN16
sdram_wr_done => Selector31.IN30
signal_tele_ch[0] => signal_tele_ch_reg[0].DATAIN
signal_tele_ch[1] => signal_tele_ch_reg[1].DATAIN
signal_tele_ch[2] => signal_tele_ch_reg[2].DATAIN
signal_tele_ch[3] => signal_tele_ch_reg[3].DATAIN
signal_tele_ch[4] => signal_tele_ch_reg[4].DATAIN
signal_tele_ch[5] => signal_tele_ch_reg[5].DATAIN
signal_tele_ch[6] => signal_tele_ch_reg[6].DATAIN
signal_tele_ch[7] => signal_tele_ch_reg[7].DATAIN
signal_tele_ch[8] => signal_tele_ch_reg[8].DATAIN
signal_tele_ch[9] => signal_tele_ch_reg[9].DATAIN
signal_tele_ch[10] => signal_tele_ch_reg[10].DATAIN
signal_tele_ch[11] => signal_tele_ch_reg[11].DATAIN
signal_tele_ch[12] => signal_tele_ch_reg[12].DATAIN
signal_tele_ch[13] => signal_tele_ch_reg[13].DATAIN
signal_tele_ch[14] => signal_tele_ch_reg[14].DATAIN
signal_tele_ch[15] => signal_tele_ch_reg[15].DATAIN
freq_tele_ch0[0] => freq_tele_ch0_reg[0].DATAIN
freq_tele_ch0[1] => freq_tele_ch0_reg[1].DATAIN
freq_tele_ch0[2] => freq_tele_ch0_reg[2].DATAIN
freq_tele_ch0[3] => freq_tele_ch0_reg[3].DATAIN
freq_tele_ch0[4] => freq_tele_ch0_reg[4].DATAIN
freq_tele_ch0[5] => freq_tele_ch0_reg[5].DATAIN
freq_tele_ch0[6] => freq_tele_ch0_reg[6].DATAIN
freq_tele_ch0[7] => freq_tele_ch0_reg[7].DATAIN
freq_tele_ch0[8] => freq_tele_ch0_reg[8].DATAIN
freq_tele_ch0[9] => freq_tele_ch0_reg[9].DATAIN
freq_tele_ch0[10] => freq_tele_ch0_reg[10].DATAIN
freq_tele_ch0[11] => freq_tele_ch0_reg[11].DATAIN
freq_tele_ch0[12] => freq_tele_ch0_reg[12].DATAIN
freq_tele_ch0[13] => freq_tele_ch0_reg[13].DATAIN
freq_tele_ch0[14] => freq_tele_ch0_reg[14].DATAIN
freq_tele_ch0[15] => freq_tele_ch0_reg[15].DATAIN
freq_tele_ch0[16] => freq_tele_ch0_reg[16].DATAIN
freq_tele_ch0[17] => freq_tele_ch0_reg[17].DATAIN
freq_tele_ch0[18] => freq_tele_ch0_reg[18].DATAIN
freq_tele_ch0[19] => freq_tele_ch0_reg[19].DATAIN
freq_tele_ch0[20] => freq_tele_ch0_reg[20].DATAIN
freq_tele_ch0[21] => freq_tele_ch0_reg[21].DATAIN
freq_tele_ch0[22] => freq_tele_ch0_reg[22].DATAIN
freq_tele_ch0[23] => freq_tele_ch0_reg[23].DATAIN
freq_tele_ch0[24] => freq_tele_ch0_reg[24].DATAIN
freq_tele_ch0[25] => freq_tele_ch0_reg[25].DATAIN
freq_tele_ch0[26] => freq_tele_ch0_reg[26].DATAIN
freq_tele_ch0[27] => freq_tele_ch0_reg[27].DATAIN
freq_tele_ch0[28] => freq_tele_ch0_reg[28].DATAIN
freq_tele_ch0[29] => freq_tele_ch0_reg[29].DATAIN
freq_tele_ch0[30] => freq_tele_ch0_reg[30].DATAIN
freq_tele_ch0[31] => freq_tele_ch0_reg[31].DATAIN
freq_tele_ch1[0] => freq_tele_ch1_reg[0].DATAIN
freq_tele_ch1[1] => freq_tele_ch1_reg[1].DATAIN
freq_tele_ch1[2] => freq_tele_ch1_reg[2].DATAIN
freq_tele_ch1[3] => freq_tele_ch1_reg[3].DATAIN
freq_tele_ch1[4] => freq_tele_ch1_reg[4].DATAIN
freq_tele_ch1[5] => freq_tele_ch1_reg[5].DATAIN
freq_tele_ch1[6] => freq_tele_ch1_reg[6].DATAIN
freq_tele_ch1[7] => freq_tele_ch1_reg[7].DATAIN
freq_tele_ch1[8] => freq_tele_ch1_reg[8].DATAIN
freq_tele_ch1[9] => freq_tele_ch1_reg[9].DATAIN
freq_tele_ch1[10] => freq_tele_ch1_reg[10].DATAIN
freq_tele_ch1[11] => freq_tele_ch1_reg[11].DATAIN
freq_tele_ch1[12] => freq_tele_ch1_reg[12].DATAIN
freq_tele_ch1[13] => freq_tele_ch1_reg[13].DATAIN
freq_tele_ch1[14] => freq_tele_ch1_reg[14].DATAIN
freq_tele_ch1[15] => freq_tele_ch1_reg[15].DATAIN
freq_tele_ch1[16] => freq_tele_ch1_reg[16].DATAIN
freq_tele_ch1[17] => freq_tele_ch1_reg[17].DATAIN
freq_tele_ch1[18] => freq_tele_ch1_reg[18].DATAIN
freq_tele_ch1[19] => freq_tele_ch1_reg[19].DATAIN
freq_tele_ch1[20] => freq_tele_ch1_reg[20].DATAIN
freq_tele_ch1[21] => freq_tele_ch1_reg[21].DATAIN
freq_tele_ch1[22] => freq_tele_ch1_reg[22].DATAIN
freq_tele_ch1[23] => freq_tele_ch1_reg[23].DATAIN
freq_tele_ch1[24] => freq_tele_ch1_reg[24].DATAIN
freq_tele_ch1[25] => freq_tele_ch1_reg[25].DATAIN
freq_tele_ch1[26] => freq_tele_ch1_reg[26].DATAIN
freq_tele_ch1[27] => freq_tele_ch1_reg[27].DATAIN
freq_tele_ch1[28] => freq_tele_ch1_reg[28].DATAIN
freq_tele_ch1[29] => freq_tele_ch1_reg[29].DATAIN
freq_tele_ch1[30] => freq_tele_ch1_reg[30].DATAIN
freq_tele_ch1[31] => freq_tele_ch1_reg[31].DATAIN
freq_tele_ch2[0] => freq_tele_ch2_reg[0].DATAIN
freq_tele_ch2[1] => freq_tele_ch2_reg[1].DATAIN
freq_tele_ch2[2] => freq_tele_ch2_reg[2].DATAIN
freq_tele_ch2[3] => freq_tele_ch2_reg[3].DATAIN
freq_tele_ch2[4] => freq_tele_ch2_reg[4].DATAIN
freq_tele_ch2[5] => freq_tele_ch2_reg[5].DATAIN
freq_tele_ch2[6] => freq_tele_ch2_reg[6].DATAIN
freq_tele_ch2[7] => freq_tele_ch2_reg[7].DATAIN
freq_tele_ch2[8] => freq_tele_ch2_reg[8].DATAIN
freq_tele_ch2[9] => freq_tele_ch2_reg[9].DATAIN
freq_tele_ch2[10] => freq_tele_ch2_reg[10].DATAIN
freq_tele_ch2[11] => freq_tele_ch2_reg[11].DATAIN
freq_tele_ch2[12] => freq_tele_ch2_reg[12].DATAIN
freq_tele_ch2[13] => freq_tele_ch2_reg[13].DATAIN
freq_tele_ch2[14] => freq_tele_ch2_reg[14].DATAIN
freq_tele_ch2[15] => freq_tele_ch2_reg[15].DATAIN
freq_tele_ch2[16] => freq_tele_ch2_reg[16].DATAIN
freq_tele_ch2[17] => freq_tele_ch2_reg[17].DATAIN
freq_tele_ch2[18] => freq_tele_ch2_reg[18].DATAIN
freq_tele_ch2[19] => freq_tele_ch2_reg[19].DATAIN
freq_tele_ch2[20] => freq_tele_ch2_reg[20].DATAIN
freq_tele_ch2[21] => freq_tele_ch2_reg[21].DATAIN
freq_tele_ch2[22] => freq_tele_ch2_reg[22].DATAIN
freq_tele_ch2[23] => freq_tele_ch2_reg[23].DATAIN
freq_tele_ch2[24] => freq_tele_ch2_reg[24].DATAIN
freq_tele_ch2[25] => freq_tele_ch2_reg[25].DATAIN
freq_tele_ch2[26] => freq_tele_ch2_reg[26].DATAIN
freq_tele_ch2[27] => freq_tele_ch2_reg[27].DATAIN
freq_tele_ch2[28] => freq_tele_ch2_reg[28].DATAIN
freq_tele_ch2[29] => freq_tele_ch2_reg[29].DATAIN
freq_tele_ch2[30] => freq_tele_ch2_reg[30].DATAIN
freq_tele_ch2[31] => freq_tele_ch2_reg[31].DATAIN
freq_tele_ch3[0] => freq_tele_ch3_reg[0].DATAIN
freq_tele_ch3[1] => freq_tele_ch3_reg[1].DATAIN
freq_tele_ch3[2] => freq_tele_ch3_reg[2].DATAIN
freq_tele_ch3[3] => freq_tele_ch3_reg[3].DATAIN
freq_tele_ch3[4] => freq_tele_ch3_reg[4].DATAIN
freq_tele_ch3[5] => freq_tele_ch3_reg[5].DATAIN
freq_tele_ch3[6] => freq_tele_ch3_reg[6].DATAIN
freq_tele_ch3[7] => freq_tele_ch3_reg[7].DATAIN
freq_tele_ch3[8] => freq_tele_ch3_reg[8].DATAIN
freq_tele_ch3[9] => freq_tele_ch3_reg[9].DATAIN
freq_tele_ch3[10] => freq_tele_ch3_reg[10].DATAIN
freq_tele_ch3[11] => freq_tele_ch3_reg[11].DATAIN
freq_tele_ch3[12] => freq_tele_ch3_reg[12].DATAIN
freq_tele_ch3[13] => freq_tele_ch3_reg[13].DATAIN
freq_tele_ch3[14] => freq_tele_ch3_reg[14].DATAIN
freq_tele_ch3[15] => freq_tele_ch3_reg[15].DATAIN
freq_tele_ch3[16] => freq_tele_ch3_reg[16].DATAIN
freq_tele_ch3[17] => freq_tele_ch3_reg[17].DATAIN
freq_tele_ch3[18] => freq_tele_ch3_reg[18].DATAIN
freq_tele_ch3[19] => freq_tele_ch3_reg[19].DATAIN
freq_tele_ch3[20] => freq_tele_ch3_reg[20].DATAIN
freq_tele_ch3[21] => freq_tele_ch3_reg[21].DATAIN
freq_tele_ch3[22] => freq_tele_ch3_reg[22].DATAIN
freq_tele_ch3[23] => freq_tele_ch3_reg[23].DATAIN
freq_tele_ch3[24] => freq_tele_ch3_reg[24].DATAIN
freq_tele_ch3[25] => freq_tele_ch3_reg[25].DATAIN
freq_tele_ch3[26] => freq_tele_ch3_reg[26].DATAIN
freq_tele_ch3[27] => freq_tele_ch3_reg[27].DATAIN
freq_tele_ch3[28] => freq_tele_ch3_reg[28].DATAIN
freq_tele_ch3[29] => freq_tele_ch3_reg[29].DATAIN
freq_tele_ch3[30] => freq_tele_ch3_reg[30].DATAIN
freq_tele_ch3[31] => freq_tele_ch3_reg[31].DATAIN
freq_tele_ch4[0] => freq_tele_ch4_reg[0].DATAIN
freq_tele_ch4[1] => freq_tele_ch4_reg[1].DATAIN
freq_tele_ch4[2] => freq_tele_ch4_reg[2].DATAIN
freq_tele_ch4[3] => freq_tele_ch4_reg[3].DATAIN
freq_tele_ch4[4] => freq_tele_ch4_reg[4].DATAIN
freq_tele_ch4[5] => freq_tele_ch4_reg[5].DATAIN
freq_tele_ch4[6] => freq_tele_ch4_reg[6].DATAIN
freq_tele_ch4[7] => freq_tele_ch4_reg[7].DATAIN
freq_tele_ch4[8] => freq_tele_ch4_reg[8].DATAIN
freq_tele_ch4[9] => freq_tele_ch4_reg[9].DATAIN
freq_tele_ch4[10] => freq_tele_ch4_reg[10].DATAIN
freq_tele_ch4[11] => freq_tele_ch4_reg[11].DATAIN
freq_tele_ch4[12] => freq_tele_ch4_reg[12].DATAIN
freq_tele_ch4[13] => freq_tele_ch4_reg[13].DATAIN
freq_tele_ch4[14] => freq_tele_ch4_reg[14].DATAIN
freq_tele_ch4[15] => freq_tele_ch4_reg[15].DATAIN
freq_tele_ch4[16] => freq_tele_ch4_reg[16].DATAIN
freq_tele_ch4[17] => freq_tele_ch4_reg[17].DATAIN
freq_tele_ch4[18] => freq_tele_ch4_reg[18].DATAIN
freq_tele_ch4[19] => freq_tele_ch4_reg[19].DATAIN
freq_tele_ch4[20] => freq_tele_ch4_reg[20].DATAIN
freq_tele_ch4[21] => freq_tele_ch4_reg[21].DATAIN
freq_tele_ch4[22] => freq_tele_ch4_reg[22].DATAIN
freq_tele_ch4[23] => freq_tele_ch4_reg[23].DATAIN
freq_tele_ch4[24] => freq_tele_ch4_reg[24].DATAIN
freq_tele_ch4[25] => freq_tele_ch4_reg[25].DATAIN
freq_tele_ch4[26] => freq_tele_ch4_reg[26].DATAIN
freq_tele_ch4[27] => freq_tele_ch4_reg[27].DATAIN
freq_tele_ch4[28] => freq_tele_ch4_reg[28].DATAIN
freq_tele_ch4[29] => freq_tele_ch4_reg[29].DATAIN
freq_tele_ch4[30] => freq_tele_ch4_reg[30].DATAIN
freq_tele_ch4[31] => freq_tele_ch4_reg[31].DATAIN
freq_tele_ch5[0] => freq_tele_ch5_reg[0].DATAIN
freq_tele_ch5[1] => freq_tele_ch5_reg[1].DATAIN
freq_tele_ch5[2] => freq_tele_ch5_reg[2].DATAIN
freq_tele_ch5[3] => freq_tele_ch5_reg[3].DATAIN
freq_tele_ch5[4] => freq_tele_ch5_reg[4].DATAIN
freq_tele_ch5[5] => freq_tele_ch5_reg[5].DATAIN
freq_tele_ch5[6] => freq_tele_ch5_reg[6].DATAIN
freq_tele_ch5[7] => freq_tele_ch5_reg[7].DATAIN
freq_tele_ch5[8] => freq_tele_ch5_reg[8].DATAIN
freq_tele_ch5[9] => freq_tele_ch5_reg[9].DATAIN
freq_tele_ch5[10] => freq_tele_ch5_reg[10].DATAIN
freq_tele_ch5[11] => freq_tele_ch5_reg[11].DATAIN
freq_tele_ch5[12] => freq_tele_ch5_reg[12].DATAIN
freq_tele_ch5[13] => freq_tele_ch5_reg[13].DATAIN
freq_tele_ch5[14] => freq_tele_ch5_reg[14].DATAIN
freq_tele_ch5[15] => freq_tele_ch5_reg[15].DATAIN
freq_tele_ch5[16] => freq_tele_ch5_reg[16].DATAIN
freq_tele_ch5[17] => freq_tele_ch5_reg[17].DATAIN
freq_tele_ch5[18] => freq_tele_ch5_reg[18].DATAIN
freq_tele_ch5[19] => freq_tele_ch5_reg[19].DATAIN
freq_tele_ch5[20] => freq_tele_ch5_reg[20].DATAIN
freq_tele_ch5[21] => freq_tele_ch5_reg[21].DATAIN
freq_tele_ch5[22] => freq_tele_ch5_reg[22].DATAIN
freq_tele_ch5[23] => freq_tele_ch5_reg[23].DATAIN
freq_tele_ch5[24] => freq_tele_ch5_reg[24].DATAIN
freq_tele_ch5[25] => freq_tele_ch5_reg[25].DATAIN
freq_tele_ch5[26] => freq_tele_ch5_reg[26].DATAIN
freq_tele_ch5[27] => freq_tele_ch5_reg[27].DATAIN
freq_tele_ch5[28] => freq_tele_ch5_reg[28].DATAIN
freq_tele_ch5[29] => freq_tele_ch5_reg[29].DATAIN
freq_tele_ch5[30] => freq_tele_ch5_reg[30].DATAIN
freq_tele_ch5[31] => freq_tele_ch5_reg[31].DATAIN
freq_tele_ch6[0] => freq_tele_ch6_reg[0].DATAIN
freq_tele_ch6[1] => freq_tele_ch6_reg[1].DATAIN
freq_tele_ch6[2] => freq_tele_ch6_reg[2].DATAIN
freq_tele_ch6[3] => freq_tele_ch6_reg[3].DATAIN
freq_tele_ch6[4] => freq_tele_ch6_reg[4].DATAIN
freq_tele_ch6[5] => freq_tele_ch6_reg[5].DATAIN
freq_tele_ch6[6] => freq_tele_ch6_reg[6].DATAIN
freq_tele_ch6[7] => freq_tele_ch6_reg[7].DATAIN
freq_tele_ch6[8] => freq_tele_ch6_reg[8].DATAIN
freq_tele_ch6[9] => freq_tele_ch6_reg[9].DATAIN
freq_tele_ch6[10] => freq_tele_ch6_reg[10].DATAIN
freq_tele_ch6[11] => freq_tele_ch6_reg[11].DATAIN
freq_tele_ch6[12] => freq_tele_ch6_reg[12].DATAIN
freq_tele_ch6[13] => freq_tele_ch6_reg[13].DATAIN
freq_tele_ch6[14] => freq_tele_ch6_reg[14].DATAIN
freq_tele_ch6[15] => freq_tele_ch6_reg[15].DATAIN
freq_tele_ch6[16] => freq_tele_ch6_reg[16].DATAIN
freq_tele_ch6[17] => freq_tele_ch6_reg[17].DATAIN
freq_tele_ch6[18] => freq_tele_ch6_reg[18].DATAIN
freq_tele_ch6[19] => freq_tele_ch6_reg[19].DATAIN
freq_tele_ch6[20] => freq_tele_ch6_reg[20].DATAIN
freq_tele_ch6[21] => freq_tele_ch6_reg[21].DATAIN
freq_tele_ch6[22] => freq_tele_ch6_reg[22].DATAIN
freq_tele_ch6[23] => freq_tele_ch6_reg[23].DATAIN
freq_tele_ch6[24] => freq_tele_ch6_reg[24].DATAIN
freq_tele_ch6[25] => freq_tele_ch6_reg[25].DATAIN
freq_tele_ch6[26] => freq_tele_ch6_reg[26].DATAIN
freq_tele_ch6[27] => freq_tele_ch6_reg[27].DATAIN
freq_tele_ch6[28] => freq_tele_ch6_reg[28].DATAIN
freq_tele_ch6[29] => freq_tele_ch6_reg[29].DATAIN
freq_tele_ch6[30] => freq_tele_ch6_reg[30].DATAIN
freq_tele_ch6[31] => freq_tele_ch6_reg[31].DATAIN
freq_tele_ch7[0] => freq_tele_ch7_reg[0].DATAIN
freq_tele_ch7[1] => freq_tele_ch7_reg[1].DATAIN
freq_tele_ch7[2] => freq_tele_ch7_reg[2].DATAIN
freq_tele_ch7[3] => freq_tele_ch7_reg[3].DATAIN
freq_tele_ch7[4] => freq_tele_ch7_reg[4].DATAIN
freq_tele_ch7[5] => freq_tele_ch7_reg[5].DATAIN
freq_tele_ch7[6] => freq_tele_ch7_reg[6].DATAIN
freq_tele_ch7[7] => freq_tele_ch7_reg[7].DATAIN
freq_tele_ch7[8] => freq_tele_ch7_reg[8].DATAIN
freq_tele_ch7[9] => freq_tele_ch7_reg[9].DATAIN
freq_tele_ch7[10] => freq_tele_ch7_reg[10].DATAIN
freq_tele_ch7[11] => freq_tele_ch7_reg[11].DATAIN
freq_tele_ch7[12] => freq_tele_ch7_reg[12].DATAIN
freq_tele_ch7[13] => freq_tele_ch7_reg[13].DATAIN
freq_tele_ch7[14] => freq_tele_ch7_reg[14].DATAIN
freq_tele_ch7[15] => freq_tele_ch7_reg[15].DATAIN
freq_tele_ch7[16] => freq_tele_ch7_reg[16].DATAIN
freq_tele_ch7[17] => freq_tele_ch7_reg[17].DATAIN
freq_tele_ch7[18] => freq_tele_ch7_reg[18].DATAIN
freq_tele_ch7[19] => freq_tele_ch7_reg[19].DATAIN
freq_tele_ch7[20] => freq_tele_ch7_reg[20].DATAIN
freq_tele_ch7[21] => freq_tele_ch7_reg[21].DATAIN
freq_tele_ch7[22] => freq_tele_ch7_reg[22].DATAIN
freq_tele_ch7[23] => freq_tele_ch7_reg[23].DATAIN
freq_tele_ch7[24] => freq_tele_ch7_reg[24].DATAIN
freq_tele_ch7[25] => freq_tele_ch7_reg[25].DATAIN
freq_tele_ch7[26] => freq_tele_ch7_reg[26].DATAIN
freq_tele_ch7[27] => freq_tele_ch7_reg[27].DATAIN
freq_tele_ch7[28] => freq_tele_ch7_reg[28].DATAIN
freq_tele_ch7[29] => freq_tele_ch7_reg[29].DATAIN
freq_tele_ch7[30] => freq_tele_ch7_reg[30].DATAIN
freq_tele_ch7[31] => freq_tele_ch7_reg[31].DATAIN
freq_tele_ch8[0] => freq_tele_ch8_reg[0].DATAIN
freq_tele_ch8[1] => freq_tele_ch8_reg[1].DATAIN
freq_tele_ch8[2] => freq_tele_ch8_reg[2].DATAIN
freq_tele_ch8[3] => freq_tele_ch8_reg[3].DATAIN
freq_tele_ch8[4] => freq_tele_ch8_reg[4].DATAIN
freq_tele_ch8[5] => freq_tele_ch8_reg[5].DATAIN
freq_tele_ch8[6] => freq_tele_ch8_reg[6].DATAIN
freq_tele_ch8[7] => freq_tele_ch8_reg[7].DATAIN
freq_tele_ch8[8] => freq_tele_ch8_reg[8].DATAIN
freq_tele_ch8[9] => freq_tele_ch8_reg[9].DATAIN
freq_tele_ch8[10] => freq_tele_ch8_reg[10].DATAIN
freq_tele_ch8[11] => freq_tele_ch8_reg[11].DATAIN
freq_tele_ch8[12] => freq_tele_ch8_reg[12].DATAIN
freq_tele_ch8[13] => freq_tele_ch8_reg[13].DATAIN
freq_tele_ch8[14] => freq_tele_ch8_reg[14].DATAIN
freq_tele_ch8[15] => freq_tele_ch8_reg[15].DATAIN
freq_tele_ch8[16] => freq_tele_ch8_reg[16].DATAIN
freq_tele_ch8[17] => freq_tele_ch8_reg[17].DATAIN
freq_tele_ch8[18] => freq_tele_ch8_reg[18].DATAIN
freq_tele_ch8[19] => freq_tele_ch8_reg[19].DATAIN
freq_tele_ch8[20] => freq_tele_ch8_reg[20].DATAIN
freq_tele_ch8[21] => freq_tele_ch8_reg[21].DATAIN
freq_tele_ch8[22] => freq_tele_ch8_reg[22].DATAIN
freq_tele_ch8[23] => freq_tele_ch8_reg[23].DATAIN
freq_tele_ch8[24] => freq_tele_ch8_reg[24].DATAIN
freq_tele_ch8[25] => freq_tele_ch8_reg[25].DATAIN
freq_tele_ch8[26] => freq_tele_ch8_reg[26].DATAIN
freq_tele_ch8[27] => freq_tele_ch8_reg[27].DATAIN
freq_tele_ch8[28] => freq_tele_ch8_reg[28].DATAIN
freq_tele_ch8[29] => freq_tele_ch8_reg[29].DATAIN
freq_tele_ch8[30] => freq_tele_ch8_reg[30].DATAIN
freq_tele_ch8[31] => freq_tele_ch8_reg[31].DATAIN
freq_tele_ch9[0] => freq_tele_ch9_reg[0].DATAIN
freq_tele_ch9[1] => freq_tele_ch9_reg[1].DATAIN
freq_tele_ch9[2] => freq_tele_ch9_reg[2].DATAIN
freq_tele_ch9[3] => freq_tele_ch9_reg[3].DATAIN
freq_tele_ch9[4] => freq_tele_ch9_reg[4].DATAIN
freq_tele_ch9[5] => freq_tele_ch9_reg[5].DATAIN
freq_tele_ch9[6] => freq_tele_ch9_reg[6].DATAIN
freq_tele_ch9[7] => freq_tele_ch9_reg[7].DATAIN
freq_tele_ch9[8] => freq_tele_ch9_reg[8].DATAIN
freq_tele_ch9[9] => freq_tele_ch9_reg[9].DATAIN
freq_tele_ch9[10] => freq_tele_ch9_reg[10].DATAIN
freq_tele_ch9[11] => freq_tele_ch9_reg[11].DATAIN
freq_tele_ch9[12] => freq_tele_ch9_reg[12].DATAIN
freq_tele_ch9[13] => freq_tele_ch9_reg[13].DATAIN
freq_tele_ch9[14] => freq_tele_ch9_reg[14].DATAIN
freq_tele_ch9[15] => freq_tele_ch9_reg[15].DATAIN
freq_tele_ch9[16] => freq_tele_ch9_reg[16].DATAIN
freq_tele_ch9[17] => freq_tele_ch9_reg[17].DATAIN
freq_tele_ch9[18] => freq_tele_ch9_reg[18].DATAIN
freq_tele_ch9[19] => freq_tele_ch9_reg[19].DATAIN
freq_tele_ch9[20] => freq_tele_ch9_reg[20].DATAIN
freq_tele_ch9[21] => freq_tele_ch9_reg[21].DATAIN
freq_tele_ch9[22] => freq_tele_ch9_reg[22].DATAIN
freq_tele_ch9[23] => freq_tele_ch9_reg[23].DATAIN
freq_tele_ch9[24] => freq_tele_ch9_reg[24].DATAIN
freq_tele_ch9[25] => freq_tele_ch9_reg[25].DATAIN
freq_tele_ch9[26] => freq_tele_ch9_reg[26].DATAIN
freq_tele_ch9[27] => freq_tele_ch9_reg[27].DATAIN
freq_tele_ch9[28] => freq_tele_ch9_reg[28].DATAIN
freq_tele_ch9[29] => freq_tele_ch9_reg[29].DATAIN
freq_tele_ch9[30] => freq_tele_ch9_reg[30].DATAIN
freq_tele_ch9[31] => freq_tele_ch9_reg[31].DATAIN
freq_tele_ch10[0] => freq_tele_ch10_reg[0].DATAIN
freq_tele_ch10[1] => freq_tele_ch10_reg[1].DATAIN
freq_tele_ch10[2] => freq_tele_ch10_reg[2].DATAIN
freq_tele_ch10[3] => freq_tele_ch10_reg[3].DATAIN
freq_tele_ch10[4] => freq_tele_ch10_reg[4].DATAIN
freq_tele_ch10[5] => freq_tele_ch10_reg[5].DATAIN
freq_tele_ch10[6] => freq_tele_ch10_reg[6].DATAIN
freq_tele_ch10[7] => freq_tele_ch10_reg[7].DATAIN
freq_tele_ch10[8] => freq_tele_ch10_reg[8].DATAIN
freq_tele_ch10[9] => freq_tele_ch10_reg[9].DATAIN
freq_tele_ch10[10] => freq_tele_ch10_reg[10].DATAIN
freq_tele_ch10[11] => freq_tele_ch10_reg[11].DATAIN
freq_tele_ch10[12] => freq_tele_ch10_reg[12].DATAIN
freq_tele_ch10[13] => freq_tele_ch10_reg[13].DATAIN
freq_tele_ch10[14] => freq_tele_ch10_reg[14].DATAIN
freq_tele_ch10[15] => freq_tele_ch10_reg[15].DATAIN
freq_tele_ch10[16] => freq_tele_ch10_reg[16].DATAIN
freq_tele_ch10[17] => freq_tele_ch10_reg[17].DATAIN
freq_tele_ch10[18] => freq_tele_ch10_reg[18].DATAIN
freq_tele_ch10[19] => freq_tele_ch10_reg[19].DATAIN
freq_tele_ch10[20] => freq_tele_ch10_reg[20].DATAIN
freq_tele_ch10[21] => freq_tele_ch10_reg[21].DATAIN
freq_tele_ch10[22] => freq_tele_ch10_reg[22].DATAIN
freq_tele_ch10[23] => freq_tele_ch10_reg[23].DATAIN
freq_tele_ch10[24] => freq_tele_ch10_reg[24].DATAIN
freq_tele_ch10[25] => freq_tele_ch10_reg[25].DATAIN
freq_tele_ch10[26] => freq_tele_ch10_reg[26].DATAIN
freq_tele_ch10[27] => freq_tele_ch10_reg[27].DATAIN
freq_tele_ch10[28] => freq_tele_ch10_reg[28].DATAIN
freq_tele_ch10[29] => freq_tele_ch10_reg[29].DATAIN
freq_tele_ch10[30] => freq_tele_ch10_reg[30].DATAIN
freq_tele_ch10[31] => freq_tele_ch10_reg[31].DATAIN
freq_tele_ch11[0] => freq_tele_ch11_reg[0].DATAIN
freq_tele_ch11[1] => freq_tele_ch11_reg[1].DATAIN
freq_tele_ch11[2] => freq_tele_ch11_reg[2].DATAIN
freq_tele_ch11[3] => freq_tele_ch11_reg[3].DATAIN
freq_tele_ch11[4] => freq_tele_ch11_reg[4].DATAIN
freq_tele_ch11[5] => freq_tele_ch11_reg[5].DATAIN
freq_tele_ch11[6] => freq_tele_ch11_reg[6].DATAIN
freq_tele_ch11[7] => freq_tele_ch11_reg[7].DATAIN
freq_tele_ch11[8] => freq_tele_ch11_reg[8].DATAIN
freq_tele_ch11[9] => freq_tele_ch11_reg[9].DATAIN
freq_tele_ch11[10] => freq_tele_ch11_reg[10].DATAIN
freq_tele_ch11[11] => freq_tele_ch11_reg[11].DATAIN
freq_tele_ch11[12] => freq_tele_ch11_reg[12].DATAIN
freq_tele_ch11[13] => freq_tele_ch11_reg[13].DATAIN
freq_tele_ch11[14] => freq_tele_ch11_reg[14].DATAIN
freq_tele_ch11[15] => freq_tele_ch11_reg[15].DATAIN
freq_tele_ch11[16] => freq_tele_ch11_reg[16].DATAIN
freq_tele_ch11[17] => freq_tele_ch11_reg[17].DATAIN
freq_tele_ch11[18] => freq_tele_ch11_reg[18].DATAIN
freq_tele_ch11[19] => freq_tele_ch11_reg[19].DATAIN
freq_tele_ch11[20] => freq_tele_ch11_reg[20].DATAIN
freq_tele_ch11[21] => freq_tele_ch11_reg[21].DATAIN
freq_tele_ch11[22] => freq_tele_ch11_reg[22].DATAIN
freq_tele_ch11[23] => freq_tele_ch11_reg[23].DATAIN
freq_tele_ch11[24] => freq_tele_ch11_reg[24].DATAIN
freq_tele_ch11[25] => freq_tele_ch11_reg[25].DATAIN
freq_tele_ch11[26] => freq_tele_ch11_reg[26].DATAIN
freq_tele_ch11[27] => freq_tele_ch11_reg[27].DATAIN
freq_tele_ch11[28] => freq_tele_ch11_reg[28].DATAIN
freq_tele_ch11[29] => freq_tele_ch11_reg[29].DATAIN
freq_tele_ch11[30] => freq_tele_ch11_reg[30].DATAIN
freq_tele_ch11[31] => freq_tele_ch11_reg[31].DATAIN
ram_tele_flag[0] => ram_tele_flag_reg[0].DATAIN
ram_tele_flag[1] => ram_tele_flag_reg[1].DATAIN
ram_tele_flag[2] => ram_tele_flag_reg[2].DATAIN
ram_tele_flag[3] => ram_tele_flag_reg[3].DATAIN
ram_tele_flag[4] => ram_tele_flag_reg[4].DATAIN
ram_tele_flag[5] => ram_tele_flag_reg[5].DATAIN
ram_tele_flag[6] => ram_tele_flag_reg[6].DATAIN
ram_tele_flag[7] => ram_tele_flag_reg[7].DATAIN
ram_tele_flag[8] => ram_tele_flag_reg[8].DATAIN
ram_tele_flag[9] => ram_tele_flag_reg[9].DATAIN
ram_tele_flag[10] => ram_tele_flag_reg[10].DATAIN
ram_tele_flag[11] => ram_tele_flag_reg[11].DATAIN
ram_tele_flag[12] => ram_tele_flag_reg[12].DATAIN
ram_tele_flag[13] => ram_tele_flag_reg[13].DATAIN
ram_tele_flag[14] => ram_tele_flag_reg[14].DATAIN
ram_tele_flag[15] => ram_tele_flag_reg[15].DATAIN
uart_fifo_num[0] => uart_fifo_num_reg[0].DATAIN
uart_fifo_num[1] => uart_fifo_num_reg[1].DATAIN
uart_fifo_num[2] => uart_fifo_num_reg[2].DATAIN
uart_fifo_num[3] => uart_fifo_num_reg[3].DATAIN
uart_fifo_num[4] => uart_fifo_num_reg[4].DATAIN
uart_fifo_num[5] => uart_fifo_num_reg[5].DATAIN
uart_fifo_num[6] => uart_fifo_num_reg[6].DATAIN
uart_fifo_num[7] => uart_fifo_num_reg[7].DATAIN
uart_fifo_num[8] => uart_fifo_num_reg[8].DATAIN
command_fifo_ack <= command_fifo_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[0] <= cpu_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[1] <= cpu_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[2] <= cpu_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[3] <= cpu_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[4] <= cpu_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[5] <= cpu_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[6] <= cpu_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[7] <= cpu_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[8] <= cpu_rdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[9] <= cpu_rdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[10] <= cpu_rdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[11] <= cpu_rdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[12] <= cpu_rdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[13] <= cpu_rdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[14] <= cpu_rdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[15] <= cpu_rdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[16] <= cpu_rdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[17] <= cpu_rdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[18] <= cpu_rdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[19] <= cpu_rdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[20] <= cpu_rdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[21] <= cpu_rdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[22] <= cpu_rdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[23] <= cpu_rdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[24] <= cpu_rdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[25] <= cpu_rdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[26] <= cpu_rdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[27] <= cpu_rdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[28] <= cpu_rdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[29] <= cpu_rdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[30] <= cpu_rdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rdata[31] <= cpu_rdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
update_fifo_ack <= update_fifo_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
update_db[0] => Selector23.IN27
update_db[1] => Selector22.IN27
update_db[2] => Selector21.IN27
update_db[3] => Selector20.IN24
update_db[4] => Selector19.IN23
update_db[5] => Selector18.IN23
update_db[6] => Selector17.IN23
update_db[7] => Selector16.IN23
update_db[8] => Selector31.IN31
update_db[9] => Selector30.IN29
update_db[10] => Selector29.IN27
update_db[11] => Selector28.IN27
update_db[12] => Selector27.IN27
update_db[13] => Selector26.IN27
update_db[14] => Selector25.IN27
update_db[15] => Selector24.IN27
update_db[16] => Selector7.IN17
update_db[17] => Selector6.IN17
update_db[18] => Selector5.IN17
update_db[19] => Selector4.IN17
update_db[20] => Selector3.IN17
update_db[21] => Selector2.IN17
update_db[22] => Selector1.IN17
update_db[23] => Selector0.IN17
update_db[24] => Selector15.IN17
update_db[25] => Selector14.IN17
update_db[26] => Selector13.IN17
update_db[27] => Selector12.IN17
update_db[28] => Selector11.IN17
update_db[29] => Selector10.IN17
update_db[30] => Selector9.IN17
update_db[31] => Selector8.IN17
update_num[0] => Selector31.IN32
update_num[1] => Selector30.IN30
update_num[2] => Selector29.IN28
update_num[3] => Selector28.IN28
update_num[4] => Selector27.IN28
update_num[5] => Selector26.IN28
update_num[6] => Selector25.IN28
update_num[7] => Selector24.IN28
update_num[8] => Selector23.IN28
update_num[9] => Selector22.IN28
update_num[10] => Selector21.IN28
update_num[11] => Selector20.IN25
updatecommand_fifo_usedw[0] => Selector31.IN33
updatecommand_fifo_usedw[1] => Selector30.IN31
updatecommand_fifo_usedw[2] => Selector29.IN29
updatecommand_fifo_usedw[3] => Selector28.IN29
updatecommand_fifo_usedw[4] => Selector27.IN29
updatecommand_fifo_usedw[5] => Selector26.IN29
updatecommand_fifo_usedw[6] => Selector25.IN29
updatecommand_fifo_usedw[7] => Selector24.IN29
updatecommand_fifo_usedw[8] => Selector23.IN29
updatecommand_fifo_usedw[9] => Selector22.IN29
updatecommand_fifo_usedw[10] => Selector21.IN29
updatecommand_fifo_data[0] => Selector31.IN34
updatecommand_fifo_data[1] => Selector30.IN32
updatecommand_fifo_data[2] => Selector29.IN30
updatecommand_fifo_data[3] => Selector28.IN30
updatecommand_fifo_data[4] => Selector27.IN30
updatecommand_fifo_data[5] => Selector26.IN30
updatecommand_fifo_data[6] => Selector25.IN30
updatecommand_fifo_data[7] => Selector24.IN30
updatecommand_fifo_data[8] => Selector23.IN30
updatecommand_fifo_data[9] => Selector22.IN30
updatecommand_fifo_data[10] => Selector21.IN30
updatecommand_fifo_data[11] => Selector20.IN26
updatecommand_fifo_data[12] => Selector19.IN24
updatecommand_fifo_data[13] => Selector18.IN24
updatecommand_fifo_data[14] => Selector17.IN24
updatecommand_fifo_data[15] => Selector16.IN24
updatecmd_fifo_ack <= updatecmd_fifo_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst27
aclr => aclr~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_u1o1:auto_generated.aclr
data[0] => dcfifo_u1o1:auto_generated.data[0]
data[1] => dcfifo_u1o1:auto_generated.data[1]
data[2] => dcfifo_u1o1:auto_generated.data[2]
data[3] => dcfifo_u1o1:auto_generated.data[3]
data[4] => dcfifo_u1o1:auto_generated.data[4]
data[5] => dcfifo_u1o1:auto_generated.data[5]
data[6] => dcfifo_u1o1:auto_generated.data[6]
data[7] => dcfifo_u1o1:auto_generated.data[7]
data[8] => dcfifo_u1o1:auto_generated.data[8]
data[9] => dcfifo_u1o1:auto_generated.data[9]
data[10] => dcfifo_u1o1:auto_generated.data[10]
data[11] => dcfifo_u1o1:auto_generated.data[11]
data[12] => dcfifo_u1o1:auto_generated.data[12]
data[13] => dcfifo_u1o1:auto_generated.data[13]
data[14] => dcfifo_u1o1:auto_generated.data[14]
data[15] => dcfifo_u1o1:auto_generated.data[15]
data[16] => dcfifo_u1o1:auto_generated.data[16]
data[17] => dcfifo_u1o1:auto_generated.data[17]
data[18] => dcfifo_u1o1:auto_generated.data[18]
data[19] => dcfifo_u1o1:auto_generated.data[19]
data[20] => dcfifo_u1o1:auto_generated.data[20]
data[21] => dcfifo_u1o1:auto_generated.data[21]
data[22] => dcfifo_u1o1:auto_generated.data[22]
data[23] => dcfifo_u1o1:auto_generated.data[23]
data[24] => dcfifo_u1o1:auto_generated.data[24]
data[25] => dcfifo_u1o1:auto_generated.data[25]
data[26] => dcfifo_u1o1:auto_generated.data[26]
data[27] => dcfifo_u1o1:auto_generated.data[27]
data[28] => dcfifo_u1o1:auto_generated.data[28]
data[29] => dcfifo_u1o1:auto_generated.data[29]
data[30] => dcfifo_u1o1:auto_generated.data[30]
data[31] => dcfifo_u1o1:auto_generated.data[31]
q[0] <= dcfifo_u1o1:auto_generated.q[0]
q[1] <= dcfifo_u1o1:auto_generated.q[1]
q[2] <= dcfifo_u1o1:auto_generated.q[2]
q[3] <= dcfifo_u1o1:auto_generated.q[3]
q[4] <= dcfifo_u1o1:auto_generated.q[4]
q[5] <= dcfifo_u1o1:auto_generated.q[5]
q[6] <= dcfifo_u1o1:auto_generated.q[6]
q[7] <= dcfifo_u1o1:auto_generated.q[7]
q[8] <= dcfifo_u1o1:auto_generated.q[8]
q[9] <= dcfifo_u1o1:auto_generated.q[9]
q[10] <= dcfifo_u1o1:auto_generated.q[10]
q[11] <= dcfifo_u1o1:auto_generated.q[11]
q[12] <= dcfifo_u1o1:auto_generated.q[12]
q[13] <= dcfifo_u1o1:auto_generated.q[13]
q[14] <= dcfifo_u1o1:auto_generated.q[14]
q[15] <= dcfifo_u1o1:auto_generated.q[15]
rdclk => dcfifo_u1o1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_u1o1:auto_generated.rdreq
rdusedw[0] <= dcfifo_u1o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_u1o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_u1o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_u1o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_u1o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_u1o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_u1o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_u1o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_u1o1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_u1o1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_u1o1:auto_generated.rdusedw[10]
wrclk => dcfifo_u1o1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_u1o1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated
aclr => a_graycounter_hhc:wrptr_g1p.aclr
data[0] => altsyncram_fi01:fifo_ram.data_a[0]
data[1] => altsyncram_fi01:fifo_ram.data_a[1]
data[2] => altsyncram_fi01:fifo_ram.data_a[2]
data[3] => altsyncram_fi01:fifo_ram.data_a[3]
data[4] => altsyncram_fi01:fifo_ram.data_a[4]
data[5] => altsyncram_fi01:fifo_ram.data_a[5]
data[6] => altsyncram_fi01:fifo_ram.data_a[6]
data[7] => altsyncram_fi01:fifo_ram.data_a[7]
data[8] => altsyncram_fi01:fifo_ram.data_a[8]
data[9] => altsyncram_fi01:fifo_ram.data_a[9]
data[10] => altsyncram_fi01:fifo_ram.data_a[10]
data[11] => altsyncram_fi01:fifo_ram.data_a[11]
data[12] => altsyncram_fi01:fifo_ram.data_a[12]
data[13] => altsyncram_fi01:fifo_ram.data_a[13]
data[14] => altsyncram_fi01:fifo_ram.data_a[14]
data[15] => altsyncram_fi01:fifo_ram.data_a[15]
data[16] => altsyncram_fi01:fifo_ram.data_a[16]
data[17] => altsyncram_fi01:fifo_ram.data_a[17]
data[18] => altsyncram_fi01:fifo_ram.data_a[18]
data[19] => altsyncram_fi01:fifo_ram.data_a[19]
data[20] => altsyncram_fi01:fifo_ram.data_a[20]
data[21] => altsyncram_fi01:fifo_ram.data_a[21]
data[22] => altsyncram_fi01:fifo_ram.data_a[22]
data[23] => altsyncram_fi01:fifo_ram.data_a[23]
data[24] => altsyncram_fi01:fifo_ram.data_a[24]
data[25] => altsyncram_fi01:fifo_ram.data_a[25]
data[26] => altsyncram_fi01:fifo_ram.data_a[26]
data[27] => altsyncram_fi01:fifo_ram.data_a[27]
data[28] => altsyncram_fi01:fifo_ram.data_a[28]
data[29] => altsyncram_fi01:fifo_ram.data_a[29]
data[30] => altsyncram_fi01:fifo_ram.data_a[30]
data[31] => altsyncram_fi01:fifo_ram.data_a[31]
q[0] <= altsyncram_fi01:fifo_ram.q_b[0]
q[1] <= altsyncram_fi01:fifo_ram.q_b[1]
q[2] <= altsyncram_fi01:fifo_ram.q_b[2]
q[3] <= altsyncram_fi01:fifo_ram.q_b[3]
q[4] <= altsyncram_fi01:fifo_ram.q_b[4]
q[5] <= altsyncram_fi01:fifo_ram.q_b[5]
q[6] <= altsyncram_fi01:fifo_ram.q_b[6]
q[7] <= altsyncram_fi01:fifo_ram.q_b[7]
q[8] <= altsyncram_fi01:fifo_ram.q_b[8]
q[9] <= altsyncram_fi01:fifo_ram.q_b[9]
q[10] <= altsyncram_fi01:fifo_ram.q_b[10]
q[11] <= altsyncram_fi01:fifo_ram.q_b[11]
q[12] <= altsyncram_fi01:fifo_ram.q_b[12]
q[13] <= altsyncram_fi01:fifo_ram.q_b[13]
q[14] <= altsyncram_fi01:fifo_ram.q_b[14]
q[15] <= altsyncram_fi01:fifo_ram.q_b[15]
rdclk => a_graycounter_qa6:rdptr_g1p.clock
rdclk => altsyncram_fi01:fifo_ram.clock1
rdclk => dffpipe_lec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_sdb:rs_dgwp.clock
rdclk => cntr_jkb:cntr_b.clock
rdclk => p0addr.CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_hhc:wrptr_g1p.clock
wrclk => altsyncram_fi01:fifo_ram.clock0
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|a_gray2bin_meb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|a_gray2bin_meb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|a_graycounter_qa6:rdptr_g1p
clock => counter6a[9].CLK
clock => counter6a[8].CLK
clock => counter6a[7].CLK
clock => counter6a[6].CLK
clock => counter6a[5].CLK
clock => counter6a[4].CLK
clock => counter6a[3].CLK
clock => counter6a[2].CLK
clock => counter6a[1].CLK
clock => counter6a[0].CLK
clock => parity5.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|a_graycounter_hhc:wrptr_g1p
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => counter7a4.CLK
clock => counter7a5.CLK
clock => counter7a6.CLK
clock => counter7a7.CLK
clock => counter7a8.CLK
clock => counter7a9.CLK
clock => parity8.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a9.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|altsyncram_fi01:fifo_ram
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a0.PORTADATAIN1
data_a[17] => ram_block9a1.PORTADATAIN1
data_a[18] => ram_block9a2.PORTADATAIN1
data_a[19] => ram_block9a3.PORTADATAIN1
data_a[20] => ram_block9a4.PORTADATAIN1
data_a[21] => ram_block9a5.PORTADATAIN1
data_a[22] => ram_block9a6.PORTADATAIN1
data_a[23] => ram_block9a7.PORTADATAIN1
data_a[24] => ram_block9a8.PORTADATAIN1
data_a[25] => ram_block9a9.PORTADATAIN1
data_a[26] => ram_block9a10.PORTADATAIN1
data_a[27] => ram_block9a11.PORTADATAIN1
data_a[28] => ram_block9a12.PORTADATAIN1
data_a[29] => ram_block9a13.PORTADATAIN1
data_a[30] => ram_block9a14.PORTADATAIN1
data_a[31] => ram_block9a15.PORTADATAIN1
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe10a[0].CLK
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|dffpipe_lec:rs_brp
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
clock => dffpipe_3f9:dffpipe5.clock
clrn => dffpipe_3f9:dffpipe5.clrn
d[0] => dffpipe_3f9:dffpipe5.d[0]
d[1] => dffpipe_3f9:dffpipe5.d[1]
d[2] => dffpipe_3f9:dffpipe5.d[2]
d[3] => dffpipe_3f9:dffpipe5.d[3]
d[4] => dffpipe_3f9:dffpipe5.d[4]
d[5] => dffpipe_3f9:dffpipe5.d[5]
d[6] => dffpipe_3f9:dffpipe5.d[6]
d[7] => dffpipe_3f9:dffpipe5.d[7]
d[8] => dffpipe_3f9:dffpipe5.d[8]
d[9] => dffpipe_3f9:dffpipe5.d[9]
q[0] <= dffpipe_3f9:dffpipe5.q[0]
q[1] <= dffpipe_3f9:dffpipe5.q[1]
q[2] <= dffpipe_3f9:dffpipe5.q[2]
q[3] <= dffpipe_3f9:dffpipe5.q[3]
q[4] <= dffpipe_3f9:dffpipe5.q[4]
q[5] <= dffpipe_3f9:dffpipe5.q[5]
q[6] <= dffpipe_3f9:dffpipe5.q[6]
q[7] <= dffpipe_3f9:dffpipe5.q[7]
q[8] <= dffpipe_3f9:dffpipe5.q[8]
q[9] <= dffpipe_3f9:dffpipe5.q[9]


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_3f9:dffpipe5
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_4f9:dffpipe8.clock
clrn => dffpipe_4f9:dffpipe8.clrn
d[0] => dffpipe_4f9:dffpipe8.d[0]
d[1] => dffpipe_4f9:dffpipe8.d[1]
d[2] => dffpipe_4f9:dffpipe8.d[2]
d[3] => dffpipe_4f9:dffpipe8.d[3]
d[4] => dffpipe_4f9:dffpipe8.d[4]
d[5] => dffpipe_4f9:dffpipe8.d[5]
d[6] => dffpipe_4f9:dffpipe8.d[6]
d[7] => dffpipe_4f9:dffpipe8.d[7]
d[8] => dffpipe_4f9:dffpipe8.d[8]
d[9] => dffpipe_4f9:dffpipe8.d[9]
q[0] <= dffpipe_4f9:dffpipe8.q[0]
q[1] <= dffpipe_4f9:dffpipe8.q[1]
q[2] <= dffpipe_4f9:dffpipe8.q[2]
q[3] <= dffpipe_4f9:dffpipe8.q[3]
q[4] <= dffpipe_4f9:dffpipe8.q[4]
q[5] <= dffpipe_4f9:dffpipe8.q[5]
q[6] <= dffpipe_4f9:dffpipe8.q[6]
q[7] <= dffpipe_4f9:dffpipe8.q[7]
q[8] <= dffpipe_4f9:dffpipe8.q[8]
q[9] <= dffpipe_4f9:dffpipe8.q[9]


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_4f9:dffpipe8
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|cmpr_746:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|cmpr_746:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst27|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|cntr_jkb:cntr_b
aclr => counter_reg_bit21a[0].ACLR
clock => counter_reg_bit21a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit21a[0].REGOUT


|gige_transport_top|udp_data_issue0:inst_udp
clk => pingpong0.CLK
clk => pingpong1.CLK
clk => data_out[31]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => err~reg0.CLK
clk => ram_addr[9]~reg0.CLK
clk => ram_addr[8]~reg0.CLK
clk => ram_addr[7]~reg0.CLK
clk => ram_addr[6]~reg0.CLK
clk => ram_addr[5]~reg0.CLK
clk => ram_addr[4]~reg0.CLK
clk => ram_addr[3]~reg0.CLK
clk => ram_addr[2]~reg0.CLK
clk => ram_addr[1]~reg0.CLK
clk => ram_addr[0]~reg0.CLK
clk => en_start.CLK
clk => command_en~reg0.CLK
clk => data_en~reg0.CLK
clk => ram_en~reg0.CLK
clk => updatecommand_en~reg0.CLK
clk => updatedata_en~reg0.CLK
nRST => ram_addr[9]~reg0.ACLR
nRST => ram_addr[8]~reg0.ACLR
nRST => ram_addr[7]~reg0.ACLR
nRST => ram_addr[6]~reg0.ACLR
nRST => ram_addr[5]~reg0.ACLR
nRST => ram_addr[4]~reg0.ACLR
nRST => ram_addr[3]~reg0.ACLR
nRST => ram_addr[2]~reg0.ACLR
nRST => ram_addr[1]~reg0.ACLR
nRST => ram_addr[0]~reg0.ACLR
nRST => en_start.ACLR
pingpong => pingpong0.DATAIN
ram_data[0] => data_out[16]~reg0.DATAIN
ram_data[0] => Equal0.IN0
ram_data[1] => data_out[17]~reg0.DATAIN
ram_data[1] => Equal0.IN1
ram_data[2] => data_out[18]~reg0.DATAIN
ram_data[2] => Equal0.IN2
ram_data[3] => data_out[19]~reg0.DATAIN
ram_data[3] => Equal0.IN18
ram_data[4] => data_out[20]~reg0.DATAIN
ram_data[4] => Equal0.IN3
ram_data[5] => data_out[21]~reg0.DATAIN
ram_data[5] => Equal0.IN19
ram_data[6] => data_out[22]~reg0.DATAIN
ram_data[6] => Equal0.IN4
ram_data[7] => data_out[23]~reg0.DATAIN
ram_data[7] => Equal0.IN5
ram_data[8] => data_out[24]~reg0.DATAIN
ram_data[8] => Equal0.IN6
ram_data[9] => data_out[25]~reg0.DATAIN
ram_data[9] => Equal0.IN20
ram_data[10] => data_out[26]~reg0.DATAIN
ram_data[10] => Equal0.IN7
ram_data[11] => data_out[27]~reg0.DATAIN
ram_data[11] => Equal0.IN21
ram_data[12] => data_out[28]~reg0.DATAIN
ram_data[12] => Equal0.IN22
ram_data[13] => data_out[29]~reg0.DATAIN
ram_data[13] => Equal0.IN23
ram_data[14] => data_out[30]~reg0.DATAIN
ram_data[14] => Equal0.IN8
ram_data[15] => data_out[31]~reg0.DATAIN
ram_data[15] => Equal0.IN9
ram_data[16] => data_out[0]~reg0.DATAIN
ram_data[16] => Equal0.IN10
ram_data[17] => data_out[1]~reg0.DATAIN
ram_data[17] => Equal0.IN11
ram_data[18] => data_out[2]~reg0.DATAIN
ram_data[18] => Equal0.IN12
ram_data[19] => data_out[3]~reg0.DATAIN
ram_data[19] => Equal0.IN24
ram_data[20] => data_out[4]~reg0.DATAIN
ram_data[20] => Equal0.IN25
ram_data[21] => data_out[5]~reg0.DATAIN
ram_data[21] => Equal0.IN26
ram_data[22] => data_out[6]~reg0.DATAIN
ram_data[22] => Equal0.IN27
ram_data[23] => data_out[7]~reg0.DATAIN
ram_data[23] => Equal0.IN13
ram_data[24] => data_out[8]~reg0.DATAIN
ram_data[24] => Equal0.IN28
ram_data[24] => Equal2.IN0
ram_data[24] => Equal3.IN1
ram_data[24] => Equal4.IN1
ram_data[24] => Equal5.IN2
ram_data[24] => Equal7.IN0
ram_data[25] => data_out[9]~reg0.DATAIN
ram_data[25] => Equal0.IN14
ram_data[25] => Equal2.IN1
ram_data[25] => Equal3.IN0
ram_data[25] => Equal4.IN2
ram_data[25] => Equal5.IN0
ram_data[25] => Equal7.IN1
ram_data[26] => data_out[10]~reg0.DATAIN
ram_data[26] => Equal0.IN29
ram_data[26] => Equal2.IN2
ram_data[26] => Equal3.IN2
ram_data[26] => Equal4.IN0
ram_data[26] => Equal5.IN3
ram_data[26] => Equal7.IN3
ram_data[27] => data_out[11]~reg0.DATAIN
ram_data[27] => Equal0.IN15
ram_data[27] => Equal2.IN3
ram_data[27] => Equal3.IN3
ram_data[27] => Equal4.IN3
ram_data[27] => Equal5.IN1
ram_data[27] => Equal7.IN2
ram_data[28] => data_out[12]~reg0.DATAIN
ram_data[28] => Equal0.IN16
ram_data[28] => Equal2.IN4
ram_data[28] => Equal3.IN4
ram_data[28] => Equal4.IN4
ram_data[28] => Equal5.IN4
ram_data[28] => Equal7.IN4
ram_data[29] => data_out[13]~reg0.DATAIN
ram_data[29] => Equal0.IN17
ram_data[29] => Equal2.IN5
ram_data[29] => Equal3.IN5
ram_data[29] => Equal4.IN5
ram_data[29] => Equal5.IN5
ram_data[29] => Equal7.IN5
ram_data[30] => data_out[14]~reg0.DATAIN
ram_data[30] => Equal0.IN30
ram_data[30] => Equal2.IN6
ram_data[30] => Equal3.IN6
ram_data[30] => Equal4.IN6
ram_data[30] => Equal5.IN6
ram_data[30] => Equal7.IN6
ram_data[31] => data_out[15]~reg0.DATAIN
ram_data[31] => Equal0.IN31
ram_data[31] => Equal2.IN7
ram_data[31] => Equal3.IN7
ram_data[31] => Equal4.IN7
ram_data[31] => Equal5.IN7
ram_data[31] => Equal7.IN7
ram_addr[0] <= ram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[1] <= ram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[2] <= ram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[3] <= ram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[4] <= ram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[5] <= ram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[6] <= ram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[7] <= ram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[8] <= ram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[9] <= ram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_en <= data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
command_en <= command_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_en <= ram_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
updatedata_en <= updatedata_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
updatecommand_en <= updatecommand_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
err <= err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|pre_save:inst6
clk => RSOP_reg0.CLK
clk => REOP_reg0.CLK
clk => data_en.CLK
clk => wren_reg0.CLK
clk => udp_flag.CLK
clk => wraddr[8]~reg0.CLK
clk => wraddr[7]~reg0.CLK
clk => wraddr[6]~reg0.CLK
clk => wraddr[5]~reg0.CLK
clk => wraddr[4]~reg0.CLK
clk => wraddr[3]~reg0.CLK
clk => wraddr[2]~reg0.CLK
clk => wraddr[1]~reg0.CLK
clk => wraddr[0]~reg0.CLK
clk => wraddr[9]~reg0.CLK
clk => pingpong~reg0.CLK
nRST => pingpong~reg0.ACLR
nRST => wraddr[9]~reg0.ACLR
nRST => wraddr[8]~reg0.ACLR
nRST => wraddr[7]~reg0.ACLR
nRST => wraddr[6]~reg0.ACLR
nRST => wraddr[5]~reg0.ACLR
nRST => wraddr[4]~reg0.ACLR
nRST => wraddr[3]~reg0.ACLR
nRST => wraddr[2]~reg0.ACLR
nRST => wraddr[1]~reg0.ACLR
nRST => wraddr[0]~reg0.ACLR
RSOP => RSOP_reg0.DATAIN
RSOP => always0~0.IN1
RSOP => wren~0.IN1
REOP => REOP_reg0.DATAIN
REOP => always0~1.IN1
REOP => wren~1.IN0
RDAT[0] => dout~31.DATAB
RDAT[0] => Equal1.IN0
RDAT[1] => dout~30.DATAB
RDAT[1] => Equal1.IN1
RDAT[2] => dout~29.DATAB
RDAT[2] => Equal1.IN2
RDAT[3] => dout~28.DATAB
RDAT[3] => Equal1.IN18
RDAT[4] => dout~27.DATAB
RDAT[4] => Equal1.IN3
RDAT[5] => dout~26.DATAB
RDAT[5] => Equal1.IN19
RDAT[6] => dout~25.DATAB
RDAT[6] => Equal1.IN4
RDAT[7] => dout~24.DATAB
RDAT[7] => Equal1.IN5
RDAT[8] => dout~23.DATAB
RDAT[8] => Equal1.IN6
RDAT[9] => dout~22.DATAB
RDAT[9] => Equal1.IN20
RDAT[10] => dout~21.DATAB
RDAT[10] => Equal1.IN7
RDAT[11] => dout~20.DATAB
RDAT[11] => Equal1.IN21
RDAT[12] => dout~19.DATAB
RDAT[12] => Equal1.IN22
RDAT[13] => dout~18.DATAB
RDAT[13] => Equal1.IN23
RDAT[14] => dout~17.DATAB
RDAT[14] => Equal1.IN8
RDAT[15] => dout~16.DATAB
RDAT[15] => Equal1.IN9
RDAT[16] => dout~15.DATAB
RDAT[16] => Equal1.IN10
RDAT[17] => dout~14.DATAB
RDAT[17] => Equal1.IN11
RDAT[18] => dout~13.DATAB
RDAT[18] => Equal1.IN12
RDAT[19] => dout~12.DATAB
RDAT[19] => Equal1.IN24
RDAT[20] => dout~11.DATAB
RDAT[20] => Equal1.IN25
RDAT[21] => dout~10.DATAB
RDAT[21] => Equal1.IN26
RDAT[22] => dout~9.DATAB
RDAT[22] => Equal1.IN27
RDAT[23] => dout~8.DATAB
RDAT[23] => Equal1.IN13
RDAT[24] => dout~7.DATAB
RDAT[24] => Equal1.IN28
RDAT[25] => dout~6.DATAB
RDAT[25] => Equal1.IN14
RDAT[26] => dout~5.DATAB
RDAT[26] => Equal1.IN29
RDAT[27] => dout~4.DATAB
RDAT[27] => Equal1.IN15
RDAT[28] => dout~3.DATAB
RDAT[28] => Equal1.IN16
RDAT[29] => dout~2.DATAB
RDAT[29] => Equal1.IN17
RDAT[30] => dout~1.DATAB
RDAT[30] => Equal1.IN30
RDAT[31] => dout~0.DATAB
RDAT[31] => Equal1.IN31
dout[0] <= dout~31.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout~30.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout~29.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout~28.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout~27.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout~26.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout~25.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout~24.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout~23.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout~22.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout~21.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout~20.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout~19.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout~18.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout~17.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout~16.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout~15.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout~14.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout~13.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout~12.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout~11.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout~10.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout~9.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout~8.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout~7.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout~6.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout~5.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout~4.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout~3.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout~2.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout~1.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout~0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[0] <= wraddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[1] <= wraddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[2] <= wraddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[3] <= wraddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[4] <= wraddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[5] <= wraddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[6] <= wraddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[7] <= wraddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[8] <= wraddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr[9] <= wraddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren <= wren~1.DB_MAX_OUTPUT_PORT_TYPE
pingpong <= pingpong~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|RAM_PRE:inst1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdaddress[0] => rdaddress[0]~9.IN1
rdaddress[1] => rdaddress[1]~8.IN1
rdaddress[2] => rdaddress[2]~7.IN1
rdaddress[3] => rdaddress[3]~6.IN1
rdaddress[4] => rdaddress[4]~5.IN1
rdaddress[5] => rdaddress[5]~4.IN1
rdaddress[6] => rdaddress[6]~3.IN1
rdaddress[7] => rdaddress[7]~2.IN1
rdaddress[8] => rdaddress[8]~1.IN1
rdaddress[9] => rdaddress[9]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~9.IN1
wraddress[1] => wraddress[1]~8.IN1
wraddress[2] => wraddress[2]~7.IN1
wraddress[3] => wraddress[3]~6.IN1
wraddress[4] => wraddress[4]~5.IN1
wraddress[5] => wraddress[5]~4.IN1
wraddress[6] => wraddress[6]~3.IN1
wraddress[7] => wraddress[7]~2.IN1
wraddress[8] => wraddress[8]~1.IN1
wraddress[9] => wraddress[9]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|gige_transport_top|RAM_PRE:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_iem1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iem1:auto_generated.data_a[0]
data_a[1] => altsyncram_iem1:auto_generated.data_a[1]
data_a[2] => altsyncram_iem1:auto_generated.data_a[2]
data_a[3] => altsyncram_iem1:auto_generated.data_a[3]
data_a[4] => altsyncram_iem1:auto_generated.data_a[4]
data_a[5] => altsyncram_iem1:auto_generated.data_a[5]
data_a[6] => altsyncram_iem1:auto_generated.data_a[6]
data_a[7] => altsyncram_iem1:auto_generated.data_a[7]
data_a[8] => altsyncram_iem1:auto_generated.data_a[8]
data_a[9] => altsyncram_iem1:auto_generated.data_a[9]
data_a[10] => altsyncram_iem1:auto_generated.data_a[10]
data_a[11] => altsyncram_iem1:auto_generated.data_a[11]
data_a[12] => altsyncram_iem1:auto_generated.data_a[12]
data_a[13] => altsyncram_iem1:auto_generated.data_a[13]
data_a[14] => altsyncram_iem1:auto_generated.data_a[14]
data_a[15] => altsyncram_iem1:auto_generated.data_a[15]
data_a[16] => altsyncram_iem1:auto_generated.data_a[16]
data_a[17] => altsyncram_iem1:auto_generated.data_a[17]
data_a[18] => altsyncram_iem1:auto_generated.data_a[18]
data_a[19] => altsyncram_iem1:auto_generated.data_a[19]
data_a[20] => altsyncram_iem1:auto_generated.data_a[20]
data_a[21] => altsyncram_iem1:auto_generated.data_a[21]
data_a[22] => altsyncram_iem1:auto_generated.data_a[22]
data_a[23] => altsyncram_iem1:auto_generated.data_a[23]
data_a[24] => altsyncram_iem1:auto_generated.data_a[24]
data_a[25] => altsyncram_iem1:auto_generated.data_a[25]
data_a[26] => altsyncram_iem1:auto_generated.data_a[26]
data_a[27] => altsyncram_iem1:auto_generated.data_a[27]
data_a[28] => altsyncram_iem1:auto_generated.data_a[28]
data_a[29] => altsyncram_iem1:auto_generated.data_a[29]
data_a[30] => altsyncram_iem1:auto_generated.data_a[30]
data_a[31] => altsyncram_iem1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_iem1:auto_generated.address_a[0]
address_a[1] => altsyncram_iem1:auto_generated.address_a[1]
address_a[2] => altsyncram_iem1:auto_generated.address_a[2]
address_a[3] => altsyncram_iem1:auto_generated.address_a[3]
address_a[4] => altsyncram_iem1:auto_generated.address_a[4]
address_a[5] => altsyncram_iem1:auto_generated.address_a[5]
address_a[6] => altsyncram_iem1:auto_generated.address_a[6]
address_a[7] => altsyncram_iem1:auto_generated.address_a[7]
address_a[8] => altsyncram_iem1:auto_generated.address_a[8]
address_a[9] => altsyncram_iem1:auto_generated.address_a[9]
address_b[0] => altsyncram_iem1:auto_generated.address_b[0]
address_b[1] => altsyncram_iem1:auto_generated.address_b[1]
address_b[2] => altsyncram_iem1:auto_generated.address_b[2]
address_b[3] => altsyncram_iem1:auto_generated.address_b[3]
address_b[4] => altsyncram_iem1:auto_generated.address_b[4]
address_b[5] => altsyncram_iem1:auto_generated.address_b[5]
address_b[6] => altsyncram_iem1:auto_generated.address_b[6]
address_b[7] => altsyncram_iem1:auto_generated.address_b[7]
address_b[8] => altsyncram_iem1:auto_generated.address_b[8]
address_b[9] => altsyncram_iem1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iem1:auto_generated.clock0
clock1 => altsyncram_iem1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_iem1:auto_generated.q_b[0]
q_b[1] <= altsyncram_iem1:auto_generated.q_b[1]
q_b[2] <= altsyncram_iem1:auto_generated.q_b[2]
q_b[3] <= altsyncram_iem1:auto_generated.q_b[3]
q_b[4] <= altsyncram_iem1:auto_generated.q_b[4]
q_b[5] <= altsyncram_iem1:auto_generated.q_b[5]
q_b[6] <= altsyncram_iem1:auto_generated.q_b[6]
q_b[7] <= altsyncram_iem1:auto_generated.q_b[7]
q_b[8] <= altsyncram_iem1:auto_generated.q_b[8]
q_b[9] <= altsyncram_iem1:auto_generated.q_b[9]
q_b[10] <= altsyncram_iem1:auto_generated.q_b[10]
q_b[11] <= altsyncram_iem1:auto_generated.q_b[11]
q_b[12] <= altsyncram_iem1:auto_generated.q_b[12]
q_b[13] <= altsyncram_iem1:auto_generated.q_b[13]
q_b[14] <= altsyncram_iem1:auto_generated.q_b[14]
q_b[15] <= altsyncram_iem1:auto_generated.q_b[15]
q_b[16] <= altsyncram_iem1:auto_generated.q_b[16]
q_b[17] <= altsyncram_iem1:auto_generated.q_b[17]
q_b[18] <= altsyncram_iem1:auto_generated.q_b[18]
q_b[19] <= altsyncram_iem1:auto_generated.q_b[19]
q_b[20] <= altsyncram_iem1:auto_generated.q_b[20]
q_b[21] <= altsyncram_iem1:auto_generated.q_b[21]
q_b[22] <= altsyncram_iem1:auto_generated.q_b[22]
q_b[23] <= altsyncram_iem1:auto_generated.q_b[23]
q_b[24] <= altsyncram_iem1:auto_generated.q_b[24]
q_b[25] <= altsyncram_iem1:auto_generated.q_b[25]
q_b[26] <= altsyncram_iem1:auto_generated.q_b[26]
q_b[27] <= altsyncram_iem1:auto_generated.q_b[27]
q_b[28] <= altsyncram_iem1:auto_generated.q_b[28]
q_b[29] <= altsyncram_iem1:auto_generated.q_b[29]
q_b[30] <= altsyncram_iem1:auto_generated.q_b[30]
q_b[31] <= altsyncram_iem1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|RAM_PRE:inst1|altsyncram:altsyncram_component|altsyncram_iem1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|gige_transport_top|fifo_datup:inst50
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw[6]
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw[7]
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw[8]
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw[9]
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw[10]
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw[11]
wrfull <= dcfifo:dcfifo_component.wrfull


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component
data[0] => dcfifo_euk1:auto_generated.data[0]
data[1] => dcfifo_euk1:auto_generated.data[1]
data[2] => dcfifo_euk1:auto_generated.data[2]
data[3] => dcfifo_euk1:auto_generated.data[3]
data[4] => dcfifo_euk1:auto_generated.data[4]
data[5] => dcfifo_euk1:auto_generated.data[5]
data[6] => dcfifo_euk1:auto_generated.data[6]
data[7] => dcfifo_euk1:auto_generated.data[7]
data[8] => dcfifo_euk1:auto_generated.data[8]
data[9] => dcfifo_euk1:auto_generated.data[9]
data[10] => dcfifo_euk1:auto_generated.data[10]
data[11] => dcfifo_euk1:auto_generated.data[11]
data[12] => dcfifo_euk1:auto_generated.data[12]
data[13] => dcfifo_euk1:auto_generated.data[13]
data[14] => dcfifo_euk1:auto_generated.data[14]
data[15] => dcfifo_euk1:auto_generated.data[15]
data[16] => dcfifo_euk1:auto_generated.data[16]
data[17] => dcfifo_euk1:auto_generated.data[17]
data[18] => dcfifo_euk1:auto_generated.data[18]
data[19] => dcfifo_euk1:auto_generated.data[19]
data[20] => dcfifo_euk1:auto_generated.data[20]
data[21] => dcfifo_euk1:auto_generated.data[21]
data[22] => dcfifo_euk1:auto_generated.data[22]
data[23] => dcfifo_euk1:auto_generated.data[23]
data[24] => dcfifo_euk1:auto_generated.data[24]
data[25] => dcfifo_euk1:auto_generated.data[25]
data[26] => dcfifo_euk1:auto_generated.data[26]
data[27] => dcfifo_euk1:auto_generated.data[27]
data[28] => dcfifo_euk1:auto_generated.data[28]
data[29] => dcfifo_euk1:auto_generated.data[29]
data[30] => dcfifo_euk1:auto_generated.data[30]
data[31] => dcfifo_euk1:auto_generated.data[31]
q[0] <= dcfifo_euk1:auto_generated.q[0]
q[1] <= dcfifo_euk1:auto_generated.q[1]
q[2] <= dcfifo_euk1:auto_generated.q[2]
q[3] <= dcfifo_euk1:auto_generated.q[3]
q[4] <= dcfifo_euk1:auto_generated.q[4]
q[5] <= dcfifo_euk1:auto_generated.q[5]
q[6] <= dcfifo_euk1:auto_generated.q[6]
q[7] <= dcfifo_euk1:auto_generated.q[7]
q[8] <= dcfifo_euk1:auto_generated.q[8]
q[9] <= dcfifo_euk1:auto_generated.q[9]
q[10] <= dcfifo_euk1:auto_generated.q[10]
q[11] <= dcfifo_euk1:auto_generated.q[11]
q[12] <= dcfifo_euk1:auto_generated.q[12]
q[13] <= dcfifo_euk1:auto_generated.q[13]
q[14] <= dcfifo_euk1:auto_generated.q[14]
q[15] <= dcfifo_euk1:auto_generated.q[15]
q[16] <= dcfifo_euk1:auto_generated.q[16]
q[17] <= dcfifo_euk1:auto_generated.q[17]
q[18] <= dcfifo_euk1:auto_generated.q[18]
q[19] <= dcfifo_euk1:auto_generated.q[19]
q[20] <= dcfifo_euk1:auto_generated.q[20]
q[21] <= dcfifo_euk1:auto_generated.q[21]
q[22] <= dcfifo_euk1:auto_generated.q[22]
q[23] <= dcfifo_euk1:auto_generated.q[23]
q[24] <= dcfifo_euk1:auto_generated.q[24]
q[25] <= dcfifo_euk1:auto_generated.q[25]
q[26] <= dcfifo_euk1:auto_generated.q[26]
q[27] <= dcfifo_euk1:auto_generated.q[27]
q[28] <= dcfifo_euk1:auto_generated.q[28]
q[29] <= dcfifo_euk1:auto_generated.q[29]
q[30] <= dcfifo_euk1:auto_generated.q[30]
q[31] <= dcfifo_euk1:auto_generated.q[31]
rdclk => dcfifo_euk1:auto_generated.rdclk
rdreq => dcfifo_euk1:auto_generated.rdreq
wrclk => dcfifo_euk1:auto_generated.wrclk
wrreq => dcfifo_euk1:auto_generated.wrreq
aclr => dcfifo_euk1:auto_generated.aclr
rdempty <= dcfifo_euk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_euk1:auto_generated.wrfull
rdusedw[0] <= dcfifo_euk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_euk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_euk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_euk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_euk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_euk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_euk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_euk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_euk1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_euk1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_euk1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_euk1:auto_generated.rdusedw[11]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>
wrusedw[10] <= <GND>
wrusedw[11] <= <GND>


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated
aclr => a_graycounter_lhc:wrptr_g1p.aclr
aclr => a_graycounter_ihc:wrptr_gp.aclr
data[0] => altsyncram_vnu:fifo_ram.data_a[0]
data[1] => altsyncram_vnu:fifo_ram.data_a[1]
data[2] => altsyncram_vnu:fifo_ram.data_a[2]
data[3] => altsyncram_vnu:fifo_ram.data_a[3]
data[4] => altsyncram_vnu:fifo_ram.data_a[4]
data[5] => altsyncram_vnu:fifo_ram.data_a[5]
data[6] => altsyncram_vnu:fifo_ram.data_a[6]
data[7] => altsyncram_vnu:fifo_ram.data_a[7]
data[8] => altsyncram_vnu:fifo_ram.data_a[8]
data[9] => altsyncram_vnu:fifo_ram.data_a[9]
data[10] => altsyncram_vnu:fifo_ram.data_a[10]
data[11] => altsyncram_vnu:fifo_ram.data_a[11]
data[12] => altsyncram_vnu:fifo_ram.data_a[12]
data[13] => altsyncram_vnu:fifo_ram.data_a[13]
data[14] => altsyncram_vnu:fifo_ram.data_a[14]
data[15] => altsyncram_vnu:fifo_ram.data_a[15]
data[16] => altsyncram_vnu:fifo_ram.data_a[16]
data[17] => altsyncram_vnu:fifo_ram.data_a[17]
data[18] => altsyncram_vnu:fifo_ram.data_a[18]
data[19] => altsyncram_vnu:fifo_ram.data_a[19]
data[20] => altsyncram_vnu:fifo_ram.data_a[20]
data[21] => altsyncram_vnu:fifo_ram.data_a[21]
data[22] => altsyncram_vnu:fifo_ram.data_a[22]
data[23] => altsyncram_vnu:fifo_ram.data_a[23]
data[24] => altsyncram_vnu:fifo_ram.data_a[24]
data[25] => altsyncram_vnu:fifo_ram.data_a[25]
data[26] => altsyncram_vnu:fifo_ram.data_a[26]
data[27] => altsyncram_vnu:fifo_ram.data_a[27]
data[28] => altsyncram_vnu:fifo_ram.data_a[28]
data[29] => altsyncram_vnu:fifo_ram.data_a[29]
data[30] => altsyncram_vnu:fifo_ram.data_a[30]
data[31] => altsyncram_vnu:fifo_ram.data_a[31]
q[0] <= altsyncram_vnu:fifo_ram.q_b[0]
q[1] <= altsyncram_vnu:fifo_ram.q_b[1]
q[2] <= altsyncram_vnu:fifo_ram.q_b[2]
q[3] <= altsyncram_vnu:fifo_ram.q_b[3]
q[4] <= altsyncram_vnu:fifo_ram.q_b[4]
q[5] <= altsyncram_vnu:fifo_ram.q_b[5]
q[6] <= altsyncram_vnu:fifo_ram.q_b[6]
q[7] <= altsyncram_vnu:fifo_ram.q_b[7]
q[8] <= altsyncram_vnu:fifo_ram.q_b[8]
q[9] <= altsyncram_vnu:fifo_ram.q_b[9]
q[10] <= altsyncram_vnu:fifo_ram.q_b[10]
q[11] <= altsyncram_vnu:fifo_ram.q_b[11]
q[12] <= altsyncram_vnu:fifo_ram.q_b[12]
q[13] <= altsyncram_vnu:fifo_ram.q_b[13]
q[14] <= altsyncram_vnu:fifo_ram.q_b[14]
q[15] <= altsyncram_vnu:fifo_ram.q_b[15]
q[16] <= altsyncram_vnu:fifo_ram.q_b[16]
q[17] <= altsyncram_vnu:fifo_ram.q_b[17]
q[18] <= altsyncram_vnu:fifo_ram.q_b[18]
q[19] <= altsyncram_vnu:fifo_ram.q_b[19]
q[20] <= altsyncram_vnu:fifo_ram.q_b[20]
q[21] <= altsyncram_vnu:fifo_ram.q_b[21]
q[22] <= altsyncram_vnu:fifo_ram.q_b[22]
q[23] <= altsyncram_vnu:fifo_ram.q_b[23]
q[24] <= altsyncram_vnu:fifo_ram.q_b[24]
q[25] <= altsyncram_vnu:fifo_ram.q_b[25]
q[26] <= altsyncram_vnu:fifo_ram.q_b[26]
q[27] <= altsyncram_vnu:fifo_ram.q_b[27]
q[28] <= altsyncram_vnu:fifo_ram.q_b[28]
q[29] <= altsyncram_vnu:fifo_ram.q_b[29]
q[30] <= altsyncram_vnu:fifo_ram.q_b[30]
q[31] <= altsyncram_vnu:fifo_ram.q_b[31]
rdclk => a_graycounter_sa6:rdptr_g1p.clock
rdclk => altsyncram_vnu:fifo_ram.clock1
rdclk => dffpipe_mec:rs_brp.clock
rdclk => dffpipe_mec:rs_bwp.clock
rdclk => alt_synch_pipe_tdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_lhc:wrptr_g1p.clock
wrclk => a_graycounter_ihc:wrptr_gp.clock
wrclk => altsyncram_vnu:fifo_ram.clock0
wrclk => alt_synch_pipe_1e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|a_gray2bin_oeb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|a_gray2bin_oeb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|a_graycounter_sa6:rdptr_g1p
clock => counter6a[11].CLK
clock => counter6a[10].CLK
clock => counter6a[9].CLK
clock => counter6a[8].CLK
clock => counter6a[7].CLK
clock => counter6a[6].CLK
clock => counter6a[5].CLK
clock => counter6a[4].CLK
clock => counter6a[3].CLK
clock => counter6a[2].CLK
clock => counter6a[1].CLK
clock => counter6a[0].CLK
clock => parity5.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a[11].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|a_graycounter_lhc:wrptr_g1p
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => counter7a4.CLK
clock => counter7a5.CLK
clock => counter7a6.CLK
clock => counter7a7.CLK
clock => counter7a8.CLK
clock => counter7a9.CLK
clock => counter7a10.CLK
clock => counter7a11.CLK
clock => parity8.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter7a11.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|a_graycounter_ihc:wrptr_gp
clock => counter10a[11].CLK
clock => counter10a[10].CLK
clock => counter10a[9].CLK
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity9.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter10a[11].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|altsyncram_vnu:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[10] => ram_block11a16.PORTAADDR10
address_a[10] => ram_block11a17.PORTAADDR10
address_a[10] => ram_block11a18.PORTAADDR10
address_a[10] => ram_block11a19.PORTAADDR10
address_a[10] => ram_block11a20.PORTAADDR10
address_a[10] => ram_block11a21.PORTAADDR10
address_a[10] => ram_block11a22.PORTAADDR10
address_a[10] => ram_block11a23.PORTAADDR10
address_a[10] => ram_block11a24.PORTAADDR10
address_a[10] => ram_block11a25.PORTAADDR10
address_a[10] => ram_block11a26.PORTAADDR10
address_a[10] => ram_block11a27.PORTAADDR10
address_a[10] => ram_block11a28.PORTAADDR10
address_a[10] => ram_block11a29.PORTAADDR10
address_a[10] => ram_block11a30.PORTAADDR10
address_a[10] => ram_block11a31.PORTAADDR10
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[10] => ram_block11a16.PORTBADDR10
address_b[10] => ram_block11a17.PORTBADDR10
address_b[10] => ram_block11a18.PORTBADDR10
address_b[10] => ram_block11a19.PORTBADDR10
address_b[10] => ram_block11a20.PORTBADDR10
address_b[10] => ram_block11a21.PORTBADDR10
address_b[10] => ram_block11a22.PORTBADDR10
address_b[10] => ram_block11a23.PORTBADDR10
address_b[10] => ram_block11a24.PORTBADDR10
address_b[10] => ram_block11a25.PORTBADDR10
address_b[10] => ram_block11a26.PORTBADDR10
address_b[10] => ram_block11a27.PORTBADDR10
address_b[10] => ram_block11a28.PORTBADDR10
address_b[10] => ram_block11a29.PORTBADDR10
address_b[10] => ram_block11a30.PORTBADDR10
address_b[10] => ram_block11a31.PORTBADDR10
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe10a[0].CLK
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|dffpipe_mec:rs_brp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|dffpipe_mec:rs_bwp
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|alt_synch_pipe_tdb:rs_dgwp
clock => dffpipe_5f9:dffpipe13.clock
clrn => dffpipe_5f9:dffpipe13.clrn
d[0] => dffpipe_5f9:dffpipe13.d[0]
d[1] => dffpipe_5f9:dffpipe13.d[1]
d[2] => dffpipe_5f9:dffpipe13.d[2]
d[3] => dffpipe_5f9:dffpipe13.d[3]
d[4] => dffpipe_5f9:dffpipe13.d[4]
d[5] => dffpipe_5f9:dffpipe13.d[5]
d[6] => dffpipe_5f9:dffpipe13.d[6]
d[7] => dffpipe_5f9:dffpipe13.d[7]
d[8] => dffpipe_5f9:dffpipe13.d[8]
d[9] => dffpipe_5f9:dffpipe13.d[9]
d[10] => dffpipe_5f9:dffpipe13.d[10]
d[11] => dffpipe_5f9:dffpipe13.d[11]
q[0] <= dffpipe_5f9:dffpipe13.q[0]
q[1] <= dffpipe_5f9:dffpipe13.q[1]
q[2] <= dffpipe_5f9:dffpipe13.q[2]
q[3] <= dffpipe_5f9:dffpipe13.q[3]
q[4] <= dffpipe_5f9:dffpipe13.q[4]
q[5] <= dffpipe_5f9:dffpipe13.q[5]
q[6] <= dffpipe_5f9:dffpipe13.q[6]
q[7] <= dffpipe_5f9:dffpipe13.q[7]
q[8] <= dffpipe_5f9:dffpipe13.q[8]
q[9] <= dffpipe_5f9:dffpipe13.q[9]
q[10] <= dffpipe_5f9:dffpipe13.q[10]
q[11] <= dffpipe_5f9:dffpipe13.q[11]


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_5f9:dffpipe13
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
clock => dffpipe_6f9:dffpipe16.clock
clrn => dffpipe_6f9:dffpipe16.clrn
d[0] => dffpipe_6f9:dffpipe16.d[0]
d[1] => dffpipe_6f9:dffpipe16.d[1]
d[2] => dffpipe_6f9:dffpipe16.d[2]
d[3] => dffpipe_6f9:dffpipe16.d[3]
d[4] => dffpipe_6f9:dffpipe16.d[4]
d[5] => dffpipe_6f9:dffpipe16.d[5]
d[6] => dffpipe_6f9:dffpipe16.d[6]
d[7] => dffpipe_6f9:dffpipe16.d[7]
d[8] => dffpipe_6f9:dffpipe16.d[8]
d[9] => dffpipe_6f9:dffpipe16.d[9]
d[10] => dffpipe_6f9:dffpipe16.d[10]
d[11] => dffpipe_6f9:dffpipe16.d[11]
q[0] <= dffpipe_6f9:dffpipe16.q[0]
q[1] <= dffpipe_6f9:dffpipe16.q[1]
q[2] <= dffpipe_6f9:dffpipe16.q[2]
q[3] <= dffpipe_6f9:dffpipe16.q[3]
q[4] <= dffpipe_6f9:dffpipe16.q[4]
q[5] <= dffpipe_6f9:dffpipe16.q[5]
q[6] <= dffpipe_6f9:dffpipe16.q[6]
q[7] <= dffpipe_6f9:dffpipe16.q[7]
q[8] <= dffpipe_6f9:dffpipe16.q[8]
q[9] <= dffpipe_6f9:dffpipe16.q[9]
q[10] <= dffpipe_6f9:dffpipe16.q[10]
q[11] <= dffpipe_6f9:dffpipe16.q[11]


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_6f9:dffpipe16
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|cmpr_946:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|fifo_datup:inst50|dcfifo:dcfifo_component|dcfifo_euk1:auto_generated|cmpr_946:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst43
aclr => aclr~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_u1o1:auto_generated.aclr
data[0] => dcfifo_u1o1:auto_generated.data[0]
data[1] => dcfifo_u1o1:auto_generated.data[1]
data[2] => dcfifo_u1o1:auto_generated.data[2]
data[3] => dcfifo_u1o1:auto_generated.data[3]
data[4] => dcfifo_u1o1:auto_generated.data[4]
data[5] => dcfifo_u1o1:auto_generated.data[5]
data[6] => dcfifo_u1o1:auto_generated.data[6]
data[7] => dcfifo_u1o1:auto_generated.data[7]
data[8] => dcfifo_u1o1:auto_generated.data[8]
data[9] => dcfifo_u1o1:auto_generated.data[9]
data[10] => dcfifo_u1o1:auto_generated.data[10]
data[11] => dcfifo_u1o1:auto_generated.data[11]
data[12] => dcfifo_u1o1:auto_generated.data[12]
data[13] => dcfifo_u1o1:auto_generated.data[13]
data[14] => dcfifo_u1o1:auto_generated.data[14]
data[15] => dcfifo_u1o1:auto_generated.data[15]
data[16] => dcfifo_u1o1:auto_generated.data[16]
data[17] => dcfifo_u1o1:auto_generated.data[17]
data[18] => dcfifo_u1o1:auto_generated.data[18]
data[19] => dcfifo_u1o1:auto_generated.data[19]
data[20] => dcfifo_u1o1:auto_generated.data[20]
data[21] => dcfifo_u1o1:auto_generated.data[21]
data[22] => dcfifo_u1o1:auto_generated.data[22]
data[23] => dcfifo_u1o1:auto_generated.data[23]
data[24] => dcfifo_u1o1:auto_generated.data[24]
data[25] => dcfifo_u1o1:auto_generated.data[25]
data[26] => dcfifo_u1o1:auto_generated.data[26]
data[27] => dcfifo_u1o1:auto_generated.data[27]
data[28] => dcfifo_u1o1:auto_generated.data[28]
data[29] => dcfifo_u1o1:auto_generated.data[29]
data[30] => dcfifo_u1o1:auto_generated.data[30]
data[31] => dcfifo_u1o1:auto_generated.data[31]
q[0] <= dcfifo_u1o1:auto_generated.q[0]
q[1] <= dcfifo_u1o1:auto_generated.q[1]
q[2] <= dcfifo_u1o1:auto_generated.q[2]
q[3] <= dcfifo_u1o1:auto_generated.q[3]
q[4] <= dcfifo_u1o1:auto_generated.q[4]
q[5] <= dcfifo_u1o1:auto_generated.q[5]
q[6] <= dcfifo_u1o1:auto_generated.q[6]
q[7] <= dcfifo_u1o1:auto_generated.q[7]
q[8] <= dcfifo_u1o1:auto_generated.q[8]
q[9] <= dcfifo_u1o1:auto_generated.q[9]
q[10] <= dcfifo_u1o1:auto_generated.q[10]
q[11] <= dcfifo_u1o1:auto_generated.q[11]
q[12] <= dcfifo_u1o1:auto_generated.q[12]
q[13] <= dcfifo_u1o1:auto_generated.q[13]
q[14] <= dcfifo_u1o1:auto_generated.q[14]
q[15] <= dcfifo_u1o1:auto_generated.q[15]
rdclk => dcfifo_u1o1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_u1o1:auto_generated.rdreq
rdusedw[0] <= dcfifo_u1o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_u1o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_u1o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_u1o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_u1o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_u1o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_u1o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_u1o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_u1o1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_u1o1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_u1o1:auto_generated.rdusedw[10]
wrclk => dcfifo_u1o1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_u1o1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated
aclr => a_graycounter_hhc:wrptr_g1p.aclr
data[0] => altsyncram_fi01:fifo_ram.data_a[0]
data[1] => altsyncram_fi01:fifo_ram.data_a[1]
data[2] => altsyncram_fi01:fifo_ram.data_a[2]
data[3] => altsyncram_fi01:fifo_ram.data_a[3]
data[4] => altsyncram_fi01:fifo_ram.data_a[4]
data[5] => altsyncram_fi01:fifo_ram.data_a[5]
data[6] => altsyncram_fi01:fifo_ram.data_a[6]
data[7] => altsyncram_fi01:fifo_ram.data_a[7]
data[8] => altsyncram_fi01:fifo_ram.data_a[8]
data[9] => altsyncram_fi01:fifo_ram.data_a[9]
data[10] => altsyncram_fi01:fifo_ram.data_a[10]
data[11] => altsyncram_fi01:fifo_ram.data_a[11]
data[12] => altsyncram_fi01:fifo_ram.data_a[12]
data[13] => altsyncram_fi01:fifo_ram.data_a[13]
data[14] => altsyncram_fi01:fifo_ram.data_a[14]
data[15] => altsyncram_fi01:fifo_ram.data_a[15]
data[16] => altsyncram_fi01:fifo_ram.data_a[16]
data[17] => altsyncram_fi01:fifo_ram.data_a[17]
data[18] => altsyncram_fi01:fifo_ram.data_a[18]
data[19] => altsyncram_fi01:fifo_ram.data_a[19]
data[20] => altsyncram_fi01:fifo_ram.data_a[20]
data[21] => altsyncram_fi01:fifo_ram.data_a[21]
data[22] => altsyncram_fi01:fifo_ram.data_a[22]
data[23] => altsyncram_fi01:fifo_ram.data_a[23]
data[24] => altsyncram_fi01:fifo_ram.data_a[24]
data[25] => altsyncram_fi01:fifo_ram.data_a[25]
data[26] => altsyncram_fi01:fifo_ram.data_a[26]
data[27] => altsyncram_fi01:fifo_ram.data_a[27]
data[28] => altsyncram_fi01:fifo_ram.data_a[28]
data[29] => altsyncram_fi01:fifo_ram.data_a[29]
data[30] => altsyncram_fi01:fifo_ram.data_a[30]
data[31] => altsyncram_fi01:fifo_ram.data_a[31]
q[0] <= altsyncram_fi01:fifo_ram.q_b[0]
q[1] <= altsyncram_fi01:fifo_ram.q_b[1]
q[2] <= altsyncram_fi01:fifo_ram.q_b[2]
q[3] <= altsyncram_fi01:fifo_ram.q_b[3]
q[4] <= altsyncram_fi01:fifo_ram.q_b[4]
q[5] <= altsyncram_fi01:fifo_ram.q_b[5]
q[6] <= altsyncram_fi01:fifo_ram.q_b[6]
q[7] <= altsyncram_fi01:fifo_ram.q_b[7]
q[8] <= altsyncram_fi01:fifo_ram.q_b[8]
q[9] <= altsyncram_fi01:fifo_ram.q_b[9]
q[10] <= altsyncram_fi01:fifo_ram.q_b[10]
q[11] <= altsyncram_fi01:fifo_ram.q_b[11]
q[12] <= altsyncram_fi01:fifo_ram.q_b[12]
q[13] <= altsyncram_fi01:fifo_ram.q_b[13]
q[14] <= altsyncram_fi01:fifo_ram.q_b[14]
q[15] <= altsyncram_fi01:fifo_ram.q_b[15]
rdclk => a_graycounter_qa6:rdptr_g1p.clock
rdclk => altsyncram_fi01:fifo_ram.clock1
rdclk => dffpipe_lec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_sdb:rs_dgwp.clock
rdclk => cntr_jkb:cntr_b.clock
rdclk => p0addr.CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_hhc:wrptr_g1p.clock
wrclk => altsyncram_fi01:fifo_ram.clock0
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|a_gray2bin_meb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|a_gray2bin_meb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|a_graycounter_qa6:rdptr_g1p
clock => counter6a[9].CLK
clock => counter6a[8].CLK
clock => counter6a[7].CLK
clock => counter6a[6].CLK
clock => counter6a[5].CLK
clock => counter6a[4].CLK
clock => counter6a[3].CLK
clock => counter6a[2].CLK
clock => counter6a[1].CLK
clock => counter6a[0].CLK
clock => parity5.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|a_graycounter_hhc:wrptr_g1p
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => counter7a4.CLK
clock => counter7a5.CLK
clock => counter7a6.CLK
clock => counter7a7.CLK
clock => counter7a8.CLK
clock => counter7a9.CLK
clock => parity8.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a9.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|altsyncram_fi01:fifo_ram
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a0.PORTADATAIN1
data_a[17] => ram_block9a1.PORTADATAIN1
data_a[18] => ram_block9a2.PORTADATAIN1
data_a[19] => ram_block9a3.PORTADATAIN1
data_a[20] => ram_block9a4.PORTADATAIN1
data_a[21] => ram_block9a5.PORTADATAIN1
data_a[22] => ram_block9a6.PORTADATAIN1
data_a[23] => ram_block9a7.PORTADATAIN1
data_a[24] => ram_block9a8.PORTADATAIN1
data_a[25] => ram_block9a9.PORTADATAIN1
data_a[26] => ram_block9a10.PORTADATAIN1
data_a[27] => ram_block9a11.PORTADATAIN1
data_a[28] => ram_block9a12.PORTADATAIN1
data_a[29] => ram_block9a13.PORTADATAIN1
data_a[30] => ram_block9a14.PORTADATAIN1
data_a[31] => ram_block9a15.PORTADATAIN1
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe10a[0].CLK
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|dffpipe_lec:rs_brp
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
clock => dffpipe_3f9:dffpipe5.clock
clrn => dffpipe_3f9:dffpipe5.clrn
d[0] => dffpipe_3f9:dffpipe5.d[0]
d[1] => dffpipe_3f9:dffpipe5.d[1]
d[2] => dffpipe_3f9:dffpipe5.d[2]
d[3] => dffpipe_3f9:dffpipe5.d[3]
d[4] => dffpipe_3f9:dffpipe5.d[4]
d[5] => dffpipe_3f9:dffpipe5.d[5]
d[6] => dffpipe_3f9:dffpipe5.d[6]
d[7] => dffpipe_3f9:dffpipe5.d[7]
d[8] => dffpipe_3f9:dffpipe5.d[8]
d[9] => dffpipe_3f9:dffpipe5.d[9]
q[0] <= dffpipe_3f9:dffpipe5.q[0]
q[1] <= dffpipe_3f9:dffpipe5.q[1]
q[2] <= dffpipe_3f9:dffpipe5.q[2]
q[3] <= dffpipe_3f9:dffpipe5.q[3]
q[4] <= dffpipe_3f9:dffpipe5.q[4]
q[5] <= dffpipe_3f9:dffpipe5.q[5]
q[6] <= dffpipe_3f9:dffpipe5.q[6]
q[7] <= dffpipe_3f9:dffpipe5.q[7]
q[8] <= dffpipe_3f9:dffpipe5.q[8]
q[9] <= dffpipe_3f9:dffpipe5.q[9]


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_3f9:dffpipe5
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_4f9:dffpipe8.clock
clrn => dffpipe_4f9:dffpipe8.clrn
d[0] => dffpipe_4f9:dffpipe8.d[0]
d[1] => dffpipe_4f9:dffpipe8.d[1]
d[2] => dffpipe_4f9:dffpipe8.d[2]
d[3] => dffpipe_4f9:dffpipe8.d[3]
d[4] => dffpipe_4f9:dffpipe8.d[4]
d[5] => dffpipe_4f9:dffpipe8.d[5]
d[6] => dffpipe_4f9:dffpipe8.d[6]
d[7] => dffpipe_4f9:dffpipe8.d[7]
d[8] => dffpipe_4f9:dffpipe8.d[8]
d[9] => dffpipe_4f9:dffpipe8.d[9]
q[0] <= dffpipe_4f9:dffpipe8.q[0]
q[1] <= dffpipe_4f9:dffpipe8.q[1]
q[2] <= dffpipe_4f9:dffpipe8.q[2]
q[3] <= dffpipe_4f9:dffpipe8.q[3]
q[4] <= dffpipe_4f9:dffpipe8.q[4]
q[5] <= dffpipe_4f9:dffpipe8.q[5]
q[6] <= dffpipe_4f9:dffpipe8.q[6]
q[7] <= dffpipe_4f9:dffpipe8.q[7]
q[8] <= dffpipe_4f9:dffpipe8.q[8]
q[9] <= dffpipe_4f9:dffpipe8.q[9]


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_4f9:dffpipe8
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|cmpr_746:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|cmpr_746:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_CMD_IN:inst43|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_u1o1:auto_generated|cntr_jkb:cntr_b
aclr => counter_reg_bit21a[0].ACLR
clock => counter_reg_bit21a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit21a[0].REGOUT


|gige_transport_top|ram_udp:inst9
data[0] => data[0]~7.IN1
data[1] => data[1]~6.IN1
data[2] => data[2]~5.IN1
data[3] => data[3]~4.IN1
data[4] => data[4]~3.IN1
data[5] => data[5]~2.IN1
data[6] => data[6]~1.IN1
data[7] => data[7]~0.IN1
rdaddress[0] => rdaddress[0]~9.IN1
rdaddress[1] => rdaddress[1]~8.IN1
rdaddress[2] => rdaddress[2]~7.IN1
rdaddress[3] => rdaddress[3]~6.IN1
rdaddress[4] => rdaddress[4]~5.IN1
rdaddress[5] => rdaddress[5]~4.IN1
rdaddress[6] => rdaddress[6]~3.IN1
rdaddress[7] => rdaddress[7]~2.IN1
rdaddress[8] => rdaddress[8]~1.IN1
rdaddress[9] => rdaddress[9]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~11.IN1
wraddress[1] => wraddress[1]~10.IN1
wraddress[2] => wraddress[2]~9.IN1
wraddress[3] => wraddress[3]~8.IN1
wraddress[4] => wraddress[4]~7.IN1
wraddress[5] => wraddress[5]~6.IN1
wraddress[6] => wraddress[6]~5.IN1
wraddress[7] => wraddress[7]~4.IN1
wraddress[8] => wraddress[8]~3.IN1
wraddress[9] => wraddress[9]~2.IN1
wraddress[10] => wraddress[10]~1.IN1
wraddress[11] => wraddress[11]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|gige_transport_top|ram_udp:inst9|altsyncram:altsyncram_component
wren_a => altsyncram_f8l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f8l1:auto_generated.data_a[0]
data_a[1] => altsyncram_f8l1:auto_generated.data_a[1]
data_a[2] => altsyncram_f8l1:auto_generated.data_a[2]
data_a[3] => altsyncram_f8l1:auto_generated.data_a[3]
data_a[4] => altsyncram_f8l1:auto_generated.data_a[4]
data_a[5] => altsyncram_f8l1:auto_generated.data_a[5]
data_a[6] => altsyncram_f8l1:auto_generated.data_a[6]
data_a[7] => altsyncram_f8l1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_f8l1:auto_generated.address_a[0]
address_a[1] => altsyncram_f8l1:auto_generated.address_a[1]
address_a[2] => altsyncram_f8l1:auto_generated.address_a[2]
address_a[3] => altsyncram_f8l1:auto_generated.address_a[3]
address_a[4] => altsyncram_f8l1:auto_generated.address_a[4]
address_a[5] => altsyncram_f8l1:auto_generated.address_a[5]
address_a[6] => altsyncram_f8l1:auto_generated.address_a[6]
address_a[7] => altsyncram_f8l1:auto_generated.address_a[7]
address_a[8] => altsyncram_f8l1:auto_generated.address_a[8]
address_a[9] => altsyncram_f8l1:auto_generated.address_a[9]
address_a[10] => altsyncram_f8l1:auto_generated.address_a[10]
address_a[11] => altsyncram_f8l1:auto_generated.address_a[11]
address_b[0] => altsyncram_f8l1:auto_generated.address_b[0]
address_b[1] => altsyncram_f8l1:auto_generated.address_b[1]
address_b[2] => altsyncram_f8l1:auto_generated.address_b[2]
address_b[3] => altsyncram_f8l1:auto_generated.address_b[3]
address_b[4] => altsyncram_f8l1:auto_generated.address_b[4]
address_b[5] => altsyncram_f8l1:auto_generated.address_b[5]
address_b[6] => altsyncram_f8l1:auto_generated.address_b[6]
address_b[7] => altsyncram_f8l1:auto_generated.address_b[7]
address_b[8] => altsyncram_f8l1:auto_generated.address_b[8]
address_b[9] => altsyncram_f8l1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f8l1:auto_generated.clock0
clock1 => altsyncram_f8l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_f8l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_f8l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_f8l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_f8l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_f8l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_f8l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_f8l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_f8l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_f8l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_f8l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_f8l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_f8l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_f8l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_f8l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_f8l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_f8l1:auto_generated.q_b[15]
q_b[16] <= altsyncram_f8l1:auto_generated.q_b[16]
q_b[17] <= altsyncram_f8l1:auto_generated.q_b[17]
q_b[18] <= altsyncram_f8l1:auto_generated.q_b[18]
q_b[19] <= altsyncram_f8l1:auto_generated.q_b[19]
q_b[20] <= altsyncram_f8l1:auto_generated.q_b[20]
q_b[21] <= altsyncram_f8l1:auto_generated.q_b[21]
q_b[22] <= altsyncram_f8l1:auto_generated.q_b[22]
q_b[23] <= altsyncram_f8l1:auto_generated.q_b[23]
q_b[24] <= altsyncram_f8l1:auto_generated.q_b[24]
q_b[25] <= altsyncram_f8l1:auto_generated.q_b[25]
q_b[26] <= altsyncram_f8l1:auto_generated.q_b[26]
q_b[27] <= altsyncram_f8l1:auto_generated.q_b[27]
q_b[28] <= altsyncram_f8l1:auto_generated.q_b[28]
q_b[29] <= altsyncram_f8l1:auto_generated.q_b[29]
q_b[30] <= altsyncram_f8l1:auto_generated.q_b[30]
q_b[31] <= altsyncram_f8l1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gige_transport_top|ram_udp:inst9|altsyncram:altsyncram_component|altsyncram_f8l1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a0.PORTBDATAOUT1
q_b[9] <= ram_block1a1.PORTBDATAOUT1
q_b[10] <= ram_block1a2.PORTBDATAOUT1
q_b[11] <= ram_block1a3.PORTBDATAOUT1
q_b[12] <= ram_block1a4.PORTBDATAOUT1
q_b[13] <= ram_block1a5.PORTBDATAOUT1
q_b[14] <= ram_block1a6.PORTBDATAOUT1
q_b[15] <= ram_block1a7.PORTBDATAOUT1
q_b[16] <= ram_block1a0.PORTBDATAOUT2
q_b[17] <= ram_block1a1.PORTBDATAOUT2
q_b[18] <= ram_block1a2.PORTBDATAOUT2
q_b[19] <= ram_block1a3.PORTBDATAOUT2
q_b[20] <= ram_block1a4.PORTBDATAOUT2
q_b[21] <= ram_block1a5.PORTBDATAOUT2
q_b[22] <= ram_block1a6.PORTBDATAOUT2
q_b[23] <= ram_block1a7.PORTBDATAOUT2
q_b[24] <= ram_block1a0.PORTBDATAOUT3
q_b[25] <= ram_block1a1.PORTBDATAOUT3
q_b[26] <= ram_block1a2.PORTBDATAOUT3
q_b[27] <= ram_block1a3.PORTBDATAOUT3
q_b[28] <= ram_block1a4.PORTBDATAOUT3
q_b[29] <= ram_block1a5.PORTBDATAOUT3
q_b[30] <= ram_block1a6.PORTBDATAOUT3
q_b[31] <= ram_block1a7.PORTBDATAOUT3
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|gige_transport_top|MDIO:inst24
mdio_in <= mdio_in~0.DB_MAX_OUTPUT_PORT_TYPE
mdio_out => mdio~0.DATAIN
mdio_oen => mdio~0.OE
mdio <= mdio~0


|gige_transport_top|sdram_ctrl_blk:inst66
SDRAM_CAS_N <= sd1_cas_sd.DB_MAX_OUTPUT_PORT_TYPE
CLK_133M => SDRAM_Dominate:inst43.sys_clk
CLK_133M => SDRAM_CTRL:inst26.clk
CLK_133M => post_fifo:inst47.wrclk
CLK_133M => pre_fifo:inst68.rdclk
CLK_133M => SDRAM_CLK.DATAIN
nRST => SDRAM_Dominate:inst43.nRST
nRST => SDRAM_CTRL:inst26.nRST
nRST => SdramControlReg:inst.reset_n
CLK_125M => SdramControlReg:inst.clk
CLK_125M => post_fifo:inst47.rdclk
CLK_125M => pre_fifo:inst68.wrclk
channel_contant[0] => ChannelCh:inst2.channel_contant[0]
channel_contant[1] => ChannelCh:inst2.channel_contant[1]
channel_contant[2] => ChannelCh:inst2.channel_contant[2]
channel_contant[3] => ChannelCh:inst2.channel_contant[3]
channel_contant[4] => ChannelCh:inst2.channel_contant[4]
channel_contant[5] => ChannelCh:inst2.channel_contant[5]
channel_contant[6] => ChannelCh:inst2.channel_contant[6]
channel_contant[7] => ChannelCh:inst2.channel_contant[7]
channel_in[0] => ChannelCh:inst2.channel_in[0]
channel_in[1] => ChannelCh:inst2.channel_in[1]
channel_in[2] => ChannelCh:inst2.channel_in[2]
channel_in[3] => ChannelCh:inst2.channel_in[3]
channel_in[4] => ChannelCh:inst2.channel_in[4]
channel_in[5] => ChannelCh:inst2.channel_in[5]
channel_in[6] => ChannelCh:inst2.channel_in[6]
channel_in[7] => ChannelCh:inst2.channel_in[7]
sdram_wr => SdramControlReg:inst.wr_sdram
sdram_rd => SdramControlReg:inst.rd_sdram
prefifo_clr => SdramControlReg:inst.pre_fifoclr
postfifo_clr => SdramControlReg:inst.post_fifoclr
rdaddr_begin[0] => SdramControlReg:inst.rdaddr_begin[0]
rdaddr_begin[1] => SdramControlReg:inst.rdaddr_begin[1]
rdaddr_begin[2] => SdramControlReg:inst.rdaddr_begin[2]
rdaddr_begin[3] => SdramControlReg:inst.rdaddr_begin[3]
rdaddr_begin[4] => SdramControlReg:inst.rdaddr_begin[4]
rdaddr_begin[5] => SdramControlReg:inst.rdaddr_begin[5]
rdaddr_begin[6] => SdramControlReg:inst.rdaddr_begin[6]
rdaddr_begin[7] => SdramControlReg:inst.rdaddr_begin[7]
rdaddr_begin[8] => SdramControlReg:inst.rdaddr_begin[8]
rdaddr_begin[9] => SdramControlReg:inst.rdaddr_begin[9]
rdaddr_begin[10] => SdramControlReg:inst.rdaddr_begin[10]
rdaddr_begin[11] => SdramControlReg:inst.rdaddr_begin[11]
rdaddr_begin[12] => SdramControlReg:inst.rdaddr_begin[12]
rdaddr_begin[13] => SdramControlReg:inst.rdaddr_begin[13]
rdaddr_begin[14] => SdramControlReg:inst.rdaddr_begin[14]
rdaddr_begin[15] => SdramControlReg:inst.rdaddr_begin[15]
rdaddr_end[0] => SdramControlReg:inst.rdaddr_end[0]
rdaddr_end[1] => SdramControlReg:inst.rdaddr_end[1]
rdaddr_end[2] => SdramControlReg:inst.rdaddr_end[2]
rdaddr_end[3] => SdramControlReg:inst.rdaddr_end[3]
rdaddr_end[4] => SdramControlReg:inst.rdaddr_end[4]
rdaddr_end[5] => SdramControlReg:inst.rdaddr_end[5]
rdaddr_end[6] => SdramControlReg:inst.rdaddr_end[6]
rdaddr_end[7] => SdramControlReg:inst.rdaddr_end[7]
rdaddr_end[8] => SdramControlReg:inst.rdaddr_end[8]
rdaddr_end[9] => SdramControlReg:inst.rdaddr_end[9]
rdaddr_end[10] => SdramControlReg:inst.rdaddr_end[10]
rdaddr_end[11] => SdramControlReg:inst.rdaddr_end[11]
rdaddr_end[12] => SdramControlReg:inst.rdaddr_end[12]
rdaddr_end[13] => SdramControlReg:inst.rdaddr_end[13]
rdaddr_end[14] => SdramControlReg:inst.rdaddr_end[14]
rdaddr_end[15] => SdramControlReg:inst.rdaddr_end[15]
wraddr_begin[0] => SdramControlReg:inst.wraddr_begin[0]
wraddr_begin[1] => SdramControlReg:inst.wraddr_begin[1]
wraddr_begin[2] => SdramControlReg:inst.wraddr_begin[2]
wraddr_begin[3] => SdramControlReg:inst.wraddr_begin[3]
wraddr_begin[4] => SdramControlReg:inst.wraddr_begin[4]
wraddr_begin[5] => SdramControlReg:inst.wraddr_begin[5]
wraddr_begin[6] => SdramControlReg:inst.wraddr_begin[6]
wraddr_begin[7] => SdramControlReg:inst.wraddr_begin[7]
wraddr_begin[8] => SdramControlReg:inst.wraddr_begin[8]
wraddr_begin[9] => SdramControlReg:inst.wraddr_begin[9]
wraddr_begin[10] => SdramControlReg:inst.wraddr_begin[10]
wraddr_begin[11] => SdramControlReg:inst.wraddr_begin[11]
wraddr_begin[12] => SdramControlReg:inst.wraddr_begin[12]
wraddr_begin[13] => SdramControlReg:inst.wraddr_begin[13]
wraddr_begin[14] => SdramControlReg:inst.wraddr_begin[14]
wraddr_begin[15] => SdramControlReg:inst.wraddr_begin[15]
wraddr_end[0] => SdramControlReg:inst.wraddr_end[0]
wraddr_end[1] => SdramControlReg:inst.wraddr_end[1]
wraddr_end[2] => SdramControlReg:inst.wraddr_end[2]
wraddr_end[3] => SdramControlReg:inst.wraddr_end[3]
wraddr_end[4] => SdramControlReg:inst.wraddr_end[4]
wraddr_end[5] => SdramControlReg:inst.wraddr_end[5]
wraddr_end[6] => SdramControlReg:inst.wraddr_end[6]
wraddr_end[7] => SdramControlReg:inst.wraddr_end[7]
wraddr_end[8] => SdramControlReg:inst.wraddr_end[8]
wraddr_end[9] => SdramControlReg:inst.wraddr_end[9]
wraddr_end[10] => SdramControlReg:inst.wraddr_end[10]
wraddr_end[11] => SdramControlReg:inst.wraddr_end[11]
wraddr_end[12] => SdramControlReg:inst.wraddr_end[12]
wraddr_end[13] => SdramControlReg:inst.wraddr_end[13]
wraddr_end[14] => SdramControlReg:inst.wraddr_end[14]
wraddr_end[15] => SdramControlReg:inst.wraddr_end[15]
fifo_rden => post_fifo:inst47.rdreq
ide_rden => inst3.IN1
ide_data[0] => pre_fifo:inst68.data[0]
ide_data[1] => pre_fifo:inst68.data[1]
ide_data[2] => pre_fifo:inst68.data[2]
ide_data[3] => pre_fifo:inst68.data[3]
ide_data[4] => pre_fifo:inst68.data[4]
ide_data[5] => pre_fifo:inst68.data[5]
ide_data[6] => pre_fifo:inst68.data[6]
ide_data[7] => pre_fifo:inst68.data[7]
ide_data[8] => pre_fifo:inst68.data[8]
ide_data[9] => pre_fifo:inst68.data[9]
ide_data[10] => pre_fifo:inst68.data[10]
ide_data[11] => pre_fifo:inst68.data[11]
ide_data[12] => pre_fifo:inst68.data[12]
ide_data[13] => pre_fifo:inst68.data[13]
ide_data[14] => pre_fifo:inst68.data[14]
ide_data[15] => pre_fifo:inst68.data[15]
SDRAM_D[0] <= SDRAM_Dominate:inst43.Sd1_dq[0]
SDRAM_D[1] <= SDRAM_Dominate:inst43.Sd1_dq[1]
SDRAM_D[2] <= SDRAM_Dominate:inst43.Sd1_dq[2]
SDRAM_D[3] <= SDRAM_Dominate:inst43.Sd1_dq[3]
SDRAM_D[4] <= SDRAM_Dominate:inst43.Sd1_dq[4]
SDRAM_D[5] <= SDRAM_Dominate:inst43.Sd1_dq[5]
SDRAM_D[6] <= SDRAM_Dominate:inst43.Sd1_dq[6]
SDRAM_D[7] <= SDRAM_Dominate:inst43.Sd1_dq[7]
SDRAM_D[8] <= SDRAM_Dominate:inst43.Sd1_dq[8]
SDRAM_D[9] <= SDRAM_Dominate:inst43.Sd1_dq[9]
SDRAM_D[10] <= SDRAM_Dominate:inst43.Sd1_dq[10]
SDRAM_D[11] <= SDRAM_Dominate:inst43.Sd1_dq[11]
SDRAM_D[12] <= SDRAM_Dominate:inst43.Sd1_dq[12]
SDRAM_D[13] <= SDRAM_Dominate:inst43.Sd1_dq[13]
SDRAM_D[14] <= SDRAM_Dominate:inst43.Sd1_dq[14]
SDRAM_D[15] <= SDRAM_Dominate:inst43.Sd1_dq[15]
SDRAM_D[16] <= SDRAM_Dominate:inst43.Sd1_dq[16]
SDRAM_D[17] <= SDRAM_Dominate:inst43.Sd1_dq[17]
SDRAM_D[18] <= SDRAM_Dominate:inst43.Sd1_dq[18]
SDRAM_D[19] <= SDRAM_Dominate:inst43.Sd1_dq[19]
SDRAM_D[20] <= SDRAM_Dominate:inst43.Sd1_dq[20]
SDRAM_D[21] <= SDRAM_Dominate:inst43.Sd1_dq[21]
SDRAM_D[22] <= SDRAM_Dominate:inst43.Sd1_dq[22]
SDRAM_D[23] <= SDRAM_Dominate:inst43.Sd1_dq[23]
SDRAM_D[24] <= SDRAM_Dominate:inst43.Sd1_dq[24]
SDRAM_D[25] <= SDRAM_Dominate:inst43.Sd1_dq[25]
SDRAM_D[26] <= SDRAM_Dominate:inst43.Sd1_dq[26]
SDRAM_D[27] <= SDRAM_Dominate:inst43.Sd1_dq[27]
SDRAM_D[28] <= SDRAM_Dominate:inst43.Sd1_dq[28]
SDRAM_D[29] <= SDRAM_Dominate:inst43.Sd1_dq[29]
SDRAM_D[30] <= SDRAM_Dominate:inst43.Sd1_dq[30]
SDRAM_D[31] <= SDRAM_Dominate:inst43.Sd1_dq[31]
SDRAM_CKE <= sd1_cke_sd.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CLK <= CLK_133M.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_CS_N <= sd1_cs_sd.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQMH <= sd1_dqm_sd[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_DQML <= sd1_dqm_sd[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_RAS_N <= sd1_ras_sd.DB_MAX_OUTPUT_PORT_TYPE
SDRAM_WE_N <= sd1_we_sd.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_done <= SDRAM_CTRL:inst26.sdram_wr_done
data_sdram[0] <= post_fifo:inst47.q[0]
data_sdram[1] <= post_fifo:inst47.q[1]
data_sdram[2] <= post_fifo:inst47.q[2]
data_sdram[3] <= post_fifo:inst47.q[3]
data_sdram[4] <= post_fifo:inst47.q[4]
data_sdram[5] <= post_fifo:inst47.q[5]
data_sdram[6] <= post_fifo:inst47.q[6]
data_sdram[7] <= post_fifo:inst47.q[7]
data_sdram[8] <= post_fifo:inst47.q[8]
data_sdram[9] <= post_fifo:inst47.q[9]
data_sdram[10] <= post_fifo:inst47.q[10]
data_sdram[11] <= post_fifo:inst47.q[11]
data_sdram[12] <= post_fifo:inst47.q[12]
data_sdram[13] <= post_fifo:inst47.q[13]
data_sdram[14] <= post_fifo:inst47.q[14]
data_sdram[15] <= post_fifo:inst47.q[15]
PostFifoNum_rd_sd[0] <= post_fifo:inst47.rdusedw[0]
PostFifoNum_rd_sd[1] <= post_fifo:inst47.rdusedw[1]
PostFifoNum_rd_sd[2] <= post_fifo:inst47.rdusedw[2]
PostFifoNum_rd_sd[3] <= post_fifo:inst47.rdusedw[3]
PostFifoNum_rd_sd[4] <= post_fifo:inst47.rdusedw[4]
PostFifoNum_rd_sd[5] <= post_fifo:inst47.rdusedw[5]
PostFifoNum_rd_sd[6] <= post_fifo:inst47.rdusedw[6]
PostFifoNum_rd_sd[7] <= post_fifo:inst47.rdusedw[7]
PostFifoNum_rd_sd[8] <= post_fifo:inst47.rdusedw[8]
PostFifoNum_rd_sd[9] <= post_fifo:inst47.rdusedw[9]
PostFifoNum_rd_sd[10] <= post_fifo:inst47.rdusedw[10]
PostFifoNum_rd_sd[11] <= post_fifo:inst47.rdusedw[11]
PostFifoNum_rd_sd[12] <= post_fifo:inst47.rdusedw[12]
PostFifoNum_rd_sd[13] <= post_fifo:inst47.rdusedw[13]
PreFifo_wrusedw[0] <= PreFifo_wrusedw_sd[0].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[1] <= PreFifo_wrusedw_sd[1].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[2] <= PreFifo_wrusedw_sd[2].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[3] <= PreFifo_wrusedw_sd[3].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[4] <= PreFifo_wrusedw_sd[4].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[5] <= PreFifo_wrusedw_sd[5].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[6] <= PreFifo_wrusedw_sd[6].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[7] <= PreFifo_wrusedw_sd[7].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[8] <= PreFifo_wrusedw_sd[8].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[9] <= PreFifo_wrusedw_sd[9].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[10] <= PreFifo_wrusedw_sd[10].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[11] <= PreFifo_wrusedw_sd[11].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[12] <= PreFifo_wrusedw_sd[12].DB_MAX_OUTPUT_PORT_TYPE
PreFifo_wrusedw[13] <= PreFifo_wrusedw_sd[13].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[0] <= sd1_addr_sd[0].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[1] <= sd1_addr_sd[1].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[2] <= sd1_addr_sd[2].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[3] <= sd1_addr_sd[3].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[4] <= sd1_addr_sd[4].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[5] <= sd1_addr_sd[5].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[6] <= sd1_addr_sd[6].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[7] <= sd1_addr_sd[7].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[8] <= sd1_addr_sd[8].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[9] <= sd1_addr_sd[9].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[10] <= sd1_addr_sd[10].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[11] <= sd1_addr_sd[11].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[12] <= sd1_addr_sd[12].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[13] <= sd1_addr_sd[13].DB_MAX_OUTPUT_PORT_TYPE
SDRAM_A[14] <= sd1_addr_sd[14].DB_MAX_OUTPUT_PORT_TYPE
cut_fifo_num[0] => ~NO_FANOUT~
cut_fifo_num[1] => ~NO_FANOUT~
cut_fifo_num[2] => ~NO_FANOUT~
cut_fifo_num[3] => ~NO_FANOUT~
cut_fifo_num[4] => ~NO_FANOUT~
cut_fifo_num[5] => ~NO_FANOUT~
cut_fifo_num[6] => ~NO_FANOUT~
cut_fifo_num[7] => ~NO_FANOUT~
cut_fifo_num[8] => ~NO_FANOUT~
cut_fifo_num[9] => ~NO_FANOUT~
cut_fifo_num[10] => ~NO_FANOUT~
cut_fifo_num[11] => ~NO_FANOUT~
cut_fifo_num[12] => ~NO_FANOUT~
cut_fifo_num[13] => ~NO_FANOUT~
cut_fifo_num[14] => ~NO_FANOUT~
cut_fifo_num[15] => ~NO_FANOUT~
cut_fifo_num[16] => ~NO_FANOUT~
cut_fifo_num[17] => ~NO_FANOUT~
cut_fifo_num[18] => ~NO_FANOUT~
cut_fifo_num[19] => ~NO_FANOUT~
cut_fifo_num[20] => ~NO_FANOUT~
cut_fifo_num[21] => ~NO_FANOUT~
cut_fifo_num[22] => ~NO_FANOUT~
cut_fifo_num[23] => ~NO_FANOUT~
cut_fifo_num[24] => ~NO_FANOUT~
cut_fifo_num[25] => ~NO_FANOUT~
cut_fifo_num[26] => ~NO_FANOUT~
cut_fifo_num[27] => ~NO_FANOUT~
cut_fifo_num[28] => ~NO_FANOUT~
cut_fifo_num[29] => ~NO_FANOUT~
cut_fifo_num[30] => ~NO_FANOUT~
cut_fifo_num[31] => ~NO_FANOUT~


|gige_transport_top|sdram_ctrl_blk:inst66|SDRAM_Dominate:inst43
sys_clk => FifoEmpty.CLK
sys_clk => FifoFull.CLK
sys_clk => InitCounter4[3].CLK
sys_clk => InitCounter4[2].CLK
sys_clk => InitCounter4[1].CLK
sys_clk => InitCounter4[0].CLK
sys_clk => InitCounter5[4].CLK
sys_clk => InitCounter5[3].CLK
sys_clk => InitCounter5[2].CLK
sys_clk => InitCounter5[1].CLK
sys_clk => InitCounter5[0].CLK
sys_clk => InitCounter16[15].CLK
sys_clk => InitCounter16[14].CLK
sys_clk => InitCounter16[13].CLK
sys_clk => InitCounter16[12].CLK
sys_clk => InitCounter16[11].CLK
sys_clk => InitCounter16[10].CLK
sys_clk => InitCounter16[9].CLK
sys_clk => InitCounter16[8].CLK
sys_clk => InitCounter16[7].CLK
sys_clk => InitCounter16[6].CLK
sys_clk => InitCounter16[5].CLK
sys_clk => InitCounter16[4].CLK
sys_clk => InitCounter16[3].CLK
sys_clk => InitCounter16[2].CLK
sys_clk => InitCounter16[1].CLK
sys_clk => InitCounter16[0].CLK
sys_clk => InitCmdBus[5].CLK
sys_clk => InitCmdBus[4].CLK
sys_clk => InitCmdBus[3].CLK
sys_clk => InitCmdBus[2].CLK
sys_clk => InitCmdBus[1].CLK
sys_clk => InitCmdBus[0].CLK
sys_clk => SysInitDone~reg0.CLK
sys_clk => InitSdAddr[12].CLK
sys_clk => InitSdAddr[11].CLK
sys_clk => InitSdAddr[10].CLK
sys_clk => InitSdAddr[9].CLK
sys_clk => InitSdAddr[8].CLK
sys_clk => InitSdAddr[7].CLK
sys_clk => InitSdAddr[6].CLK
sys_clk => InitSdAddr[5].CLK
sys_clk => InitSdAddr[4].CLK
sys_clk => InitSdAddr[3].CLK
sys_clk => InitSdAddr[2].CLK
sys_clk => InitSdAddr[1].CLK
sys_clk => InitSdAddr[0].CLK
sys_clk => InitSdBa[1].CLK
sys_clk => InitSdBa[0].CLK
sys_clk => WrSdData[31].CLK
sys_clk => WrSdData[30].CLK
sys_clk => WrSdData[29].CLK
sys_clk => WrSdData[28].CLK
sys_clk => WrSdData[27].CLK
sys_clk => WrSdData[26].CLK
sys_clk => WrSdData[25].CLK
sys_clk => WrSdData[24].CLK
sys_clk => WrSdData[23].CLK
sys_clk => WrSdData[22].CLK
sys_clk => WrSdData[21].CLK
sys_clk => WrSdData[20].CLK
sys_clk => WrSdData[19].CLK
sys_clk => WrSdData[18].CLK
sys_clk => WrSdData[17].CLK
sys_clk => WrSdData[16].CLK
sys_clk => WrSdData[15].CLK
sys_clk => WrSdData[14].CLK
sys_clk => WrSdData[13].CLK
sys_clk => WrSdData[12].CLK
sys_clk => WrSdData[11].CLK
sys_clk => WrSdData[10].CLK
sys_clk => WrSdData[9].CLK
sys_clk => WrSdData[8].CLK
sys_clk => WrSdData[7].CLK
sys_clk => WrSdData[6].CLK
sys_clk => WrSdData[5].CLK
sys_clk => WrSdData[4].CLK
sys_clk => WrSdData[3].CLK
sys_clk => WrSdData[2].CLK
sys_clk => WrSdData[1].CLK
sys_clk => WrSdData[0].CLK
sys_clk => WrCmdBus[5].CLK
sys_clk => WrCmdBus[4].CLK
sys_clk => WrCmdBus[3].CLK
sys_clk => WrCmdBus[2].CLK
sys_clk => WrCmdBus[1].CLK
sys_clk => WrCmdBus[0].CLK
sys_clk => SysWrAddr[15].CLK
sys_clk => SysWrAddr[14].CLK
sys_clk => SysWrAddr[13].CLK
sys_clk => SysWrAddr[12].CLK
sys_clk => SysWrAddr[11].CLK
sys_clk => SysWrAddr[10].CLK
sys_clk => SysWrAddr[9].CLK
sys_clk => SysWrAddr[8].CLK
sys_clk => SysWrAddr[7].CLK
sys_clk => SysWrAddr[6].CLK
sys_clk => SysWrAddr[5].CLK
sys_clk => SysWrAddr[4].CLK
sys_clk => SysWrAddr[3].CLK
sys_clk => SysWrAddr[2].CLK
sys_clk => SysWrAddr[1].CLK
sys_clk => SysWrAddr[0].CLK
sys_clk => WrRefAck.CLK
sys_clk => WrCounter16[15].CLK
sys_clk => WrCounter16[14].CLK
sys_clk => WrCounter16[13].CLK
sys_clk => WrCounter16[12].CLK
sys_clk => WrCounter16[11].CLK
sys_clk => WrCounter16[10].CLK
sys_clk => WrCounter16[9].CLK
sys_clk => WrCounter16[8].CLK
sys_clk => WrCounter16[7].CLK
sys_clk => WrCounter16[6].CLK
sys_clk => WrCounter16[5].CLK
sys_clk => WrCounter16[4].CLK
sys_clk => WrCounter16[3].CLK
sys_clk => WrCounter16[2].CLK
sys_clk => WrCounter16[1].CLK
sys_clk => WrCounter16[0].CLK
sys_clk => WrCounter5[4].CLK
sys_clk => WrCounter5[3].CLK
sys_clk => WrCounter5[2].CLK
sys_clk => WrCounter5[1].CLK
sys_clk => WrCounter5[0].CLK
sys_clk => WrCounter4[3].CLK
sys_clk => WrCounter4[2].CLK
sys_clk => WrCounter4[1].CLK
sys_clk => WrCounter4[0].CLK
sys_clk => PreFifoRdEn~reg0.CLK
sys_clk => flag_wr~reg0.CLK
sys_clk => WrSdBa[1].CLK
sys_clk => WrSdBa[0].CLK
sys_clk => WrSdAddr[12].CLK
sys_clk => WrSdAddr[11].CLK
sys_clk => WrSdAddr[10].CLK
sys_clk => WrSdAddr[9].CLK
sys_clk => WrSdAddr[8].CLK
sys_clk => WrSdAddr[7].CLK
sys_clk => WrSdAddr[6].CLK
sys_clk => WrSdAddr[5].CLK
sys_clk => WrSdAddr[4].CLK
sys_clk => WrSdAddr[3].CLK
sys_clk => WrSdAddr[2].CLK
sys_clk => WrSdAddr[1].CLK
sys_clk => WrSdAddr[0].CLK
sys_clk => PingLock.CLK
sys_clk => PostFifoWrEn~reg0.CLK
sys_clk => RdCounter4[3].CLK
sys_clk => RdCounter4[2].CLK
sys_clk => RdCounter4[1].CLK
sys_clk => RdCounter4[0].CLK
sys_clk => RdCounter5[4].CLK
sys_clk => RdCounter5[3].CLK
sys_clk => RdCounter5[2].CLK
sys_clk => RdCounter5[1].CLK
sys_clk => RdCounter5[0].CLK
sys_clk => RdCmdBus[5].CLK
sys_clk => RdCmdBus[4].CLK
sys_clk => RdCmdBus[3].CLK
sys_clk => RdCmdBus[2].CLK
sys_clk => RdCmdBus[1].CLK
sys_clk => RdCmdBus[0].CLK
sys_clk => RdCounter16[15].CLK
sys_clk => RdCounter16[14].CLK
sys_clk => RdCounter16[13].CLK
sys_clk => RdCounter16[12].CLK
sys_clk => RdCounter16[11].CLK
sys_clk => RdCounter16[10].CLK
sys_clk => RdCounter16[9].CLK
sys_clk => RdCounter16[8].CLK
sys_clk => RdCounter16[7].CLK
sys_clk => RdCounter16[6].CLK
sys_clk => RdCounter16[5].CLK
sys_clk => RdCounter16[4].CLK
sys_clk => RdCounter16[3].CLK
sys_clk => RdCounter16[2].CLK
sys_clk => RdCounter16[1].CLK
sys_clk => RdCounter16[0].CLK
sys_clk => SysRdAddr[15].CLK
sys_clk => SysRdAddr[14].CLK
sys_clk => SysRdAddr[13].CLK
sys_clk => SysRdAddr[12].CLK
sys_clk => SysRdAddr[11].CLK
sys_clk => SysRdAddr[10].CLK
sys_clk => SysRdAddr[9].CLK
sys_clk => SysRdAddr[8].CLK
sys_clk => SysRdAddr[7].CLK
sys_clk => SysRdAddr[6].CLK
sys_clk => SysRdAddr[5].CLK
sys_clk => SysRdAddr[4].CLK
sys_clk => SysRdAddr[3].CLK
sys_clk => SysRdAddr[2].CLK
sys_clk => SysRdAddr[1].CLK
sys_clk => SysRdAddr[0].CLK
sys_clk => RdRefAck.CLK
sys_clk => RdIdleFlag.CLK
sys_clk => RdDelay[2].CLK
sys_clk => RdDelay[1].CLK
sys_clk => RdDelay[0].CLK
sys_clk => flag_rd~reg0.CLK
sys_clk => PostFifoWrData[31]~reg0.CLK
sys_clk => PostFifoWrData[30]~reg0.CLK
sys_clk => PostFifoWrData[29]~reg0.CLK
sys_clk => PostFifoWrData[28]~reg0.CLK
sys_clk => PostFifoWrData[27]~reg0.CLK
sys_clk => PostFifoWrData[26]~reg0.CLK
sys_clk => PostFifoWrData[25]~reg0.CLK
sys_clk => PostFifoWrData[24]~reg0.CLK
sys_clk => PostFifoWrData[23]~reg0.CLK
sys_clk => PostFifoWrData[22]~reg0.CLK
sys_clk => PostFifoWrData[21]~reg0.CLK
sys_clk => PostFifoWrData[20]~reg0.CLK
sys_clk => PostFifoWrData[19]~reg0.CLK
sys_clk => PostFifoWrData[18]~reg0.CLK
sys_clk => PostFifoWrData[17]~reg0.CLK
sys_clk => PostFifoWrData[16]~reg0.CLK
sys_clk => PostFifoWrData[15]~reg0.CLK
sys_clk => PostFifoWrData[14]~reg0.CLK
sys_clk => PostFifoWrData[13]~reg0.CLK
sys_clk => PostFifoWrData[12]~reg0.CLK
sys_clk => PostFifoWrData[11]~reg0.CLK
sys_clk => PostFifoWrData[10]~reg0.CLK
sys_clk => PostFifoWrData[9]~reg0.CLK
sys_clk => PostFifoWrData[8]~reg0.CLK
sys_clk => PostFifoWrData[7]~reg0.CLK
sys_clk => PostFifoWrData[6]~reg0.CLK
sys_clk => PostFifoWrData[5]~reg0.CLK
sys_clk => PostFifoWrData[4]~reg0.CLK
sys_clk => PostFifoWrData[3]~reg0.CLK
sys_clk => PostFifoWrData[2]~reg0.CLK
sys_clk => PostFifoWrData[1]~reg0.CLK
sys_clk => PostFifoWrData[0]~reg0.CLK
sys_clk => RdSdBa[1].CLK
sys_clk => RdSdBa[0].CLK
sys_clk => RdSdAddr[12].CLK
sys_clk => RdSdAddr[11].CLK
sys_clk => RdSdAddr[10].CLK
sys_clk => RdSdAddr[9].CLK
sys_clk => RdSdAddr[8].CLK
sys_clk => RdSdAddr[7].CLK
sys_clk => RdSdAddr[6].CLK
sys_clk => RdSdAddr[5].CLK
sys_clk => RdSdAddr[4].CLK
sys_clk => RdSdAddr[3].CLK
sys_clk => RdSdAddr[2].CLK
sys_clk => RdSdAddr[1].CLK
sys_clk => RdSdAddr[0].CLK
sys_clk => WrRefEn.CLK
sys_clk => WrCountReg[10].CLK
sys_clk => WrCountReg[9].CLK
sys_clk => WrCountReg[8].CLK
sys_clk => WrCountReg[7].CLK
sys_clk => WrCountReg[6].CLK
sys_clk => WrCountReg[5].CLK
sys_clk => WrCountReg[4].CLK
sys_clk => WrCountReg[3].CLK
sys_clk => WrCountReg[2].CLK
sys_clk => WrCountReg[1].CLK
sys_clk => WrCountReg[0].CLK
sys_clk => RdRefEn.CLK
sys_clk => RdCountReg[10].CLK
sys_clk => RdCountReg[9].CLK
sys_clk => RdCountReg[8].CLK
sys_clk => RdCountReg[7].CLK
sys_clk => RdCountReg[6].CLK
sys_clk => RdCountReg[5].CLK
sys_clk => RdCountReg[4].CLK
sys_clk => RdCountReg[3].CLK
sys_clk => RdCountReg[2].CLK
sys_clk => RdCountReg[1].CLK
sys_clk => RdCountReg[0].CLK
sys_clk => stp~reg0.CLK
nRST => RdCountReg[0].ACLR
nRST => RdCountReg[1].ACLR
nRST => RdCountReg[2].ACLR
nRST => RdCountReg[3].ACLR
nRST => RdCountReg[4].ACLR
nRST => RdCountReg[5].ACLR
nRST => RdCountReg[6].ACLR
nRST => RdCountReg[7].ACLR
nRST => RdCountReg[8].ACLR
nRST => RdCountReg[9].ACLR
nRST => RdCountReg[10].ACLR
nRST => RdRefEn.ACLR
nRST => WrCountReg[0].ACLR
nRST => WrCountReg[1].ACLR
nRST => WrCountReg[2].ACLR
nRST => WrCountReg[3].ACLR
nRST => WrCountReg[4].ACLR
nRST => WrCountReg[5].ACLR
nRST => WrCountReg[6].ACLR
nRST => WrCountReg[7].ACLR
nRST => WrCountReg[8].ACLR
nRST => WrCountReg[9].ACLR
nRST => WrCountReg[10].ACLR
nRST => WrRefEn.ACLR
nRST => PingLock.ACLR
nRST => FifoFull.ACLR
nRST => FifoEmpty.ACLR
nRST => stp~reg0.ACLR
nRST => SysInitDone~reg0.ACLR
nRST => InitCmdBus[5].PRESET
nRST => InitCounter16[0].ACLR
nRST => InitCounter16[1].ACLR
nRST => InitCounter16[2].ACLR
nRST => InitCounter16[3].ACLR
nRST => InitCounter16[4].ACLR
nRST => InitCounter16[5].ACLR
nRST => InitCounter16[6].ACLR
nRST => InitCounter16[7].ACLR
nRST => InitCounter16[8].ACLR
nRST => InitCounter16[9].ACLR
nRST => InitCounter16[10].ACLR
nRST => InitCounter16[11].ACLR
nRST => InitCounter16[12].ACLR
nRST => InitCounter16[13].ACLR
nRST => InitCounter16[14].ACLR
nRST => InitCounter16[15].ACLR
nRST => InitCounter5[0].ACLR
nRST => InitCounter5[1].ACLR
nRST => InitCounter5[2].ACLR
nRST => InitCounter5[3].ACLR
nRST => InitCounter5[4].ACLR
nRST => InitCounter4[0].ACLR
nRST => InitCounter4[1].ACLR
nRST => InitCounter4[2].ACLR
nRST => InitCounter4[3].ACLR
nRST => flag_wr~reg0.ACLR
nRST => PreFifoRdEn~reg0.ACLR
nRST => WrCounter4[0].ACLR
nRST => WrCounter4[1].ACLR
nRST => WrCounter4[2].ACLR
nRST => WrCounter4[3].ACLR
nRST => WrCounter5[0].ACLR
nRST => WrCounter5[1].ACLR
nRST => WrCounter5[2].ACLR
nRST => WrCounter5[3].ACLR
nRST => WrCounter5[4].ACLR
nRST => WrCounter16[0].ACLR
nRST => WrCounter16[1].ACLR
nRST => WrCounter16[2].ACLR
nRST => WrCounter16[3].ACLR
nRST => WrCounter16[4].ACLR
nRST => WrCounter16[5].ACLR
nRST => WrCounter16[6].ACLR
nRST => WrCounter16[7].ACLR
nRST => WrCounter16[8].ACLR
nRST => WrCounter16[9].ACLR
nRST => WrCounter16[10].ACLR
nRST => WrCounter16[11].ACLR
nRST => WrCounter16[12].ACLR
nRST => WrCounter16[13].ACLR
nRST => WrCounter16[14].ACLR
nRST => WrCounter16[15].ACLR
nRST => WrRefAck.PRESET
nRST => SysWrAddr[0].ACLR
nRST => SysWrAddr[1].ACLR
nRST => SysWrAddr[2].ACLR
nRST => SysWrAddr[3].ACLR
nRST => SysWrAddr[4].ACLR
nRST => SysWrAddr[5].ACLR
nRST => SysWrAddr[6].ACLR
nRST => SysWrAddr[7].ACLR
nRST => SysWrAddr[8].ACLR
nRST => SysWrAddr[9].ACLR
nRST => SysWrAddr[10].ACLR
nRST => SysWrAddr[11].ACLR
nRST => SysWrAddr[12].ACLR
nRST => SysWrAddr[13].ACLR
nRST => SysWrAddr[14].ACLR
nRST => SysWrAddr[15].ACLR
nRST => WrCmdBus[5].PRESET
nRST => WrSdData[0].ACLR
nRST => WrSdData[1].ACLR
nRST => WrSdData[2].ACLR
nRST => WrSdData[3].ACLR
nRST => WrSdData[4].ACLR
nRST => WrSdData[5].ACLR
nRST => WrSdData[6].ACLR
nRST => WrSdData[7].ACLR
nRST => WrSdData[8].ACLR
nRST => WrSdData[9].ACLR
nRST => WrSdData[10].ACLR
nRST => WrSdData[11].ACLR
nRST => WrSdData[12].ACLR
nRST => WrSdData[13].ACLR
nRST => WrSdData[14].ACLR
nRST => WrSdData[15].ACLR
nRST => WrSdData[16].ACLR
nRST => WrSdData[17].ACLR
nRST => WrSdData[18].ACLR
nRST => WrSdData[19].ACLR
nRST => WrSdData[20].ACLR
nRST => WrSdData[21].ACLR
nRST => WrSdData[22].ACLR
nRST => WrSdData[23].ACLR
nRST => WrSdData[24].ACLR
nRST => WrSdData[25].ACLR
nRST => WrSdData[26].ACLR
nRST => WrSdData[27].ACLR
nRST => WrSdData[28].ACLR
nRST => WrSdData[29].ACLR
nRST => WrSdData[30].ACLR
nRST => WrSdData[31].ACLR
nRST => PostFifoWrEn~reg0.ACLR
nRST => RdCounter4[3].ACLR
nRST => RdCounter4[2].ACLR
nRST => RdCounter4[1].ACLR
nRST => RdCounter4[0].ACLR
nRST => RdCounter5[4].ACLR
nRST => RdCounter5[3].ACLR
nRST => RdCounter5[2].ACLR
nRST => RdCounter5[1].ACLR
nRST => RdCounter5[0].ACLR
nRST => RdCmdBus[5].PRESET
nRST => RdCounter16[15].ACLR
nRST => RdCounter16[14].ACLR
nRST => RdCounter16[13].ACLR
nRST => RdCounter16[12].ACLR
nRST => RdCounter16[11].ACLR
nRST => RdCounter16[10].ACLR
nRST => RdCounter16[9].ACLR
nRST => RdCounter16[8].ACLR
nRST => RdCounter16[7].ACLR
nRST => RdCounter16[6].ACLR
nRST => RdCounter16[5].ACLR
nRST => RdCounter16[4].ACLR
nRST => RdCounter16[3].ACLR
nRST => RdCounter16[2].ACLR
nRST => RdCounter16[1].ACLR
nRST => RdCounter16[0].ACLR
nRST => SysRdAddr[15].ACLR
nRST => SysRdAddr[14].ACLR
nRST => SysRdAddr[13].ACLR
nRST => SysRdAddr[12].ACLR
nRST => SysRdAddr[11].ACLR
nRST => SysRdAddr[10].ACLR
nRST => SysRdAddr[9].ACLR
nRST => SysRdAddr[8].ACLR
nRST => SysRdAddr[7].ACLR
nRST => SysRdAddr[6].ACLR
nRST => SysRdAddr[5].ACLR
nRST => SysRdAddr[4].ACLR
nRST => SysRdAddr[3].ACLR
nRST => SysRdAddr[2].ACLR
nRST => SysRdAddr[1].ACLR
nRST => SysRdAddr[0].ACLR
nRST => RdRefAck.PRESET
nRST => RdIdleFlag.ACLR
nRST => RdDelay[2].ACLR
nRST => RdDelay[1].ACLR
nRST => RdDelay[0].ACLR
nRST => flag_rd~reg0.ACLR
nRST => InitCmdBus[4].ENA
nRST => InitCmdBus[3].ENA
nRST => InitCmdBus[2].ENA
nRST => InitCmdBus[1].ENA
nRST => InitCmdBus[0].ENA
nRST => InitSdAddr[12].ENA
nRST => InitSdAddr[11].ENA
nRST => InitSdAddr[10].ENA
nRST => InitSdAddr[9].ENA
nRST => InitSdAddr[8].ENA
nRST => InitSdAddr[7].ENA
nRST => InitSdAddr[6].ENA
nRST => InitSdAddr[5].ENA
nRST => InitSdAddr[4].ENA
nRST => InitSdAddr[3].ENA
nRST => InitSdAddr[2].ENA
nRST => InitSdAddr[1].ENA
nRST => InitSdAddr[0].ENA
nRST => InitSdBa[1].ENA
nRST => InitSdBa[0].ENA
nRST => WrCmdBus[4].ENA
nRST => WrCmdBus[3].ENA
nRST => WrCmdBus[2].ENA
nRST => WrCmdBus[1].ENA
nRST => WrCmdBus[0].ENA
nRST => WrSdBa[1].ENA
nRST => WrSdBa[0].ENA
nRST => WrSdAddr[12].ENA
nRST => WrSdAddr[11].ENA
nRST => WrSdAddr[10].ENA
nRST => WrSdAddr[9].ENA
nRST => WrSdAddr[8].ENA
nRST => WrSdAddr[7].ENA
nRST => WrSdAddr[6].ENA
nRST => WrSdAddr[5].ENA
nRST => WrSdAddr[4].ENA
nRST => WrSdAddr[3].ENA
nRST => WrSdAddr[2].ENA
nRST => WrSdAddr[1].ENA
nRST => WrSdAddr[0].ENA
nRST => RdCmdBus[4].ENA
nRST => RdCmdBus[3].ENA
nRST => RdCmdBus[2].ENA
nRST => RdCmdBus[1].ENA
nRST => RdCmdBus[0].ENA
nRST => PostFifoWrData[31]~reg0.ENA
nRST => PostFifoWrData[30]~reg0.ENA
nRST => PostFifoWrData[29]~reg0.ENA
nRST => PostFifoWrData[28]~reg0.ENA
nRST => PostFifoWrData[27]~reg0.ENA
nRST => PostFifoWrData[26]~reg0.ENA
nRST => PostFifoWrData[25]~reg0.ENA
nRST => PostFifoWrData[24]~reg0.ENA
nRST => PostFifoWrData[23]~reg0.ENA
nRST => PostFifoWrData[22]~reg0.ENA
nRST => PostFifoWrData[21]~reg0.ENA
nRST => PostFifoWrData[20]~reg0.ENA
nRST => PostFifoWrData[19]~reg0.ENA
nRST => PostFifoWrData[18]~reg0.ENA
nRST => PostFifoWrData[17]~reg0.ENA
nRST => PostFifoWrData[16]~reg0.ENA
nRST => PostFifoWrData[15]~reg0.ENA
nRST => PostFifoWrData[14]~reg0.ENA
nRST => PostFifoWrData[13]~reg0.ENA
nRST => PostFifoWrData[12]~reg0.ENA
nRST => PostFifoWrData[11]~reg0.ENA
nRST => PostFifoWrData[10]~reg0.ENA
nRST => PostFifoWrData[9]~reg0.ENA
nRST => PostFifoWrData[8]~reg0.ENA
nRST => PostFifoWrData[7]~reg0.ENA
nRST => PostFifoWrData[6]~reg0.ENA
nRST => PostFifoWrData[5]~reg0.ENA
nRST => PostFifoWrData[4]~reg0.ENA
nRST => PostFifoWrData[3]~reg0.ENA
nRST => PostFifoWrData[2]~reg0.ENA
nRST => PostFifoWrData[1]~reg0.ENA
nRST => PostFifoWrData[0]~reg0.ENA
nRST => RdSdBa[1].ENA
nRST => RdSdBa[0].ENA
nRST => RdSdAddr[12].ENA
nRST => RdSdAddr[11].ENA
nRST => RdSdAddr[10].ENA
nRST => RdSdAddr[9].ENA
nRST => RdSdAddr[8].ENA
nRST => RdSdAddr[7].ENA
nRST => RdSdAddr[6].ENA
nRST => RdSdAddr[5].ENA
nRST => RdSdAddr[4].ENA
nRST => RdSdAddr[3].ENA
nRST => RdSdAddr[2].ENA
nRST => RdSdAddr[1].ENA
nRST => RdSdAddr[0].ENA
PreFifoData[0] => WrSdData~95.DATAB
PreFifoData[0] => WrSdData~63.DATAB
PreFifoData[0] => WrSdData~31.DATAB
PreFifoData[1] => WrSdData~94.DATAB
PreFifoData[1] => WrSdData~62.DATAB
PreFifoData[1] => WrSdData~30.DATAB
PreFifoData[2] => WrSdData~93.DATAB
PreFifoData[2] => WrSdData~61.DATAB
PreFifoData[2] => WrSdData~29.DATAB
PreFifoData[3] => WrSdData~92.DATAB
PreFifoData[3] => WrSdData~60.DATAB
PreFifoData[3] => WrSdData~28.DATAB
PreFifoData[4] => WrSdData~91.DATAB
PreFifoData[4] => WrSdData~59.DATAB
PreFifoData[4] => WrSdData~27.DATAB
PreFifoData[5] => WrSdData~90.DATAB
PreFifoData[5] => WrSdData~58.DATAB
PreFifoData[5] => WrSdData~26.DATAB
PreFifoData[6] => WrSdData~89.DATAB
PreFifoData[6] => WrSdData~57.DATAB
PreFifoData[6] => WrSdData~25.DATAB
PreFifoData[7] => WrSdData~88.DATAB
PreFifoData[7] => WrSdData~56.DATAB
PreFifoData[7] => WrSdData~24.DATAB
PreFifoData[8] => WrSdData~87.DATAB
PreFifoData[8] => WrSdData~55.DATAB
PreFifoData[8] => WrSdData~23.DATAB
PreFifoData[9] => WrSdData~86.DATAB
PreFifoData[9] => WrSdData~54.DATAB
PreFifoData[9] => WrSdData~22.DATAB
PreFifoData[10] => WrSdData~85.DATAB
PreFifoData[10] => WrSdData~53.DATAB
PreFifoData[10] => WrSdData~21.DATAB
PreFifoData[11] => WrSdData~84.DATAB
PreFifoData[11] => WrSdData~52.DATAB
PreFifoData[11] => WrSdData~20.DATAB
PreFifoData[12] => WrSdData~83.DATAB
PreFifoData[12] => WrSdData~51.DATAB
PreFifoData[12] => WrSdData~19.DATAB
PreFifoData[13] => WrSdData~82.DATAB
PreFifoData[13] => WrSdData~50.DATAB
PreFifoData[13] => WrSdData~18.DATAB
PreFifoData[14] => WrSdData~81.DATAB
PreFifoData[14] => WrSdData~49.DATAB
PreFifoData[14] => WrSdData~17.DATAB
PreFifoData[15] => WrSdData~80.DATAB
PreFifoData[15] => WrSdData~48.DATAB
PreFifoData[15] => WrSdData~16.DATAB
PreFifoData[16] => WrSdData~79.DATAB
PreFifoData[16] => WrSdData~47.DATAB
PreFifoData[16] => WrSdData~15.DATAB
PreFifoData[17] => WrSdData~78.DATAB
PreFifoData[17] => WrSdData~46.DATAB
PreFifoData[17] => WrSdData~14.DATAB
PreFifoData[18] => WrSdData~77.DATAB
PreFifoData[18] => WrSdData~45.DATAB
PreFifoData[18] => WrSdData~13.DATAB
PreFifoData[19] => WrSdData~76.DATAB
PreFifoData[19] => WrSdData~44.DATAB
PreFifoData[19] => WrSdData~12.DATAB
PreFifoData[20] => WrSdData~75.DATAB
PreFifoData[20] => WrSdData~43.DATAB
PreFifoData[20] => WrSdData~11.DATAB
PreFifoData[21] => WrSdData~74.DATAB
PreFifoData[21] => WrSdData~42.DATAB
PreFifoData[21] => WrSdData~10.DATAB
PreFifoData[22] => WrSdData~73.DATAB
PreFifoData[22] => WrSdData~41.DATAB
PreFifoData[22] => WrSdData~9.DATAB
PreFifoData[23] => WrSdData~72.DATAB
PreFifoData[23] => WrSdData~40.DATAB
PreFifoData[23] => WrSdData~8.DATAB
PreFifoData[24] => WrSdData~71.DATAB
PreFifoData[24] => WrSdData~39.DATAB
PreFifoData[24] => WrSdData~7.DATAB
PreFifoData[25] => WrSdData~70.DATAB
PreFifoData[25] => WrSdData~38.DATAB
PreFifoData[25] => WrSdData~6.DATAB
PreFifoData[26] => WrSdData~69.DATAB
PreFifoData[26] => WrSdData~37.DATAB
PreFifoData[26] => WrSdData~5.DATAB
PreFifoData[27] => WrSdData~68.DATAB
PreFifoData[27] => WrSdData~36.DATAB
PreFifoData[27] => WrSdData~4.DATAB
PreFifoData[28] => WrSdData~67.DATAB
PreFifoData[28] => WrSdData~35.DATAB
PreFifoData[28] => WrSdData~3.DATAB
PreFifoData[29] => WrSdData~66.DATAB
PreFifoData[29] => WrSdData~34.DATAB
PreFifoData[29] => WrSdData~2.DATAB
PreFifoData[30] => WrSdData~65.DATAB
PreFifoData[30] => WrSdData~33.DATAB
PreFifoData[30] => WrSdData~1.DATAB
PreFifoData[31] => WrSdData~64.DATAB
PreFifoData[31] => WrSdData~32.DATAB
PreFifoData[31] => WrSdData~0.DATAB
PreFifoNum[0] => LessThan0.IN26
PreFifoNum[1] => LessThan0.IN25
PreFifoNum[2] => LessThan0.IN24
PreFifoNum[3] => LessThan0.IN23
PreFifoNum[4] => LessThan0.IN22
PreFifoNum[5] => LessThan0.IN21
PreFifoNum[6] => LessThan0.IN20
PreFifoNum[7] => LessThan0.IN19
PreFifoNum[8] => LessThan0.IN18
PreFifoNum[9] => LessThan0.IN17
PreFifoNum[10] => LessThan0.IN16
PreFifoNum[11] => LessThan0.IN15
PreFifoNum[12] => LessThan0.IN14
PostFifoNum[0] => LessThan1.IN26
PostFifoNum[1] => LessThan1.IN25
PostFifoNum[2] => LessThan1.IN24
PostFifoNum[3] => LessThan1.IN23
PostFifoNum[4] => LessThan1.IN22
PostFifoNum[5] => LessThan1.IN21
PostFifoNum[6] => LessThan1.IN20
PostFifoNum[7] => LessThan1.IN19
PostFifoNum[8] => LessThan1.IN18
PostFifoNum[9] => LessThan1.IN17
PostFifoNum[10] => LessThan1.IN16
PostFifoNum[11] => LessThan1.IN15
PostFifoNum[12] => LessThan1.IN14
PreFifoRdEn <= PreFifoRdEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[0] <= PostFifoWrData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[1] <= PostFifoWrData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[2] <= PostFifoWrData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[3] <= PostFifoWrData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[4] <= PostFifoWrData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[5] <= PostFifoWrData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[6] <= PostFifoWrData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[7] <= PostFifoWrData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[8] <= PostFifoWrData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[9] <= PostFifoWrData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[10] <= PostFifoWrData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[11] <= PostFifoWrData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[12] <= PostFifoWrData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[13] <= PostFifoWrData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[14] <= PostFifoWrData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[15] <= PostFifoWrData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[16] <= PostFifoWrData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[17] <= PostFifoWrData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[18] <= PostFifoWrData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[19] <= PostFifoWrData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[20] <= PostFifoWrData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[21] <= PostFifoWrData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[22] <= PostFifoWrData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[23] <= PostFifoWrData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[24] <= PostFifoWrData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[25] <= PostFifoWrData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[26] <= PostFifoWrData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[27] <= PostFifoWrData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[28] <= PostFifoWrData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[29] <= PostFifoWrData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[30] <= PostFifoWrData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrData[31] <= PostFifoWrData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PostFifoWrEn <= PostFifoWrEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sd1_clk <= <GND>
Sd1_cke <= <VCC>
Sd1_cs <= concat~6.DB_MAX_OUTPUT_PORT_TYPE
Sd1_ras <= concat~7.DB_MAX_OUTPUT_PORT_TYPE
Sd1_cas <= concat~8.DB_MAX_OUTPUT_PORT_TYPE
Sd1_we <= concat~9.DB_MAX_OUTPUT_PORT_TYPE
Sd1_ba[0] <= concat~28.DB_MAX_OUTPUT_PORT_TYPE
Sd1_ba[1] <= concat~27.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[0] <= concat~41.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[1] <= concat~40.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[2] <= concat~39.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[3] <= concat~38.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[4] <= concat~37.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[5] <= concat~36.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[6] <= concat~35.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[7] <= concat~34.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[8] <= concat~33.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[9] <= concat~32.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[10] <= concat~31.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[11] <= concat~30.DB_MAX_OUTPUT_PORT_TYPE
Sd1_addr[12] <= concat~29.DB_MAX_OUTPUT_PORT_TYPE
Sd1_dqm[0] <= concat~11.DB_MAX_OUTPUT_PORT_TYPE
Sd1_dqm[1] <= concat~10.DB_MAX_OUTPUT_PORT_TYPE
Sd1_dq[0] <= Sd1_dq[0]~31
Sd1_dq[1] <= Sd1_dq[1]~22
Sd1_dq[2] <= Sd1_dq[2]~21
Sd1_dq[3] <= Sd1_dq[3]~20
Sd1_dq[4] <= Sd1_dq[4]~19
Sd1_dq[5] <= Sd1_dq[5]~18
Sd1_dq[6] <= Sd1_dq[6]~17
Sd1_dq[7] <= Sd1_dq[7]~16
Sd1_dq[8] <= Sd1_dq[8]~15
Sd1_dq[9] <= Sd1_dq[9]~14
Sd1_dq[10] <= Sd1_dq[10]~13
Sd1_dq[11] <= Sd1_dq[11]~12
Sd1_dq[12] <= Sd1_dq[12]~11
Sd1_dq[13] <= Sd1_dq[13]~10
Sd1_dq[14] <= Sd1_dq[14]~9
Sd1_dq[15] <= Sd1_dq[15]~8
Sd1_dq[16] <= Sd1_dq[16]~7
Sd1_dq[17] <= Sd1_dq[17]~6
Sd1_dq[18] <= Sd1_dq[18]~5
Sd1_dq[19] <= Sd1_dq[19]~4
Sd1_dq[20] <= Sd1_dq[20]~3
Sd1_dq[21] <= Sd1_dq[21]~2
Sd1_dq[22] <= Sd1_dq[22]~1
Sd1_dq[23] <= Sd1_dq[23]~0
Sd1_dq[24] <= Sd1_dq[24]~30
Sd1_dq[25] <= Sd1_dq[25]~29
Sd1_dq[26] <= Sd1_dq[26]~28
Sd1_dq[27] <= Sd1_dq[27]~27
Sd1_dq[28] <= Sd1_dq[28]~26
Sd1_dq[29] <= Sd1_dq[29]~25
Sd1_dq[30] <= Sd1_dq[30]~24
Sd1_dq[31] <= Sd1_dq[31]~23
PingPong => PingLock~0.DATAB
PingPong => Sd1_dq[31]~23.OE
PingPong => Sd1_dq[30]~24.OE
PingPong => Sd1_dq[29]~25.OE
PingPong => Sd1_dq[28]~26.OE
PingPong => Sd1_dq[27]~27.OE
PingPong => Sd1_dq[26]~28.OE
PingPong => Sd1_dq[25]~29.OE
PingPong => Sd1_dq[24]~30.OE
PingPong => Sd1_dq[23]~0.OE
PingPong => Sd1_dq[22]~1.OE
PingPong => Sd1_dq[21]~2.OE
PingPong => Sd1_dq[20]~3.OE
PingPong => Sd1_dq[19]~4.OE
PingPong => Sd1_dq[18]~5.OE
PingPong => Sd1_dq[17]~6.OE
PingPong => Sd1_dq[16]~7.OE
PingPong => Sd1_dq[15]~8.OE
PingPong => Sd1_dq[14]~9.OE
PingPong => Sd1_dq[13]~10.OE
PingPong => Sd1_dq[12]~11.OE
PingPong => Sd1_dq[11]~12.OE
PingPong => Sd1_dq[10]~13.OE
PingPong => Sd1_dq[9]~14.OE
PingPong => Sd1_dq[8]~15.OE
PingPong => Sd1_dq[7]~16.OE
PingPong => Sd1_dq[6]~17.OE
PingPong => Sd1_dq[5]~18.OE
PingPong => Sd1_dq[4]~19.OE
PingPong => Sd1_dq[3]~20.OE
PingPong => Sd1_dq[2]~21.OE
PingPong => Sd1_dq[1]~22.OE
PingPong => Sd1_dq[0]~31.OE
PingPong => always8~0.IN1
PingPong => concat~26.OUTPUTSELECT
PingPong => concat~25.OUTPUTSELECT
PingPong => concat~24.OUTPUTSELECT
PingPong => concat~23.OUTPUTSELECT
PingPong => concat~22.OUTPUTSELECT
PingPong => concat~21.OUTPUTSELECT
PingPong => concat~20.OUTPUTSELECT
PingPong => concat~19.OUTPUTSELECT
PingPong => concat~18.OUTPUTSELECT
PingPong => concat~17.OUTPUTSELECT
PingPong => concat~16.OUTPUTSELECT
PingPong => concat~15.OUTPUTSELECT
PingPong => concat~14.OUTPUTSELECT
PingPong => concat~13.OUTPUTSELECT
PingPong => concat~12.OUTPUTSELECT
PingPong => concat~5.OUTPUTSELECT
PingPong => concat~4.OUTPUTSELECT
PingPong => concat~3.OUTPUTSELECT
PingPong => concat~2.OUTPUTSELECT
PingPong => concat~1.OUTPUTSELECT
PingPong => concat~0.OUTPUTSELECT
start_wr => always3~1.IN1
start_wr => always3~0.IN0
wraddr_begin[0] => SysWrAddr~15.DATAA
wraddr_begin[1] => SysWrAddr~14.DATAA
wraddr_begin[2] => SysWrAddr~13.DATAA
wraddr_begin[3] => SysWrAddr~12.DATAA
wraddr_begin[4] => SysWrAddr~11.DATAA
wraddr_begin[5] => SysWrAddr~10.DATAA
wraddr_begin[6] => SysWrAddr~9.DATAA
wraddr_begin[7] => SysWrAddr~8.DATAA
wraddr_begin[8] => SysWrAddr~7.DATAA
wraddr_begin[9] => SysWrAddr~6.DATAA
wraddr_begin[10] => SysWrAddr~5.DATAA
wraddr_begin[11] => SysWrAddr~4.DATAA
wraddr_begin[12] => SysWrAddr~3.DATAA
wraddr_begin[13] => SysWrAddr~2.DATAA
wraddr_begin[14] => SysWrAddr~1.DATAA
wraddr_begin[15] => SysWrAddr~0.DATAA
wraddr_end[0] => LessThan6.IN16
wraddr_end[0] => LessThan5.IN16
wraddr_end[1] => LessThan6.IN15
wraddr_end[1] => LessThan5.IN15
wraddr_end[2] => LessThan6.IN14
wraddr_end[2] => LessThan5.IN14
wraddr_end[3] => LessThan6.IN13
wraddr_end[3] => LessThan5.IN13
wraddr_end[4] => LessThan6.IN12
wraddr_end[4] => LessThan5.IN12
wraddr_end[5] => LessThan6.IN11
wraddr_end[5] => LessThan5.IN11
wraddr_end[6] => LessThan6.IN10
wraddr_end[6] => LessThan5.IN10
wraddr_end[7] => LessThan6.IN9
wraddr_end[7] => LessThan5.IN9
wraddr_end[8] => LessThan6.IN8
wraddr_end[8] => LessThan5.IN8
wraddr_end[9] => LessThan6.IN7
wraddr_end[9] => LessThan5.IN7
wraddr_end[10] => LessThan6.IN6
wraddr_end[10] => LessThan5.IN6
wraddr_end[11] => LessThan6.IN5
wraddr_end[11] => LessThan5.IN5
wraddr_end[12] => LessThan6.IN4
wraddr_end[12] => LessThan5.IN4
wraddr_end[13] => LessThan6.IN3
wraddr_end[13] => LessThan5.IN3
wraddr_end[14] => LessThan6.IN2
wraddr_end[14] => LessThan5.IN2
wraddr_end[15] => LessThan6.IN1
wraddr_end[15] => LessThan5.IN1
start_rd => Selector67.IN3
start_rd => RdRefAck~3.OUTPUTSELECT
start_rd => flag_rd~2.OUTPUTSELECT
start_rd => PostFifoWrEn~9.OUTPUTSELECT
start_rd => RdState~57.OUTPUTSELECT
start_rd => RdState~58.OUTPUTSELECT
rdaddr_begin[0] => Selector65.IN2
rdaddr_begin[1] => Selector64.IN2
rdaddr_begin[2] => Selector63.IN2
rdaddr_begin[3] => Selector62.IN2
rdaddr_begin[4] => Selector61.IN2
rdaddr_begin[5] => Selector60.IN2
rdaddr_begin[6] => Selector59.IN2
rdaddr_begin[7] => Selector58.IN2
rdaddr_begin[8] => Selector57.IN2
rdaddr_begin[9] => Selector56.IN2
rdaddr_begin[10] => Selector55.IN2
rdaddr_begin[11] => Selector54.IN2
rdaddr_begin[12] => Selector53.IN2
rdaddr_begin[13] => Selector52.IN2
rdaddr_begin[14] => Selector51.IN2
rdaddr_begin[15] => Selector50.IN2
rdaddr_end[0] => Equal9.IN15
rdaddr_end[1] => Equal9.IN14
rdaddr_end[2] => Equal9.IN13
rdaddr_end[3] => Equal9.IN12
rdaddr_end[4] => Equal9.IN11
rdaddr_end[5] => Equal9.IN10
rdaddr_end[6] => Equal9.IN9
rdaddr_end[7] => Equal9.IN8
rdaddr_end[8] => Equal9.IN7
rdaddr_end[9] => Equal9.IN6
rdaddr_end[10] => Equal9.IN5
rdaddr_end[11] => Equal9.IN4
rdaddr_end[12] => Equal9.IN3
rdaddr_end[13] => Equal9.IN2
rdaddr_end[14] => Equal9.IN1
rdaddr_end[15] => Equal9.IN0
flag_wr <= flag_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag_rd <= flag_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
SysInitDone <= SysInitDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
stp <= stp~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|SDRAM_CTRL:inst26
clk => sdram_wr0.CLK
clk => sdram_wr1.CLK
clk => sdram_rd0.CLK
clk => sdram_rd1.CLK
clk => flag_wr0.CLK
clk => flag_wr1.CLK
clk => flag_rd0.CLK
clk => flag_rd1.CLK
clk => PingPong~reg0.CLK
clk => start_wr~reg0.CLK
clk => start_rd~reg0.CLK
clk => sdram_wr_done~reg0.CLK
clk => clr~reg0.CLK
nRST => PingPong~reg0.PRESET
nRST => start_wr~reg0.ACLR
nRST => start_rd~reg0.ACLR
nRST => sdram_wr_done~reg0.ACLR
nRST => clr~reg0.PRESET
sdram_wr => sdram_wr0.DATAIN
sdram_rd => sdram_rd0.DATAIN
wraddr_begin_in[0] => wraddr_begin[0].DATAIN
wraddr_begin_in[1] => wraddr_begin[1].DATAIN
wraddr_begin_in[2] => wraddr_begin[2].DATAIN
wraddr_begin_in[3] => wraddr_begin[3].DATAIN
wraddr_begin_in[4] => wraddr_begin[4].DATAIN
wraddr_begin_in[5] => wraddr_begin[5].DATAIN
wraddr_begin_in[6] => wraddr_begin[6].DATAIN
wraddr_begin_in[7] => wraddr_begin[7].DATAIN
wraddr_begin_in[8] => wraddr_begin[8].DATAIN
wraddr_begin_in[9] => wraddr_begin[9].DATAIN
wraddr_begin_in[10] => wraddr_begin[10].DATAIN
wraddr_begin_in[11] => wraddr_begin[11].DATAIN
wraddr_begin_in[12] => wraddr_begin[12].DATAIN
wraddr_begin_in[13] => wraddr_begin[13].DATAIN
wraddr_begin_in[14] => wraddr_begin[14].DATAIN
wraddr_begin_in[15] => wraddr_begin[15].DATAIN
wraddr_end_in[0] => wraddr_end[0].DATAIN
wraddr_end_in[1] => wraddr_end[1].DATAIN
wraddr_end_in[2] => wraddr_end[2].DATAIN
wraddr_end_in[3] => wraddr_end[3].DATAIN
wraddr_end_in[4] => wraddr_end[4].DATAIN
wraddr_end_in[5] => wraddr_end[5].DATAIN
wraddr_end_in[6] => wraddr_end[6].DATAIN
wraddr_end_in[7] => wraddr_end[7].DATAIN
wraddr_end_in[8] => wraddr_end[8].DATAIN
wraddr_end_in[9] => wraddr_end[9].DATAIN
wraddr_end_in[10] => wraddr_end[10].DATAIN
wraddr_end_in[11] => wraddr_end[11].DATAIN
wraddr_end_in[12] => wraddr_end[12].DATAIN
wraddr_end_in[13] => wraddr_end[13].DATAIN
wraddr_end_in[14] => wraddr_end[14].DATAIN
wraddr_end_in[15] => wraddr_end[15].DATAIN
rdaddr_begin_in[0] => rdaddr_begin[0].DATAIN
rdaddr_begin_in[1] => rdaddr_begin[1].DATAIN
rdaddr_begin_in[2] => rdaddr_begin[2].DATAIN
rdaddr_begin_in[3] => rdaddr_begin[3].DATAIN
rdaddr_begin_in[4] => rdaddr_begin[4].DATAIN
rdaddr_begin_in[5] => rdaddr_begin[5].DATAIN
rdaddr_begin_in[6] => rdaddr_begin[6].DATAIN
rdaddr_begin_in[7] => rdaddr_begin[7].DATAIN
rdaddr_begin_in[8] => rdaddr_begin[8].DATAIN
rdaddr_begin_in[9] => rdaddr_begin[9].DATAIN
rdaddr_begin_in[10] => rdaddr_begin[10].DATAIN
rdaddr_begin_in[11] => rdaddr_begin[11].DATAIN
rdaddr_begin_in[12] => rdaddr_begin[12].DATAIN
rdaddr_begin_in[13] => rdaddr_begin[13].DATAIN
rdaddr_begin_in[14] => rdaddr_begin[14].DATAIN
rdaddr_begin_in[15] => rdaddr_begin[15].DATAIN
rdaddr_end_in[0] => rdaddr_end[0].DATAIN
rdaddr_end_in[1] => rdaddr_end[1].DATAIN
rdaddr_end_in[2] => rdaddr_end[2].DATAIN
rdaddr_end_in[3] => rdaddr_end[3].DATAIN
rdaddr_end_in[4] => rdaddr_end[4].DATAIN
rdaddr_end_in[5] => rdaddr_end[5].DATAIN
rdaddr_end_in[6] => rdaddr_end[6].DATAIN
rdaddr_end_in[7] => rdaddr_end[7].DATAIN
rdaddr_end_in[8] => rdaddr_end[8].DATAIN
rdaddr_end_in[9] => rdaddr_end[9].DATAIN
rdaddr_end_in[10] => rdaddr_end[10].DATAIN
rdaddr_end_in[11] => rdaddr_end[11].DATAIN
rdaddr_end_in[12] => rdaddr_end[12].DATAIN
rdaddr_end_in[13] => rdaddr_end[13].DATAIN
rdaddr_end_in[14] => rdaddr_end[14].DATAIN
rdaddr_end_in[15] => rdaddr_end[15].DATAIN
sdram_wr_done <= sdram_wr_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
PingPong <= PingPong~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_wr <= start_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[0] <= wraddr_begin_in[0].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[1] <= wraddr_begin_in[1].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[2] <= wraddr_begin_in[2].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[3] <= wraddr_begin_in[3].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[4] <= wraddr_begin_in[4].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[5] <= wraddr_begin_in[5].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[6] <= wraddr_begin_in[6].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[7] <= wraddr_begin_in[7].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[8] <= wraddr_begin_in[8].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[9] <= wraddr_begin_in[9].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[10] <= wraddr_begin_in[10].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[11] <= wraddr_begin_in[11].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[12] <= wraddr_begin_in[12].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[13] <= wraddr_begin_in[13].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[14] <= wraddr_begin_in[14].DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin[15] <= wraddr_begin_in[15].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[0] <= wraddr_end_in[0].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[1] <= wraddr_end_in[1].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[2] <= wraddr_end_in[2].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[3] <= wraddr_end_in[3].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[4] <= wraddr_end_in[4].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[5] <= wraddr_end_in[5].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[6] <= wraddr_end_in[6].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[7] <= wraddr_end_in[7].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[8] <= wraddr_end_in[8].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[9] <= wraddr_end_in[9].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[10] <= wraddr_end_in[10].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[11] <= wraddr_end_in[11].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[12] <= wraddr_end_in[12].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[13] <= wraddr_end_in[13].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[14] <= wraddr_end_in[14].DB_MAX_OUTPUT_PORT_TYPE
wraddr_end[15] <= wraddr_end_in[15].DB_MAX_OUTPUT_PORT_TYPE
start_rd <= start_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[0] <= rdaddr_begin_in[0].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[1] <= rdaddr_begin_in[1].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[2] <= rdaddr_begin_in[2].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[3] <= rdaddr_begin_in[3].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[4] <= rdaddr_begin_in[4].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[5] <= rdaddr_begin_in[5].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[6] <= rdaddr_begin_in[6].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[7] <= rdaddr_begin_in[7].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[8] <= rdaddr_begin_in[8].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[9] <= rdaddr_begin_in[9].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[10] <= rdaddr_begin_in[10].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[11] <= rdaddr_begin_in[11].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[12] <= rdaddr_begin_in[12].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[13] <= rdaddr_begin_in[13].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[14] <= rdaddr_begin_in[14].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin[15] <= rdaddr_begin_in[15].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[0] <= rdaddr_end_in[0].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[1] <= rdaddr_end_in[1].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[2] <= rdaddr_end_in[2].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[3] <= rdaddr_end_in[3].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[4] <= rdaddr_end_in[4].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[5] <= rdaddr_end_in[5].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[6] <= rdaddr_end_in[6].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[7] <= rdaddr_end_in[7].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[8] <= rdaddr_end_in[8].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[9] <= rdaddr_end_in[9].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[10] <= rdaddr_end_in[10].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[11] <= rdaddr_end_in[11].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[12] <= rdaddr_end_in[12].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[13] <= rdaddr_end_in[13].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[14] <= rdaddr_end_in[14].DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end[15] <= rdaddr_end_in[15].DB_MAX_OUTPUT_PORT_TYPE
flag_wr => flag_wr0.DATAIN
flag_rd => flag_rd0.DATAIN
clr <= clr~reg0.DB_MAX_OUTPUT_PORT_TYPE
err <= <GND>


|gige_transport_top|sdram_ctrl_blk:inst66|SdramControlReg:inst
clk => wr_out~reg0.CLK
clk => rd_out~reg0.CLK
clk => wraddr_begin_out[15]~reg0.CLK
clk => wraddr_begin_out[14]~reg0.CLK
clk => wraddr_begin_out[13]~reg0.CLK
clk => wraddr_begin_out[12]~reg0.CLK
clk => wraddr_begin_out[11]~reg0.CLK
clk => wraddr_begin_out[10]~reg0.CLK
clk => wraddr_begin_out[9]~reg0.CLK
clk => wraddr_begin_out[8]~reg0.CLK
clk => wraddr_begin_out[7]~reg0.CLK
clk => wraddr_begin_out[6]~reg0.CLK
clk => wraddr_begin_out[5]~reg0.CLK
clk => wraddr_begin_out[4]~reg0.CLK
clk => wraddr_begin_out[3]~reg0.CLK
clk => wraddr_begin_out[2]~reg0.CLK
clk => wraddr_begin_out[1]~reg0.CLK
clk => wraddr_begin_out[0]~reg0.CLK
clk => wraddr_end_out[15]~reg0.CLK
clk => wraddr_end_out[14]~reg0.CLK
clk => wraddr_end_out[13]~reg0.CLK
clk => wraddr_end_out[12]~reg0.CLK
clk => wraddr_end_out[11]~reg0.CLK
clk => wraddr_end_out[10]~reg0.CLK
clk => wraddr_end_out[9]~reg0.CLK
clk => wraddr_end_out[8]~reg0.CLK
clk => wraddr_end_out[7]~reg0.CLK
clk => wraddr_end_out[6]~reg0.CLK
clk => wraddr_end_out[5]~reg0.CLK
clk => wraddr_end_out[4]~reg0.CLK
clk => wraddr_end_out[3]~reg0.CLK
clk => wraddr_end_out[2]~reg0.CLK
clk => wraddr_end_out[1]~reg0.CLK
clk => wraddr_end_out[0]~reg0.CLK
clk => rdaddr_begin_out[15]~reg0.CLK
clk => rdaddr_begin_out[14]~reg0.CLK
clk => rdaddr_begin_out[13]~reg0.CLK
clk => rdaddr_begin_out[12]~reg0.CLK
clk => rdaddr_begin_out[11]~reg0.CLK
clk => rdaddr_begin_out[10]~reg0.CLK
clk => rdaddr_begin_out[9]~reg0.CLK
clk => rdaddr_begin_out[8]~reg0.CLK
clk => rdaddr_begin_out[7]~reg0.CLK
clk => rdaddr_begin_out[6]~reg0.CLK
clk => rdaddr_begin_out[5]~reg0.CLK
clk => rdaddr_begin_out[4]~reg0.CLK
clk => rdaddr_begin_out[3]~reg0.CLK
clk => rdaddr_begin_out[2]~reg0.CLK
clk => rdaddr_begin_out[1]~reg0.CLK
clk => rdaddr_begin_out[0]~reg0.CLK
clk => rdaddr_end_out[15]~reg0.CLK
clk => rdaddr_end_out[14]~reg0.CLK
clk => rdaddr_end_out[13]~reg0.CLK
clk => rdaddr_end_out[12]~reg0.CLK
clk => rdaddr_end_out[11]~reg0.CLK
clk => rdaddr_end_out[10]~reg0.CLK
clk => rdaddr_end_out[9]~reg0.CLK
clk => rdaddr_end_out[8]~reg0.CLK
clk => rdaddr_end_out[7]~reg0.CLK
clk => rdaddr_end_out[6]~reg0.CLK
clk => rdaddr_end_out[5]~reg0.CLK
clk => rdaddr_end_out[4]~reg0.CLK
clk => rdaddr_end_out[3]~reg0.CLK
clk => rdaddr_end_out[2]~reg0.CLK
clk => rdaddr_end_out[1]~reg0.CLK
clk => rdaddr_end_out[0]~reg0.CLK
clk => pre_fifoclr_out~reg0.CLK
clk => post_fifoclr_out~reg0.CLK
reset_n => wr_out~reg0.ACLR
reset_n => rd_out~reg0.ACLR
reset_n => wraddr_begin_out[15]~reg0.ACLR
reset_n => wraddr_begin_out[14]~reg0.ACLR
reset_n => wraddr_begin_out[13]~reg0.ACLR
reset_n => wraddr_begin_out[12]~reg0.ACLR
reset_n => wraddr_begin_out[11]~reg0.ACLR
reset_n => wraddr_begin_out[10]~reg0.ACLR
reset_n => wraddr_begin_out[9]~reg0.ACLR
reset_n => wraddr_begin_out[8]~reg0.ACLR
reset_n => wraddr_begin_out[7]~reg0.ACLR
reset_n => wraddr_begin_out[6]~reg0.ACLR
reset_n => wraddr_begin_out[5]~reg0.ACLR
reset_n => wraddr_begin_out[4]~reg0.ACLR
reset_n => wraddr_begin_out[3]~reg0.ACLR
reset_n => wraddr_begin_out[2]~reg0.ACLR
reset_n => wraddr_begin_out[1]~reg0.ACLR
reset_n => wraddr_begin_out[0]~reg0.ACLR
reset_n => wraddr_end_out[15]~reg0.ACLR
reset_n => wraddr_end_out[14]~reg0.ACLR
reset_n => wraddr_end_out[13]~reg0.ACLR
reset_n => wraddr_end_out[12]~reg0.ACLR
reset_n => wraddr_end_out[11]~reg0.ACLR
reset_n => wraddr_end_out[10]~reg0.ACLR
reset_n => wraddr_end_out[9]~reg0.ACLR
reset_n => wraddr_end_out[8]~reg0.ACLR
reset_n => wraddr_end_out[7]~reg0.ACLR
reset_n => wraddr_end_out[6]~reg0.ACLR
reset_n => wraddr_end_out[5]~reg0.ACLR
reset_n => wraddr_end_out[4]~reg0.ACLR
reset_n => wraddr_end_out[3]~reg0.ACLR
reset_n => wraddr_end_out[2]~reg0.ACLR
reset_n => wraddr_end_out[1]~reg0.ACLR
reset_n => wraddr_end_out[0]~reg0.ACLR
reset_n => rdaddr_begin_out[15]~reg0.ACLR
reset_n => rdaddr_begin_out[14]~reg0.ACLR
reset_n => rdaddr_begin_out[13]~reg0.ACLR
reset_n => rdaddr_begin_out[12]~reg0.ACLR
reset_n => rdaddr_begin_out[11]~reg0.ACLR
reset_n => rdaddr_begin_out[10]~reg0.ACLR
reset_n => rdaddr_begin_out[9]~reg0.ACLR
reset_n => rdaddr_begin_out[8]~reg0.ACLR
reset_n => rdaddr_begin_out[7]~reg0.ACLR
reset_n => rdaddr_begin_out[6]~reg0.ACLR
reset_n => rdaddr_begin_out[5]~reg0.ACLR
reset_n => rdaddr_begin_out[4]~reg0.ACLR
reset_n => rdaddr_begin_out[3]~reg0.ACLR
reset_n => rdaddr_begin_out[2]~reg0.ACLR
reset_n => rdaddr_begin_out[1]~reg0.ACLR
reset_n => rdaddr_begin_out[0]~reg0.ACLR
reset_n => rdaddr_end_out[15]~reg0.ACLR
reset_n => rdaddr_end_out[14]~reg0.ACLR
reset_n => rdaddr_end_out[13]~reg0.ACLR
reset_n => rdaddr_end_out[12]~reg0.ACLR
reset_n => rdaddr_end_out[11]~reg0.ACLR
reset_n => rdaddr_end_out[10]~reg0.ACLR
reset_n => rdaddr_end_out[9]~reg0.ACLR
reset_n => rdaddr_end_out[8]~reg0.ACLR
reset_n => rdaddr_end_out[7]~reg0.ACLR
reset_n => rdaddr_end_out[6]~reg0.ACLR
reset_n => rdaddr_end_out[5]~reg0.ACLR
reset_n => rdaddr_end_out[4]~reg0.ACLR
reset_n => rdaddr_end_out[3]~reg0.ACLR
reset_n => rdaddr_end_out[2]~reg0.ACLR
reset_n => rdaddr_end_out[1]~reg0.ACLR
reset_n => rdaddr_end_out[0]~reg0.ACLR
reset_n => pre_fifoclr_out~reg0.ACLR
reset_n => post_fifoclr_out~reg0.ACLR
cs => post_fifoclr_out~reg0.ENA
cs => wr_out~reg0.ENA
cs => rd_out~reg0.ENA
cs => wraddr_begin_out[15]~reg0.ENA
cs => wraddr_begin_out[14]~reg0.ENA
cs => wraddr_begin_out[13]~reg0.ENA
cs => wraddr_begin_out[12]~reg0.ENA
cs => wraddr_begin_out[11]~reg0.ENA
cs => wraddr_begin_out[10]~reg0.ENA
cs => wraddr_begin_out[9]~reg0.ENA
cs => wraddr_begin_out[8]~reg0.ENA
cs => wraddr_begin_out[7]~reg0.ENA
cs => wraddr_begin_out[6]~reg0.ENA
cs => wraddr_begin_out[5]~reg0.ENA
cs => wraddr_begin_out[4]~reg0.ENA
cs => wraddr_begin_out[3]~reg0.ENA
cs => wraddr_begin_out[2]~reg0.ENA
cs => wraddr_begin_out[1]~reg0.ENA
cs => wraddr_begin_out[0]~reg0.ENA
cs => wraddr_end_out[15]~reg0.ENA
cs => wraddr_end_out[14]~reg0.ENA
cs => wraddr_end_out[13]~reg0.ENA
cs => wraddr_end_out[12]~reg0.ENA
cs => wraddr_end_out[11]~reg0.ENA
cs => wraddr_end_out[10]~reg0.ENA
cs => wraddr_end_out[9]~reg0.ENA
cs => wraddr_end_out[8]~reg0.ENA
cs => wraddr_end_out[7]~reg0.ENA
cs => wraddr_end_out[6]~reg0.ENA
cs => wraddr_end_out[5]~reg0.ENA
cs => wraddr_end_out[4]~reg0.ENA
cs => wraddr_end_out[3]~reg0.ENA
cs => wraddr_end_out[2]~reg0.ENA
cs => wraddr_end_out[1]~reg0.ENA
cs => wraddr_end_out[0]~reg0.ENA
cs => rdaddr_begin_out[15]~reg0.ENA
cs => rdaddr_begin_out[14]~reg0.ENA
cs => rdaddr_begin_out[13]~reg0.ENA
cs => rdaddr_begin_out[12]~reg0.ENA
cs => rdaddr_begin_out[11]~reg0.ENA
cs => rdaddr_begin_out[10]~reg0.ENA
cs => rdaddr_begin_out[9]~reg0.ENA
cs => rdaddr_begin_out[8]~reg0.ENA
cs => rdaddr_begin_out[7]~reg0.ENA
cs => rdaddr_begin_out[6]~reg0.ENA
cs => rdaddr_begin_out[5]~reg0.ENA
cs => rdaddr_begin_out[4]~reg0.ENA
cs => rdaddr_begin_out[3]~reg0.ENA
cs => rdaddr_begin_out[2]~reg0.ENA
cs => rdaddr_begin_out[1]~reg0.ENA
cs => rdaddr_begin_out[0]~reg0.ENA
cs => rdaddr_end_out[15]~reg0.ENA
cs => rdaddr_end_out[14]~reg0.ENA
cs => rdaddr_end_out[13]~reg0.ENA
cs => rdaddr_end_out[12]~reg0.ENA
cs => rdaddr_end_out[11]~reg0.ENA
cs => rdaddr_end_out[10]~reg0.ENA
cs => rdaddr_end_out[9]~reg0.ENA
cs => rdaddr_end_out[8]~reg0.ENA
cs => rdaddr_end_out[7]~reg0.ENA
cs => rdaddr_end_out[6]~reg0.ENA
cs => rdaddr_end_out[5]~reg0.ENA
cs => rdaddr_end_out[4]~reg0.ENA
cs => rdaddr_end_out[3]~reg0.ENA
cs => rdaddr_end_out[2]~reg0.ENA
cs => rdaddr_end_out[1]~reg0.ENA
cs => rdaddr_end_out[0]~reg0.ENA
cs => pre_fifoclr_out~reg0.ENA
wr_sdram => wr_out~reg0.DATAIN
rd_sdram => rd_out~reg0.DATAIN
wraddr_begin[0] => wraddr_begin_out[0]~reg0.DATAIN
wraddr_begin[1] => wraddr_begin_out[1]~reg0.DATAIN
wraddr_begin[2] => wraddr_begin_out[2]~reg0.DATAIN
wraddr_begin[3] => wraddr_begin_out[3]~reg0.DATAIN
wraddr_begin[4] => wraddr_begin_out[4]~reg0.DATAIN
wraddr_begin[5] => wraddr_begin_out[5]~reg0.DATAIN
wraddr_begin[6] => wraddr_begin_out[6]~reg0.DATAIN
wraddr_begin[7] => wraddr_begin_out[7]~reg0.DATAIN
wraddr_begin[8] => wraddr_begin_out[8]~reg0.DATAIN
wraddr_begin[9] => wraddr_begin_out[9]~reg0.DATAIN
wraddr_begin[10] => wraddr_begin_out[10]~reg0.DATAIN
wraddr_begin[11] => wraddr_begin_out[11]~reg0.DATAIN
wraddr_begin[12] => wraddr_begin_out[12]~reg0.DATAIN
wraddr_begin[13] => wraddr_begin_out[13]~reg0.DATAIN
wraddr_begin[14] => wraddr_begin_out[14]~reg0.DATAIN
wraddr_begin[15] => wraddr_begin_out[15]~reg0.DATAIN
wraddr_end[0] => wraddr_end_out[0]~reg0.DATAIN
wraddr_end[1] => wraddr_end_out[1]~reg0.DATAIN
wraddr_end[2] => wraddr_end_out[2]~reg0.DATAIN
wraddr_end[3] => wraddr_end_out[3]~reg0.DATAIN
wraddr_end[4] => wraddr_end_out[4]~reg0.DATAIN
wraddr_end[5] => wraddr_end_out[5]~reg0.DATAIN
wraddr_end[6] => wraddr_end_out[6]~reg0.DATAIN
wraddr_end[7] => wraddr_end_out[7]~reg0.DATAIN
wraddr_end[8] => wraddr_end_out[8]~reg0.DATAIN
wraddr_end[9] => wraddr_end_out[9]~reg0.DATAIN
wraddr_end[10] => wraddr_end_out[10]~reg0.DATAIN
wraddr_end[11] => wraddr_end_out[11]~reg0.DATAIN
wraddr_end[12] => wraddr_end_out[12]~reg0.DATAIN
wraddr_end[13] => wraddr_end_out[13]~reg0.DATAIN
wraddr_end[14] => wraddr_end_out[14]~reg0.DATAIN
wraddr_end[15] => wraddr_end_out[15]~reg0.DATAIN
rdaddr_begin[0] => rdaddr_begin_out[0]~reg0.DATAIN
rdaddr_begin[1] => rdaddr_begin_out[1]~reg0.DATAIN
rdaddr_begin[2] => rdaddr_begin_out[2]~reg0.DATAIN
rdaddr_begin[3] => rdaddr_begin_out[3]~reg0.DATAIN
rdaddr_begin[4] => rdaddr_begin_out[4]~reg0.DATAIN
rdaddr_begin[5] => rdaddr_begin_out[5]~reg0.DATAIN
rdaddr_begin[6] => rdaddr_begin_out[6]~reg0.DATAIN
rdaddr_begin[7] => rdaddr_begin_out[7]~reg0.DATAIN
rdaddr_begin[8] => rdaddr_begin_out[8]~reg0.DATAIN
rdaddr_begin[9] => rdaddr_begin_out[9]~reg0.DATAIN
rdaddr_begin[10] => rdaddr_begin_out[10]~reg0.DATAIN
rdaddr_begin[11] => rdaddr_begin_out[11]~reg0.DATAIN
rdaddr_begin[12] => rdaddr_begin_out[12]~reg0.DATAIN
rdaddr_begin[13] => rdaddr_begin_out[13]~reg0.DATAIN
rdaddr_begin[14] => rdaddr_begin_out[14]~reg0.DATAIN
rdaddr_begin[15] => rdaddr_begin_out[15]~reg0.DATAIN
rdaddr_end[0] => rdaddr_end_out[0]~reg0.DATAIN
rdaddr_end[1] => rdaddr_end_out[1]~reg0.DATAIN
rdaddr_end[2] => rdaddr_end_out[2]~reg0.DATAIN
rdaddr_end[3] => rdaddr_end_out[3]~reg0.DATAIN
rdaddr_end[4] => rdaddr_end_out[4]~reg0.DATAIN
rdaddr_end[5] => rdaddr_end_out[5]~reg0.DATAIN
rdaddr_end[6] => rdaddr_end_out[6]~reg0.DATAIN
rdaddr_end[7] => rdaddr_end_out[7]~reg0.DATAIN
rdaddr_end[8] => rdaddr_end_out[8]~reg0.DATAIN
rdaddr_end[9] => rdaddr_end_out[9]~reg0.DATAIN
rdaddr_end[10] => rdaddr_end_out[10]~reg0.DATAIN
rdaddr_end[11] => rdaddr_end_out[11]~reg0.DATAIN
rdaddr_end[12] => rdaddr_end_out[12]~reg0.DATAIN
rdaddr_end[13] => rdaddr_end_out[13]~reg0.DATAIN
rdaddr_end[14] => rdaddr_end_out[14]~reg0.DATAIN
rdaddr_end[15] => rdaddr_end_out[15]~reg0.DATAIN
pre_fifoclr => pre_fifoclr_out~reg0.DATAIN
post_fifoclr => post_fifoclr_out~reg0.DATAIN
wr_out <= wr_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_out <= rd_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[0] <= wraddr_begin_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[1] <= wraddr_begin_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[2] <= wraddr_begin_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[3] <= wraddr_begin_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[4] <= wraddr_begin_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[5] <= wraddr_begin_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[6] <= wraddr_begin_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[7] <= wraddr_begin_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[8] <= wraddr_begin_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[9] <= wraddr_begin_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[10] <= wraddr_begin_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[11] <= wraddr_begin_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[12] <= wraddr_begin_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[13] <= wraddr_begin_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[14] <= wraddr_begin_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_begin_out[15] <= wraddr_begin_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[0] <= wraddr_end_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[1] <= wraddr_end_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[2] <= wraddr_end_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[3] <= wraddr_end_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[4] <= wraddr_end_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[5] <= wraddr_end_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[6] <= wraddr_end_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[7] <= wraddr_end_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[8] <= wraddr_end_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[9] <= wraddr_end_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[10] <= wraddr_end_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[11] <= wraddr_end_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[12] <= wraddr_end_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[13] <= wraddr_end_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[14] <= wraddr_end_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddr_end_out[15] <= wraddr_end_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[0] <= rdaddr_begin_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[1] <= rdaddr_begin_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[2] <= rdaddr_begin_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[3] <= rdaddr_begin_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[4] <= rdaddr_begin_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[5] <= rdaddr_begin_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[6] <= rdaddr_begin_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[7] <= rdaddr_begin_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[8] <= rdaddr_begin_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[9] <= rdaddr_begin_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[10] <= rdaddr_begin_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[11] <= rdaddr_begin_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[12] <= rdaddr_begin_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[13] <= rdaddr_begin_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[14] <= rdaddr_begin_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_begin_out[15] <= rdaddr_begin_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[0] <= rdaddr_end_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[1] <= rdaddr_end_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[2] <= rdaddr_end_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[3] <= rdaddr_end_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[4] <= rdaddr_end_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[5] <= rdaddr_end_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[6] <= rdaddr_end_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[7] <= rdaddr_end_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[8] <= rdaddr_end_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[9] <= rdaddr_end_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[10] <= rdaddr_end_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[11] <= rdaddr_end_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[12] <= rdaddr_end_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[13] <= rdaddr_end_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[14] <= rdaddr_end_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr_end_out[15] <= rdaddr_end_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pre_fifoclr_out <= pre_fifoclr_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
post_fifoclr_out <= post_fifoclr_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|ChannelCh:inst2
channel_contant[0] => Equal0.IN7
channel_contant[1] => Equal0.IN6
channel_contant[2] => Equal0.IN5
channel_contant[3] => Equal0.IN4
channel_contant[4] => Equal0.IN3
channel_contant[5] => Equal0.IN2
channel_contant[6] => Equal0.IN1
channel_contant[7] => Equal0.IN0
channel_in[0] => Equal0.IN15
channel_in[1] => Equal0.IN14
channel_in[2] => Equal0.IN13
channel_in[3] => Equal0.IN12
channel_in[4] => Equal0.IN11
channel_in[5] => Equal0.IN10
channel_in[6] => Equal0.IN9
channel_in[7] => Equal0.IN8
channel_cs <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47
aclr => aclr~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_9ol1:auto_generated.aclr
data[0] => dcfifo_9ol1:auto_generated.data[0]
data[1] => dcfifo_9ol1:auto_generated.data[1]
data[2] => dcfifo_9ol1:auto_generated.data[2]
data[3] => dcfifo_9ol1:auto_generated.data[3]
data[4] => dcfifo_9ol1:auto_generated.data[4]
data[5] => dcfifo_9ol1:auto_generated.data[5]
data[6] => dcfifo_9ol1:auto_generated.data[6]
data[7] => dcfifo_9ol1:auto_generated.data[7]
data[8] => dcfifo_9ol1:auto_generated.data[8]
data[9] => dcfifo_9ol1:auto_generated.data[9]
data[10] => dcfifo_9ol1:auto_generated.data[10]
data[11] => dcfifo_9ol1:auto_generated.data[11]
data[12] => dcfifo_9ol1:auto_generated.data[12]
data[13] => dcfifo_9ol1:auto_generated.data[13]
data[14] => dcfifo_9ol1:auto_generated.data[14]
data[15] => dcfifo_9ol1:auto_generated.data[15]
data[16] => dcfifo_9ol1:auto_generated.data[16]
data[17] => dcfifo_9ol1:auto_generated.data[17]
data[18] => dcfifo_9ol1:auto_generated.data[18]
data[19] => dcfifo_9ol1:auto_generated.data[19]
data[20] => dcfifo_9ol1:auto_generated.data[20]
data[21] => dcfifo_9ol1:auto_generated.data[21]
data[22] => dcfifo_9ol1:auto_generated.data[22]
data[23] => dcfifo_9ol1:auto_generated.data[23]
data[24] => dcfifo_9ol1:auto_generated.data[24]
data[25] => dcfifo_9ol1:auto_generated.data[25]
data[26] => dcfifo_9ol1:auto_generated.data[26]
data[27] => dcfifo_9ol1:auto_generated.data[27]
data[28] => dcfifo_9ol1:auto_generated.data[28]
data[29] => dcfifo_9ol1:auto_generated.data[29]
data[30] => dcfifo_9ol1:auto_generated.data[30]
data[31] => dcfifo_9ol1:auto_generated.data[31]
q[0] <= dcfifo_9ol1:auto_generated.q[0]
q[1] <= dcfifo_9ol1:auto_generated.q[1]
q[2] <= dcfifo_9ol1:auto_generated.q[2]
q[3] <= dcfifo_9ol1:auto_generated.q[3]
q[4] <= dcfifo_9ol1:auto_generated.q[4]
q[5] <= dcfifo_9ol1:auto_generated.q[5]
q[6] <= dcfifo_9ol1:auto_generated.q[6]
q[7] <= dcfifo_9ol1:auto_generated.q[7]
q[8] <= dcfifo_9ol1:auto_generated.q[8]
q[9] <= dcfifo_9ol1:auto_generated.q[9]
q[10] <= dcfifo_9ol1:auto_generated.q[10]
q[11] <= dcfifo_9ol1:auto_generated.q[11]
q[12] <= dcfifo_9ol1:auto_generated.q[12]
q[13] <= dcfifo_9ol1:auto_generated.q[13]
q[14] <= dcfifo_9ol1:auto_generated.q[14]
q[15] <= dcfifo_9ol1:auto_generated.q[15]
rdclk => dcfifo_9ol1:auto_generated.rdclk
rdempty <= dcfifo_9ol1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_9ol1:auto_generated.rdreq
rdusedw[0] <= dcfifo_9ol1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_9ol1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_9ol1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_9ol1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_9ol1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_9ol1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_9ol1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_9ol1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_9ol1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_9ol1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_9ol1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_9ol1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_9ol1:auto_generated.rdusedw[12]
rdusedw[13] <= dcfifo_9ol1:auto_generated.rdusedw[13]
wrclk => dcfifo_9ol1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_9ol1:auto_generated.wrfull
wrreq => dcfifo_9ol1:auto_generated.wrreq
wrusedw[0] <= dcfifo_9ol1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_9ol1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_9ol1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_9ol1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_9ol1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_9ol1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_9ol1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_9ol1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_9ol1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_9ol1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_9ol1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_9ol1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_9ol1:auto_generated.wrusedw[12]


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated
aclr => a_graycounter_khc:wrptr_g1p.aclr
data[0] => altsyncram_4ou:fifo_ram.data_a[0]
data[1] => altsyncram_4ou:fifo_ram.data_a[1]
data[2] => altsyncram_4ou:fifo_ram.data_a[2]
data[3] => altsyncram_4ou:fifo_ram.data_a[3]
data[4] => altsyncram_4ou:fifo_ram.data_a[4]
data[5] => altsyncram_4ou:fifo_ram.data_a[5]
data[6] => altsyncram_4ou:fifo_ram.data_a[6]
data[7] => altsyncram_4ou:fifo_ram.data_a[7]
data[8] => altsyncram_4ou:fifo_ram.data_a[8]
data[9] => altsyncram_4ou:fifo_ram.data_a[9]
data[10] => altsyncram_4ou:fifo_ram.data_a[10]
data[11] => altsyncram_4ou:fifo_ram.data_a[11]
data[12] => altsyncram_4ou:fifo_ram.data_a[12]
data[13] => altsyncram_4ou:fifo_ram.data_a[13]
data[14] => altsyncram_4ou:fifo_ram.data_a[14]
data[15] => altsyncram_4ou:fifo_ram.data_a[15]
data[16] => altsyncram_4ou:fifo_ram.data_a[16]
data[17] => altsyncram_4ou:fifo_ram.data_a[17]
data[18] => altsyncram_4ou:fifo_ram.data_a[18]
data[19] => altsyncram_4ou:fifo_ram.data_a[19]
data[20] => altsyncram_4ou:fifo_ram.data_a[20]
data[21] => altsyncram_4ou:fifo_ram.data_a[21]
data[22] => altsyncram_4ou:fifo_ram.data_a[22]
data[23] => altsyncram_4ou:fifo_ram.data_a[23]
data[24] => altsyncram_4ou:fifo_ram.data_a[24]
data[25] => altsyncram_4ou:fifo_ram.data_a[25]
data[26] => altsyncram_4ou:fifo_ram.data_a[26]
data[27] => altsyncram_4ou:fifo_ram.data_a[27]
data[28] => altsyncram_4ou:fifo_ram.data_a[28]
data[29] => altsyncram_4ou:fifo_ram.data_a[29]
data[30] => altsyncram_4ou:fifo_ram.data_a[30]
data[31] => altsyncram_4ou:fifo_ram.data_a[31]
q[0] <= altsyncram_4ou:fifo_ram.q_b[0]
q[1] <= altsyncram_4ou:fifo_ram.q_b[1]
q[2] <= altsyncram_4ou:fifo_ram.q_b[2]
q[3] <= altsyncram_4ou:fifo_ram.q_b[3]
q[4] <= altsyncram_4ou:fifo_ram.q_b[4]
q[5] <= altsyncram_4ou:fifo_ram.q_b[5]
q[6] <= altsyncram_4ou:fifo_ram.q_b[6]
q[7] <= altsyncram_4ou:fifo_ram.q_b[7]
q[8] <= altsyncram_4ou:fifo_ram.q_b[8]
q[9] <= altsyncram_4ou:fifo_ram.q_b[9]
q[10] <= altsyncram_4ou:fifo_ram.q_b[10]
q[11] <= altsyncram_4ou:fifo_ram.q_b[11]
q[12] <= altsyncram_4ou:fifo_ram.q_b[12]
q[13] <= altsyncram_4ou:fifo_ram.q_b[13]
q[14] <= altsyncram_4ou:fifo_ram.q_b[14]
q[15] <= altsyncram_4ou:fifo_ram.q_b[15]
rdclk => a_graycounter_ta6:rdptr_g1p.clock
rdclk => altsyncram_4ou:fifo_ram.clock1
rdclk => dffpipe_oec:rs_brp.clock
rdclk => dffpipe_nec:rs_bwp.clock
rdclk => alt_synch_pipe_udb:rs_dgwp.clock
rdclk => cntr_jkb:cntr_b.clock
rdclk => p0addr.CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_khc:wrptr_g1p.clock
wrclk => altsyncram_4ou:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_re9:ws_brp.clock
wrclk => dffpipe_re9:ws_bwp.clock
wrclk => alt_synch_pipe_2e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= dffpipe_8d9:wrfull_reg.q[0]


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|a_gray2bin_peb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|a_gray2bin_peb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|a_gray2bin_peb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|a_gray2bin_peb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|a_graycounter_ta6:rdptr_g1p
clock => counter6a[12].CLK
clock => counter6a[11].CLK
clock => counter6a[10].CLK
clock => counter6a[9].CLK
clock => counter6a[8].CLK
clock => counter6a[7].CLK
clock => counter6a[6].CLK
clock => counter6a[5].CLK
clock => counter6a[4].CLK
clock => counter6a[3].CLK
clock => counter6a[2].CLK
clock => counter6a[1].CLK
clock => counter6a[0].CLK
clock => parity5.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter6a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|a_graycounter_khc:wrptr_g1p
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => counter7a4.CLK
clock => counter7a5.CLK
clock => counter7a6.CLK
clock => counter7a7.CLK
clock => counter7a8.CLK
clock => counter7a9.CLK
clock => counter7a10.CLK
clock => counter7a11.CLK
clock => counter7a12.CLK
clock => parity8.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter7a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter7a12.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|altsyncram_4ou:fifo_ram
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[9] => ram_block9a10.PORTAADDR9
address_a[9] => ram_block9a11.PORTAADDR9
address_a[9] => ram_block9a12.PORTAADDR9
address_a[9] => ram_block9a13.PORTAADDR9
address_a[9] => ram_block9a14.PORTAADDR9
address_a[9] => ram_block9a15.PORTAADDR9
address_a[10] => ram_block9a0.PORTAADDR10
address_a[10] => ram_block9a1.PORTAADDR10
address_a[10] => ram_block9a2.PORTAADDR10
address_a[10] => ram_block9a3.PORTAADDR10
address_a[10] => ram_block9a4.PORTAADDR10
address_a[10] => ram_block9a5.PORTAADDR10
address_a[10] => ram_block9a6.PORTAADDR10
address_a[10] => ram_block9a7.PORTAADDR10
address_a[10] => ram_block9a8.PORTAADDR10
address_a[10] => ram_block9a9.PORTAADDR10
address_a[10] => ram_block9a10.PORTAADDR10
address_a[10] => ram_block9a11.PORTAADDR10
address_a[10] => ram_block9a12.PORTAADDR10
address_a[10] => ram_block9a13.PORTAADDR10
address_a[10] => ram_block9a14.PORTAADDR10
address_a[10] => ram_block9a15.PORTAADDR10
address_a[11] => ram_block9a0.PORTAADDR11
address_a[11] => ram_block9a1.PORTAADDR11
address_a[11] => ram_block9a2.PORTAADDR11
address_a[11] => ram_block9a3.PORTAADDR11
address_a[11] => ram_block9a4.PORTAADDR11
address_a[11] => ram_block9a5.PORTAADDR11
address_a[11] => ram_block9a6.PORTAADDR11
address_a[11] => ram_block9a7.PORTAADDR11
address_a[11] => ram_block9a8.PORTAADDR11
address_a[11] => ram_block9a9.PORTAADDR11
address_a[11] => ram_block9a10.PORTAADDR11
address_a[11] => ram_block9a11.PORTAADDR11
address_a[11] => ram_block9a12.PORTAADDR11
address_a[11] => ram_block9a13.PORTAADDR11
address_a[11] => ram_block9a14.PORTAADDR11
address_a[11] => ram_block9a15.PORTAADDR11
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
address_b[10] => ram_block9a0.PORTBADDR10
address_b[10] => ram_block9a1.PORTBADDR10
address_b[10] => ram_block9a2.PORTBADDR10
address_b[10] => ram_block9a3.PORTBADDR10
address_b[10] => ram_block9a4.PORTBADDR10
address_b[10] => ram_block9a5.PORTBADDR10
address_b[10] => ram_block9a6.PORTBADDR10
address_b[10] => ram_block9a7.PORTBADDR10
address_b[10] => ram_block9a8.PORTBADDR10
address_b[10] => ram_block9a9.PORTBADDR10
address_b[10] => ram_block9a10.PORTBADDR10
address_b[10] => ram_block9a11.PORTBADDR10
address_b[10] => ram_block9a12.PORTBADDR10
address_b[10] => ram_block9a13.PORTBADDR10
address_b[10] => ram_block9a14.PORTBADDR10
address_b[10] => ram_block9a15.PORTBADDR10
address_b[11] => ram_block9a0.PORTBADDR11
address_b[11] => ram_block9a1.PORTBADDR11
address_b[11] => ram_block9a2.PORTBADDR11
address_b[11] => ram_block9a3.PORTBADDR11
address_b[11] => ram_block9a4.PORTBADDR11
address_b[11] => ram_block9a5.PORTBADDR11
address_b[11] => ram_block9a6.PORTBADDR11
address_b[11] => ram_block9a7.PORTBADDR11
address_b[11] => ram_block9a8.PORTBADDR11
address_b[11] => ram_block9a9.PORTBADDR11
address_b[11] => ram_block9a10.PORTBADDR11
address_b[11] => ram_block9a11.PORTBADDR11
address_b[11] => ram_block9a12.PORTBADDR11
address_b[11] => ram_block9a13.PORTBADDR11
address_b[11] => ram_block9a14.PORTBADDR11
address_b[11] => ram_block9a15.PORTBADDR11
address_b[12] => ram_block9a0.PORTBADDR12
address_b[12] => ram_block9a1.PORTBADDR12
address_b[12] => ram_block9a2.PORTBADDR12
address_b[12] => ram_block9a3.PORTBADDR12
address_b[12] => ram_block9a4.PORTBADDR12
address_b[12] => ram_block9a5.PORTBADDR12
address_b[12] => ram_block9a6.PORTBADDR12
address_b[12] => ram_block9a7.PORTBADDR12
address_b[12] => ram_block9a8.PORTBADDR12
address_b[12] => ram_block9a9.PORTBADDR12
address_b[12] => ram_block9a10.PORTBADDR12
address_b[12] => ram_block9a11.PORTBADDR12
address_b[12] => ram_block9a12.PORTBADDR12
address_b[12] => ram_block9a13.PORTBADDR12
address_b[12] => ram_block9a14.PORTBADDR12
address_b[12] => ram_block9a15.PORTBADDR12
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a0.PORTADATAIN1
data_a[17] => ram_block9a1.PORTADATAIN1
data_a[18] => ram_block9a2.PORTADATAIN1
data_a[19] => ram_block9a3.PORTADATAIN1
data_a[20] => ram_block9a4.PORTADATAIN1
data_a[21] => ram_block9a5.PORTADATAIN1
data_a[22] => ram_block9a6.PORTADATAIN1
data_a[23] => ram_block9a7.PORTADATAIN1
data_a[24] => ram_block9a8.PORTADATAIN1
data_a[25] => ram_block9a9.PORTADATAIN1
data_a[26] => ram_block9a10.PORTADATAIN1
data_a[27] => ram_block9a11.PORTADATAIN1
data_a[28] => ram_block9a12.PORTADATAIN1
data_a[29] => ram_block9a13.PORTADATAIN1
data_a[30] => ram_block9a14.PORTADATAIN1
data_a[31] => ram_block9a15.PORTADATAIN1
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe10a[0].CLK
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|dffpipe_oec:rs_brp
clock => dffe11a[13].CLK
clock => dffe11a[12].CLK
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[13].ACLR
clrn => dffe11a[12].ACLR
clrn => dffe11a[11].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe11a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe11a[13].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|dffpipe_nec:rs_bwp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|alt_synch_pipe_udb:rs_dgwp
clock => dffpipe_se9:dffpipe13.clock
clrn => dffpipe_se9:dffpipe13.clrn
d[0] => dffpipe_se9:dffpipe13.d[0]
d[1] => dffpipe_se9:dffpipe13.d[1]
d[2] => dffpipe_se9:dffpipe13.d[2]
d[3] => dffpipe_se9:dffpipe13.d[3]
d[4] => dffpipe_se9:dffpipe13.d[4]
d[5] => dffpipe_se9:dffpipe13.d[5]
d[6] => dffpipe_se9:dffpipe13.d[6]
d[7] => dffpipe_se9:dffpipe13.d[7]
d[8] => dffpipe_se9:dffpipe13.d[8]
d[9] => dffpipe_se9:dffpipe13.d[9]
d[10] => dffpipe_se9:dffpipe13.d[10]
d[11] => dffpipe_se9:dffpipe13.d[11]
d[12] => dffpipe_se9:dffpipe13.d[12]
q[0] <= dffpipe_se9:dffpipe13.q[0]
q[1] <= dffpipe_se9:dffpipe13.q[1]
q[2] <= dffpipe_se9:dffpipe13.q[2]
q[3] <= dffpipe_se9:dffpipe13.q[3]
q[4] <= dffpipe_se9:dffpipe13.q[4]
q[5] <= dffpipe_se9:dffpipe13.q[5]
q[6] <= dffpipe_se9:dffpipe13.q[6]
q[7] <= dffpipe_se9:dffpipe13.q[7]
q[8] <= dffpipe_se9:dffpipe13.q[8]
q[9] <= dffpipe_se9:dffpipe13.q[9]
q[10] <= dffpipe_se9:dffpipe13.q[10]
q[11] <= dffpipe_se9:dffpipe13.q[11]
q[12] <= dffpipe_se9:dffpipe13.q[12]


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|alt_synch_pipe_udb:rs_dgwp|dffpipe_se9:dffpipe13
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[12].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|dffpipe_re9:ws_brp
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|dffpipe_re9:ws_bwp
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
clock => dffpipe_te9:dffpipe18.clock
clrn => dffpipe_te9:dffpipe18.clrn
d[0] => dffpipe_te9:dffpipe18.d[0]
d[1] => dffpipe_te9:dffpipe18.d[1]
d[2] => dffpipe_te9:dffpipe18.d[2]
d[3] => dffpipe_te9:dffpipe18.d[3]
d[4] => dffpipe_te9:dffpipe18.d[4]
d[5] => dffpipe_te9:dffpipe18.d[5]
d[6] => dffpipe_te9:dffpipe18.d[6]
d[7] => dffpipe_te9:dffpipe18.d[7]
d[8] => dffpipe_te9:dffpipe18.d[8]
d[9] => dffpipe_te9:dffpipe18.d[9]
d[10] => dffpipe_te9:dffpipe18.d[10]
d[11] => dffpipe_te9:dffpipe18.d[11]
d[12] => dffpipe_te9:dffpipe18.d[12]
q[0] <= dffpipe_te9:dffpipe18.q[0]
q[1] <= dffpipe_te9:dffpipe18.q[1]
q[2] <= dffpipe_te9:dffpipe18.q[2]
q[3] <= dffpipe_te9:dffpipe18.q[3]
q[4] <= dffpipe_te9:dffpipe18.q[4]
q[5] <= dffpipe_te9:dffpipe18.q[5]
q[6] <= dffpipe_te9:dffpipe18.q[6]
q[7] <= dffpipe_te9:dffpipe18.q[7]
q[8] <= dffpipe_te9:dffpipe18.q[8]
q[9] <= dffpipe_te9:dffpipe18.q[9]
q[10] <= dffpipe_te9:dffpipe18.q[10]
q[11] <= dffpipe_te9:dffpipe18.q[11]
q[12] <= dffpipe_te9:dffpipe18.q[12]


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_te9:dffpipe18
clock => dffe19a[12].CLK
clock => dffe19a[11].CLK
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[12].CLK
clock => dffe20a[11].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[12].ACLR
clrn => dffe19a[11].ACLR
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[12].ACLR
clrn => dffe20a[11].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe20a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe20a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe20a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|cmpr_a46:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[12] => data_wire[8].IN0
datab[12] => data_wire[8].IN1


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|cmpr_a46:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[12] => data_wire[8].IN0
datab[12] => data_wire[8].IN1


|gige_transport_top|sdram_ctrl_blk:inst66|post_fifo:inst47|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9ol1:auto_generated|cntr_jkb:cntr_b
aclr => counter_reg_bit21a[0].ACLR
clock => counter_reg_bit21a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit21a[0].REGOUT


|gige_transport_top|sdram_ctrl_blk:inst66|data_convert_32to8_S:inst65
din[0] => dout[8].DATAIN
din[1] => dout[9].DATAIN
din[2] => dout[10].DATAIN
din[3] => dout[11].DATAIN
din[4] => dout[12].DATAIN
din[5] => dout[13].DATAIN
din[6] => dout[14].DATAIN
din[7] => dout[15].DATAIN
din[8] => dout[0].DATAIN
din[9] => dout[1].DATAIN
din[10] => dout[2].DATAIN
din[11] => dout[3].DATAIN
din[12] => dout[4].DATAIN
din[13] => dout[5].DATAIN
din[14] => dout[6].DATAIN
din[15] => dout[7].DATAIN
din[16] => dout[24].DATAIN
din[17] => dout[25].DATAIN
din[18] => dout[26].DATAIN
din[19] => dout[27].DATAIN
din[20] => dout[28].DATAIN
din[21] => dout[29].DATAIN
din[22] => dout[30].DATAIN
din[23] => dout[31].DATAIN
din[24] => dout[16].DATAIN
din[25] => dout[17].DATAIN
din[26] => dout[18].DATAIN
din[27] => dout[19].DATAIN
din[28] => dout[20].DATAIN
din[29] => dout[21].DATAIN
din[30] => dout[22].DATAIN
din[31] => dout[23].DATAIN
dout[0] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[24].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[25].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[26].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[27].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[28].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[29].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= din[30].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= din[31].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= din[22].DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= din[23].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_aol1:auto_generated.aclr
data[0] => dcfifo_aol1:auto_generated.data[0]
data[1] => dcfifo_aol1:auto_generated.data[1]
data[2] => dcfifo_aol1:auto_generated.data[2]
data[3] => dcfifo_aol1:auto_generated.data[3]
data[4] => dcfifo_aol1:auto_generated.data[4]
data[5] => dcfifo_aol1:auto_generated.data[5]
data[6] => dcfifo_aol1:auto_generated.data[6]
data[7] => dcfifo_aol1:auto_generated.data[7]
data[8] => dcfifo_aol1:auto_generated.data[8]
data[9] => dcfifo_aol1:auto_generated.data[9]
data[10] => dcfifo_aol1:auto_generated.data[10]
data[11] => dcfifo_aol1:auto_generated.data[11]
data[12] => dcfifo_aol1:auto_generated.data[12]
data[13] => dcfifo_aol1:auto_generated.data[13]
data[14] => dcfifo_aol1:auto_generated.data[14]
data[15] => dcfifo_aol1:auto_generated.data[15]
q[0] <= dcfifo_aol1:auto_generated.q[0]
q[1] <= dcfifo_aol1:auto_generated.q[1]
q[2] <= dcfifo_aol1:auto_generated.q[2]
q[3] <= dcfifo_aol1:auto_generated.q[3]
q[4] <= dcfifo_aol1:auto_generated.q[4]
q[5] <= dcfifo_aol1:auto_generated.q[5]
q[6] <= dcfifo_aol1:auto_generated.q[6]
q[7] <= dcfifo_aol1:auto_generated.q[7]
q[8] <= dcfifo_aol1:auto_generated.q[8]
q[9] <= dcfifo_aol1:auto_generated.q[9]
q[10] <= dcfifo_aol1:auto_generated.q[10]
q[11] <= dcfifo_aol1:auto_generated.q[11]
q[12] <= dcfifo_aol1:auto_generated.q[12]
q[13] <= dcfifo_aol1:auto_generated.q[13]
q[14] <= dcfifo_aol1:auto_generated.q[14]
q[15] <= dcfifo_aol1:auto_generated.q[15]
q[16] <= dcfifo_aol1:auto_generated.q[16]
q[17] <= dcfifo_aol1:auto_generated.q[17]
q[18] <= dcfifo_aol1:auto_generated.q[18]
q[19] <= dcfifo_aol1:auto_generated.q[19]
q[20] <= dcfifo_aol1:auto_generated.q[20]
q[21] <= dcfifo_aol1:auto_generated.q[21]
q[22] <= dcfifo_aol1:auto_generated.q[22]
q[23] <= dcfifo_aol1:auto_generated.q[23]
q[24] <= dcfifo_aol1:auto_generated.q[24]
q[25] <= dcfifo_aol1:auto_generated.q[25]
q[26] <= dcfifo_aol1:auto_generated.q[26]
q[27] <= dcfifo_aol1:auto_generated.q[27]
q[28] <= dcfifo_aol1:auto_generated.q[28]
q[29] <= dcfifo_aol1:auto_generated.q[29]
q[30] <= dcfifo_aol1:auto_generated.q[30]
q[31] <= dcfifo_aol1:auto_generated.q[31]
rdclk => dcfifo_aol1:auto_generated.rdclk
rdempty <= dcfifo_aol1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_aol1:auto_generated.rdreq
rdusedw[0] <= dcfifo_aol1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_aol1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_aol1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_aol1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_aol1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_aol1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_aol1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_aol1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_aol1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_aol1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_aol1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_aol1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_aol1:auto_generated.rdusedw[12]
wrclk => dcfifo_aol1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_aol1:auto_generated.wrfull
wrreq => dcfifo_aol1:auto_generated.wrreq
wrusedw[0] <= dcfifo_aol1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aol1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aol1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aol1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aol1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aol1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aol1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aol1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_aol1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_aol1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_aol1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_aol1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_aol1:auto_generated.wrusedw[12]
wrusedw[13] <= dcfifo_aol1:auto_generated.wrusedw[13]


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated
aclr => a_graycounter_jhc:wrptr_g1p.aclr
aclr => cntr_l0e:cntr_b.aset
data[0] => altsyncram_5ou:fifo_ram.data_a[0]
data[1] => altsyncram_5ou:fifo_ram.data_a[1]
data[2] => altsyncram_5ou:fifo_ram.data_a[2]
data[3] => altsyncram_5ou:fifo_ram.data_a[3]
data[4] => altsyncram_5ou:fifo_ram.data_a[4]
data[5] => altsyncram_5ou:fifo_ram.data_a[5]
data[6] => altsyncram_5ou:fifo_ram.data_a[6]
data[7] => altsyncram_5ou:fifo_ram.data_a[7]
data[8] => altsyncram_5ou:fifo_ram.data_a[8]
data[9] => altsyncram_5ou:fifo_ram.data_a[9]
data[10] => altsyncram_5ou:fifo_ram.data_a[10]
data[11] => altsyncram_5ou:fifo_ram.data_a[11]
data[12] => altsyncram_5ou:fifo_ram.data_a[12]
data[13] => altsyncram_5ou:fifo_ram.data_a[13]
data[14] => altsyncram_5ou:fifo_ram.data_a[14]
data[15] => altsyncram_5ou:fifo_ram.data_a[15]
q[0] <= altsyncram_5ou:fifo_ram.q_b[0]
q[1] <= altsyncram_5ou:fifo_ram.q_b[1]
q[2] <= altsyncram_5ou:fifo_ram.q_b[2]
q[3] <= altsyncram_5ou:fifo_ram.q_b[3]
q[4] <= altsyncram_5ou:fifo_ram.q_b[4]
q[5] <= altsyncram_5ou:fifo_ram.q_b[5]
q[6] <= altsyncram_5ou:fifo_ram.q_b[6]
q[7] <= altsyncram_5ou:fifo_ram.q_b[7]
q[8] <= altsyncram_5ou:fifo_ram.q_b[8]
q[9] <= altsyncram_5ou:fifo_ram.q_b[9]
q[10] <= altsyncram_5ou:fifo_ram.q_b[10]
q[11] <= altsyncram_5ou:fifo_ram.q_b[11]
q[12] <= altsyncram_5ou:fifo_ram.q_b[12]
q[13] <= altsyncram_5ou:fifo_ram.q_b[13]
q[14] <= altsyncram_5ou:fifo_ram.q_b[14]
q[15] <= altsyncram_5ou:fifo_ram.q_b[15]
q[16] <= altsyncram_5ou:fifo_ram.q_b[16]
q[17] <= altsyncram_5ou:fifo_ram.q_b[17]
q[18] <= altsyncram_5ou:fifo_ram.q_b[18]
q[19] <= altsyncram_5ou:fifo_ram.q_b[19]
q[20] <= altsyncram_5ou:fifo_ram.q_b[20]
q[21] <= altsyncram_5ou:fifo_ram.q_b[21]
q[22] <= altsyncram_5ou:fifo_ram.q_b[22]
q[23] <= altsyncram_5ou:fifo_ram.q_b[23]
q[24] <= altsyncram_5ou:fifo_ram.q_b[24]
q[25] <= altsyncram_5ou:fifo_ram.q_b[25]
q[26] <= altsyncram_5ou:fifo_ram.q_b[26]
q[27] <= altsyncram_5ou:fifo_ram.q_b[27]
q[28] <= altsyncram_5ou:fifo_ram.q_b[28]
q[29] <= altsyncram_5ou:fifo_ram.q_b[29]
q[30] <= altsyncram_5ou:fifo_ram.q_b[30]
q[31] <= altsyncram_5ou:fifo_ram.q_b[31]
rdclk => a_graycounter_ta6:rdptr_g1p.clock
rdclk => altsyncram_5ou:fifo_ram.clock1
rdclk => dffpipe_nec:rs_brp.clock
rdclk => dffpipe_nec:rs_bwp.clock
rdclk => alt_synch_pipe_vdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jhc:wrptr_g1p.clock
wrclk => altsyncram_5ou:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_re9:ws_brp.clock
wrclk => dffpipe_ve9:ws_bwp.clock
wrclk => alt_synch_pipe_3e8:ws_dgrp.clock
wrclk => cntr_l0e:cntr_b.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[13] <= dffpipe_8d9:wrfull_reg.q[0]


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|a_gray2bin_peb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|a_gray2bin_peb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|a_gray2bin_peb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|a_gray2bin_peb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|a_graycounter_ta6:rdptr_g1p
clock => counter6a[12].CLK
clock => counter6a[11].CLK
clock => counter6a[10].CLK
clock => counter6a[9].CLK
clock => counter6a[8].CLK
clock => counter6a[7].CLK
clock => counter6a[6].CLK
clock => counter6a[5].CLK
clock => counter6a[4].CLK
clock => counter6a[3].CLK
clock => counter6a[2].CLK
clock => counter6a[1].CLK
clock => counter6a[0].CLK
clock => parity5.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter6a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|a_graycounter_jhc:wrptr_g1p
clock => counter6a[12].CLK
clock => counter6a[11].CLK
clock => counter6a[10].CLK
clock => counter6a[9].CLK
clock => counter6a[8].CLK
clock => counter6a[7].CLK
clock => counter6a[6].CLK
clock => counter6a[5].CLK
clock => counter6a[4].CLK
clock => counter6a[3].CLK
clock => counter6a[2].CLK
clock => counter6a[1].CLK
clock => counter6a[0].CLK
clock => parity5.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter6a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|altsyncram_5ou:fifo_ram
address_a[0] => ram_block7a0.PORTAADDR
address_a[0] => ram_block7a1.PORTAADDR
address_a[0] => ram_block7a2.PORTAADDR
address_a[0] => ram_block7a3.PORTAADDR
address_a[0] => ram_block7a4.PORTAADDR
address_a[0] => ram_block7a5.PORTAADDR
address_a[0] => ram_block7a6.PORTAADDR
address_a[0] => ram_block7a7.PORTAADDR
address_a[0] => ram_block7a8.PORTAADDR
address_a[0] => ram_block7a9.PORTAADDR
address_a[0] => ram_block7a10.PORTAADDR
address_a[0] => ram_block7a11.PORTAADDR
address_a[0] => ram_block7a12.PORTAADDR
address_a[0] => ram_block7a13.PORTAADDR
address_a[0] => ram_block7a14.PORTAADDR
address_a[0] => ram_block7a15.PORTAADDR
address_a[1] => ram_block7a0.PORTAADDR1
address_a[1] => ram_block7a1.PORTAADDR1
address_a[1] => ram_block7a2.PORTAADDR1
address_a[1] => ram_block7a3.PORTAADDR1
address_a[1] => ram_block7a4.PORTAADDR1
address_a[1] => ram_block7a5.PORTAADDR1
address_a[1] => ram_block7a6.PORTAADDR1
address_a[1] => ram_block7a7.PORTAADDR1
address_a[1] => ram_block7a8.PORTAADDR1
address_a[1] => ram_block7a9.PORTAADDR1
address_a[1] => ram_block7a10.PORTAADDR1
address_a[1] => ram_block7a11.PORTAADDR1
address_a[1] => ram_block7a12.PORTAADDR1
address_a[1] => ram_block7a13.PORTAADDR1
address_a[1] => ram_block7a14.PORTAADDR1
address_a[1] => ram_block7a15.PORTAADDR1
address_a[2] => ram_block7a0.PORTAADDR2
address_a[2] => ram_block7a1.PORTAADDR2
address_a[2] => ram_block7a2.PORTAADDR2
address_a[2] => ram_block7a3.PORTAADDR2
address_a[2] => ram_block7a4.PORTAADDR2
address_a[2] => ram_block7a5.PORTAADDR2
address_a[2] => ram_block7a6.PORTAADDR2
address_a[2] => ram_block7a7.PORTAADDR2
address_a[2] => ram_block7a8.PORTAADDR2
address_a[2] => ram_block7a9.PORTAADDR2
address_a[2] => ram_block7a10.PORTAADDR2
address_a[2] => ram_block7a11.PORTAADDR2
address_a[2] => ram_block7a12.PORTAADDR2
address_a[2] => ram_block7a13.PORTAADDR2
address_a[2] => ram_block7a14.PORTAADDR2
address_a[2] => ram_block7a15.PORTAADDR2
address_a[3] => ram_block7a0.PORTAADDR3
address_a[3] => ram_block7a1.PORTAADDR3
address_a[3] => ram_block7a2.PORTAADDR3
address_a[3] => ram_block7a3.PORTAADDR3
address_a[3] => ram_block7a4.PORTAADDR3
address_a[3] => ram_block7a5.PORTAADDR3
address_a[3] => ram_block7a6.PORTAADDR3
address_a[3] => ram_block7a7.PORTAADDR3
address_a[3] => ram_block7a8.PORTAADDR3
address_a[3] => ram_block7a9.PORTAADDR3
address_a[3] => ram_block7a10.PORTAADDR3
address_a[3] => ram_block7a11.PORTAADDR3
address_a[3] => ram_block7a12.PORTAADDR3
address_a[3] => ram_block7a13.PORTAADDR3
address_a[3] => ram_block7a14.PORTAADDR3
address_a[3] => ram_block7a15.PORTAADDR3
address_a[4] => ram_block7a0.PORTAADDR4
address_a[4] => ram_block7a1.PORTAADDR4
address_a[4] => ram_block7a2.PORTAADDR4
address_a[4] => ram_block7a3.PORTAADDR4
address_a[4] => ram_block7a4.PORTAADDR4
address_a[4] => ram_block7a5.PORTAADDR4
address_a[4] => ram_block7a6.PORTAADDR4
address_a[4] => ram_block7a7.PORTAADDR4
address_a[4] => ram_block7a8.PORTAADDR4
address_a[4] => ram_block7a9.PORTAADDR4
address_a[4] => ram_block7a10.PORTAADDR4
address_a[4] => ram_block7a11.PORTAADDR4
address_a[4] => ram_block7a12.PORTAADDR4
address_a[4] => ram_block7a13.PORTAADDR4
address_a[4] => ram_block7a14.PORTAADDR4
address_a[4] => ram_block7a15.PORTAADDR4
address_a[5] => ram_block7a0.PORTAADDR5
address_a[5] => ram_block7a1.PORTAADDR5
address_a[5] => ram_block7a2.PORTAADDR5
address_a[5] => ram_block7a3.PORTAADDR5
address_a[5] => ram_block7a4.PORTAADDR5
address_a[5] => ram_block7a5.PORTAADDR5
address_a[5] => ram_block7a6.PORTAADDR5
address_a[5] => ram_block7a7.PORTAADDR5
address_a[5] => ram_block7a8.PORTAADDR5
address_a[5] => ram_block7a9.PORTAADDR5
address_a[5] => ram_block7a10.PORTAADDR5
address_a[5] => ram_block7a11.PORTAADDR5
address_a[5] => ram_block7a12.PORTAADDR5
address_a[5] => ram_block7a13.PORTAADDR5
address_a[5] => ram_block7a14.PORTAADDR5
address_a[5] => ram_block7a15.PORTAADDR5
address_a[6] => ram_block7a0.PORTAADDR6
address_a[6] => ram_block7a1.PORTAADDR6
address_a[6] => ram_block7a2.PORTAADDR6
address_a[6] => ram_block7a3.PORTAADDR6
address_a[6] => ram_block7a4.PORTAADDR6
address_a[6] => ram_block7a5.PORTAADDR6
address_a[6] => ram_block7a6.PORTAADDR6
address_a[6] => ram_block7a7.PORTAADDR6
address_a[6] => ram_block7a8.PORTAADDR6
address_a[6] => ram_block7a9.PORTAADDR6
address_a[6] => ram_block7a10.PORTAADDR6
address_a[6] => ram_block7a11.PORTAADDR6
address_a[6] => ram_block7a12.PORTAADDR6
address_a[6] => ram_block7a13.PORTAADDR6
address_a[6] => ram_block7a14.PORTAADDR6
address_a[6] => ram_block7a15.PORTAADDR6
address_a[7] => ram_block7a0.PORTAADDR7
address_a[7] => ram_block7a1.PORTAADDR7
address_a[7] => ram_block7a2.PORTAADDR7
address_a[7] => ram_block7a3.PORTAADDR7
address_a[7] => ram_block7a4.PORTAADDR7
address_a[7] => ram_block7a5.PORTAADDR7
address_a[7] => ram_block7a6.PORTAADDR7
address_a[7] => ram_block7a7.PORTAADDR7
address_a[7] => ram_block7a8.PORTAADDR7
address_a[7] => ram_block7a9.PORTAADDR7
address_a[7] => ram_block7a10.PORTAADDR7
address_a[7] => ram_block7a11.PORTAADDR7
address_a[7] => ram_block7a12.PORTAADDR7
address_a[7] => ram_block7a13.PORTAADDR7
address_a[7] => ram_block7a14.PORTAADDR7
address_a[7] => ram_block7a15.PORTAADDR7
address_a[8] => ram_block7a0.PORTAADDR8
address_a[8] => ram_block7a1.PORTAADDR8
address_a[8] => ram_block7a2.PORTAADDR8
address_a[8] => ram_block7a3.PORTAADDR8
address_a[8] => ram_block7a4.PORTAADDR8
address_a[8] => ram_block7a5.PORTAADDR8
address_a[8] => ram_block7a6.PORTAADDR8
address_a[8] => ram_block7a7.PORTAADDR8
address_a[8] => ram_block7a8.PORTAADDR8
address_a[8] => ram_block7a9.PORTAADDR8
address_a[8] => ram_block7a10.PORTAADDR8
address_a[8] => ram_block7a11.PORTAADDR8
address_a[8] => ram_block7a12.PORTAADDR8
address_a[8] => ram_block7a13.PORTAADDR8
address_a[8] => ram_block7a14.PORTAADDR8
address_a[8] => ram_block7a15.PORTAADDR8
address_a[9] => ram_block7a0.PORTAADDR9
address_a[9] => ram_block7a1.PORTAADDR9
address_a[9] => ram_block7a2.PORTAADDR9
address_a[9] => ram_block7a3.PORTAADDR9
address_a[9] => ram_block7a4.PORTAADDR9
address_a[9] => ram_block7a5.PORTAADDR9
address_a[9] => ram_block7a6.PORTAADDR9
address_a[9] => ram_block7a7.PORTAADDR9
address_a[9] => ram_block7a8.PORTAADDR9
address_a[9] => ram_block7a9.PORTAADDR9
address_a[9] => ram_block7a10.PORTAADDR9
address_a[9] => ram_block7a11.PORTAADDR9
address_a[9] => ram_block7a12.PORTAADDR9
address_a[9] => ram_block7a13.PORTAADDR9
address_a[9] => ram_block7a14.PORTAADDR9
address_a[9] => ram_block7a15.PORTAADDR9
address_a[10] => ram_block7a0.PORTAADDR10
address_a[10] => ram_block7a1.PORTAADDR10
address_a[10] => ram_block7a2.PORTAADDR10
address_a[10] => ram_block7a3.PORTAADDR10
address_a[10] => ram_block7a4.PORTAADDR10
address_a[10] => ram_block7a5.PORTAADDR10
address_a[10] => ram_block7a6.PORTAADDR10
address_a[10] => ram_block7a7.PORTAADDR10
address_a[10] => ram_block7a8.PORTAADDR10
address_a[10] => ram_block7a9.PORTAADDR10
address_a[10] => ram_block7a10.PORTAADDR10
address_a[10] => ram_block7a11.PORTAADDR10
address_a[10] => ram_block7a12.PORTAADDR10
address_a[10] => ram_block7a13.PORTAADDR10
address_a[10] => ram_block7a14.PORTAADDR10
address_a[10] => ram_block7a15.PORTAADDR10
address_a[11] => ram_block7a0.PORTAADDR11
address_a[11] => ram_block7a1.PORTAADDR11
address_a[11] => ram_block7a2.PORTAADDR11
address_a[11] => ram_block7a3.PORTAADDR11
address_a[11] => ram_block7a4.PORTAADDR11
address_a[11] => ram_block7a5.PORTAADDR11
address_a[11] => ram_block7a6.PORTAADDR11
address_a[11] => ram_block7a7.PORTAADDR11
address_a[11] => ram_block7a8.PORTAADDR11
address_a[11] => ram_block7a9.PORTAADDR11
address_a[11] => ram_block7a10.PORTAADDR11
address_a[11] => ram_block7a11.PORTAADDR11
address_a[11] => ram_block7a12.PORTAADDR11
address_a[11] => ram_block7a13.PORTAADDR11
address_a[11] => ram_block7a14.PORTAADDR11
address_a[11] => ram_block7a15.PORTAADDR11
address_a[12] => ram_block7a0.PORTAADDR12
address_a[12] => ram_block7a1.PORTAADDR12
address_a[12] => ram_block7a2.PORTAADDR12
address_a[12] => ram_block7a3.PORTAADDR12
address_a[12] => ram_block7a4.PORTAADDR12
address_a[12] => ram_block7a5.PORTAADDR12
address_a[12] => ram_block7a6.PORTAADDR12
address_a[12] => ram_block7a7.PORTAADDR12
address_a[12] => ram_block7a8.PORTAADDR12
address_a[12] => ram_block7a9.PORTAADDR12
address_a[12] => ram_block7a10.PORTAADDR12
address_a[12] => ram_block7a11.PORTAADDR12
address_a[12] => ram_block7a12.PORTAADDR12
address_a[12] => ram_block7a13.PORTAADDR12
address_a[12] => ram_block7a14.PORTAADDR12
address_a[12] => ram_block7a15.PORTAADDR12
address_b[0] => ram_block7a0.PORTBADDR
address_b[0] => ram_block7a1.PORTBADDR
address_b[0] => ram_block7a2.PORTBADDR
address_b[0] => ram_block7a3.PORTBADDR
address_b[0] => ram_block7a4.PORTBADDR
address_b[0] => ram_block7a5.PORTBADDR
address_b[0] => ram_block7a6.PORTBADDR
address_b[0] => ram_block7a7.PORTBADDR
address_b[0] => ram_block7a8.PORTBADDR
address_b[0] => ram_block7a9.PORTBADDR
address_b[0] => ram_block7a10.PORTBADDR
address_b[0] => ram_block7a11.PORTBADDR
address_b[0] => ram_block7a12.PORTBADDR
address_b[0] => ram_block7a13.PORTBADDR
address_b[0] => ram_block7a14.PORTBADDR
address_b[0] => ram_block7a15.PORTBADDR
address_b[1] => ram_block7a0.PORTBADDR1
address_b[1] => ram_block7a1.PORTBADDR1
address_b[1] => ram_block7a2.PORTBADDR1
address_b[1] => ram_block7a3.PORTBADDR1
address_b[1] => ram_block7a4.PORTBADDR1
address_b[1] => ram_block7a5.PORTBADDR1
address_b[1] => ram_block7a6.PORTBADDR1
address_b[1] => ram_block7a7.PORTBADDR1
address_b[1] => ram_block7a8.PORTBADDR1
address_b[1] => ram_block7a9.PORTBADDR1
address_b[1] => ram_block7a10.PORTBADDR1
address_b[1] => ram_block7a11.PORTBADDR1
address_b[1] => ram_block7a12.PORTBADDR1
address_b[1] => ram_block7a13.PORTBADDR1
address_b[1] => ram_block7a14.PORTBADDR1
address_b[1] => ram_block7a15.PORTBADDR1
address_b[2] => ram_block7a0.PORTBADDR2
address_b[2] => ram_block7a1.PORTBADDR2
address_b[2] => ram_block7a2.PORTBADDR2
address_b[2] => ram_block7a3.PORTBADDR2
address_b[2] => ram_block7a4.PORTBADDR2
address_b[2] => ram_block7a5.PORTBADDR2
address_b[2] => ram_block7a6.PORTBADDR2
address_b[2] => ram_block7a7.PORTBADDR2
address_b[2] => ram_block7a8.PORTBADDR2
address_b[2] => ram_block7a9.PORTBADDR2
address_b[2] => ram_block7a10.PORTBADDR2
address_b[2] => ram_block7a11.PORTBADDR2
address_b[2] => ram_block7a12.PORTBADDR2
address_b[2] => ram_block7a13.PORTBADDR2
address_b[2] => ram_block7a14.PORTBADDR2
address_b[2] => ram_block7a15.PORTBADDR2
address_b[3] => ram_block7a0.PORTBADDR3
address_b[3] => ram_block7a1.PORTBADDR3
address_b[3] => ram_block7a2.PORTBADDR3
address_b[3] => ram_block7a3.PORTBADDR3
address_b[3] => ram_block7a4.PORTBADDR3
address_b[3] => ram_block7a5.PORTBADDR3
address_b[3] => ram_block7a6.PORTBADDR3
address_b[3] => ram_block7a7.PORTBADDR3
address_b[3] => ram_block7a8.PORTBADDR3
address_b[3] => ram_block7a9.PORTBADDR3
address_b[3] => ram_block7a10.PORTBADDR3
address_b[3] => ram_block7a11.PORTBADDR3
address_b[3] => ram_block7a12.PORTBADDR3
address_b[3] => ram_block7a13.PORTBADDR3
address_b[3] => ram_block7a14.PORTBADDR3
address_b[3] => ram_block7a15.PORTBADDR3
address_b[4] => ram_block7a0.PORTBADDR4
address_b[4] => ram_block7a1.PORTBADDR4
address_b[4] => ram_block7a2.PORTBADDR4
address_b[4] => ram_block7a3.PORTBADDR4
address_b[4] => ram_block7a4.PORTBADDR4
address_b[4] => ram_block7a5.PORTBADDR4
address_b[4] => ram_block7a6.PORTBADDR4
address_b[4] => ram_block7a7.PORTBADDR4
address_b[4] => ram_block7a8.PORTBADDR4
address_b[4] => ram_block7a9.PORTBADDR4
address_b[4] => ram_block7a10.PORTBADDR4
address_b[4] => ram_block7a11.PORTBADDR4
address_b[4] => ram_block7a12.PORTBADDR4
address_b[4] => ram_block7a13.PORTBADDR4
address_b[4] => ram_block7a14.PORTBADDR4
address_b[4] => ram_block7a15.PORTBADDR4
address_b[5] => ram_block7a0.PORTBADDR5
address_b[5] => ram_block7a1.PORTBADDR5
address_b[5] => ram_block7a2.PORTBADDR5
address_b[5] => ram_block7a3.PORTBADDR5
address_b[5] => ram_block7a4.PORTBADDR5
address_b[5] => ram_block7a5.PORTBADDR5
address_b[5] => ram_block7a6.PORTBADDR5
address_b[5] => ram_block7a7.PORTBADDR5
address_b[5] => ram_block7a8.PORTBADDR5
address_b[5] => ram_block7a9.PORTBADDR5
address_b[5] => ram_block7a10.PORTBADDR5
address_b[5] => ram_block7a11.PORTBADDR5
address_b[5] => ram_block7a12.PORTBADDR5
address_b[5] => ram_block7a13.PORTBADDR5
address_b[5] => ram_block7a14.PORTBADDR5
address_b[5] => ram_block7a15.PORTBADDR5
address_b[6] => ram_block7a0.PORTBADDR6
address_b[6] => ram_block7a1.PORTBADDR6
address_b[6] => ram_block7a2.PORTBADDR6
address_b[6] => ram_block7a3.PORTBADDR6
address_b[6] => ram_block7a4.PORTBADDR6
address_b[6] => ram_block7a5.PORTBADDR6
address_b[6] => ram_block7a6.PORTBADDR6
address_b[6] => ram_block7a7.PORTBADDR6
address_b[6] => ram_block7a8.PORTBADDR6
address_b[6] => ram_block7a9.PORTBADDR6
address_b[6] => ram_block7a10.PORTBADDR6
address_b[6] => ram_block7a11.PORTBADDR6
address_b[6] => ram_block7a12.PORTBADDR6
address_b[6] => ram_block7a13.PORTBADDR6
address_b[6] => ram_block7a14.PORTBADDR6
address_b[6] => ram_block7a15.PORTBADDR6
address_b[7] => ram_block7a0.PORTBADDR7
address_b[7] => ram_block7a1.PORTBADDR7
address_b[7] => ram_block7a2.PORTBADDR7
address_b[7] => ram_block7a3.PORTBADDR7
address_b[7] => ram_block7a4.PORTBADDR7
address_b[7] => ram_block7a5.PORTBADDR7
address_b[7] => ram_block7a6.PORTBADDR7
address_b[7] => ram_block7a7.PORTBADDR7
address_b[7] => ram_block7a8.PORTBADDR7
address_b[7] => ram_block7a9.PORTBADDR7
address_b[7] => ram_block7a10.PORTBADDR7
address_b[7] => ram_block7a11.PORTBADDR7
address_b[7] => ram_block7a12.PORTBADDR7
address_b[7] => ram_block7a13.PORTBADDR7
address_b[7] => ram_block7a14.PORTBADDR7
address_b[7] => ram_block7a15.PORTBADDR7
address_b[8] => ram_block7a0.PORTBADDR8
address_b[8] => ram_block7a1.PORTBADDR8
address_b[8] => ram_block7a2.PORTBADDR8
address_b[8] => ram_block7a3.PORTBADDR8
address_b[8] => ram_block7a4.PORTBADDR8
address_b[8] => ram_block7a5.PORTBADDR8
address_b[8] => ram_block7a6.PORTBADDR8
address_b[8] => ram_block7a7.PORTBADDR8
address_b[8] => ram_block7a8.PORTBADDR8
address_b[8] => ram_block7a9.PORTBADDR8
address_b[8] => ram_block7a10.PORTBADDR8
address_b[8] => ram_block7a11.PORTBADDR8
address_b[8] => ram_block7a12.PORTBADDR8
address_b[8] => ram_block7a13.PORTBADDR8
address_b[8] => ram_block7a14.PORTBADDR8
address_b[8] => ram_block7a15.PORTBADDR8
address_b[9] => ram_block7a0.PORTBADDR9
address_b[9] => ram_block7a1.PORTBADDR9
address_b[9] => ram_block7a2.PORTBADDR9
address_b[9] => ram_block7a3.PORTBADDR9
address_b[9] => ram_block7a4.PORTBADDR9
address_b[9] => ram_block7a5.PORTBADDR9
address_b[9] => ram_block7a6.PORTBADDR9
address_b[9] => ram_block7a7.PORTBADDR9
address_b[9] => ram_block7a8.PORTBADDR9
address_b[9] => ram_block7a9.PORTBADDR9
address_b[9] => ram_block7a10.PORTBADDR9
address_b[9] => ram_block7a11.PORTBADDR9
address_b[9] => ram_block7a12.PORTBADDR9
address_b[9] => ram_block7a13.PORTBADDR9
address_b[9] => ram_block7a14.PORTBADDR9
address_b[9] => ram_block7a15.PORTBADDR9
address_b[10] => ram_block7a0.PORTBADDR10
address_b[10] => ram_block7a1.PORTBADDR10
address_b[10] => ram_block7a2.PORTBADDR10
address_b[10] => ram_block7a3.PORTBADDR10
address_b[10] => ram_block7a4.PORTBADDR10
address_b[10] => ram_block7a5.PORTBADDR10
address_b[10] => ram_block7a6.PORTBADDR10
address_b[10] => ram_block7a7.PORTBADDR10
address_b[10] => ram_block7a8.PORTBADDR10
address_b[10] => ram_block7a9.PORTBADDR10
address_b[10] => ram_block7a10.PORTBADDR10
address_b[10] => ram_block7a11.PORTBADDR10
address_b[10] => ram_block7a12.PORTBADDR10
address_b[10] => ram_block7a13.PORTBADDR10
address_b[10] => ram_block7a14.PORTBADDR10
address_b[10] => ram_block7a15.PORTBADDR10
address_b[11] => ram_block7a0.PORTBADDR11
address_b[11] => ram_block7a1.PORTBADDR11
address_b[11] => ram_block7a2.PORTBADDR11
address_b[11] => ram_block7a3.PORTBADDR11
address_b[11] => ram_block7a4.PORTBADDR11
address_b[11] => ram_block7a5.PORTBADDR11
address_b[11] => ram_block7a6.PORTBADDR11
address_b[11] => ram_block7a7.PORTBADDR11
address_b[11] => ram_block7a8.PORTBADDR11
address_b[11] => ram_block7a9.PORTBADDR11
address_b[11] => ram_block7a10.PORTBADDR11
address_b[11] => ram_block7a11.PORTBADDR11
address_b[11] => ram_block7a12.PORTBADDR11
address_b[11] => ram_block7a13.PORTBADDR11
address_b[11] => ram_block7a14.PORTBADDR11
address_b[11] => ram_block7a15.PORTBADDR11
addressstall_b => ram_block7a0.PORTBADDRSTALL
addressstall_b => ram_block7a1.PORTBADDRSTALL
addressstall_b => ram_block7a2.PORTBADDRSTALL
addressstall_b => ram_block7a3.PORTBADDRSTALL
addressstall_b => ram_block7a4.PORTBADDRSTALL
addressstall_b => ram_block7a5.PORTBADDRSTALL
addressstall_b => ram_block7a6.PORTBADDRSTALL
addressstall_b => ram_block7a7.PORTBADDRSTALL
addressstall_b => ram_block7a8.PORTBADDRSTALL
addressstall_b => ram_block7a9.PORTBADDRSTALL
addressstall_b => ram_block7a10.PORTBADDRSTALL
addressstall_b => ram_block7a11.PORTBADDRSTALL
addressstall_b => ram_block7a12.PORTBADDRSTALL
addressstall_b => ram_block7a13.PORTBADDRSTALL
addressstall_b => ram_block7a14.PORTBADDRSTALL
addressstall_b => ram_block7a15.PORTBADDRSTALL
clock0 => ram_block7a0.CLK0
clock0 => ram_block7a1.CLK0
clock0 => ram_block7a2.CLK0
clock0 => ram_block7a3.CLK0
clock0 => ram_block7a4.CLK0
clock0 => ram_block7a5.CLK0
clock0 => ram_block7a6.CLK0
clock0 => ram_block7a7.CLK0
clock0 => ram_block7a8.CLK0
clock0 => ram_block7a9.CLK0
clock0 => ram_block7a10.CLK0
clock0 => ram_block7a11.CLK0
clock0 => ram_block7a12.CLK0
clock0 => ram_block7a13.CLK0
clock0 => ram_block7a14.CLK0
clock0 => ram_block7a15.CLK0
clock1 => ram_block7a0.CLK1
clock1 => ram_block7a1.CLK1
clock1 => ram_block7a2.CLK1
clock1 => ram_block7a3.CLK1
clock1 => ram_block7a4.CLK1
clock1 => ram_block7a5.CLK1
clock1 => ram_block7a6.CLK1
clock1 => ram_block7a7.CLK1
clock1 => ram_block7a8.CLK1
clock1 => ram_block7a9.CLK1
clock1 => ram_block7a10.CLK1
clock1 => ram_block7a11.CLK1
clock1 => ram_block7a12.CLK1
clock1 => ram_block7a13.CLK1
clock1 => ram_block7a14.CLK1
clock1 => ram_block7a15.CLK1
data_a[0] => ram_block7a0.PORTADATAIN
data_a[1] => ram_block7a1.PORTADATAIN
data_a[2] => ram_block7a2.PORTADATAIN
data_a[3] => ram_block7a3.PORTADATAIN
data_a[4] => ram_block7a4.PORTADATAIN
data_a[5] => ram_block7a5.PORTADATAIN
data_a[6] => ram_block7a6.PORTADATAIN
data_a[7] => ram_block7a7.PORTADATAIN
data_a[8] => ram_block7a8.PORTADATAIN
data_a[9] => ram_block7a9.PORTADATAIN
data_a[10] => ram_block7a10.PORTADATAIN
data_a[11] => ram_block7a11.PORTADATAIN
data_a[12] => ram_block7a12.PORTADATAIN
data_a[13] => ram_block7a13.PORTADATAIN
data_a[14] => ram_block7a14.PORTADATAIN
data_a[15] => ram_block7a15.PORTADATAIN
q_b[0] <= ram_block7a0.PORTBDATAOUT
q_b[1] <= ram_block7a1.PORTBDATAOUT
q_b[2] <= ram_block7a2.PORTBDATAOUT
q_b[3] <= ram_block7a3.PORTBDATAOUT
q_b[4] <= ram_block7a4.PORTBDATAOUT
q_b[5] <= ram_block7a5.PORTBDATAOUT
q_b[6] <= ram_block7a6.PORTBDATAOUT
q_b[7] <= ram_block7a7.PORTBDATAOUT
q_b[8] <= ram_block7a8.PORTBDATAOUT
q_b[9] <= ram_block7a9.PORTBDATAOUT
q_b[10] <= ram_block7a10.PORTBDATAOUT
q_b[11] <= ram_block7a11.PORTBDATAOUT
q_b[12] <= ram_block7a12.PORTBDATAOUT
q_b[13] <= ram_block7a13.PORTBDATAOUT
q_b[14] <= ram_block7a14.PORTBDATAOUT
q_b[15] <= ram_block7a15.PORTBDATAOUT
q_b[16] <= ram_block7a0.PORTBDATAOUT1
q_b[17] <= ram_block7a1.PORTBDATAOUT1
q_b[18] <= ram_block7a2.PORTBDATAOUT1
q_b[19] <= ram_block7a3.PORTBDATAOUT1
q_b[20] <= ram_block7a4.PORTBDATAOUT1
q_b[21] <= ram_block7a5.PORTBDATAOUT1
q_b[22] <= ram_block7a6.PORTBDATAOUT1
q_b[23] <= ram_block7a7.PORTBDATAOUT1
q_b[24] <= ram_block7a8.PORTBDATAOUT1
q_b[25] <= ram_block7a9.PORTBDATAOUT1
q_b[26] <= ram_block7a10.PORTBDATAOUT1
q_b[27] <= ram_block7a11.PORTBDATAOUT1
q_b[28] <= ram_block7a12.PORTBDATAOUT1
q_b[29] <= ram_block7a13.PORTBDATAOUT1
q_b[30] <= ram_block7a14.PORTBDATAOUT1
q_b[31] <= ram_block7a15.PORTBDATAOUT1
wren_a => ram_block7a0.PORTAWE
wren_a => ram_block7a0.ENA0
wren_a => ram_block7a1.PORTAWE
wren_a => ram_block7a1.ENA0
wren_a => ram_block7a2.PORTAWE
wren_a => ram_block7a2.ENA0
wren_a => ram_block7a3.PORTAWE
wren_a => ram_block7a3.ENA0
wren_a => ram_block7a4.PORTAWE
wren_a => ram_block7a4.ENA0
wren_a => ram_block7a5.PORTAWE
wren_a => ram_block7a5.ENA0
wren_a => ram_block7a6.PORTAWE
wren_a => ram_block7a6.ENA0
wren_a => ram_block7a7.PORTAWE
wren_a => ram_block7a7.ENA0
wren_a => ram_block7a8.PORTAWE
wren_a => ram_block7a8.ENA0
wren_a => ram_block7a9.PORTAWE
wren_a => ram_block7a9.ENA0
wren_a => ram_block7a10.PORTAWE
wren_a => ram_block7a10.ENA0
wren_a => ram_block7a11.PORTAWE
wren_a => ram_block7a11.ENA0
wren_a => ram_block7a12.PORTAWE
wren_a => ram_block7a12.ENA0
wren_a => ram_block7a13.PORTAWE
wren_a => ram_block7a13.ENA0
wren_a => ram_block7a14.PORTAWE
wren_a => ram_block7a14.ENA0
wren_a => ram_block7a15.PORTAWE
wren_a => ram_block7a15.ENA0


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe10a[0].CLK
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|dffpipe_nec:rs_brp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|dffpipe_nec:rs_bwp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|alt_synch_pipe_vdb:rs_dgwp
clock => dffpipe_ue9:dffpipe8.clock
clrn => dffpipe_ue9:dffpipe8.clrn
d[0] => dffpipe_ue9:dffpipe8.d[0]
d[1] => dffpipe_ue9:dffpipe8.d[1]
d[2] => dffpipe_ue9:dffpipe8.d[2]
d[3] => dffpipe_ue9:dffpipe8.d[3]
d[4] => dffpipe_ue9:dffpipe8.d[4]
d[5] => dffpipe_ue9:dffpipe8.d[5]
d[6] => dffpipe_ue9:dffpipe8.d[6]
d[7] => dffpipe_ue9:dffpipe8.d[7]
d[8] => dffpipe_ue9:dffpipe8.d[8]
d[9] => dffpipe_ue9:dffpipe8.d[9]
d[10] => dffpipe_ue9:dffpipe8.d[10]
d[11] => dffpipe_ue9:dffpipe8.d[11]
d[12] => dffpipe_ue9:dffpipe8.d[12]
q[0] <= dffpipe_ue9:dffpipe8.q[0]
q[1] <= dffpipe_ue9:dffpipe8.q[1]
q[2] <= dffpipe_ue9:dffpipe8.q[2]
q[3] <= dffpipe_ue9:dffpipe8.q[3]
q[4] <= dffpipe_ue9:dffpipe8.q[4]
q[5] <= dffpipe_ue9:dffpipe8.q[5]
q[6] <= dffpipe_ue9:dffpipe8.q[6]
q[7] <= dffpipe_ue9:dffpipe8.q[7]
q[8] <= dffpipe_ue9:dffpipe8.q[8]
q[9] <= dffpipe_ue9:dffpipe8.q[9]
q[10] <= dffpipe_ue9:dffpipe8.q[10]
q[11] <= dffpipe_ue9:dffpipe8.q[11]
q[12] <= dffpipe_ue9:dffpipe8.q[12]


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_ue9:dffpipe8
clock => dffe10a[12].CLK
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[12].ACLR
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[12].ACLR
clrn => dffe9a[11].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe10a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe10a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|dffpipe_re9:ws_brp
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|dffpipe_ve9:ws_bwp
clock => dffe11a[13].CLK
clock => dffe11a[12].CLK
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[13].ACLR
clrn => dffe11a[12].ACLR
clrn => dffe11a[11].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe11a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe11a[13].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
clock => dffpipe_0f9:dffpipe12.clock
clrn => dffpipe_0f9:dffpipe12.clrn
d[0] => dffpipe_0f9:dffpipe12.d[0]
d[1] => dffpipe_0f9:dffpipe12.d[1]
d[2] => dffpipe_0f9:dffpipe12.d[2]
d[3] => dffpipe_0f9:dffpipe12.d[3]
d[4] => dffpipe_0f9:dffpipe12.d[4]
d[5] => dffpipe_0f9:dffpipe12.d[5]
d[6] => dffpipe_0f9:dffpipe12.d[6]
d[7] => dffpipe_0f9:dffpipe12.d[7]
d[8] => dffpipe_0f9:dffpipe12.d[8]
d[9] => dffpipe_0f9:dffpipe12.d[9]
d[10] => dffpipe_0f9:dffpipe12.d[10]
d[11] => dffpipe_0f9:dffpipe12.d[11]
d[12] => dffpipe_0f9:dffpipe12.d[12]
q[0] <= dffpipe_0f9:dffpipe12.q[0]
q[1] <= dffpipe_0f9:dffpipe12.q[1]
q[2] <= dffpipe_0f9:dffpipe12.q[2]
q[3] <= dffpipe_0f9:dffpipe12.q[3]
q[4] <= dffpipe_0f9:dffpipe12.q[4]
q[5] <= dffpipe_0f9:dffpipe12.q[5]
q[6] <= dffpipe_0f9:dffpipe12.q[6]
q[7] <= dffpipe_0f9:dffpipe12.q[7]
q[8] <= dffpipe_0f9:dffpipe12.q[8]
q[9] <= dffpipe_0f9:dffpipe12.q[9]
q[10] <= dffpipe_0f9:dffpipe12.q[10]
q[11] <= dffpipe_0f9:dffpipe12.q[11]
q[12] <= dffpipe_0f9:dffpipe12.q[12]


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_0f9:dffpipe12
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|cmpr_a46:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[12] => data_wire[8].IN0
datab[12] => data_wire[8].IN1


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|cmpr_a46:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[12] => data_wire[8].IN0
datab[12] => data_wire[8].IN1


|gige_transport_top|sdram_ctrl_blk:inst66|pre_fifo:inst68|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aol1:auto_generated|cntr_l0e:cntr_b
aset => counter_reg_bit15a[0].ALOAD
clock => counter_reg_bit15a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|PLL_SDRAM:inst26
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|gige_transport_top|PLL_SDRAM:inst26|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|gige_transport_top|RdSetFifoCon:inst14
clk => en_out~reg0.CLK
reset_n => en_out~reg0.ACLR
fifo_num[0] => LessThan0.IN22
fifo_num[1] => LessThan0.IN21
fifo_num[2] => LessThan0.IN20
fifo_num[3] => LessThan0.IN19
fifo_num[4] => LessThan0.IN18
fifo_num[5] => LessThan0.IN17
fifo_num[6] => LessThan0.IN16
fifo_num[7] => LessThan0.IN15
fifo_num[8] => LessThan0.IN14
fifo_num[9] => LessThan0.IN13
fifo_num[10] => LessThan0.IN12
en_out <= en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_RAM_IN:inst53
aclr => aclr~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_3ro1:auto_generated.aclr
data[0] => dcfifo_3ro1:auto_generated.data[0]
data[1] => dcfifo_3ro1:auto_generated.data[1]
data[2] => dcfifo_3ro1:auto_generated.data[2]
data[3] => dcfifo_3ro1:auto_generated.data[3]
data[4] => dcfifo_3ro1:auto_generated.data[4]
data[5] => dcfifo_3ro1:auto_generated.data[5]
data[6] => dcfifo_3ro1:auto_generated.data[6]
data[7] => dcfifo_3ro1:auto_generated.data[7]
data[8] => dcfifo_3ro1:auto_generated.data[8]
data[9] => dcfifo_3ro1:auto_generated.data[9]
data[10] => dcfifo_3ro1:auto_generated.data[10]
data[11] => dcfifo_3ro1:auto_generated.data[11]
data[12] => dcfifo_3ro1:auto_generated.data[12]
data[13] => dcfifo_3ro1:auto_generated.data[13]
data[14] => dcfifo_3ro1:auto_generated.data[14]
data[15] => dcfifo_3ro1:auto_generated.data[15]
data[16] => dcfifo_3ro1:auto_generated.data[16]
data[17] => dcfifo_3ro1:auto_generated.data[17]
data[18] => dcfifo_3ro1:auto_generated.data[18]
data[19] => dcfifo_3ro1:auto_generated.data[19]
data[20] => dcfifo_3ro1:auto_generated.data[20]
data[21] => dcfifo_3ro1:auto_generated.data[21]
data[22] => dcfifo_3ro1:auto_generated.data[22]
data[23] => dcfifo_3ro1:auto_generated.data[23]
data[24] => dcfifo_3ro1:auto_generated.data[24]
data[25] => dcfifo_3ro1:auto_generated.data[25]
data[26] => dcfifo_3ro1:auto_generated.data[26]
data[27] => dcfifo_3ro1:auto_generated.data[27]
data[28] => dcfifo_3ro1:auto_generated.data[28]
data[29] => dcfifo_3ro1:auto_generated.data[29]
data[30] => dcfifo_3ro1:auto_generated.data[30]
data[31] => dcfifo_3ro1:auto_generated.data[31]
q[0] <= dcfifo_3ro1:auto_generated.q[0]
q[1] <= dcfifo_3ro1:auto_generated.q[1]
q[2] <= dcfifo_3ro1:auto_generated.q[2]
q[3] <= dcfifo_3ro1:auto_generated.q[3]
q[4] <= dcfifo_3ro1:auto_generated.q[4]
q[5] <= dcfifo_3ro1:auto_generated.q[5]
q[6] <= dcfifo_3ro1:auto_generated.q[6]
q[7] <= dcfifo_3ro1:auto_generated.q[7]
q[8] <= dcfifo_3ro1:auto_generated.q[8]
q[9] <= dcfifo_3ro1:auto_generated.q[9]
q[10] <= dcfifo_3ro1:auto_generated.q[10]
q[11] <= dcfifo_3ro1:auto_generated.q[11]
q[12] <= dcfifo_3ro1:auto_generated.q[12]
q[13] <= dcfifo_3ro1:auto_generated.q[13]
q[14] <= dcfifo_3ro1:auto_generated.q[14]
q[15] <= dcfifo_3ro1:auto_generated.q[15]
rdclk => dcfifo_3ro1:auto_generated.rdclk
rdempty <= dcfifo_3ro1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_3ro1:auto_generated.rdreq
rdusedw[0] <= dcfifo_3ro1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3ro1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3ro1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3ro1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3ro1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3ro1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_3ro1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_3ro1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_3ro1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_3ro1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_3ro1:auto_generated.rdusedw[10]
wrclk => dcfifo_3ro1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_3ro1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated
aclr => a_graycounter_hhc:wrptr_g1p.aclr
data[0] => altsyncram_fi01:fifo_ram.data_a[0]
data[1] => altsyncram_fi01:fifo_ram.data_a[1]
data[2] => altsyncram_fi01:fifo_ram.data_a[2]
data[3] => altsyncram_fi01:fifo_ram.data_a[3]
data[4] => altsyncram_fi01:fifo_ram.data_a[4]
data[5] => altsyncram_fi01:fifo_ram.data_a[5]
data[6] => altsyncram_fi01:fifo_ram.data_a[6]
data[7] => altsyncram_fi01:fifo_ram.data_a[7]
data[8] => altsyncram_fi01:fifo_ram.data_a[8]
data[9] => altsyncram_fi01:fifo_ram.data_a[9]
data[10] => altsyncram_fi01:fifo_ram.data_a[10]
data[11] => altsyncram_fi01:fifo_ram.data_a[11]
data[12] => altsyncram_fi01:fifo_ram.data_a[12]
data[13] => altsyncram_fi01:fifo_ram.data_a[13]
data[14] => altsyncram_fi01:fifo_ram.data_a[14]
data[15] => altsyncram_fi01:fifo_ram.data_a[15]
data[16] => altsyncram_fi01:fifo_ram.data_a[16]
data[17] => altsyncram_fi01:fifo_ram.data_a[17]
data[18] => altsyncram_fi01:fifo_ram.data_a[18]
data[19] => altsyncram_fi01:fifo_ram.data_a[19]
data[20] => altsyncram_fi01:fifo_ram.data_a[20]
data[21] => altsyncram_fi01:fifo_ram.data_a[21]
data[22] => altsyncram_fi01:fifo_ram.data_a[22]
data[23] => altsyncram_fi01:fifo_ram.data_a[23]
data[24] => altsyncram_fi01:fifo_ram.data_a[24]
data[25] => altsyncram_fi01:fifo_ram.data_a[25]
data[26] => altsyncram_fi01:fifo_ram.data_a[26]
data[27] => altsyncram_fi01:fifo_ram.data_a[27]
data[28] => altsyncram_fi01:fifo_ram.data_a[28]
data[29] => altsyncram_fi01:fifo_ram.data_a[29]
data[30] => altsyncram_fi01:fifo_ram.data_a[30]
data[31] => altsyncram_fi01:fifo_ram.data_a[31]
q[0] <= altsyncram_fi01:fifo_ram.q_b[0]
q[1] <= altsyncram_fi01:fifo_ram.q_b[1]
q[2] <= altsyncram_fi01:fifo_ram.q_b[2]
q[3] <= altsyncram_fi01:fifo_ram.q_b[3]
q[4] <= altsyncram_fi01:fifo_ram.q_b[4]
q[5] <= altsyncram_fi01:fifo_ram.q_b[5]
q[6] <= altsyncram_fi01:fifo_ram.q_b[6]
q[7] <= altsyncram_fi01:fifo_ram.q_b[7]
q[8] <= altsyncram_fi01:fifo_ram.q_b[8]
q[9] <= altsyncram_fi01:fifo_ram.q_b[9]
q[10] <= altsyncram_fi01:fifo_ram.q_b[10]
q[11] <= altsyncram_fi01:fifo_ram.q_b[11]
q[12] <= altsyncram_fi01:fifo_ram.q_b[12]
q[13] <= altsyncram_fi01:fifo_ram.q_b[13]
q[14] <= altsyncram_fi01:fifo_ram.q_b[14]
q[15] <= altsyncram_fi01:fifo_ram.q_b[15]
rdclk => a_graycounter_qa6:rdptr_g1p.clock
rdclk => altsyncram_fi01:fifo_ram.clock1
rdclk => dffpipe_lec:rs_brp.clock
rdclk => dffpipe_kec:rs_bwp.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => cntr_jkb:cntr_b.clock
rdclk => p0addr.CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_hhc:wrptr_g1p.clock
wrclk => altsyncram_fi01:fifo_ram.clock0
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|a_gray2bin_meb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|a_gray2bin_meb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|a_graycounter_qa6:rdptr_g1p
clock => counter6a[9].CLK
clock => counter6a[8].CLK
clock => counter6a[7].CLK
clock => counter6a[6].CLK
clock => counter6a[5].CLK
clock => counter6a[4].CLK
clock => counter6a[3].CLK
clock => counter6a[2].CLK
clock => counter6a[1].CLK
clock => counter6a[0].CLK
clock => parity5.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|a_graycounter_hhc:wrptr_g1p
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => counter7a4.CLK
clock => counter7a5.CLK
clock => counter7a6.CLK
clock => counter7a7.CLK
clock => counter7a8.CLK
clock => counter7a9.CLK
clock => parity8.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a9.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|altsyncram_fi01:fifo_ram
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a0.PORTADATAIN1
data_a[17] => ram_block9a1.PORTADATAIN1
data_a[18] => ram_block9a2.PORTADATAIN1
data_a[19] => ram_block9a3.PORTADATAIN1
data_a[20] => ram_block9a4.PORTADATAIN1
data_a[21] => ram_block9a5.PORTADATAIN1
data_a[22] => ram_block9a6.PORTADATAIN1
data_a[23] => ram_block9a7.PORTADATAIN1
data_a[24] => ram_block9a8.PORTADATAIN1
data_a[25] => ram_block9a9.PORTADATAIN1
data_a[26] => ram_block9a10.PORTADATAIN1
data_a[27] => ram_block9a11.PORTADATAIN1
data_a[28] => ram_block9a12.PORTADATAIN1
data_a[29] => ram_block9a13.PORTADATAIN1
data_a[30] => ram_block9a14.PORTADATAIN1
data_a[31] => ram_block9a15.PORTADATAIN1
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe10a[0].CLK
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|dffpipe_lec:rs_brp
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|dffpipe_kec:rs_bwp
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe12.clock
clrn => dffpipe_pe9:dffpipe12.clrn
d[0] => dffpipe_pe9:dffpipe12.d[0]
d[1] => dffpipe_pe9:dffpipe12.d[1]
d[2] => dffpipe_pe9:dffpipe12.d[2]
d[3] => dffpipe_pe9:dffpipe12.d[3]
d[4] => dffpipe_pe9:dffpipe12.d[4]
d[5] => dffpipe_pe9:dffpipe12.d[5]
d[6] => dffpipe_pe9:dffpipe12.d[6]
d[7] => dffpipe_pe9:dffpipe12.d[7]
d[8] => dffpipe_pe9:dffpipe12.d[8]
d[9] => dffpipe_pe9:dffpipe12.d[9]
q[0] <= dffpipe_pe9:dffpipe12.q[0]
q[1] <= dffpipe_pe9:dffpipe12.q[1]
q[2] <= dffpipe_pe9:dffpipe12.q[2]
q[3] <= dffpipe_pe9:dffpipe12.q[3]
q[4] <= dffpipe_pe9:dffpipe12.q[4]
q[5] <= dffpipe_pe9:dffpipe12.q[5]
q[6] <= dffpipe_pe9:dffpipe12.q[6]
q[7] <= dffpipe_pe9:dffpipe12.q[7]
q[8] <= dffpipe_pe9:dffpipe12.q[8]
q[9] <= dffpipe_pe9:dffpipe12.q[9]


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe12
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe15.clock
clrn => dffpipe_qe9:dffpipe15.clrn
d[0] => dffpipe_qe9:dffpipe15.d[0]
d[1] => dffpipe_qe9:dffpipe15.d[1]
d[2] => dffpipe_qe9:dffpipe15.d[2]
d[3] => dffpipe_qe9:dffpipe15.d[3]
d[4] => dffpipe_qe9:dffpipe15.d[4]
d[5] => dffpipe_qe9:dffpipe15.d[5]
d[6] => dffpipe_qe9:dffpipe15.d[6]
d[7] => dffpipe_qe9:dffpipe15.d[7]
d[8] => dffpipe_qe9:dffpipe15.d[8]
d[9] => dffpipe_qe9:dffpipe15.d[9]
q[0] <= dffpipe_qe9:dffpipe15.q[0]
q[1] <= dffpipe_qe9:dffpipe15.q[1]
q[2] <= dffpipe_qe9:dffpipe15.q[2]
q[3] <= dffpipe_qe9:dffpipe15.q[3]
q[4] <= dffpipe_qe9:dffpipe15.q[4]
q[5] <= dffpipe_qe9:dffpipe15.q[5]
q[6] <= dffpipe_qe9:dffpipe15.q[6]
q[7] <= dffpipe_qe9:dffpipe15.q[7]
q[8] <= dffpipe_qe9:dffpipe15.q[8]
q[9] <= dffpipe_qe9:dffpipe15.q[9]


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe15
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|cmpr_746:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|cmpr_746:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|FIFO_RAM_IN:inst53|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_3ro1:auto_generated|cntr_jkb:cntr_b
aclr => counter_reg_bit21a[0].ACLR
clock => counter_reg_bit21a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit21a[0].REGOUT


|gige_transport_top|SourceChannelBdf:inst15
post_rden <= CutDatCon:inst4.rdacq
CLK => CutDatCon:inst4.clk
CLK => ChannelControlReg:inst.clk
CLK => fifo_1616:inst5.wrclk
nRST => CutDatCon:inst4.reset_n
nRST => ChannelControlReg:inst.reset_n
nRST => FrameOutCon:inst6.reset_n
channel_contant[0] => ChannelCh:inst2.channel_contant[0]
channel_contant[1] => ChannelCh:inst2.channel_contant[1]
channel_contant[2] => ChannelCh:inst2.channel_contant[2]
channel_contant[3] => ChannelCh:inst2.channel_contant[3]
channel_contant[4] => ChannelCh:inst2.channel_contant[4]
channel_contant[5] => ChannelCh:inst2.channel_contant[5]
channel_contant[6] => ChannelCh:inst2.channel_contant[6]
channel_contant[7] => ChannelCh:inst2.channel_contant[7]
channel_in[0] => ChannelCh:inst2.channel_in[0]
channel_in[1] => ChannelCh:inst2.channel_in[1]
channel_in[2] => ChannelCh:inst2.channel_in[2]
channel_in[3] => ChannelCh:inst2.channel_in[3]
channel_in[4] => ChannelCh:inst2.channel_in[4]
channel_in[5] => ChannelCh:inst2.channel_in[5]
channel_in[6] => ChannelCh:inst2.channel_in[6]
channel_in[7] => ChannelCh:inst2.channel_in[7]
start_send => ChannelControlReg:inst.start_send
stop_send => ChannelControlReg:inst.stop_send
clrfifo => ChannelControlReg:inst.clr_fifo
head_en => ChannelControlReg:inst.head_en
blank_length[0] => ChannelControlReg:inst.blank_length[0]
blank_length[1] => ChannelControlReg:inst.blank_length[1]
blank_length[2] => ChannelControlReg:inst.blank_length[2]
blank_length[3] => ChannelControlReg:inst.blank_length[3]
blank_length[4] => ChannelControlReg:inst.blank_length[4]
blank_length[5] => ChannelControlReg:inst.blank_length[5]
blank_length[6] => ChannelControlReg:inst.blank_length[6]
blank_length[7] => ChannelControlReg:inst.blank_length[7]
blank_length[8] => ChannelControlReg:inst.blank_length[8]
blank_length[9] => ChannelControlReg:inst.blank_length[9]
blank_length[10] => ChannelControlReg:inst.blank_length[10]
blank_length[11] => ChannelControlReg:inst.blank_length[11]
blank_length[12] => ChannelControlReg:inst.blank_length[12]
blank_length[13] => ChannelControlReg:inst.blank_length[13]
blank_length[14] => ChannelControlReg:inst.blank_length[14]
blank_length[15] => ChannelControlReg:inst.blank_length[15]
cut_fifo_num[0] => ChannelControlReg:inst.datnum_cut[0]
cut_fifo_num[1] => ChannelControlReg:inst.datnum_cut[1]
cut_fifo_num[2] => ChannelControlReg:inst.datnum_cut[2]
cut_fifo_num[3] => ChannelControlReg:inst.datnum_cut[3]
cut_fifo_num[4] => ChannelControlReg:inst.datnum_cut[4]
cut_fifo_num[5] => ChannelControlReg:inst.datnum_cut[5]
cut_fifo_num[6] => ChannelControlReg:inst.datnum_cut[6]
cut_fifo_num[7] => ChannelControlReg:inst.datnum_cut[7]
cut_fifo_num[8] => ChannelControlReg:inst.datnum_cut[8]
cut_fifo_num[9] => ChannelControlReg:inst.datnum_cut[9]
cut_fifo_num[10] => ChannelControlReg:inst.datnum_cut[10]
cut_fifo_num[11] => ChannelControlReg:inst.datnum_cut[11]
cut_fifo_num[12] => ChannelControlReg:inst.datnum_cut[12]
cut_fifo_num[13] => ChannelControlReg:inst.datnum_cut[13]
cut_fifo_num[14] => ChannelControlReg:inst.datnum_cut[14]
cut_fifo_num[15] => ChannelControlReg:inst.datnum_cut[15]
cut_fifo_num[16] => ChannelControlReg:inst.datnum_cut[16]
cut_fifo_num[17] => ChannelControlReg:inst.datnum_cut[17]
cut_fifo_num[18] => ChannelControlReg:inst.datnum_cut[18]
cut_fifo_num[19] => ChannelControlReg:inst.datnum_cut[19]
cut_fifo_num[20] => ChannelControlReg:inst.datnum_cut[20]
cut_fifo_num[21] => ChannelControlReg:inst.datnum_cut[21]
cut_fifo_num[22] => ChannelControlReg:inst.datnum_cut[22]
cut_fifo_num[23] => ChannelControlReg:inst.datnum_cut[23]
cut_fifo_num[24] => ChannelControlReg:inst.datnum_cut[24]
cut_fifo_num[25] => ChannelControlReg:inst.datnum_cut[25]
cut_fifo_num[26] => ChannelControlReg:inst.datnum_cut[26]
cut_fifo_num[27] => ChannelControlReg:inst.datnum_cut[27]
cut_fifo_num[28] => ChannelControlReg:inst.datnum_cut[28]
cut_fifo_num[29] => ChannelControlReg:inst.datnum_cut[29]
cut_fifo_num[30] => ChannelControlReg:inst.datnum_cut[30]
cut_fifo_num[31] => ChannelControlReg:inst.datnum_cut[31]
fifo_num_total[0] => ChannelControlReg:inst.datnum_total[0]
fifo_num_total[1] => ChannelControlReg:inst.datnum_total[1]
fifo_num_total[2] => ChannelControlReg:inst.datnum_total[2]
fifo_num_total[3] => ChannelControlReg:inst.datnum_total[3]
fifo_num_total[4] => ChannelControlReg:inst.datnum_total[4]
fifo_num_total[5] => ChannelControlReg:inst.datnum_total[5]
fifo_num_total[6] => ChannelControlReg:inst.datnum_total[6]
fifo_num_total[7] => ChannelControlReg:inst.datnum_total[7]
fifo_num_total[8] => ChannelControlReg:inst.datnum_total[8]
fifo_num_total[9] => ChannelControlReg:inst.datnum_total[9]
fifo_num_total[10] => ChannelControlReg:inst.datnum_total[10]
fifo_num_total[11] => ChannelControlReg:inst.datnum_total[11]
fifo_num_total[12] => ChannelControlReg:inst.datnum_total[12]
fifo_num_total[13] => ChannelControlReg:inst.datnum_total[13]
fifo_num_total[14] => ChannelControlReg:inst.datnum_total[14]
fifo_num_total[15] => ChannelControlReg:inst.datnum_total[15]
fifo_num_total[16] => ChannelControlReg:inst.datnum_total[16]
fifo_num_total[17] => ChannelControlReg:inst.datnum_total[17]
fifo_num_total[18] => ChannelControlReg:inst.datnum_total[18]
fifo_num_total[19] => ChannelControlReg:inst.datnum_total[19]
fifo_num_total[20] => ChannelControlReg:inst.datnum_total[20]
fifo_num_total[21] => ChannelControlReg:inst.datnum_total[21]
fifo_num_total[22] => ChannelControlReg:inst.datnum_total[22]
fifo_num_total[23] => ChannelControlReg:inst.datnum_total[23]
fifo_num_total[24] => ChannelControlReg:inst.datnum_total[24]
fifo_num_total[25] => ChannelControlReg:inst.datnum_total[25]
fifo_num_total[26] => ChannelControlReg:inst.datnum_total[26]
fifo_num_total[27] => ChannelControlReg:inst.datnum_total[27]
fifo_num_total[28] => ChannelControlReg:inst.datnum_total[28]
fifo_num_total[29] => ChannelControlReg:inst.datnum_total[29]
fifo_num_total[30] => ChannelControlReg:inst.datnum_total[30]
fifo_num_total[31] => ChannelControlReg:inst.datnum_total[31]
frame_length[0] => ChannelControlReg:inst.frame_length[0]
frame_length[1] => ChannelControlReg:inst.frame_length[1]
frame_length[2] => ChannelControlReg:inst.frame_length[2]
frame_length[3] => ChannelControlReg:inst.frame_length[3]
frame_length[4] => ChannelControlReg:inst.frame_length[4]
frame_length[5] => ChannelControlReg:inst.frame_length[5]
frame_length[6] => ChannelControlReg:inst.frame_length[6]
frame_length[7] => ChannelControlReg:inst.frame_length[7]
frame_length[8] => ChannelControlReg:inst.frame_length[8]
frame_length[9] => ChannelControlReg:inst.frame_length[9]
frame_length[10] => ChannelControlReg:inst.frame_length[10]
frame_length[11] => ChannelControlReg:inst.frame_length[11]
frame_length[12] => ChannelControlReg:inst.frame_length[12]
frame_length[13] => ChannelControlReg:inst.frame_length[13]
frame_length[14] => ChannelControlReg:inst.frame_length[14]
frame_length[15] => ChannelControlReg:inst.frame_length[15]
data_in[0] => CutDatCon:inst4.dat_in[0]
data_in[1] => CutDatCon:inst4.dat_in[1]
data_in[2] => CutDatCon:inst4.dat_in[2]
data_in[3] => CutDatCon:inst4.dat_in[3]
data_in[4] => CutDatCon:inst4.dat_in[4]
data_in[5] => CutDatCon:inst4.dat_in[5]
data_in[6] => CutDatCon:inst4.dat_in[6]
data_in[7] => CutDatCon:inst4.dat_in[7]
data_in[8] => CutDatCon:inst4.dat_in[8]
data_in[9] => CutDatCon:inst4.dat_in[9]
data_in[10] => CutDatCon:inst4.dat_in[10]
data_in[11] => CutDatCon:inst4.dat_in[11]
data_in[12] => CutDatCon:inst4.dat_in[12]
data_in[13] => CutDatCon:inst4.dat_in[13]
data_in[14] => CutDatCon:inst4.dat_in[14]
data_in[15] => CutDatCon:inst4.dat_in[15]
post_fifonum[0] => CutDatCon:inst4.fifo_rdnum[0]
post_fifonum[1] => CutDatCon:inst4.fifo_rdnum[1]
post_fifonum[2] => CutDatCon:inst4.fifo_rdnum[2]
post_fifonum[3] => CutDatCon:inst4.fifo_rdnum[3]
post_fifonum[4] => CutDatCon:inst4.fifo_rdnum[4]
post_fifonum[5] => CutDatCon:inst4.fifo_rdnum[5]
post_fifonum[6] => CutDatCon:inst4.fifo_rdnum[6]
post_fifonum[7] => CutDatCon:inst4.fifo_rdnum[7]
post_fifonum[8] => CutDatCon:inst4.fifo_rdnum[8]
post_fifonum[9] => CutDatCon:inst4.fifo_rdnum[9]
post_fifonum[10] => CutDatCon:inst4.fifo_rdnum[10]
post_fifonum[11] => CutDatCon:inst4.fifo_rdnum[11]
post_fifonum[12] => CutDatCon:inst4.fifo_rdnum[12]
post_fifonum[13] => CutDatCon:inst4.fifo_rdnum[13]
CLK_OUT => FrameOutCon:inst6.clk
CLK_OUT => fifo_1616:inst5.rdclk
en_out <= FrameOutCon:inst6.en_out
dat_out[0] <= FrameOutCon:inst6.dat_out[0]
dat_out[1] <= FrameOutCon:inst6.dat_out[1]
dat_out[2] <= FrameOutCon:inst6.dat_out[2]
dat_out[3] <= FrameOutCon:inst6.dat_out[3]
dat_out[4] <= FrameOutCon:inst6.dat_out[4]
dat_out[5] <= FrameOutCon:inst6.dat_out[5]
dat_out[6] <= FrameOutCon:inst6.dat_out[6]
dat_out[7] <= FrameOutCon:inst6.dat_out[7]
dat_out[8] <= FrameOutCon:inst6.dat_out[8]
dat_out[9] <= FrameOutCon:inst6.dat_out[9]
dat_out[10] <= FrameOutCon:inst6.dat_out[10]
dat_out[11] <= FrameOutCon:inst6.dat_out[11]
dat_out[12] <= FrameOutCon:inst6.dat_out[12]
dat_out[13] <= FrameOutCon:inst6.dat_out[13]
dat_out[14] <= FrameOutCon:inst6.dat_out[14]
dat_out[15] <= FrameOutCon:inst6.dat_out[15]


|gige_transport_top|SourceChannelBdf:inst15|CutDatCon:inst4
clk => start_reg0.CLK
clk => start_reg1.CLK
clk => stop_reg0.CLK
clk => stop_reg1.CLK
clk => fifo_available.CLK
clk => state.CLK
clk => count[31].CLK
clk => count[30].CLK
clk => count[29].CLK
clk => count[28].CLK
clk => count[27].CLK
clk => count[26].CLK
clk => count[25].CLK
clk => count[24].CLK
clk => count[23].CLK
clk => count[22].CLK
clk => count[21].CLK
clk => count[20].CLK
clk => count[19].CLK
clk => count[18].CLK
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => rdacq~reg0.CLK
clk => en_out~reg0.CLK
clk => dat_out[15]~reg0.CLK
clk => dat_out[14]~reg0.CLK
clk => dat_out[13]~reg0.CLK
clk => dat_out[12]~reg0.CLK
clk => dat_out[11]~reg0.CLK
clk => dat_out[10]~reg0.CLK
clk => dat_out[9]~reg0.CLK
clk => dat_out[8]~reg0.CLK
clk => dat_out[7]~reg0.CLK
clk => dat_out[6]~reg0.CLK
clk => dat_out[5]~reg0.CLK
clk => dat_out[4]~reg0.CLK
clk => dat_out[3]~reg0.CLK
clk => dat_out[2]~reg0.CLK
clk => dat_out[1]~reg0.CLK
clk => dat_out[0]~reg0.CLK
reset_n => fifo_available.ACLR
reset_n => dat_out[0]~reg0.ACLR
reset_n => dat_out[1]~reg0.ACLR
reset_n => dat_out[2]~reg0.ACLR
reset_n => dat_out[3]~reg0.ACLR
reset_n => dat_out[4]~reg0.ACLR
reset_n => dat_out[5]~reg0.ACLR
reset_n => dat_out[6]~reg0.ACLR
reset_n => dat_out[7]~reg0.ACLR
reset_n => dat_out[8]~reg0.ACLR
reset_n => dat_out[9]~reg0.ACLR
reset_n => dat_out[10]~reg0.ACLR
reset_n => dat_out[11]~reg0.ACLR
reset_n => dat_out[12]~reg0.ACLR
reset_n => dat_out[13]~reg0.ACLR
reset_n => dat_out[14]~reg0.ACLR
reset_n => dat_out[15]~reg0.ACLR
reset_n => en_out~reg0.ACLR
reset_n => state.ACLR
reset_n => count[31].ACLR
reset_n => count[30].ACLR
reset_n => count[29].ACLR
reset_n => count[28].ACLR
reset_n => count[27].ACLR
reset_n => count[26].ACLR
reset_n => count[25].ACLR
reset_n => count[24].ACLR
reset_n => count[23].ACLR
reset_n => count[22].ACLR
reset_n => count[21].ACLR
reset_n => count[20].ACLR
reset_n => count[19].ACLR
reset_n => count[18].ACLR
reset_n => count[17].ACLR
reset_n => count[16].ACLR
reset_n => count[15].ACLR
reset_n => count[14].ACLR
reset_n => count[13].ACLR
reset_n => count[12].ACLR
reset_n => count[11].ACLR
reset_n => count[10].ACLR
reset_n => count[9].ACLR
reset_n => count[8].ACLR
reset_n => count[7].ACLR
reset_n => count[6].ACLR
reset_n => count[5].ACLR
reset_n => count[4].ACLR
reset_n => count[3].ACLR
reset_n => count[2].ACLR
reset_n => count[1].ACLR
reset_n => count[0].ACLR
reset_n => rdacq~reg0.ACLR
start_en => start_reg0.DATAIN
stop_en => stop_reg0.DATAIN
total_num[0] => LessThan2.IN32
total_num[1] => LessThan2.IN31
total_num[2] => LessThan2.IN30
total_num[3] => LessThan2.IN29
total_num[4] => LessThan2.IN28
total_num[5] => LessThan2.IN27
total_num[6] => LessThan2.IN26
total_num[7] => LessThan2.IN25
total_num[8] => LessThan2.IN24
total_num[9] => LessThan2.IN23
total_num[10] => LessThan2.IN22
total_num[11] => LessThan2.IN21
total_num[12] => LessThan2.IN20
total_num[13] => LessThan2.IN19
total_num[14] => LessThan2.IN18
total_num[15] => LessThan2.IN17
total_num[16] => LessThan2.IN16
total_num[17] => LessThan2.IN15
total_num[18] => LessThan2.IN14
total_num[19] => LessThan2.IN13
total_num[20] => LessThan2.IN12
total_num[21] => LessThan2.IN11
total_num[22] => LessThan2.IN10
total_num[23] => LessThan2.IN9
total_num[24] => LessThan2.IN8
total_num[25] => LessThan2.IN7
total_num[26] => LessThan2.IN6
total_num[27] => LessThan2.IN5
total_num[28] => LessThan2.IN4
total_num[29] => LessThan2.IN3
total_num[30] => LessThan2.IN2
total_num[31] => LessThan2.IN1
cut_num[0] => LessThan3.IN32
cut_num[1] => LessThan3.IN31
cut_num[2] => LessThan3.IN30
cut_num[3] => LessThan3.IN29
cut_num[4] => LessThan3.IN28
cut_num[5] => LessThan3.IN27
cut_num[6] => LessThan3.IN26
cut_num[7] => LessThan3.IN25
cut_num[8] => LessThan3.IN24
cut_num[9] => LessThan3.IN23
cut_num[10] => LessThan3.IN22
cut_num[11] => LessThan3.IN21
cut_num[12] => LessThan3.IN20
cut_num[13] => LessThan3.IN19
cut_num[14] => LessThan3.IN18
cut_num[15] => LessThan3.IN17
cut_num[16] => LessThan3.IN16
cut_num[17] => LessThan3.IN15
cut_num[18] => LessThan3.IN14
cut_num[19] => LessThan3.IN13
cut_num[20] => LessThan3.IN12
cut_num[21] => LessThan3.IN11
cut_num[22] => LessThan3.IN10
cut_num[23] => LessThan3.IN9
cut_num[24] => LessThan3.IN8
cut_num[25] => LessThan3.IN7
cut_num[26] => LessThan3.IN6
cut_num[27] => LessThan3.IN5
cut_num[28] => LessThan3.IN4
cut_num[29] => LessThan3.IN3
cut_num[30] => LessThan3.IN2
cut_num[31] => LessThan3.IN1
fifo_rdnum[0] => LessThan0.IN28
fifo_rdnum[1] => LessThan0.IN27
fifo_rdnum[2] => LessThan0.IN26
fifo_rdnum[3] => LessThan0.IN25
fifo_rdnum[4] => LessThan0.IN24
fifo_rdnum[5] => LessThan0.IN23
fifo_rdnum[6] => LessThan0.IN22
fifo_rdnum[7] => LessThan0.IN21
fifo_rdnum[8] => LessThan0.IN20
fifo_rdnum[9] => LessThan0.IN19
fifo_rdnum[10] => LessThan0.IN18
fifo_rdnum[11] => LessThan0.IN17
fifo_rdnum[12] => LessThan0.IN16
fifo_rdnum[13] => LessThan0.IN15
fifo_wrnum[0] => LessThan1.IN26
fifo_wrnum[1] => LessThan1.IN25
fifo_wrnum[2] => LessThan1.IN24
fifo_wrnum[3] => LessThan1.IN23
fifo_wrnum[4] => LessThan1.IN22
fifo_wrnum[5] => LessThan1.IN21
fifo_wrnum[6] => LessThan1.IN20
fifo_wrnum[7] => LessThan1.IN19
fifo_wrnum[8] => LessThan1.IN18
fifo_wrnum[9] => LessThan1.IN17
fifo_wrnum[10] => LessThan1.IN16
fifo_wrnum[11] => LessThan1.IN15
fifo_wrnum[12] => LessThan1.IN14
rdacq <= rdacq~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_in[0] => dat_out~15.DATAB
dat_in[1] => dat_out~14.DATAB
dat_in[2] => dat_out~13.DATAB
dat_in[3] => dat_out~12.DATAB
dat_in[4] => dat_out~11.DATAB
dat_in[5] => dat_out~10.DATAB
dat_in[6] => dat_out~9.DATAB
dat_in[7] => dat_out~8.DATAB
dat_in[8] => dat_out~7.DATAB
dat_in[9] => dat_out~6.DATAB
dat_in[10] => dat_out~5.DATAB
dat_in[11] => dat_out~4.DATAB
dat_in[12] => dat_out~3.DATAB
dat_in[13] => dat_out~2.DATAB
dat_in[14] => dat_out~1.DATAB
dat_in[15] => dat_out~0.DATAB
en_out <= en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[0] <= dat_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[1] <= dat_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[2] <= dat_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[3] <= dat_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[4] <= dat_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[5] <= dat_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[6] <= dat_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[7] <= dat_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[8] <= dat_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[9] <= dat_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[10] <= dat_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[11] <= dat_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[12] <= dat_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[13] <= dat_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[14] <= dat_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[15] <= dat_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|ChannelControlReg:inst
clk => frame_lenout[15]~reg0.CLK
clk => frame_lenout[14]~reg0.CLK
clk => frame_lenout[13]~reg0.CLK
clk => frame_lenout[12]~reg0.CLK
clk => frame_lenout[11]~reg0.CLK
clk => frame_lenout[10]~reg0.CLK
clk => frame_lenout[9]~reg0.CLK
clk => frame_lenout[8]~reg0.CLK
clk => frame_lenout[7]~reg0.CLK
clk => frame_lenout[6]~reg0.CLK
clk => frame_lenout[5]~reg0.CLK
clk => frame_lenout[4]~reg0.CLK
clk => frame_lenout[3]~reg0.CLK
clk => frame_lenout[2]~reg0.CLK
clk => frame_lenout[1]~reg0.CLK
clk => frame_lenout[0]~reg0.CLK
clk => blank_lenout[15]~reg0.CLK
clk => blank_lenout[14]~reg0.CLK
clk => blank_lenout[13]~reg0.CLK
clk => blank_lenout[12]~reg0.CLK
clk => blank_lenout[11]~reg0.CLK
clk => blank_lenout[10]~reg0.CLK
clk => blank_lenout[9]~reg0.CLK
clk => blank_lenout[8]~reg0.CLK
clk => blank_lenout[7]~reg0.CLK
clk => blank_lenout[6]~reg0.CLK
clk => blank_lenout[5]~reg0.CLK
clk => blank_lenout[4]~reg0.CLK
clk => blank_lenout[3]~reg0.CLK
clk => blank_lenout[2]~reg0.CLK
clk => blank_lenout[1]~reg0.CLK
clk => blank_lenout[0]~reg0.CLK
clk => start_out~reg0.CLK
clk => stop_out~reg0.CLK
clk => datnum_total_out[31]~reg0.CLK
clk => datnum_total_out[30]~reg0.CLK
clk => datnum_total_out[29]~reg0.CLK
clk => datnum_total_out[28]~reg0.CLK
clk => datnum_total_out[27]~reg0.CLK
clk => datnum_total_out[26]~reg0.CLK
clk => datnum_total_out[25]~reg0.CLK
clk => datnum_total_out[24]~reg0.CLK
clk => datnum_total_out[23]~reg0.CLK
clk => datnum_total_out[22]~reg0.CLK
clk => datnum_total_out[21]~reg0.CLK
clk => datnum_total_out[20]~reg0.CLK
clk => datnum_total_out[19]~reg0.CLK
clk => datnum_total_out[18]~reg0.CLK
clk => datnum_total_out[17]~reg0.CLK
clk => datnum_total_out[16]~reg0.CLK
clk => datnum_total_out[15]~reg0.CLK
clk => datnum_total_out[14]~reg0.CLK
clk => datnum_total_out[13]~reg0.CLK
clk => datnum_total_out[12]~reg0.CLK
clk => datnum_total_out[11]~reg0.CLK
clk => datnum_total_out[10]~reg0.CLK
clk => datnum_total_out[9]~reg0.CLK
clk => datnum_total_out[8]~reg0.CLK
clk => datnum_total_out[7]~reg0.CLK
clk => datnum_total_out[6]~reg0.CLK
clk => datnum_total_out[5]~reg0.CLK
clk => datnum_total_out[4]~reg0.CLK
clk => datnum_total_out[3]~reg0.CLK
clk => datnum_total_out[2]~reg0.CLK
clk => datnum_total_out[1]~reg0.CLK
clk => datnum_total_out[0]~reg0.CLK
clk => datnum_cut_out[31]~reg0.CLK
clk => datnum_cut_out[30]~reg0.CLK
clk => datnum_cut_out[29]~reg0.CLK
clk => datnum_cut_out[28]~reg0.CLK
clk => datnum_cut_out[27]~reg0.CLK
clk => datnum_cut_out[26]~reg0.CLK
clk => datnum_cut_out[25]~reg0.CLK
clk => datnum_cut_out[24]~reg0.CLK
clk => datnum_cut_out[23]~reg0.CLK
clk => datnum_cut_out[22]~reg0.CLK
clk => datnum_cut_out[21]~reg0.CLK
clk => datnum_cut_out[20]~reg0.CLK
clk => datnum_cut_out[19]~reg0.CLK
clk => datnum_cut_out[18]~reg0.CLK
clk => datnum_cut_out[17]~reg0.CLK
clk => datnum_cut_out[16]~reg0.CLK
clk => datnum_cut_out[15]~reg0.CLK
clk => datnum_cut_out[14]~reg0.CLK
clk => datnum_cut_out[13]~reg0.CLK
clk => datnum_cut_out[12]~reg0.CLK
clk => datnum_cut_out[11]~reg0.CLK
clk => datnum_cut_out[10]~reg0.CLK
clk => datnum_cut_out[9]~reg0.CLK
clk => datnum_cut_out[8]~reg0.CLK
clk => datnum_cut_out[7]~reg0.CLK
clk => datnum_cut_out[6]~reg0.CLK
clk => datnum_cut_out[5]~reg0.CLK
clk => datnum_cut_out[4]~reg0.CLK
clk => datnum_cut_out[3]~reg0.CLK
clk => datnum_cut_out[2]~reg0.CLK
clk => datnum_cut_out[1]~reg0.CLK
clk => datnum_cut_out[0]~reg0.CLK
clk => fifoclr_out~reg0.CLK
clk => head_en_out~reg0.CLK
reset_n => frame_lenout[15]~reg0.ACLR
reset_n => frame_lenout[14]~reg0.ACLR
reset_n => frame_lenout[13]~reg0.ACLR
reset_n => frame_lenout[12]~reg0.ACLR
reset_n => frame_lenout[11]~reg0.ACLR
reset_n => frame_lenout[10]~reg0.ACLR
reset_n => frame_lenout[9]~reg0.ACLR
reset_n => frame_lenout[8]~reg0.ACLR
reset_n => frame_lenout[7]~reg0.ACLR
reset_n => frame_lenout[6]~reg0.ACLR
reset_n => frame_lenout[5]~reg0.ACLR
reset_n => frame_lenout[4]~reg0.ACLR
reset_n => frame_lenout[3]~reg0.ACLR
reset_n => frame_lenout[2]~reg0.ACLR
reset_n => frame_lenout[1]~reg0.ACLR
reset_n => frame_lenout[0]~reg0.ACLR
reset_n => blank_lenout[15]~reg0.ACLR
reset_n => blank_lenout[14]~reg0.ACLR
reset_n => blank_lenout[13]~reg0.ACLR
reset_n => blank_lenout[12]~reg0.ACLR
reset_n => blank_lenout[11]~reg0.ACLR
reset_n => blank_lenout[10]~reg0.ACLR
reset_n => blank_lenout[9]~reg0.ACLR
reset_n => blank_lenout[8]~reg0.ACLR
reset_n => blank_lenout[7]~reg0.ACLR
reset_n => blank_lenout[6]~reg0.ACLR
reset_n => blank_lenout[5]~reg0.ACLR
reset_n => blank_lenout[4]~reg0.ACLR
reset_n => blank_lenout[3]~reg0.ACLR
reset_n => blank_lenout[2]~reg0.ACLR
reset_n => blank_lenout[1]~reg0.ACLR
reset_n => blank_lenout[0]~reg0.ACLR
reset_n => start_out~reg0.ACLR
reset_n => stop_out~reg0.ACLR
reset_n => datnum_total_out[31]~reg0.ACLR
reset_n => datnum_total_out[30]~reg0.ACLR
reset_n => datnum_total_out[29]~reg0.ACLR
reset_n => datnum_total_out[28]~reg0.ACLR
reset_n => datnum_total_out[27]~reg0.ACLR
reset_n => datnum_total_out[26]~reg0.ACLR
reset_n => datnum_total_out[25]~reg0.ACLR
reset_n => datnum_total_out[24]~reg0.ACLR
reset_n => datnum_total_out[23]~reg0.ACLR
reset_n => datnum_total_out[22]~reg0.ACLR
reset_n => datnum_total_out[21]~reg0.ACLR
reset_n => datnum_total_out[20]~reg0.ACLR
reset_n => datnum_total_out[19]~reg0.ACLR
reset_n => datnum_total_out[18]~reg0.ACLR
reset_n => datnum_total_out[17]~reg0.ACLR
reset_n => datnum_total_out[16]~reg0.ACLR
reset_n => datnum_total_out[15]~reg0.ACLR
reset_n => datnum_total_out[14]~reg0.ACLR
reset_n => datnum_total_out[13]~reg0.ACLR
reset_n => datnum_total_out[12]~reg0.ACLR
reset_n => datnum_total_out[11]~reg0.ACLR
reset_n => datnum_total_out[10]~reg0.ACLR
reset_n => datnum_total_out[9]~reg0.ACLR
reset_n => datnum_total_out[8]~reg0.ACLR
reset_n => datnum_total_out[7]~reg0.ACLR
reset_n => datnum_total_out[6]~reg0.ACLR
reset_n => datnum_total_out[5]~reg0.ACLR
reset_n => datnum_total_out[4]~reg0.ACLR
reset_n => datnum_total_out[3]~reg0.ACLR
reset_n => datnum_total_out[2]~reg0.ACLR
reset_n => datnum_total_out[1]~reg0.ACLR
reset_n => datnum_total_out[0]~reg0.ACLR
reset_n => datnum_cut_out[31]~reg0.ACLR
reset_n => datnum_cut_out[30]~reg0.ACLR
reset_n => datnum_cut_out[29]~reg0.ACLR
reset_n => datnum_cut_out[28]~reg0.ACLR
reset_n => datnum_cut_out[27]~reg0.ACLR
reset_n => datnum_cut_out[26]~reg0.ACLR
reset_n => datnum_cut_out[25]~reg0.ACLR
reset_n => datnum_cut_out[24]~reg0.ACLR
reset_n => datnum_cut_out[23]~reg0.ACLR
reset_n => datnum_cut_out[22]~reg0.ACLR
reset_n => datnum_cut_out[21]~reg0.ACLR
reset_n => datnum_cut_out[20]~reg0.ACLR
reset_n => datnum_cut_out[19]~reg0.ACLR
reset_n => datnum_cut_out[18]~reg0.ACLR
reset_n => datnum_cut_out[17]~reg0.ACLR
reset_n => datnum_cut_out[16]~reg0.ACLR
reset_n => datnum_cut_out[15]~reg0.ACLR
reset_n => datnum_cut_out[14]~reg0.ACLR
reset_n => datnum_cut_out[13]~reg0.ACLR
reset_n => datnum_cut_out[12]~reg0.ACLR
reset_n => datnum_cut_out[11]~reg0.ACLR
reset_n => datnum_cut_out[10]~reg0.ACLR
reset_n => datnum_cut_out[9]~reg0.ACLR
reset_n => datnum_cut_out[8]~reg0.ACLR
reset_n => datnum_cut_out[7]~reg0.ACLR
reset_n => datnum_cut_out[6]~reg0.ACLR
reset_n => datnum_cut_out[5]~reg0.ACLR
reset_n => datnum_cut_out[4]~reg0.ACLR
reset_n => datnum_cut_out[3]~reg0.ACLR
reset_n => datnum_cut_out[2]~reg0.ACLR
reset_n => datnum_cut_out[1]~reg0.ACLR
reset_n => datnum_cut_out[0]~reg0.ACLR
reset_n => fifoclr_out~reg0.ACLR
reset_n => head_en_out~reg0.ACLR
cs => head_en_out~reg0.ENA
cs => frame_lenout[15]~reg0.ENA
cs => frame_lenout[14]~reg0.ENA
cs => frame_lenout[13]~reg0.ENA
cs => frame_lenout[12]~reg0.ENA
cs => frame_lenout[11]~reg0.ENA
cs => frame_lenout[10]~reg0.ENA
cs => frame_lenout[9]~reg0.ENA
cs => frame_lenout[8]~reg0.ENA
cs => frame_lenout[7]~reg0.ENA
cs => frame_lenout[6]~reg0.ENA
cs => frame_lenout[5]~reg0.ENA
cs => frame_lenout[4]~reg0.ENA
cs => frame_lenout[3]~reg0.ENA
cs => frame_lenout[2]~reg0.ENA
cs => frame_lenout[1]~reg0.ENA
cs => frame_lenout[0]~reg0.ENA
cs => blank_lenout[15]~reg0.ENA
cs => blank_lenout[14]~reg0.ENA
cs => blank_lenout[13]~reg0.ENA
cs => blank_lenout[12]~reg0.ENA
cs => blank_lenout[11]~reg0.ENA
cs => blank_lenout[10]~reg0.ENA
cs => blank_lenout[9]~reg0.ENA
cs => blank_lenout[8]~reg0.ENA
cs => blank_lenout[7]~reg0.ENA
cs => blank_lenout[6]~reg0.ENA
cs => blank_lenout[5]~reg0.ENA
cs => blank_lenout[4]~reg0.ENA
cs => blank_lenout[3]~reg0.ENA
cs => blank_lenout[2]~reg0.ENA
cs => blank_lenout[1]~reg0.ENA
cs => blank_lenout[0]~reg0.ENA
cs => start_out~reg0.ENA
cs => stop_out~reg0.ENA
cs => datnum_total_out[31]~reg0.ENA
cs => datnum_total_out[30]~reg0.ENA
cs => datnum_total_out[29]~reg0.ENA
cs => datnum_total_out[28]~reg0.ENA
cs => datnum_total_out[27]~reg0.ENA
cs => datnum_total_out[26]~reg0.ENA
cs => datnum_total_out[25]~reg0.ENA
cs => datnum_total_out[24]~reg0.ENA
cs => datnum_total_out[23]~reg0.ENA
cs => datnum_total_out[22]~reg0.ENA
cs => datnum_total_out[21]~reg0.ENA
cs => datnum_total_out[20]~reg0.ENA
cs => datnum_total_out[19]~reg0.ENA
cs => datnum_total_out[18]~reg0.ENA
cs => datnum_total_out[17]~reg0.ENA
cs => datnum_total_out[16]~reg0.ENA
cs => datnum_total_out[15]~reg0.ENA
cs => datnum_total_out[14]~reg0.ENA
cs => datnum_total_out[13]~reg0.ENA
cs => datnum_total_out[12]~reg0.ENA
cs => datnum_total_out[11]~reg0.ENA
cs => datnum_total_out[10]~reg0.ENA
cs => datnum_total_out[9]~reg0.ENA
cs => datnum_total_out[8]~reg0.ENA
cs => datnum_total_out[7]~reg0.ENA
cs => datnum_total_out[6]~reg0.ENA
cs => datnum_total_out[5]~reg0.ENA
cs => datnum_total_out[4]~reg0.ENA
cs => datnum_total_out[3]~reg0.ENA
cs => datnum_total_out[2]~reg0.ENA
cs => datnum_total_out[1]~reg0.ENA
cs => datnum_total_out[0]~reg0.ENA
cs => datnum_cut_out[31]~reg0.ENA
cs => datnum_cut_out[30]~reg0.ENA
cs => datnum_cut_out[29]~reg0.ENA
cs => datnum_cut_out[28]~reg0.ENA
cs => datnum_cut_out[27]~reg0.ENA
cs => datnum_cut_out[26]~reg0.ENA
cs => datnum_cut_out[25]~reg0.ENA
cs => datnum_cut_out[24]~reg0.ENA
cs => datnum_cut_out[23]~reg0.ENA
cs => datnum_cut_out[22]~reg0.ENA
cs => datnum_cut_out[21]~reg0.ENA
cs => datnum_cut_out[20]~reg0.ENA
cs => datnum_cut_out[19]~reg0.ENA
cs => datnum_cut_out[18]~reg0.ENA
cs => datnum_cut_out[17]~reg0.ENA
cs => datnum_cut_out[16]~reg0.ENA
cs => datnum_cut_out[15]~reg0.ENA
cs => datnum_cut_out[14]~reg0.ENA
cs => datnum_cut_out[13]~reg0.ENA
cs => datnum_cut_out[12]~reg0.ENA
cs => datnum_cut_out[11]~reg0.ENA
cs => datnum_cut_out[10]~reg0.ENA
cs => datnum_cut_out[9]~reg0.ENA
cs => datnum_cut_out[8]~reg0.ENA
cs => datnum_cut_out[7]~reg0.ENA
cs => datnum_cut_out[6]~reg0.ENA
cs => datnum_cut_out[5]~reg0.ENA
cs => datnum_cut_out[4]~reg0.ENA
cs => datnum_cut_out[3]~reg0.ENA
cs => datnum_cut_out[2]~reg0.ENA
cs => datnum_cut_out[1]~reg0.ENA
cs => datnum_cut_out[0]~reg0.ENA
cs => fifoclr_out~reg0.ENA
frame_length[0] => frame_lenout[0]~reg0.DATAIN
frame_length[1] => frame_lenout[1]~reg0.DATAIN
frame_length[2] => frame_lenout[2]~reg0.DATAIN
frame_length[3] => frame_lenout[3]~reg0.DATAIN
frame_length[4] => frame_lenout[4]~reg0.DATAIN
frame_length[5] => frame_lenout[5]~reg0.DATAIN
frame_length[6] => frame_lenout[6]~reg0.DATAIN
frame_length[7] => frame_lenout[7]~reg0.DATAIN
frame_length[8] => frame_lenout[8]~reg0.DATAIN
frame_length[9] => frame_lenout[9]~reg0.DATAIN
frame_length[10] => frame_lenout[10]~reg0.DATAIN
frame_length[11] => frame_lenout[11]~reg0.DATAIN
frame_length[12] => frame_lenout[12]~reg0.DATAIN
frame_length[13] => frame_lenout[13]~reg0.DATAIN
frame_length[14] => frame_lenout[14]~reg0.DATAIN
frame_length[15] => frame_lenout[15]~reg0.DATAIN
blank_length[0] => blank_lenout[0]~reg0.DATAIN
blank_length[1] => blank_lenout[1]~reg0.DATAIN
blank_length[2] => blank_lenout[2]~reg0.DATAIN
blank_length[3] => blank_lenout[3]~reg0.DATAIN
blank_length[4] => blank_lenout[4]~reg0.DATAIN
blank_length[5] => blank_lenout[5]~reg0.DATAIN
blank_length[6] => blank_lenout[6]~reg0.DATAIN
blank_length[7] => blank_lenout[7]~reg0.DATAIN
blank_length[8] => blank_lenout[8]~reg0.DATAIN
blank_length[9] => blank_lenout[9]~reg0.DATAIN
blank_length[10] => blank_lenout[10]~reg0.DATAIN
blank_length[11] => blank_lenout[11]~reg0.DATAIN
blank_length[12] => blank_lenout[12]~reg0.DATAIN
blank_length[13] => blank_lenout[13]~reg0.DATAIN
blank_length[14] => blank_lenout[14]~reg0.DATAIN
blank_length[15] => blank_lenout[15]~reg0.DATAIN
start_send => start_out~reg0.DATAIN
stop_send => stop_out~reg0.DATAIN
datnum_total[0] => datnum_total_out[0]~reg0.DATAIN
datnum_total[1] => datnum_total_out[1]~reg0.DATAIN
datnum_total[2] => datnum_total_out[2]~reg0.DATAIN
datnum_total[3] => datnum_total_out[3]~reg0.DATAIN
datnum_total[4] => datnum_total_out[4]~reg0.DATAIN
datnum_total[5] => datnum_total_out[5]~reg0.DATAIN
datnum_total[6] => datnum_total_out[6]~reg0.DATAIN
datnum_total[7] => datnum_total_out[7]~reg0.DATAIN
datnum_total[8] => datnum_total_out[8]~reg0.DATAIN
datnum_total[9] => datnum_total_out[9]~reg0.DATAIN
datnum_total[10] => datnum_total_out[10]~reg0.DATAIN
datnum_total[11] => datnum_total_out[11]~reg0.DATAIN
datnum_total[12] => datnum_total_out[12]~reg0.DATAIN
datnum_total[13] => datnum_total_out[13]~reg0.DATAIN
datnum_total[14] => datnum_total_out[14]~reg0.DATAIN
datnum_total[15] => datnum_total_out[15]~reg0.DATAIN
datnum_total[16] => datnum_total_out[16]~reg0.DATAIN
datnum_total[17] => datnum_total_out[17]~reg0.DATAIN
datnum_total[18] => datnum_total_out[18]~reg0.DATAIN
datnum_total[19] => datnum_total_out[19]~reg0.DATAIN
datnum_total[20] => datnum_total_out[20]~reg0.DATAIN
datnum_total[21] => datnum_total_out[21]~reg0.DATAIN
datnum_total[22] => datnum_total_out[22]~reg0.DATAIN
datnum_total[23] => datnum_total_out[23]~reg0.DATAIN
datnum_total[24] => datnum_total_out[24]~reg0.DATAIN
datnum_total[25] => datnum_total_out[25]~reg0.DATAIN
datnum_total[26] => datnum_total_out[26]~reg0.DATAIN
datnum_total[27] => datnum_total_out[27]~reg0.DATAIN
datnum_total[28] => datnum_total_out[28]~reg0.DATAIN
datnum_total[29] => datnum_total_out[29]~reg0.DATAIN
datnum_total[30] => datnum_total_out[30]~reg0.DATAIN
datnum_total[31] => datnum_total_out[31]~reg0.DATAIN
datnum_cut[0] => datnum_cut_out[0]~reg0.DATAIN
datnum_cut[1] => datnum_cut_out[1]~reg0.DATAIN
datnum_cut[2] => datnum_cut_out[2]~reg0.DATAIN
datnum_cut[3] => datnum_cut_out[3]~reg0.DATAIN
datnum_cut[4] => datnum_cut_out[4]~reg0.DATAIN
datnum_cut[5] => datnum_cut_out[5]~reg0.DATAIN
datnum_cut[6] => datnum_cut_out[6]~reg0.DATAIN
datnum_cut[7] => datnum_cut_out[7]~reg0.DATAIN
datnum_cut[8] => datnum_cut_out[8]~reg0.DATAIN
datnum_cut[9] => datnum_cut_out[9]~reg0.DATAIN
datnum_cut[10] => datnum_cut_out[10]~reg0.DATAIN
datnum_cut[11] => datnum_cut_out[11]~reg0.DATAIN
datnum_cut[12] => datnum_cut_out[12]~reg0.DATAIN
datnum_cut[13] => datnum_cut_out[13]~reg0.DATAIN
datnum_cut[14] => datnum_cut_out[14]~reg0.DATAIN
datnum_cut[15] => datnum_cut_out[15]~reg0.DATAIN
datnum_cut[16] => datnum_cut_out[16]~reg0.DATAIN
datnum_cut[17] => datnum_cut_out[17]~reg0.DATAIN
datnum_cut[18] => datnum_cut_out[18]~reg0.DATAIN
datnum_cut[19] => datnum_cut_out[19]~reg0.DATAIN
datnum_cut[20] => datnum_cut_out[20]~reg0.DATAIN
datnum_cut[21] => datnum_cut_out[21]~reg0.DATAIN
datnum_cut[22] => datnum_cut_out[22]~reg0.DATAIN
datnum_cut[23] => datnum_cut_out[23]~reg0.DATAIN
datnum_cut[24] => datnum_cut_out[24]~reg0.DATAIN
datnum_cut[25] => datnum_cut_out[25]~reg0.DATAIN
datnum_cut[26] => datnum_cut_out[26]~reg0.DATAIN
datnum_cut[27] => datnum_cut_out[27]~reg0.DATAIN
datnum_cut[28] => datnum_cut_out[28]~reg0.DATAIN
datnum_cut[29] => datnum_cut_out[29]~reg0.DATAIN
datnum_cut[30] => datnum_cut_out[30]~reg0.DATAIN
datnum_cut[31] => datnum_cut_out[31]~reg0.DATAIN
clr_fifo => fifoclr_out~reg0.DATAIN
head_en => head_en_out~reg0.DATAIN
frame_lenout[0] <= frame_lenout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[1] <= frame_lenout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[2] <= frame_lenout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[3] <= frame_lenout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[4] <= frame_lenout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[5] <= frame_lenout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[6] <= frame_lenout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[7] <= frame_lenout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[8] <= frame_lenout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[9] <= frame_lenout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[10] <= frame_lenout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[11] <= frame_lenout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[12] <= frame_lenout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[13] <= frame_lenout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[14] <= frame_lenout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lenout[15] <= frame_lenout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[0] <= blank_lenout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[1] <= blank_lenout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[2] <= blank_lenout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[3] <= blank_lenout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[4] <= blank_lenout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[5] <= blank_lenout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[6] <= blank_lenout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[7] <= blank_lenout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[8] <= blank_lenout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[9] <= blank_lenout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[10] <= blank_lenout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[11] <= blank_lenout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[12] <= blank_lenout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[13] <= blank_lenout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[14] <= blank_lenout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_lenout[15] <= blank_lenout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_out <= start_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_out <= stop_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[0] <= datnum_total_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[1] <= datnum_total_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[2] <= datnum_total_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[3] <= datnum_total_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[4] <= datnum_total_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[5] <= datnum_total_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[6] <= datnum_total_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[7] <= datnum_total_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[8] <= datnum_total_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[9] <= datnum_total_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[10] <= datnum_total_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[11] <= datnum_total_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[12] <= datnum_total_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[13] <= datnum_total_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[14] <= datnum_total_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[15] <= datnum_total_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[16] <= datnum_total_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[17] <= datnum_total_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[18] <= datnum_total_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[19] <= datnum_total_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[20] <= datnum_total_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[21] <= datnum_total_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[22] <= datnum_total_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[23] <= datnum_total_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[24] <= datnum_total_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[25] <= datnum_total_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[26] <= datnum_total_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[27] <= datnum_total_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[28] <= datnum_total_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[29] <= datnum_total_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[30] <= datnum_total_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_total_out[31] <= datnum_total_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[0] <= datnum_cut_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[1] <= datnum_cut_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[2] <= datnum_cut_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[3] <= datnum_cut_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[4] <= datnum_cut_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[5] <= datnum_cut_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[6] <= datnum_cut_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[7] <= datnum_cut_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[8] <= datnum_cut_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[9] <= datnum_cut_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[10] <= datnum_cut_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[11] <= datnum_cut_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[12] <= datnum_cut_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[13] <= datnum_cut_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[14] <= datnum_cut_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[15] <= datnum_cut_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[16] <= datnum_cut_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[17] <= datnum_cut_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[18] <= datnum_cut_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[19] <= datnum_cut_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[20] <= datnum_cut_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[21] <= datnum_cut_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[22] <= datnum_cut_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[23] <= datnum_cut_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[24] <= datnum_cut_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[25] <= datnum_cut_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[26] <= datnum_cut_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[27] <= datnum_cut_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[28] <= datnum_cut_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[29] <= datnum_cut_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[30] <= datnum_cut_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datnum_cut_out[31] <= datnum_cut_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifoclr_out <= fifoclr_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
head_en_out <= head_en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|ChannelCh:inst2
channel_contant[0] => Equal0.IN7
channel_contant[1] => Equal0.IN6
channel_contant[2] => Equal0.IN5
channel_contant[3] => Equal0.IN4
channel_contant[4] => Equal0.IN3
channel_contant[5] => Equal0.IN2
channel_contant[6] => Equal0.IN1
channel_contant[7] => Equal0.IN0
channel_in[0] => Equal0.IN15
channel_in[1] => Equal0.IN14
channel_in[2] => Equal0.IN13
channel_in[3] => Equal0.IN12
channel_in[4] => Equal0.IN11
channel_in[5] => Equal0.IN10
channel_in[6] => Equal0.IN9
channel_in[7] => Equal0.IN8
channel_cs <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
rdusedw[12] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw
wrusedw[12] <= dcfifo:dcfifo_component.wrusedw


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component
data[0] => dcfifo_bol1:auto_generated.data[0]
data[1] => dcfifo_bol1:auto_generated.data[1]
data[2] => dcfifo_bol1:auto_generated.data[2]
data[3] => dcfifo_bol1:auto_generated.data[3]
data[4] => dcfifo_bol1:auto_generated.data[4]
data[5] => dcfifo_bol1:auto_generated.data[5]
data[6] => dcfifo_bol1:auto_generated.data[6]
data[7] => dcfifo_bol1:auto_generated.data[7]
data[8] => dcfifo_bol1:auto_generated.data[8]
data[9] => dcfifo_bol1:auto_generated.data[9]
data[10] => dcfifo_bol1:auto_generated.data[10]
data[11] => dcfifo_bol1:auto_generated.data[11]
data[12] => dcfifo_bol1:auto_generated.data[12]
data[13] => dcfifo_bol1:auto_generated.data[13]
data[14] => dcfifo_bol1:auto_generated.data[14]
data[15] => dcfifo_bol1:auto_generated.data[15]
q[0] <= dcfifo_bol1:auto_generated.q[0]
q[1] <= dcfifo_bol1:auto_generated.q[1]
q[2] <= dcfifo_bol1:auto_generated.q[2]
q[3] <= dcfifo_bol1:auto_generated.q[3]
q[4] <= dcfifo_bol1:auto_generated.q[4]
q[5] <= dcfifo_bol1:auto_generated.q[5]
q[6] <= dcfifo_bol1:auto_generated.q[6]
q[7] <= dcfifo_bol1:auto_generated.q[7]
q[8] <= dcfifo_bol1:auto_generated.q[8]
q[9] <= dcfifo_bol1:auto_generated.q[9]
q[10] <= dcfifo_bol1:auto_generated.q[10]
q[11] <= dcfifo_bol1:auto_generated.q[11]
q[12] <= dcfifo_bol1:auto_generated.q[12]
q[13] <= dcfifo_bol1:auto_generated.q[13]
q[14] <= dcfifo_bol1:auto_generated.q[14]
q[15] <= dcfifo_bol1:auto_generated.q[15]
rdclk => dcfifo_bol1:auto_generated.rdclk
rdreq => dcfifo_bol1:auto_generated.rdreq
wrclk => dcfifo_bol1:auto_generated.wrclk
wrreq => dcfifo_bol1:auto_generated.wrreq
aclr => dcfifo_bol1:auto_generated.aclr
rdempty <= dcfifo_bol1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bol1:auto_generated.wrfull
rdusedw[0] <= dcfifo_bol1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_bol1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_bol1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_bol1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_bol1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_bol1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_bol1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_bol1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_bol1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_bol1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_bol1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_bol1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_bol1:auto_generated.rdusedw[12]
wrusedw[0] <= dcfifo_bol1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_bol1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_bol1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_bol1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_bol1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_bol1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_bol1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_bol1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_bol1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_bol1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_bol1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_bol1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_bol1:auto_generated.wrusedw[12]


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated
aclr => a_graycounter_khc:wrptr_g1p.aclr
aclr => a_graycounter_jhc:wrptr_gp.aclr
data[0] => altsyncram_6ou:fifo_ram.data_a[0]
data[1] => altsyncram_6ou:fifo_ram.data_a[1]
data[2] => altsyncram_6ou:fifo_ram.data_a[2]
data[3] => altsyncram_6ou:fifo_ram.data_a[3]
data[4] => altsyncram_6ou:fifo_ram.data_a[4]
data[5] => altsyncram_6ou:fifo_ram.data_a[5]
data[6] => altsyncram_6ou:fifo_ram.data_a[6]
data[7] => altsyncram_6ou:fifo_ram.data_a[7]
data[8] => altsyncram_6ou:fifo_ram.data_a[8]
data[9] => altsyncram_6ou:fifo_ram.data_a[9]
data[10] => altsyncram_6ou:fifo_ram.data_a[10]
data[11] => altsyncram_6ou:fifo_ram.data_a[11]
data[12] => altsyncram_6ou:fifo_ram.data_a[12]
data[13] => altsyncram_6ou:fifo_ram.data_a[13]
data[14] => altsyncram_6ou:fifo_ram.data_a[14]
data[15] => altsyncram_6ou:fifo_ram.data_a[15]
q[0] <= altsyncram_6ou:fifo_ram.q_b[0]
q[1] <= altsyncram_6ou:fifo_ram.q_b[1]
q[2] <= altsyncram_6ou:fifo_ram.q_b[2]
q[3] <= altsyncram_6ou:fifo_ram.q_b[3]
q[4] <= altsyncram_6ou:fifo_ram.q_b[4]
q[5] <= altsyncram_6ou:fifo_ram.q_b[5]
q[6] <= altsyncram_6ou:fifo_ram.q_b[6]
q[7] <= altsyncram_6ou:fifo_ram.q_b[7]
q[8] <= altsyncram_6ou:fifo_ram.q_b[8]
q[9] <= altsyncram_6ou:fifo_ram.q_b[9]
q[10] <= altsyncram_6ou:fifo_ram.q_b[10]
q[11] <= altsyncram_6ou:fifo_ram.q_b[11]
q[12] <= altsyncram_6ou:fifo_ram.q_b[12]
q[13] <= altsyncram_6ou:fifo_ram.q_b[13]
q[14] <= altsyncram_6ou:fifo_ram.q_b[14]
q[15] <= altsyncram_6ou:fifo_ram.q_b[15]
rdclk => a_graycounter_ta6:rdptr_g1p.clock
rdclk => altsyncram_6ou:fifo_ram.clock1
rdclk => dffpipe_nec:rs_brp.clock
rdclk => dffpipe_nec:rs_bwp.clock
rdclk => alt_synch_pipe_0eb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_khc:wrptr_g1p.clock
wrclk => a_graycounter_jhc:wrptr_gp.clock
wrclk => altsyncram_6ou:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_re9:ws_brp.clock
wrclk => dffpipe_re9:ws_bwp.clock
wrclk => alt_synch_pipe_4e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= dffpipe_8d9:wrfull_reg.q[0]


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|a_gray2bin_peb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|a_gray2bin_peb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|a_gray2bin_peb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|a_gray2bin_peb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|a_graycounter_ta6:rdptr_g1p
clock => counter6a[12].CLK
clock => counter6a[11].CLK
clock => counter6a[10].CLK
clock => counter6a[9].CLK
clock => counter6a[8].CLK
clock => counter6a[7].CLK
clock => counter6a[6].CLK
clock => counter6a[5].CLK
clock => counter6a[4].CLK
clock => counter6a[3].CLK
clock => counter6a[2].CLK
clock => counter6a[1].CLK
clock => counter6a[0].CLK
clock => parity5.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter6a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|a_graycounter_khc:wrptr_g1p
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => counter7a4.CLK
clock => counter7a5.CLK
clock => counter7a6.CLK
clock => counter7a7.CLK
clock => counter7a8.CLK
clock => counter7a9.CLK
clock => counter7a10.CLK
clock => counter7a11.CLK
clock => counter7a12.CLK
clock => parity8.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter7a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter7a12.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|a_graycounter_jhc:wrptr_gp
clock => counter6a[12].CLK
clock => counter6a[11].CLK
clock => counter6a[10].CLK
clock => counter6a[9].CLK
clock => counter6a[8].CLK
clock => counter6a[7].CLK
clock => counter6a[6].CLK
clock => counter6a[5].CLK
clock => counter6a[4].CLK
clock => counter6a[3].CLK
clock => counter6a[2].CLK
clock => counter6a[1].CLK
clock => counter6a[0].CLK
clock => parity5.CLK
cnt_en => counter_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter6a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|altsyncram_6ou:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[10] => ram_block5a0.PORTAADDR10
address_a[10] => ram_block5a1.PORTAADDR10
address_a[10] => ram_block5a2.PORTAADDR10
address_a[10] => ram_block5a3.PORTAADDR10
address_a[10] => ram_block5a4.PORTAADDR10
address_a[10] => ram_block5a5.PORTAADDR10
address_a[10] => ram_block5a6.PORTAADDR10
address_a[10] => ram_block5a7.PORTAADDR10
address_a[10] => ram_block5a8.PORTAADDR10
address_a[10] => ram_block5a9.PORTAADDR10
address_a[10] => ram_block5a10.PORTAADDR10
address_a[10] => ram_block5a11.PORTAADDR10
address_a[10] => ram_block5a12.PORTAADDR10
address_a[10] => ram_block5a13.PORTAADDR10
address_a[10] => ram_block5a14.PORTAADDR10
address_a[10] => ram_block5a15.PORTAADDR10
address_a[11] => ram_block5a0.PORTAADDR11
address_a[11] => ram_block5a1.PORTAADDR11
address_a[11] => ram_block5a2.PORTAADDR11
address_a[11] => ram_block5a3.PORTAADDR11
address_a[11] => ram_block5a4.PORTAADDR11
address_a[11] => ram_block5a5.PORTAADDR11
address_a[11] => ram_block5a6.PORTAADDR11
address_a[11] => ram_block5a7.PORTAADDR11
address_a[11] => ram_block5a8.PORTAADDR11
address_a[11] => ram_block5a9.PORTAADDR11
address_a[11] => ram_block5a10.PORTAADDR11
address_a[11] => ram_block5a11.PORTAADDR11
address_a[11] => ram_block5a12.PORTAADDR11
address_a[11] => ram_block5a13.PORTAADDR11
address_a[11] => ram_block5a14.PORTAADDR11
address_a[11] => ram_block5a15.PORTAADDR11
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[10] => ram_block5a0.PORTBADDR10
address_b[10] => ram_block5a1.PORTBADDR10
address_b[10] => ram_block5a2.PORTBADDR10
address_b[10] => ram_block5a3.PORTBADDR10
address_b[10] => ram_block5a4.PORTBADDR10
address_b[10] => ram_block5a5.PORTBADDR10
address_b[10] => ram_block5a6.PORTBADDR10
address_b[10] => ram_block5a7.PORTBADDR10
address_b[10] => ram_block5a8.PORTBADDR10
address_b[10] => ram_block5a9.PORTBADDR10
address_b[10] => ram_block5a10.PORTBADDR10
address_b[10] => ram_block5a11.PORTBADDR10
address_b[10] => ram_block5a12.PORTBADDR10
address_b[10] => ram_block5a13.PORTBADDR10
address_b[10] => ram_block5a14.PORTBADDR10
address_b[10] => ram_block5a15.PORTBADDR10
address_b[11] => ram_block5a0.PORTBADDR11
address_b[11] => ram_block5a1.PORTBADDR11
address_b[11] => ram_block5a2.PORTBADDR11
address_b[11] => ram_block5a3.PORTBADDR11
address_b[11] => ram_block5a4.PORTBADDR11
address_b[11] => ram_block5a5.PORTBADDR11
address_b[11] => ram_block5a6.PORTBADDR11
address_b[11] => ram_block5a7.PORTBADDR11
address_b[11] => ram_block5a8.PORTBADDR11
address_b[11] => ram_block5a9.PORTBADDR11
address_b[11] => ram_block5a10.PORTBADDR11
address_b[11] => ram_block5a11.PORTBADDR11
address_b[11] => ram_block5a12.PORTBADDR11
address_b[11] => ram_block5a13.PORTBADDR11
address_b[11] => ram_block5a14.PORTBADDR11
address_b[11] => ram_block5a15.PORTBADDR11
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe10a[0].CLK
clrn => dffe10a[0].ACLR
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|dffpipe_nec:rs_brp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|dffpipe_nec:rs_bwp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|alt_synch_pipe_0eb:rs_dgwp
clock => dffpipe_1f9:dffpipe6.clock
clrn => dffpipe_1f9:dffpipe6.clrn
d[0] => dffpipe_1f9:dffpipe6.d[0]
d[1] => dffpipe_1f9:dffpipe6.d[1]
d[2] => dffpipe_1f9:dffpipe6.d[2]
d[3] => dffpipe_1f9:dffpipe6.d[3]
d[4] => dffpipe_1f9:dffpipe6.d[4]
d[5] => dffpipe_1f9:dffpipe6.d[5]
d[6] => dffpipe_1f9:dffpipe6.d[6]
d[7] => dffpipe_1f9:dffpipe6.d[7]
d[8] => dffpipe_1f9:dffpipe6.d[8]
d[9] => dffpipe_1f9:dffpipe6.d[9]
d[10] => dffpipe_1f9:dffpipe6.d[10]
d[11] => dffpipe_1f9:dffpipe6.d[11]
d[12] => dffpipe_1f9:dffpipe6.d[12]
q[0] <= dffpipe_1f9:dffpipe6.q[0]
q[1] <= dffpipe_1f9:dffpipe6.q[1]
q[2] <= dffpipe_1f9:dffpipe6.q[2]
q[3] <= dffpipe_1f9:dffpipe6.q[3]
q[4] <= dffpipe_1f9:dffpipe6.q[4]
q[5] <= dffpipe_1f9:dffpipe6.q[5]
q[6] <= dffpipe_1f9:dffpipe6.q[6]
q[7] <= dffpipe_1f9:dffpipe6.q[7]
q[8] <= dffpipe_1f9:dffpipe6.q[8]
q[9] <= dffpipe_1f9:dffpipe6.q[9]
q[10] <= dffpipe_1f9:dffpipe6.q[10]
q[11] <= dffpipe_1f9:dffpipe6.q[11]
q[12] <= dffpipe_1f9:dffpipe6.q[12]


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_1f9:dffpipe6
clock => dffe7a[12].CLK
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[12].CLK
clock => dffe8a[11].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[12].ACLR
clrn => dffe7a[11].ACLR
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[12].ACLR
clrn => dffe8a[11].ACLR
clrn => dffe8a[10].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|dffpipe_re9:ws_brp
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|dffpipe_re9:ws_bwp
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|alt_synch_pipe_4e8:ws_dgrp
clock => dffpipe_2f9:dffpipe9.clock
clrn => dffpipe_2f9:dffpipe9.clrn
d[0] => dffpipe_2f9:dffpipe9.d[0]
d[1] => dffpipe_2f9:dffpipe9.d[1]
d[2] => dffpipe_2f9:dffpipe9.d[2]
d[3] => dffpipe_2f9:dffpipe9.d[3]
d[4] => dffpipe_2f9:dffpipe9.d[4]
d[5] => dffpipe_2f9:dffpipe9.d[5]
d[6] => dffpipe_2f9:dffpipe9.d[6]
d[7] => dffpipe_2f9:dffpipe9.d[7]
d[8] => dffpipe_2f9:dffpipe9.d[8]
d[9] => dffpipe_2f9:dffpipe9.d[9]
d[10] => dffpipe_2f9:dffpipe9.d[10]
d[11] => dffpipe_2f9:dffpipe9.d[11]
d[12] => dffpipe_2f9:dffpipe9.d[12]
q[0] <= dffpipe_2f9:dffpipe9.q[0]
q[1] <= dffpipe_2f9:dffpipe9.q[1]
q[2] <= dffpipe_2f9:dffpipe9.q[2]
q[3] <= dffpipe_2f9:dffpipe9.q[3]
q[4] <= dffpipe_2f9:dffpipe9.q[4]
q[5] <= dffpipe_2f9:dffpipe9.q[5]
q[6] <= dffpipe_2f9:dffpipe9.q[6]
q[7] <= dffpipe_2f9:dffpipe9.q[7]
q[8] <= dffpipe_2f9:dffpipe9.q[8]
q[9] <= dffpipe_2f9:dffpipe9.q[9]
q[10] <= dffpipe_2f9:dffpipe9.q[10]
q[11] <= dffpipe_2f9:dffpipe9.q[11]
q[12] <= dffpipe_2f9:dffpipe9.q[12]


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_2f9:dffpipe9
clock => dffe10a[12].CLK
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[12].CLK
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[12].ACLR
clrn => dffe10a[11].ACLR
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[12].ACLR
clrn => dffe11a[11].ACLR
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe11a[12].DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|cmpr_a46:rdempty_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[12] => data_wire[8].IN0
datab[12] => data_wire[8].IN1


|gige_transport_top|SourceChannelBdf:inst15|fifo_1616:inst5|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|cmpr_a46:wrfull_eq_comp
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[12] => data_wire[8].IN0
datab[12] => data_wire[8].IN1


|gige_transport_top|SourceChannelBdf:inst15|FrameOutCon:inst6
clk => fifo_available.CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => rdacq~reg0.CLK
clk => en_out~reg0.CLK
clk => dat_out[15]~reg0.CLK
clk => dat_out[14]~reg0.CLK
clk => dat_out[13]~reg0.CLK
clk => dat_out[12]~reg0.CLK
clk => dat_out[11]~reg0.CLK
clk => dat_out[10]~reg0.CLK
clk => dat_out[9]~reg0.CLK
clk => dat_out[8]~reg0.CLK
clk => dat_out[7]~reg0.CLK
clk => dat_out[6]~reg0.CLK
clk => dat_out[5]~reg0.CLK
clk => dat_out[4]~reg0.CLK
clk => dat_out[3]~reg0.CLK
clk => dat_out[2]~reg0.CLK
clk => dat_out[1]~reg0.CLK
clk => dat_out[0]~reg0.CLK
reset_n => fifo_available.ACLR
reset_n => count[15].ACLR
reset_n => count[14].ACLR
reset_n => count[13].ACLR
reset_n => count[12].ACLR
reset_n => count[11].ACLR
reset_n => count[10].ACLR
reset_n => count[9].ACLR
reset_n => count[8].ACLR
reset_n => count[7].ACLR
reset_n => count[6].ACLR
reset_n => count[5].ACLR
reset_n => count[4].ACLR
reset_n => count[3].ACLR
reset_n => count[2].ACLR
reset_n => count[1].ACLR
reset_n => count[0].ACLR
reset_n => rdacq~reg0.ACLR
reset_n => en_out~reg0.ACLR
reset_n => dat_out[15]~reg0.ACLR
reset_n => dat_out[14]~reg0.ACLR
reset_n => dat_out[13]~reg0.ACLR
reset_n => dat_out[12]~reg0.ACLR
reset_n => dat_out[11]~reg0.ACLR
reset_n => dat_out[10]~reg0.ACLR
reset_n => dat_out[9]~reg0.ACLR
reset_n => dat_out[8]~reg0.ACLR
reset_n => dat_out[7]~reg0.ACLR
reset_n => dat_out[6]~reg0.ACLR
reset_n => dat_out[5]~reg0.ACLR
reset_n => dat_out[4]~reg0.ACLR
reset_n => dat_out[3]~reg0.ACLR
reset_n => dat_out[2]~reg0.ACLR
reset_n => dat_out[1]~reg0.ACLR
reset_n => dat_out[0]~reg0.ACLR
start_en => ~NO_FANOUT~
stop_en => ~NO_FANOUT~
head_en => always2~0.IN1
head_en => always2~1.IN1
frame_length[0] => Equal0.IN15
frame_length[0] => LessThan1.IN16
frame_length[0] => LessThan0.IN19
frame_length[1] => Equal0.IN14
frame_length[1] => LessThan1.IN15
frame_length[1] => LessThan0.IN18
frame_length[2] => Equal0.IN13
frame_length[2] => LessThan1.IN14
frame_length[2] => LessThan0.IN17
frame_length[3] => Equal0.IN12
frame_length[3] => LessThan1.IN13
frame_length[3] => LessThan0.IN16
frame_length[4] => Equal0.IN11
frame_length[4] => LessThan1.IN12
frame_length[4] => LessThan0.IN15
frame_length[5] => Equal0.IN10
frame_length[5] => LessThan1.IN11
frame_length[5] => LessThan0.IN14
frame_length[6] => Equal0.IN9
frame_length[6] => LessThan1.IN10
frame_length[6] => LessThan0.IN13
frame_length[7] => Equal0.IN8
frame_length[7] => LessThan1.IN9
frame_length[7] => LessThan0.IN12
frame_length[8] => Equal0.IN7
frame_length[8] => LessThan1.IN8
frame_length[8] => LessThan0.IN11
frame_length[9] => Equal0.IN6
frame_length[9] => LessThan1.IN7
frame_length[9] => LessThan0.IN10
frame_length[10] => Equal0.IN5
frame_length[10] => LessThan1.IN6
frame_length[10] => LessThan0.IN9
frame_length[11] => Equal0.IN4
frame_length[11] => LessThan1.IN5
frame_length[11] => LessThan0.IN8
frame_length[12] => Equal0.IN3
frame_length[12] => LessThan1.IN4
frame_length[12] => LessThan0.IN7
frame_length[13] => Equal0.IN2
frame_length[13] => LessThan1.IN3
frame_length[13] => LessThan0.IN6
frame_length[14] => Equal0.IN1
frame_length[14] => LessThan1.IN2
frame_length[14] => LessThan0.IN5
frame_length[15] => Equal0.IN0
frame_length[15] => LessThan1.IN1
frame_length[15] => LessThan0.IN4
blank_length[0] => LessThan2.IN16
blank_length[1] => LessThan2.IN15
blank_length[2] => LessThan2.IN14
blank_length[3] => LessThan2.IN13
blank_length[4] => LessThan2.IN12
blank_length[5] => LessThan2.IN11
blank_length[6] => LessThan2.IN10
blank_length[7] => LessThan2.IN9
blank_length[8] => LessThan2.IN8
blank_length[9] => LessThan2.IN7
blank_length[10] => LessThan2.IN6
blank_length[11] => LessThan2.IN5
blank_length[12] => LessThan2.IN4
blank_length[13] => LessThan2.IN3
blank_length[14] => LessThan2.IN2
blank_length[15] => LessThan2.IN1
fifo_rdnum[0] => LessThan0.IN32
fifo_rdnum[1] => LessThan0.IN31
fifo_rdnum[2] => LessThan0.IN30
fifo_rdnum[3] => LessThan0.IN29
fifo_rdnum[4] => LessThan0.IN28
fifo_rdnum[5] => LessThan0.IN27
fifo_rdnum[6] => LessThan0.IN26
fifo_rdnum[7] => LessThan0.IN25
fifo_rdnum[8] => LessThan0.IN24
fifo_rdnum[9] => LessThan0.IN23
fifo_rdnum[10] => LessThan0.IN22
fifo_rdnum[11] => LessThan0.IN21
fifo_rdnum[12] => LessThan0.IN20
dat_in[0] => dat_out~31.DATAB
dat_in[0] => dat_out~15.DATAB
dat_in[1] => dat_out~30.DATAB
dat_in[1] => dat_out~14.DATAB
dat_in[2] => dat_out~29.DATAB
dat_in[2] => dat_out~13.DATAB
dat_in[3] => dat_out~28.DATAB
dat_in[3] => dat_out~12.DATAB
dat_in[4] => dat_out~27.DATAB
dat_in[4] => dat_out~11.DATAB
dat_in[5] => dat_out~26.DATAB
dat_in[5] => dat_out~10.DATAB
dat_in[6] => dat_out~25.DATAB
dat_in[6] => dat_out~9.DATAB
dat_in[7] => dat_out~24.DATAB
dat_in[7] => dat_out~8.DATAB
dat_in[8] => dat_out~23.DATAB
dat_in[8] => dat_out~7.DATAB
dat_in[9] => dat_out~22.DATAB
dat_in[9] => dat_out~6.DATAB
dat_in[10] => dat_out~21.DATAB
dat_in[10] => dat_out~5.DATAB
dat_in[11] => dat_out~20.DATAB
dat_in[11] => dat_out~4.DATAB
dat_in[12] => dat_out~19.DATAB
dat_in[12] => dat_out~3.DATAB
dat_in[13] => dat_out~18.DATAB
dat_in[13] => dat_out~2.DATAB
dat_in[14] => dat_out~17.DATAB
dat_in[14] => dat_out~1.DATAB
dat_in[15] => dat_out~16.DATAB
dat_in[15] => dat_out~0.DATAB
rdacq <= rdacq~reg0.DB_MAX_OUTPUT_PORT_TYPE
en_out <= en_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[0] <= dat_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[1] <= dat_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[2] <= dat_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[3] <= dat_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[4] <= dat_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[5] <= dat_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[6] <= dat_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[7] <= dat_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[8] <= dat_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[9] <= dat_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[10] <= dat_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[11] <= dat_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[12] <= dat_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[13] <= dat_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[14] <= dat_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_out[15] <= dat_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gige_transport_top|ChannelContant:inst11
ch[0] <= <GND>
ch[1] <= <GND>
ch[2] <= <GND>
ch[3] <= <GND>
ch[4] <= <GND>
ch[5] <= <GND>
ch[6] <= <GND>
ch[7] <= <GND>


|gige_transport_top|CLK_GLOBAL:inst18
inclk => sub_wire3[0].IN1
outclk <= CLK_GLOBAL_altclkctrl_8ef:CLK_GLOBAL_altclkctrl_8ef_component.outclk


|gige_transport_top|CLK_GLOBAL:inst18|CLK_GLOBAL_altclkctrl_8ef:CLK_GLOBAL_altclkctrl_8ef_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|gige_transport_top|PLL_MAIN:inst5
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|gige_transport_top|PLL_MAIN:inst5|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|gige_transport_top|udp_cmd:inst34
clk => flag[7]~reg0.CLK
clk => flag[6]~reg0.CLK
clk => flag[5]~reg0.CLK
clk => flag[4]~reg0.CLK
clk => flag[3]~reg0.CLK
clk => flag[2]~reg0.CLK
clk => flag[1]~reg0.CLK
clk => flag[0]~reg0.CLK
clk => frame_step[15]~reg0.CLK
clk => frame_step[14]~reg0.CLK
clk => frame_step[13]~reg0.CLK
clk => frame_step[12]~reg0.CLK
clk => frame_step[11]~reg0.CLK
clk => frame_step[10]~reg0.CLK
clk => frame_step[9]~reg0.CLK
clk => frame_step[8]~reg0.CLK
clk => frame_step[7]~reg0.CLK
clk => frame_step[6]~reg0.CLK
clk => frame_step[5]~reg0.CLK
clk => frame_step[4]~reg0.CLK
clk => frame_step[3]~reg0.CLK
clk => frame_step[2]~reg0.CLK
clk => frame_step[1]~reg0.CLK
clk => frame_step[0]~reg0.CLK
clk => frame_addr_now[15]~reg0.CLK
clk => frame_addr_now[14]~reg0.CLK
clk => frame_addr_now[13]~reg0.CLK
clk => frame_addr_now[12]~reg0.CLK
clk => frame_addr_now[11]~reg0.CLK
clk => frame_addr_now[10]~reg0.CLK
clk => frame_addr_now[9]~reg0.CLK
clk => frame_addr_now[8]~reg0.CLK
clk => frame_addr_now[7]~reg0.CLK
clk => frame_addr_now[6]~reg0.CLK
clk => frame_addr_now[5]~reg0.CLK
clk => frame_addr_now[4]~reg0.CLK
clk => frame_addr_now[3]~reg0.CLK
clk => frame_addr_now[2]~reg0.CLK
clk => frame_addr_now[1]~reg0.CLK
clk => frame_addr_now[0]~reg0.CLK
clk => frame_addr_begin[15]~reg0.CLK
clk => frame_addr_begin[14]~reg0.CLK
clk => frame_addr_begin[13]~reg0.CLK
clk => frame_addr_begin[12]~reg0.CLK
clk => frame_addr_begin[11]~reg0.CLK
clk => frame_addr_begin[10]~reg0.CLK
clk => frame_addr_begin[9]~reg0.CLK
clk => frame_addr_begin[8]~reg0.CLK
clk => frame_addr_begin[7]~reg0.CLK
clk => frame_addr_begin[6]~reg0.CLK
clk => frame_addr_begin[5]~reg0.CLK
clk => frame_addr_begin[4]~reg0.CLK
clk => frame_addr_begin[3]~reg0.CLK
clk => frame_addr_begin[2]~reg0.CLK
clk => frame_addr_begin[1]~reg0.CLK
clk => frame_addr_begin[0]~reg0.CLK
clk => frame_addr_end[15]~reg0.CLK
clk => frame_addr_end[14]~reg0.CLK
clk => frame_addr_end[13]~reg0.CLK
clk => frame_addr_end[12]~reg0.CLK
clk => frame_addr_end[11]~reg0.CLK
clk => frame_addr_end[10]~reg0.CLK
clk => frame_addr_end[9]~reg0.CLK
clk => frame_addr_end[8]~reg0.CLK
clk => frame_addr_end[7]~reg0.CLK
clk => frame_addr_end[6]~reg0.CLK
clk => frame_addr_end[5]~reg0.CLK
clk => frame_addr_end[4]~reg0.CLK
clk => frame_addr_end[3]~reg0.CLK
clk => frame_addr_end[2]~reg0.CLK
clk => frame_addr_end[1]~reg0.CLK
clk => frame_addr_end[0]~reg0.CLK
nRST => flag[7]~reg0.ACLR
nRST => flag[6]~reg0.ACLR
nRST => flag[5]~reg0.ACLR
nRST => flag[4]~reg0.ACLR
nRST => flag[3]~reg0.ACLR
nRST => flag[2]~reg0.ACLR
nRST => flag[1]~reg0.ACLR
nRST => flag[0]~reg0.ACLR
nRST => frame_step[15]~reg0.ACLR
nRST => frame_step[14]~reg0.ACLR
nRST => frame_step[13]~reg0.ACLR
nRST => frame_step[12]~reg0.ACLR
nRST => frame_step[11]~reg0.ACLR
nRST => frame_step[10]~reg0.ACLR
nRST => frame_step[9]~reg0.ACLR
nRST => frame_step[8]~reg0.ACLR
nRST => frame_step[7]~reg0.ACLR
nRST => frame_step[6]~reg0.ACLR
nRST => frame_step[5]~reg0.ACLR
nRST => frame_step[4]~reg0.ACLR
nRST => frame_step[3]~reg0.ACLR
nRST => frame_step[2]~reg0.ACLR
nRST => frame_step[1]~reg0.ACLR
nRST => frame_step[0]~reg0.ACLR
nRST => frame_addr_now[15]~reg0.ACLR
nRST => frame_addr_now[14]~reg0.ACLR
nRST => frame_addr_now[13]~reg0.ACLR
nRST => frame_addr_now[12]~reg0.ACLR
nRST => frame_addr_now[11]~reg0.ACLR
nRST => frame_addr_now[10]~reg0.ACLR
nRST => frame_addr_now[9]~reg0.ACLR
nRST => frame_addr_now[8]~reg0.ACLR
nRST => frame_addr_now[7]~reg0.ACLR
nRST => frame_addr_now[6]~reg0.ACLR
nRST => frame_addr_now[5]~reg0.ACLR
nRST => frame_addr_now[4]~reg0.ACLR
nRST => frame_addr_now[3]~reg0.ACLR
nRST => frame_addr_now[2]~reg0.ACLR
nRST => frame_addr_now[1]~reg0.ACLR
nRST => frame_addr_now[0]~reg0.ACLR
nRST => frame_addr_begin[15]~reg0.ACLR
nRST => frame_addr_begin[14]~reg0.ACLR
nRST => frame_addr_begin[13]~reg0.ACLR
nRST => frame_addr_begin[12]~reg0.ACLR
nRST => frame_addr_begin[11]~reg0.ACLR
nRST => frame_addr_begin[10]~reg0.ACLR
nRST => frame_addr_begin[9]~reg0.ACLR
nRST => frame_addr_begin[8]~reg0.ACLR
nRST => frame_addr_begin[7]~reg0.ACLR
nRST => frame_addr_begin[6]~reg0.ACLR
nRST => frame_addr_begin[5]~reg0.ACLR
nRST => frame_addr_begin[4]~reg0.ACLR
nRST => frame_addr_begin[3]~reg0.ACLR
nRST => frame_addr_begin[2]~reg0.ACLR
nRST => frame_addr_begin[1]~reg0.ACLR
nRST => frame_addr_begin[0]~reg0.ACLR
nRST => frame_addr_end[15]~reg0.ACLR
nRST => frame_addr_end[14]~reg0.ACLR
nRST => frame_addr_end[13]~reg0.ACLR
nRST => frame_addr_end[12]~reg0.ACLR
nRST => frame_addr_end[11]~reg0.ACLR
nRST => frame_addr_end[10]~reg0.ACLR
nRST => frame_addr_end[9]~reg0.ACLR
nRST => frame_addr_end[8]~reg0.ACLR
nRST => frame_addr_end[7]~reg0.ACLR
nRST => frame_addr_end[6]~reg0.ACLR
nRST => frame_addr_end[5]~reg0.ACLR
nRST => frame_addr_end[4]~reg0.ACLR
nRST => frame_addr_end[3]~reg0.ACLR
nRST => frame_addr_end[2]~reg0.ACLR
nRST => frame_addr_end[1]~reg0.ACLR
nRST => frame_addr_end[0]~reg0.ACLR
cmd_en => always0~4.IN1
cmd_en => always0~3.IN0
cmd_en => always0~2.IN0
cmd_en => always0~1.IN0
cmd_en => always0~0.IN0
cmd_addr[0] => Equal0.IN0
cmd_addr[0] => Equal1.IN1
cmd_addr[0] => Equal2.IN0
cmd_addr[0] => Equal3.IN1
cmd_addr[0] => Equal4.IN0
cmd_addr[1] => Equal0.IN1
cmd_addr[1] => Equal1.IN0
cmd_addr[1] => Equal2.IN1
cmd_addr[1] => Equal3.IN2
cmd_addr[1] => Equal4.IN2
cmd_addr[2] => Equal0.IN2
cmd_addr[2] => Equal1.IN2
cmd_addr[2] => Equal2.IN2
cmd_addr[2] => Equal3.IN0
cmd_addr[2] => Equal4.IN1
cmd_addr[3] => Equal0.IN3
cmd_addr[3] => Equal1.IN3
cmd_addr[3] => Equal2.IN3
cmd_addr[3] => Equal3.IN3
cmd_addr[3] => Equal4.IN3
cmd_addr[4] => Equal0.IN4
cmd_addr[4] => Equal1.IN4
cmd_addr[4] => Equal2.IN4
cmd_addr[4] => Equal3.IN4
cmd_addr[4] => Equal4.IN4
cmd_addr[5] => Equal0.IN5
cmd_addr[5] => Equal1.IN5
cmd_addr[5] => Equal2.IN5
cmd_addr[5] => Equal3.IN5
cmd_addr[5] => Equal4.IN5
cmd_addr[6] => Equal0.IN6
cmd_addr[6] => Equal1.IN6
cmd_addr[6] => Equal2.IN6
cmd_addr[6] => Equal3.IN6
cmd_addr[6] => Equal4.IN6
cmd_addr[7] => Equal0.IN7
cmd_addr[7] => Equal1.IN7
cmd_addr[7] => Equal2.IN7
cmd_addr[7] => Equal3.IN7
cmd_addr[7] => Equal4.IN7
cmd_data[0] => frame_step~31.DATAB
cmd_data[0] => frame_step~15.DATAB
cmd_data[0] => frame_addr_now~15.DATAB
cmd_data[0] => frame_addr_begin~15.DATAB
cmd_data[0] => frame_addr_end~15.DATAB
cmd_data[1] => frame_step~30.DATAB
cmd_data[1] => frame_step~14.DATAB
cmd_data[1] => frame_addr_now~14.DATAB
cmd_data[1] => frame_addr_begin~14.DATAB
cmd_data[1] => frame_addr_end~14.DATAB
cmd_data[2] => frame_step~29.DATAB
cmd_data[2] => frame_step~13.DATAB
cmd_data[2] => frame_addr_now~13.DATAB
cmd_data[2] => frame_addr_begin~13.DATAB
cmd_data[2] => frame_addr_end~13.DATAB
cmd_data[3] => frame_step~28.DATAB
cmd_data[3] => frame_step~12.DATAB
cmd_data[3] => frame_addr_now~12.DATAB
cmd_data[3] => frame_addr_begin~12.DATAB
cmd_data[3] => frame_addr_end~12.DATAB
cmd_data[4] => frame_step~27.DATAB
cmd_data[4] => frame_step~11.DATAB
cmd_data[4] => frame_addr_now~11.DATAB
cmd_data[4] => frame_addr_begin~11.DATAB
cmd_data[4] => frame_addr_end~11.DATAB
cmd_data[5] => frame_step~26.DATAB
cmd_data[5] => frame_step~10.DATAB
cmd_data[5] => frame_addr_now~10.DATAB
cmd_data[5] => frame_addr_begin~10.DATAB
cmd_data[5] => frame_addr_end~10.DATAB
cmd_data[6] => frame_step~25.DATAB
cmd_data[6] => frame_step~9.DATAB
cmd_data[6] => frame_addr_now~9.DATAB
cmd_data[6] => frame_addr_begin~9.DATAB
cmd_data[6] => frame_addr_end~9.DATAB
cmd_data[7] => frame_step~24.DATAB
cmd_data[7] => frame_step~8.DATAB
cmd_data[7] => frame_addr_now~8.DATAB
cmd_data[7] => frame_addr_begin~8.DATAB
cmd_data[7] => frame_addr_end~8.DATAB
cmd_data[8] => frame_step~23.DATAB
cmd_data[8] => frame_step~7.DATAB
cmd_data[8] => frame_addr_now~7.DATAB
cmd_data[8] => frame_addr_begin~7.DATAB
cmd_data[8] => frame_addr_end~7.DATAB
cmd_data[9] => frame_step~22.DATAB
cmd_data[9] => frame_step~6.DATAB
cmd_data[9] => frame_addr_now~6.DATAB
cmd_data[9] => frame_addr_begin~6.DATAB
cmd_data[9] => frame_addr_end~6.DATAB
cmd_data[10] => frame_step~21.DATAB
cmd_data[10] => frame_step~5.DATAB
cmd_data[10] => frame_addr_now~5.DATAB
cmd_data[10] => frame_addr_begin~5.DATAB
cmd_data[10] => frame_addr_end~5.DATAB
cmd_data[11] => frame_step~20.DATAB
cmd_data[11] => frame_step~4.DATAB
cmd_data[11] => frame_addr_now~4.DATAB
cmd_data[11] => frame_addr_begin~4.DATAB
cmd_data[11] => frame_addr_end~4.DATAB
cmd_data[12] => frame_step~19.DATAB
cmd_data[12] => frame_step~3.DATAB
cmd_data[12] => frame_addr_now~3.DATAB
cmd_data[12] => frame_addr_begin~3.DATAB
cmd_data[12] => frame_addr_end~3.DATAB
cmd_data[13] => frame_step~18.DATAB
cmd_data[13] => frame_step~2.DATAB
cmd_data[13] => frame_addr_now~2.DATAB
cmd_data[13] => frame_addr_begin~2.DATAB
cmd_data[13] => frame_addr_end~2.DATAB
cmd_data[14] => frame_step~17.DATAB
cmd_data[14] => frame_step~1.DATAB
cmd_data[14] => frame_addr_now~1.DATAB
cmd_data[14] => frame_addr_begin~1.DATAB
cmd_data[14] => frame_addr_end~1.DATAB
cmd_data[15] => frame_step~16.DATAB
cmd_data[15] => frame_step~0.DATAB
cmd_data[15] => frame_addr_now~0.DATAB
cmd_data[15] => frame_addr_begin~0.DATAB
cmd_data[15] => frame_addr_end~0.DATAB
flag[0] <= flag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag[1] <= flag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag[2] <= flag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag[3] <= flag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag[4] <= flag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag[5] <= flag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag[6] <= flag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flag[7] <= flag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[0] <= frame_step[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[1] <= frame_step[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[2] <= frame_step[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[3] <= frame_step[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[4] <= frame_step[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[5] <= frame_step[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[6] <= frame_step[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[7] <= frame_step[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[8] <= frame_step[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[9] <= frame_step[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[10] <= frame_step[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[11] <= frame_step[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[12] <= frame_step[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[13] <= frame_step[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[14] <= frame_step[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_step[15] <= frame_step[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[0] <= frame_addr_now[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[1] <= frame_addr_now[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[2] <= frame_addr_now[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[3] <= frame_addr_now[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[4] <= frame_addr_now[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[5] <= frame_addr_now[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[6] <= frame_addr_now[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[7] <= frame_addr_now[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[8] <= frame_addr_now[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[9] <= frame_addr_now[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[10] <= frame_addr_now[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[11] <= frame_addr_now[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[12] <= frame_addr_now[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[13] <= frame_addr_now[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[14] <= frame_addr_now[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_now[15] <= frame_addr_now[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[0] <= frame_addr_begin[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[1] <= frame_addr_begin[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[2] <= frame_addr_begin[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[3] <= frame_addr_begin[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[4] <= frame_addr_begin[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[5] <= frame_addr_begin[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[6] <= frame_addr_begin[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[7] <= frame_addr_begin[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[8] <= frame_addr_begin[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[9] <= frame_addr_begin[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[10] <= frame_addr_begin[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[11] <= frame_addr_begin[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[12] <= frame_addr_begin[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[13] <= frame_addr_begin[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[14] <= frame_addr_begin[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_begin[15] <= frame_addr_begin[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[0] <= frame_addr_end[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[1] <= frame_addr_end[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[2] <= frame_addr_end[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[3] <= frame_addr_end[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[4] <= frame_addr_end[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[5] <= frame_addr_end[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[6] <= frame_addr_end[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[7] <= frame_addr_end[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[8] <= frame_addr_end[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[9] <= frame_addr_end[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[10] <= frame_addr_end[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[11] <= frame_addr_end[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[12] <= frame_addr_end[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[13] <= frame_addr_end[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[14] <= frame_addr_end[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_addr_end[15] <= frame_addr_end[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err <= <GND>


|gige_transport_top|CLK_GLOBAL:inst35
inclk => sub_wire3[0].IN1
outclk <= CLK_GLOBAL_altclkctrl_8ef:CLK_GLOBAL_altclkctrl_8ef_component.outclk


|gige_transport_top|CLK_GLOBAL:inst35|CLK_GLOBAL_altclkctrl_8ef:CLK_GLOBAL_altclkctrl_8ef_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|gige_transport_top|PLL_SYS:inst36
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|gige_transport_top|PLL_SYS:inst36|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~3.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~2.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|gige_transport_top|FIFOReadyCheck:inst92
clk => fifo_ready~reg0.CLK
reset_n => fifo_ready~reg0.ACLR
fifo_num[0] => LessThan0.IN22
fifo_num[1] => LessThan0.IN21
fifo_num[2] => LessThan0.IN20
fifo_num[3] => LessThan0.IN19
fifo_num[4] => LessThan0.IN18
fifo_num[5] => LessThan0.IN17
fifo_num[6] => LessThan0.IN16
fifo_num[7] => LessThan0.IN15
fifo_num[8] => LessThan0.IN14
fifo_num[9] => LessThan0.IN13
fifo_num[10] => LessThan0.IN12
fifo_ready <= fifo_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


