Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  5 22:14:40 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Print_timing_summary_routed.rpt -pb Print_timing_summary_routed.pb -rpx Print_timing_summary_routed.rpx -warn_on_violation
| Design       : Print
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d1/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d2/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/cnt1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d4/cnt1_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.204        0.000                      0                  911        0.172        0.000                      0                  911        3.000        0.000                       0                   343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
c1/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk50  {0.000 10.000}     20.000          50.000          
  clkfbout_clk50  {0.000 5.000}      10.000          100.000         
sys_clk_pin       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c1/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk50       13.774        0.000                      0                   59        0.197        0.000                      0                   59        9.500        0.000                       0                    28  
  clkfbout_clk50                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin             2.084        0.000                      0                  700        0.172        0.000                      0                  700        4.500        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk50  sys_clk_pin           0.204        0.000                      0                  152        0.573        0.000                      0                  152  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c1/inst/clk_in1
  To Clock:  c1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk50
  To Clock:  clk_out1_clk50

Setup :            0  Failing Endpoints,  Worst Slack       13.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.774ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 1.118ns (19.989%)  route 4.475ns (80.011%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 21.687 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[1]/Q
                         net (fo=17, routed)          1.673     4.006    v2/v_addr[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.148     4.154 r  v2/raddr_i_21/O
                         net (fo=7, routed)           1.018     5.172    v2/raddr_i_21_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.328     5.500 r  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.804     6.304    v2/v_cnt[10]_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.980     7.409    v2/v_cnt[10]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  v2/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.684    21.687    v2/CLK
    SLICE_X12Y36         FDRE                                         r  v2/v_cnt_reg[0]/C
                         clock pessimism              0.103    21.790    
                         clock uncertainty           -0.084    21.707    
    SLICE_X12Y36         FDRE (Setup_fdre_C_R)       -0.524    21.183    v2/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.183    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                 13.774    

Slack (MET) :             14.018ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.118ns (20.597%)  route 4.310ns (79.403%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 21.687 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[1]/Q
                         net (fo=17, routed)          1.673     4.006    v2/v_addr[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.148     4.154 r  v2/raddr_i_21/O
                         net (fo=7, routed)           1.018     5.172    v2/raddr_i_21_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.328     5.500 r  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.804     6.304    v2/v_cnt[10]_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.815     7.243    v2/v_cnt[10]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.684    21.687    v2/CLK
    SLICE_X9Y35          FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.087    21.774    
                         clock uncertainty           -0.084    21.691    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    21.262    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.262    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 14.018    

Slack (MET) :             14.018ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.118ns (20.597%)  route 4.310ns (79.403%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 21.687 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[1]/Q
                         net (fo=17, routed)          1.673     4.006    v2/v_addr[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.148     4.154 r  v2/raddr_i_21/O
                         net (fo=7, routed)           1.018     5.172    v2/raddr_i_21_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.328     5.500 r  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.804     6.304    v2/v_cnt[10]_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.815     7.243    v2/v_cnt[10]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.684    21.687    v2/CLK
    SLICE_X9Y35          FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.087    21.774    
                         clock uncertainty           -0.084    21.691    
    SLICE_X9Y35          FDRE (Setup_fdre_C_R)       -0.429    21.262    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.262    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 14.018    

Slack (MET) :             14.090ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 1.118ns (21.084%)  route 4.185ns (78.916%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 21.687 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[1]/Q
                         net (fo=17, routed)          1.673     4.006    v2/v_addr[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.148     4.154 r  v2/raddr_i_21/O
                         net (fo=7, routed)           1.018     5.172    v2/raddr_i_21_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.328     5.500 r  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.804     6.304    v2/v_cnt[10]_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.690     7.118    v2/v_cnt[10]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.684    21.687    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/C
                         clock pessimism              0.128    21.815    
                         clock uncertainty           -0.084    21.732    
    SLICE_X12Y35         FDRE (Setup_fdre_C_R)       -0.524    21.208    v2/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.208    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 14.090    

Slack (MET) :             14.090ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 1.118ns (21.084%)  route 4.185ns (78.916%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 21.687 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[1]/Q
                         net (fo=17, routed)          1.673     4.006    v2/v_addr[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.148     4.154 r  v2/raddr_i_21/O
                         net (fo=7, routed)           1.018     5.172    v2/raddr_i_21_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.328     5.500 r  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.804     6.304    v2/v_cnt[10]_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.690     7.118    v2/v_cnt[10]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.684    21.687    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.128    21.815    
                         clock uncertainty           -0.084    21.732    
    SLICE_X12Y35         FDRE (Setup_fdre_C_R)       -0.524    21.208    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.208    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 14.090    

Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 1.118ns (21.225%)  route 4.149ns (78.775%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 21.688 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[1]/Q
                         net (fo=17, routed)          1.673     4.006    v2/v_addr[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.148     4.154 r  v2/raddr_i_21/O
                         net (fo=7, routed)           1.018     5.172    v2/raddr_i_21_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.328     5.500 r  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.804     6.304    v2/v_cnt[10]_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.654     7.083    v2/v_cnt[10]_i_1_n_0
    SLICE_X11Y36         FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.685    21.688    v2/CLK
    SLICE_X11Y36         FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.087    21.775    
                         clock uncertainty           -0.084    21.692    
    SLICE_X11Y36         FDRE (Setup_fdre_C_R)       -0.429    21.263    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 14.180    

Slack (MET) :             14.205ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 1.118ns (21.721%)  route 4.029ns (78.279%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 21.688 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[1]/Q
                         net (fo=17, routed)          1.673     4.006    v2/v_addr[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.148     4.154 r  v2/raddr_i_21/O
                         net (fo=7, routed)           1.018     5.172    v2/raddr_i_21_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.328     5.500 r  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.804     6.304    v2/v_cnt[10]_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.534     6.963    v2/v_cnt[10]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.685    21.688    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.087    21.775    
                         clock uncertainty           -0.084    21.692    
    SLICE_X10Y35         FDRE (Setup_fdre_C_R)       -0.524    21.168    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.168    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 14.205    

Slack (MET) :             14.205ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 1.118ns (21.721%)  route 4.029ns (78.279%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 21.688 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[1]/Q
                         net (fo=17, routed)          1.673     4.006    v2/v_addr[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.148     4.154 r  v2/raddr_i_21/O
                         net (fo=7, routed)           1.018     5.172    v2/raddr_i_21_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.328     5.500 r  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.804     6.304    v2/v_cnt[10]_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.534     6.963    v2/v_cnt[10]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.685    21.688    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.087    21.775    
                         clock uncertainty           -0.084    21.692    
    SLICE_X10Y35         FDRE (Setup_fdre_C_R)       -0.524    21.168    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.168    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 14.205    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 1.118ns (21.721%)  route 4.029ns (78.279%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 21.688 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[1]/Q
                         net (fo=17, routed)          1.673     4.006    v2/v_addr[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.148     4.154 r  v2/raddr_i_21/O
                         net (fo=7, routed)           1.018     5.172    v2/raddr_i_21_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.328     5.500 r  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.804     6.304    v2/v_cnt[10]_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.534     6.963    v2/v_cnt[10]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.685    21.688    v2/CLK
    SLICE_X11Y35         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.087    21.775    
                         clock uncertainty           -0.084    21.692    
    SLICE_X11Y35         FDRE (Setup_fdre_C_R)       -0.429    21.263    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk50 rise@20.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 1.118ns (21.721%)  route 4.029ns (78.279%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 21.688 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X12Y35         FDRE                                         r  v2/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[1]/Q
                         net (fo=17, routed)          1.673     4.006    v2/v_addr[1]
    SLICE_X12Y35         LUT2 (Prop_lut2_I1_O)        0.148     4.154 r  v2/raddr_i_21/O
                         net (fo=7, routed)           1.018     5.172    v2/raddr_i_21_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I3_O)        0.328     5.500 r  v2/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.804     6.304    v2/v_cnt[10]_i_4_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I1_O)        0.124     6.428 r  v2/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.534     6.963    v2/v_cnt[10]_i_1_n_0
    SLICE_X11Y35         FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683    21.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.685    21.688    v2/CLK
    SLICE_X11Y35         FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.087    21.775    
                         clock uncertainty           -0.084    21.692    
    SLICE_X11Y35         FDRE (Setup_fdre_C_R)       -0.429    21.263    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 14.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.447%)  route 0.144ns (43.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     0.780 r  v2/h_cnt_reg[1]/Q
                         net (fo=10, routed)          0.144     0.924    v2/h_addr[1]
    SLICE_X8Y38          LUT6 (Prop_lut6_I2_O)        0.045     0.969 r  v2/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.969    v2/p_0_in__0[5]
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.912     0.914    v2/CLK
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[5]/C
                         clock pessimism             -0.261     0.652    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.120     0.772    v2/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.188ns (53.167%)  route 0.166ns (46.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     0.780 r  v2/h_cnt_reg[7]/Q
                         net (fo=13, routed)          0.166     0.946    v2/h_addr[7]
    SLICE_X8Y38          LUT5 (Prop_lut5_I2_O)        0.047     0.993 r  v2/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.993    v2/p_0_in__0[9]
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.912     0.914    v2/CLK
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[9]/C
                         clock pessimism             -0.261     0.652    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.131     0.783    v2/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.900%)  route 0.166ns (47.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     0.780 r  v2/h_cnt_reg[7]/Q
                         net (fo=13, routed)          0.166     0.946    v2/h_addr[7]
    SLICE_X8Y38          LUT4 (Prop_lut4_I1_O)        0.045     0.991 r  v2/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.991    v2/p_0_in__0[8]
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.912     0.914    v2/CLK
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[8]/C
                         clock pessimism             -0.261     0.652    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.121     0.773    v2/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.972%)  route 0.171ns (45.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.635     0.637    v2/CLK
    SLICE_X8Y36          FDRE                                         r  v2/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     0.801 r  v2/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.171     0.972    v2/h_addr[0]
    SLICE_X8Y37          LUT5 (Prop_lut5_I2_O)        0.045     1.017 r  v2/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.017    v2/p_0_in__0[6]
    SLICE_X8Y37          FDRE                                         r  v2/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.910     0.912    v2/CLK
    SLICE_X8Y37          FDRE                                         r  v2/h_cnt_reg[6]/C
                         clock pessimism             -0.258     0.653    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.120     0.773    v2/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.113%)  route 0.116ns (33.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.128     0.767 r  v2/h_cnt_reg[2]/Q
                         net (fo=10, routed)          0.116     0.884    v2/C[0]
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.099     0.983 r  v2/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.983    v2/p_0_in__0[7]
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.912     0.914    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[7]/C
                         clock pessimism             -0.274     0.639    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.092     0.731    v2/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.635     0.637    v2/CLK
    SLICE_X12Y36         FDRE                                         r  v2/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     0.801 f  v2/v_cnt_reg[0]/Q
                         net (fo=17, routed)          0.177     0.979    v2/v_addr[0]
    SLICE_X12Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.024 r  v2/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.024    v2/p_0_in__1[0]
    SLICE_X12Y36         FDRE                                         r  v2/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.909     0.911    v2/CLK
    SLICE_X12Y36         FDRE                                         r  v2/v_cnt_reg[0]/C
                         clock pessimism             -0.273     0.637    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.120     0.757    v2/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.269%)  route 0.213ns (53.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     0.780 r  v2/h_cnt_reg[1]/Q
                         net (fo=10, routed)          0.213     0.993    v2/h_addr[1]
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.042     1.035 r  v2/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.035    v2/p_0_in__0[2]
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.912     0.914    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[2]/C
                         clock pessimism             -0.274     0.639    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.107     0.746    v2/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.959%)  route 0.194ns (51.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.635     0.637    v2/CLK
    SLICE_X9Y35          FDRE                                         r  v2/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.778 r  v2/v_cnt_reg[5]/Q
                         net (fo=13, routed)          0.194     0.972    v2/v_addr[5]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.017 r  v2/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.017    v2/p_0_in__1[5]
    SLICE_X9Y35          FDRE                                         r  v2/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.909     0.911    v2/CLK
    SLICE_X9Y35          FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism             -0.273     0.637    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.091     0.728    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/hs_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.061%)  route 0.245ns (53.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     0.803 r  v2/h_cnt_reg[10]/Q
                         net (fo=11, routed)          0.245     1.048    v2/h_addr[10]
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.045     1.093 r  v2/hs_i_1/O
                         net (fo=1, routed)           0.000     1.093    v2/p_0_in
    SLICE_X7Y38          FDSE                                         r  v2/hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.942     0.944    v2/CLK
    SLICE_X7Y38          FDSE                                         r  v2/hs_reg/C
                         clock pessimism             -0.237     0.706    
    SLICE_X7Y38          FDSE (Hold_fdse_C_D)         0.091     0.797    v2/hs_reg
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk50 rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.247ns (58.704%)  route 0.174ns (41.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.148     0.787 r  v2/h_cnt_reg[9]/Q
                         net (fo=12, routed)          0.174     0.961    v2/h_addr[9]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.099     1.060 r  v2/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.060    v2/p_0_in__0[10]
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.898     0.898    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.912     0.914    v2/CLK
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[10]/C
                         clock pessimism             -0.274     0.639    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.121     0.760    v2/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y36      v2/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y38      v2/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y38      v2/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y38      v2/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y36      v2/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y36      v2/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y38      v2/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y37      v2/h_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y36      v2/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y36      v2/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y36      v2/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y37      v2/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y37      v2/h_de_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y36     v2/v_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y35     v2/v_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y35     v2/v_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y35     v2/v_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y35     v2/v_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y38      v2/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y38      v2/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y38      v2/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y38      v2/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y38      v2/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y38      v2/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y38      v2/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y36      v2/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y38      v2/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y38      v2/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk50
  To Clock:  clkfbout_clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 2.447ns (33.260%)  route 4.910ns (66.740%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.897     5.500    p5/clk
    SLICE_X6Y41          FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     6.018 r  p5/x_reg[0]/Q
                         net (fo=15, routed)          0.881     6.899    p5/x_reg[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.124     7.023 r  p5/waddr0__0_carry_i_1/O
                         net (fo=1, routed)           0.520     7.543    p5/waddr0__0_carry_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.928 r  p5/waddr0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.928    p5/waddr0__0_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.167 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.580     8.748    p5/waddr0[12]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     9.628 r  p5/v1_i_1/O[2]
                         net (fo=11, routed)          1.836    11.464    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y24          LUT4 (Prop_lut4_I0_O)        0.301    11.765 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           1.092    12.857    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.729    15.152    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.419    
                         clock uncertainty           -0.035    15.384    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.941    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -12.857    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 2.447ns (34.654%)  route 4.614ns (65.346%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.897     5.500    p5/clk
    SLICE_X6Y41          FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     6.018 r  p5/x_reg[0]/Q
                         net (fo=15, routed)          0.881     6.899    p5/x_reg[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.124     7.023 r  p5/waddr0__0_carry_i_1/O
                         net (fo=1, routed)           0.520     7.543    p5/waddr0__0_carry_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.928 r  p5/waddr0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.928    p5/waddr0__0_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.167 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.580     8.748    p5/waddr0[12]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     9.628 f  p5/v1_i_1/O[2]
                         net (fo=11, routed)          1.985    11.613    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.301    11.914 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.647    12.561    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.719    15.142    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.409    
                         clock uncertainty           -0.035    15.374    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.931    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 2.143ns (31.684%)  route 4.621ns (68.316%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.897     5.500    p5/clk
    SLICE_X6Y41          FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     6.018 r  p5/x_reg[0]/Q
                         net (fo=15, routed)          0.881     6.899    p5/x_reg[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.124     7.023 r  p5/waddr0__0_carry_i_1/O
                         net (fo=1, routed)           0.520     7.543    p5/waddr0__0_carry_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.928 r  p5/waddr0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.928    p5/waddr0__0_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.150 r  p5/waddr0__0_carry__0/O[0]
                         net (fo=1, routed)           0.496     8.647    p5/waddr0[10]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     9.322 r  p5/v1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.322    p5/v1_i_2_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.541 r  p5/v1_i_1/O[0]
                         net (fo=11, routed)          2.723    12.263    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.729    15.152    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.419    
                         clock uncertainty           -0.035    15.384    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    14.647    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 2.447ns (35.210%)  route 4.503ns (64.790%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.897     5.500    p5/clk
    SLICE_X6Y41          FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     6.018 r  p5/x_reg[0]/Q
                         net (fo=15, routed)          0.881     6.899    p5/x_reg[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.124     7.023 r  p5/waddr0__0_carry_i_1/O
                         net (fo=1, routed)           0.520     7.543    p5/waddr0__0_carry_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.928 r  p5/waddr0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.928    p5/waddr0__0_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.167 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.580     8.748    p5/waddr0[12]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     9.628 f  p5/v1_i_1/O[2]
                         net (fo=11, routed)          1.834    11.462    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.301    11.763 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.687    12.449    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.724    15.147    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.414    
                         clock uncertainty           -0.035    15.379    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.936    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 2.102ns (32.029%)  route 4.461ns (67.971%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.897     5.500    p5/clk
    SLICE_X6Y41          FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     6.018 r  p5/x_reg[0]/Q
                         net (fo=15, routed)          1.001     7.019    p5/x_reg[0]
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     7.143 r  p5/waddr0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.143    p5/waddr0__0_carry_i_6_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.723 r  p5/waddr0__0_carry/O[2]
                         net (fo=1, routed)           0.580     8.303    p5/waddr0[8]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     9.183 r  p5/v1_i_2/O[2]
                         net (fo=11, routed)          2.879    12.063    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.729    15.152    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.419    
                         clock uncertainty           -0.035    15.384    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.743    14.641    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 2.167ns (33.394%)  route 4.322ns (66.606%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.897     5.500    p5/clk
    SLICE_X6Y41          FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     6.018 r  p5/x_reg[0]/Q
                         net (fo=15, routed)          1.001     7.019    p5/x_reg[0]
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.124     7.143 r  p5/waddr0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.143    p5/waddr0__0_carry_i_6_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.723 r  p5/waddr0__0_carry/O[2]
                         net (fo=1, routed)           0.580     8.303    p5/waddr0[8]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945     9.248 r  p5/v1_i_2/O[3]
                         net (fo=11, routed)          2.741    11.989    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.729    15.152    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.419    
                         clock uncertainty           -0.035    15.384    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.749    14.635    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 2.143ns (33.351%)  route 4.283ns (66.649%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.897     5.500    p5/clk
    SLICE_X6Y41          FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     6.018 r  p5/x_reg[0]/Q
                         net (fo=15, routed)          0.881     6.899    p5/x_reg[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.124     7.023 r  p5/waddr0__0_carry_i_1/O
                         net (fo=1, routed)           0.520     7.543    p5/waddr0__0_carry_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.928 r  p5/waddr0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.928    p5/waddr0__0_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.150 r  p5/waddr0__0_carry__0/O[0]
                         net (fo=1, routed)           0.496     8.647    p5/waddr0[10]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     9.322 r  p5/v1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.322    p5/v1_i_2_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.541 r  p5/v1_i_1/O[0]
                         net (fo=11, routed)          2.385    11.925    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.724    15.147    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.267    15.414    
                         clock uncertainty           -0.035    15.379    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737    14.642    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 2.211ns (36.043%)  route 3.923ns (63.957%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.897     5.500    p5/clk
    SLICE_X6Y41          FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     6.018 r  p5/x_reg[0]/Q
                         net (fo=15, routed)          0.881     6.899    p5/x_reg[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.124     7.023 r  p5/waddr0__0_carry_i_1/O
                         net (fo=1, routed)           0.520     7.543    p5/waddr0__0_carry_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.928 r  p5/waddr0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.928    p5/waddr0__0_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.167 r  p5/waddr0__0_carry__0/O[2]
                         net (fo=1, routed)           0.580     8.748    p5/waddr0[12]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.945     9.693 r  p5/v1_i_1/O[3]
                         net (fo=11, routed)          1.941    11.634    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.562    14.984    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.171    
                         clock uncertainty           -0.035    15.136    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    14.387    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.143ns (34.993%)  route 3.981ns (65.007%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.897     5.500    p5/clk
    SLICE_X6Y41          FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     6.018 r  p5/x_reg[0]/Q
                         net (fo=15, routed)          0.881     6.899    p5/x_reg[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.124     7.023 r  p5/waddr0__0_carry_i_1/O
                         net (fo=1, routed)           0.520     7.543    p5/waddr0__0_carry_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.928 r  p5/waddr0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.928    p5/waddr0__0_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.150 r  p5/waddr0__0_carry__0/O[0]
                         net (fo=1, routed)           0.496     8.647    p5/waddr0[10]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     9.322 r  p5/v1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.322    p5/v1_i_2_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.541 r  p5/v1_i_1/O[0]
                         net (fo=11, routed)          2.083    11.624    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.562    14.984    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.171    
                         clock uncertainty           -0.035    15.136    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    14.399    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 p5/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 2.247ns (36.880%)  route 3.846ns (63.120%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.897     5.500    p5/clk
    SLICE_X6Y41          FDSE                                         r  p5/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     6.018 r  p5/x_reg[0]/Q
                         net (fo=15, routed)          0.881     6.899    p5/x_reg[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.124     7.023 r  p5/waddr0__0_carry_i_1/O
                         net (fo=1, routed)           0.520     7.543    p5/waddr0__0_carry_i_1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.928 r  p5/waddr0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.928    p5/waddr0__0_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.150 r  p5/waddr0__0_carry__0/O[0]
                         net (fo=1, routed)           0.496     8.647    p5/waddr0[10]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     9.322 r  p5/v1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.322    p5/v1_i_2_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.645 r  p5/v1_i_1/O[1]
                         net (fo=11, routed)          1.948    11.592    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.562    14.984    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.171    
                         clock uncertainty           -0.035    15.136    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    14.388    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  2.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 d4/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.670     1.590    d4/clk
    SLICE_X7Y49          FDRE                                         r  d4/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  d4/cnt_reg[11]/Q
                         net (fo=3, routed)           0.120     1.851    d4/cnt_reg[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.011 r  d4/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     2.012    d4/cnt_reg[8]_i_1__2_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.066 r  d4/cnt_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.066    d4/cnt_reg[12]_i_1__2_n_7
    SLICE_X7Y50          FDRE                                         r  d4/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.040    d4/clk
    SLICE_X7Y50          FDRE                                         r  d4/cnt_reg[12]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    d4/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 d4/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.670     1.590    d4/clk
    SLICE_X7Y49          FDRE                                         r  d4/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  d4/cnt_reg[11]/Q
                         net (fo=3, routed)           0.120     1.851    d4/cnt_reg[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.011 r  d4/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     2.012    d4/cnt_reg[8]_i_1__2_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.077 r  d4/cnt_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.077    d4/cnt_reg[12]_i_1__2_n_5
    SLICE_X7Y50          FDRE                                         r  d4/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.040    d4/clk
    SLICE_X7Y50          FDRE                                         r  d4/cnt_reg[14]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    d4/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 d4/cnt1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/cnt1_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.670     1.590    d4/clk
    SLICE_X6Y49          FDRE                                         r  d4/cnt1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.754 f  d4/cnt1_reg[15]/Q
                         net (fo=4, routed)           0.149     1.903    d4/cnt1_reg[15]
    SLICE_X6Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.948 r  d4/cnt1[12]_i_2__2/O
                         net (fo=1, routed)           0.000     1.948    d4/cnt1[12]_i_2__2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.057 r  d4/cnt1_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     2.058    d4/cnt1_reg[12]_i_1__2_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.111 r  d4/cnt1_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.111    d4/cnt1_reg[16]_i_1__2_n_7
    SLICE_X6Y50          FDSE                                         r  d4/cnt1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.040    d4/clk
    SLICE_X6Y50          FDSE                                         r  d4/cnt1_reg[16]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          FDSE (Hold_fdse_C_D)         0.134     1.923    d4/cnt1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 d3/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.355ns (70.781%)  route 0.147ns (29.219%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.670     1.590    d3/clk
    SLICE_X4Y49          FDRE                                         r  d3/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  d3/cnt_reg[22]/Q
                         net (fo=3, routed)           0.146     1.877    d3/cnt_reg[22]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.037 r  d3/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.037    d3/cnt_reg[20]_i_1__1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.091 r  d3/cnt_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.091    d3/cnt_reg[24]_i_1__1_n_7
    SLICE_X4Y50          FDRE                                         r  d3/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.040    d3/clk
    SLICE_X4Y50          FDRE                                         r  d3/cnt_reg[24]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    d3/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 p5/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.677%)  route 0.455ns (76.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.668     1.588    p5/clk
    SLICE_X7Y41          FDRE                                         r  p5/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  p5/y_reg[1]/Q
                         net (fo=15, routed)          0.455     2.183    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.888     2.053    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.803    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.986    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 d4/cnt1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/cnt1_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.670     1.590    d4/clk
    SLICE_X6Y49          FDRE                                         r  d4/cnt1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.754 f  d4/cnt1_reg[15]/Q
                         net (fo=4, routed)           0.149     1.903    d4/cnt1_reg[15]
    SLICE_X6Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.948 r  d4/cnt1[12]_i_2__2/O
                         net (fo=1, routed)           0.000     1.948    d4/cnt1[12]_i_2__2_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.057 r  d4/cnt1_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     2.058    d4/cnt1_reg[12]_i_1__2_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.124 r  d4/cnt1_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.124    d4/cnt1_reg[16]_i_1__2_n_5
    SLICE_X6Y50          FDSE                                         r  d4/cnt1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.040    d4/clk
    SLICE_X6Y50          FDSE                                         r  d4/cnt1_reg[18]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          FDSE (Hold_fdse_C_D)         0.134     1.923    d4/cnt1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 d4/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.670     1.590    d4/clk
    SLICE_X7Y49          FDRE                                         r  d4/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  d4/cnt_reg[11]/Q
                         net (fo=3, routed)           0.120     1.851    d4/cnt_reg[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.011 r  d4/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     2.012    d4/cnt_reg[8]_i_1__2_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.102 r  d4/cnt_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.102    d4/cnt_reg[12]_i_1__2_n_6
    SLICE_X7Y50          FDRE                                         r  d4/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.040    d4/clk
    SLICE_X7Y50          FDRE                                         r  d4/cnt_reg[13]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    d4/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 d4/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.670     1.590    d4/clk
    SLICE_X7Y49          FDRE                                         r  d4/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  d4/cnt_reg[11]/Q
                         net (fo=3, routed)           0.120     1.851    d4/cnt_reg[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.011 r  d4/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     2.012    d4/cnt_reg[8]_i_1__2_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.102 r  d4/cnt_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.102    d4/cnt_reg[12]_i_1__2_n_4
    SLICE_X7Y50          FDRE                                         r  d4/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.040    d4/clk
    SLICE_X7Y50          FDRE                                         r  d4/cnt_reg[15]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    d4/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 d3/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.366ns (71.408%)  route 0.147ns (28.592%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.670     1.590    d3/clk
    SLICE_X4Y49          FDRE                                         r  d3/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  d3/cnt_reg[22]/Q
                         net (fo=3, routed)           0.146     1.877    d3/cnt_reg[22]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.037 r  d3/cnt_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.037    d3/cnt_reg[20]_i_1__1_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.102 r  d3/cnt_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.102    d3/cnt_reg[24]_i_1__1_n_5
    SLICE_X4Y50          FDRE                                         r  d3/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.040    d3/clk
    SLICE_X4Y50          FDRE                                         r  d3/cnt_reg[26]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    d3/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 d4/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.670     1.590    d4/clk
    SLICE_X7Y49          FDRE                                         r  d4/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  d4/cnt_reg[11]/Q
                         net (fo=3, routed)           0.120     1.851    d4/cnt_reg[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.011 r  d4/cnt_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     2.012    d4/cnt_reg[8]_i_1__2_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.051 r  d4/cnt_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.051    d4/cnt_reg[12]_i_1__2_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.105 r  d4/cnt_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.105    d4/cnt_reg[16]_i_1__2_n_7
    SLICE_X7Y51          FDRE                                         r  d4/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.875     2.040    d4/clk
    SLICE_X7Y51          FDRE                                         r  d4/cnt_reg[16]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.894    d4/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y30   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y30   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y30   v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y53   d4/cnt1_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y53   d4/cnt1_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y53   d4/cnt1_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y53   d4/cnt1_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y53   d4/cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y53   d4/cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y53   d4/cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y41   p1/a0/dd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y41   p2/a0/dd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y41   p2/a1/dd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y41   p2/a2/dd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y41   p4/a1/dd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y41   p4/a2/dd_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y40   d1/cnt1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y40   d1/cnt1_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y41   p5/x_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y41   p5/x_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk50
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.218ns  (logic 4.731ns (38.721%)  route 7.487ns (61.279%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[2]/Q
                         net (fo=13, routed)          2.073     4.406    v2/v_addr[2]
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124     4.530 f  v2/raddr_i_20/O
                         net (fo=10, routed)          0.910     5.440    v2/raddr_i_20_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  v2/raddr_i_24/O
                         net (fo=2, routed)           0.471     6.035    v2/raddr_i_24_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.159 r  v2/raddr_i_4/O
                         net (fo=1, routed)           0.956     7.115    s1/A[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      3.841    10.956 r  s1/raddr/P[1]
                         net (fo=11, routed)          3.077    14.034    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.564    14.986    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.986    
                         clock uncertainty           -0.182    14.804    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    14.238    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.205ns  (logic 4.731ns (38.762%)  route 7.474ns (61.238%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[2]/Q
                         net (fo=13, routed)          2.073     4.406    v2/v_addr[2]
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124     4.530 f  v2/raddr_i_20/O
                         net (fo=10, routed)          0.910     5.440    v2/raddr_i_20_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  v2/raddr_i_24/O
                         net (fo=2, routed)           0.471     6.035    v2/raddr_i_24_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.159 r  v2/raddr_i_4/O
                         net (fo=1, routed)           0.956     7.115    s1/A[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[2])
                                                      3.841    10.956 r  s1/raddr/P[2]
                         net (fo=11, routed)          3.064    14.021    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.564    14.986    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.986    
                         clock uncertainty           -0.182    14.804    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    14.238    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.179ns  (logic 4.731ns (38.844%)  route 7.448ns (61.156%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[2]/Q
                         net (fo=13, routed)          2.073     4.406    v2/v_addr[2]
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124     4.530 f  v2/raddr_i_20/O
                         net (fo=10, routed)          0.910     5.440    v2/raddr_i_20_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  v2/raddr_i_24/O
                         net (fo=2, routed)           0.471     6.035    v2/raddr_i_24_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.159 r  v2/raddr_i_4/O
                         net (fo=1, routed)           0.956     7.115    s1/A[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[6])
                                                      3.841    10.956 r  s1/raddr/P[6]
                         net (fo=11, routed)          3.038    13.995    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.564    14.986    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.986    
                         clock uncertainty           -0.182    14.804    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.238    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.342ns  (logic 4.731ns (38.332%)  route 7.611ns (61.668%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 15.154 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[2]/Q
                         net (fo=13, routed)          2.073     4.406    v2/v_addr[2]
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124     4.530 f  v2/raddr_i_20/O
                         net (fo=10, routed)          0.910     5.440    v2/raddr_i_20_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  v2/raddr_i_24/O
                         net (fo=2, routed)           0.471     6.035    v2/raddr_i_24_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.159 r  v2/raddr_i_4/O
                         net (fo=1, routed)           0.956     7.115    s1/A[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[10])
                                                      3.841    10.956 r  s1/raddr/P[10]
                         net (fo=11, routed)          3.201    14.157    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.731    15.154    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.154    
                         clock uncertainty           -0.182    14.971    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.405    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.459ns  (logic 4.855ns (38.969%)  route 7.604ns (61.031%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[2]/Q
                         net (fo=13, routed)          2.073     4.406    v2/v_addr[2]
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124     4.530 f  v2/raddr_i_20/O
                         net (fo=10, routed)          0.910     5.440    v2/raddr_i_20_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  v2/raddr_i_24/O
                         net (fo=2, routed)           0.471     6.035    v2/raddr_i_24_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.159 r  v2/raddr_i_4/O
                         net (fo=1, routed)           0.956     7.115    s1/A[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[14])
                                                      3.841    10.956 r  s1/raddr/P[14]
                         net (fo=12, routed)          2.001    12.958    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[14]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.124    13.082 r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           1.192    14.274    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.727    15.150    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.150    
                         clock uncertainty           -0.182    14.967    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.524    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                         -14.274    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.323ns  (logic 4.731ns (38.392%)  route 7.592ns (61.608%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 15.145 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[2]/Q
                         net (fo=13, routed)          2.073     4.406    v2/v_addr[2]
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124     4.530 f  v2/raddr_i_20/O
                         net (fo=10, routed)          0.910     5.440    v2/raddr_i_20_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  v2/raddr_i_24/O
                         net (fo=2, routed)           0.471     6.035    v2/raddr_i_24_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.159 r  v2/raddr_i_4/O
                         net (fo=1, routed)           0.956     7.115    s1/A[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[4])
                                                      3.841    10.956 r  s1/raddr/P[4]
                         net (fo=11, routed)          3.182    14.138    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.722    15.145    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.145    
                         clock uncertainty           -0.182    14.962    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.396    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -14.138    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.320ns  (logic 4.731ns (38.402%)  route 7.589ns (61.598%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[2]/Q
                         net (fo=13, routed)          2.073     4.406    v2/v_addr[2]
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124     4.530 f  v2/raddr_i_20/O
                         net (fo=10, routed)          0.910     5.440    v2/raddr_i_20_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  v2/raddr_i_24/O
                         net (fo=2, routed)           0.471     6.035    v2/raddr_i_24_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.159 r  v2/raddr_i_4/O
                         net (fo=1, routed)           0.956     7.115    s1/A[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      3.841    10.956 r  s1/raddr/P[1]
                         net (fo=11, routed)          3.179    14.135    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.724    15.147    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.147    
                         clock uncertainty           -0.182    14.964    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.398    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.330ns  (logic 4.731ns (38.371%)  route 7.599ns (61.629%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[2]/Q
                         net (fo=13, routed)          2.073     4.406    v2/v_addr[2]
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124     4.530 f  v2/raddr_i_20/O
                         net (fo=10, routed)          0.910     5.440    v2/raddr_i_20_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  v2/raddr_i_24/O
                         net (fo=2, routed)           0.471     6.035    v2/raddr_i_24_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.159 r  v2/raddr_i_4/O
                         net (fo=1, routed)           0.956     7.115    s1/A[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[8])
                                                      3.841    10.956 r  s1/raddr/P[8]
                         net (fo=11, routed)          3.189    14.145    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y9          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.734    15.157    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.157    
                         clock uncertainty           -0.182    14.974    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.408    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 4.731ns (38.379%)  route 7.596ns (61.621%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[2]/Q
                         net (fo=13, routed)          2.073     4.406    v2/v_addr[2]
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124     4.530 f  v2/raddr_i_20/O
                         net (fo=10, routed)          0.910     5.440    v2/raddr_i_20_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  v2/raddr_i_24/O
                         net (fo=2, routed)           0.471     6.035    v2/raddr_i_24_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.159 r  v2/raddr_i_4/O
                         net (fo=1, routed)           0.956     7.115    s1/A[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    10.956 r  s1/raddr/P[0]
                         net (fo=11, routed)          3.186    14.142    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.733    15.156    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.156    
                         clock uncertainty           -0.182    14.973    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    14.407    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        12.150ns  (logic 4.731ns (38.939%)  route 7.419ns (61.061%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        3.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.809     1.809    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.813     1.815    v2/CLK
    SLICE_X10Y35         FDRE                                         r  v2/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  v2/v_cnt_reg[2]/Q
                         net (fo=13, routed)          2.073     4.406    v2/v_addr[2]
    SLICE_X9Y36          LUT3 (Prop_lut3_I1_O)        0.124     4.530 f  v2/raddr_i_20/O
                         net (fo=10, routed)          0.910     5.440    v2/raddr_i_20_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  v2/raddr_i_24/O
                         net (fo=2, routed)           0.471     6.035    v2/raddr_i_24_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.159 r  v2/raddr_i_4/O
                         net (fo=1, routed)           0.956     7.115    s1/A[5]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    10.956 r  s1/raddr/P[0]
                         net (fo=11, routed)          3.009    13.965    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.567    14.989    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.989    
                         clock uncertainty           -0.182    14.807    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    14.241    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -13.965    
  -------------------------------------------------------------------
                         slack                                  0.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.720ns  (logic 1.185ns (25.107%)  route 3.535ns (74.893%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.411ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686     1.689    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.337     2.026 r  v2/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.575     3.601    s1/C[0]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[0]_P[12])
                                                      0.848     4.449 r  s1/raddr/P[12]
                         net (fo=12, routed)          1.960     6.409    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X8Y30          FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.808     5.411    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X8Y30          FDRE                                         r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.000     5.411    
                         clock uncertainty            0.182     5.593    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.243     5.836    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.836    
                         arrival time                           6.409    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.185ns (23.925%)  route 3.768ns (76.075%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686     1.689    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.337     2.026 r  v2/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.575     3.601    s1/C[0]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[0]_P[7])
                                                      0.848     4.449 r  s1/raddr/P[7]
                         net (fo=11, routed)          2.193     6.642    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[7]
    RAMB18_X0Y10         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.845     5.447    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X0Y10         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.447    
                         clock uncertainty            0.182     5.629    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.360     5.989    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.989    
                         arrival time                           6.642    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.185ns (24.696%)  route 3.613ns (75.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.292ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686     1.689    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.337     2.026 r  v2/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.575     3.601    s1/C[0]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      0.848     4.449 r  s1/raddr/P[14]
                         net (fo=12, routed)          2.038     6.487    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    RAMB36_X0Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.690     5.292    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.292    
                         clock uncertainty            0.182     5.474    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.360     5.834    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.834    
                         arrival time                           6.487    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.185ns (23.913%)  route 3.770ns (76.087%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686     1.689    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.337     2.026 r  v2/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.575     3.601    s1/C[0]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[0]_P[10])
                                                      0.848     4.449 r  s1/raddr/P[10]
                         net (fo=11, routed)          2.195     6.644    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[10]
    RAMB18_X0Y10         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.845     5.447    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X0Y10         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.447    
                         clock uncertainty            0.182     5.629    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.360     5.989    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.989    
                         arrival time                           6.644    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.185ns (23.813%)  route 3.791ns (76.187%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686     1.689    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.337     2.026 r  v2/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.575     3.601    s1/C[0]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[0]_P[8])
                                                      0.848     4.449 r  s1/raddr/P[8]
                         net (fo=11, routed)          2.216     6.665    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[8]
    RAMB18_X0Y10         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.845     5.447    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB18_X0Y10         RAMB18E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.447    
                         clock uncertainty            0.182     5.629    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.360     5.989    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.989    
                         arrival time                           6.665    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.185ns (23.747%)  route 3.805ns (76.253%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.457ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686     1.689    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.337     2.026 r  v2/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.575     3.601    s1/C[0]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      0.848     4.449 r  s1/raddr/P[4]
                         net (fo=11, routed)          2.230     6.679    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.855     5.457    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.457    
                         clock uncertainty            0.182     5.639    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.360     5.999    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.999    
                         arrival time                           6.679    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.185ns (23.742%)  route 3.806ns (76.258%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.457ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686     1.689    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.337     2.026 r  v2/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.575     3.601    s1/C[0]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[0]_P[2])
                                                      0.848     4.449 r  s1/raddr/P[2]
                         net (fo=11, routed)          2.231     6.680    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.855     5.457    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.457    
                         clock uncertainty            0.182     5.639    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     5.999    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.999    
                         arrival time                           6.680    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.185ns (24.402%)  route 3.671ns (75.598%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        3.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.292ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.683     1.683    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.686     1.689    v2/CLK
    SLICE_X9Y38          FDRE                                         r  v2/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.337     2.026 r  v2/h_cnt_reg[2]/Q
                         net (fo=10, routed)          1.575     3.601    s1/C[0]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[0]_P[10])
                                                      0.848     4.449 r  s1/raddr/P[10]
                         net (fo=11, routed)          2.096     6.545    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.690     5.292    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.292    
                         clock uncertainty            0.182     5.474    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.360     5.834    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.834    
                         arrival time                           6.545    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.517ns (20.196%)  route 2.043ns (79.804%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     0.803 f  v2/h_cnt_reg[8]/Q
                         net (fo=11, routed)          0.337     1.140    v2/h_addr[8]
    SLICE_X8Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.185 r  v2/raddr_i_10/O
                         net (fo=5, routed)           0.512     1.697    s1/C[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[11]_P[0])
                                                      0.308     2.005 r  s1/raddr/P[0]
                         net (fo=11, routed)          1.194     3.199    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.957     2.122    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     2.122    
                         clock uncertainty            0.182     2.305    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.488    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk50 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.517ns (20.161%)  route 2.047ns (79.839%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.624     0.624    c1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c1/inst/clk_out1_clk50
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.637     0.639    v2/CLK
    SLICE_X8Y38          FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     0.803 f  v2/h_cnt_reg[8]/Q
                         net (fo=11, routed)          0.337     1.140    v2/h_addr[8]
    SLICE_X8Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.185 r  v2/raddr_i_10/O
                         net (fo=5, routed)           0.512     1.697    s1/C[9]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[11]_P[8])
                                                      0.308     2.005 r  s1/raddr/P[8]
                         net (fo=11, routed)          1.198     3.204    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.957     2.122    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     2.122    
                         clock uncertainty            0.182     2.305    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.488    v1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.716    





