{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 10:52:09 2015 " "Info: Processing started: Thu Nov 26 10:52:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 3 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register current_state.IDLE current_state.START 405.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 405.02 MHz between source register \"current_state.IDLE\" and destination register \"current_state.START\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.736 ns + Longest register register " "Info: + Longest register to register delay is 0.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_state.IDLE 1 REG LCFF_X49_Y7_N29 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y7_N29; Fanout = 35; REG Node = 'current_state.IDLE'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.IDLE } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.178 ns) 0.640 ns Selector2~4 2 COMB LCCOMB_X49_Y7_N2 1 " "Info: 2: + IC(0.462 ns) + CELL(0.178 ns) = 0.640 ns; Loc. = LCCOMB_X49_Y7_N2; Fanout = 1; COMB Node = 'Selector2~4'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { current_state.IDLE Selector2~4 } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.736 ns current_state.START 3 REG LCFF_X49_Y7_N3 35 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.736 ns; Loc. = LCFF_X49_Y7_N3; Fanout = 35; REG Node = 'current_state.START'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector2~4 current_state.START } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 37.23 % ) " "Info: Total cell delay = 0.274 ns ( 37.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.462 ns ( 62.77 % ) " "Info: Total interconnect delay = 0.462 ns ( 62.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { current_state.IDLE Selector2~4 current_state.START } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.736 ns" { current_state.IDLE Selector2~4 current_state.START } { 0.000ns 0.462ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.612 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.602 ns) 2.612 ns current_state.START 2 REG LCFF_X49_Y7_N3 35 " "Info: 2: + IC(1.136 ns) + CELL(0.602 ns) = 2.612 ns; Loc. = LCFF_X49_Y7_N3; Fanout = 35; REG Node = 'current_state.START'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { clk current_state.START } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 56.51 % ) " "Info: Total cell delay = 1.476 ns ( 56.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 43.49 % ) " "Info: Total interconnect delay = 1.136 ns ( 43.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.START } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.START } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.612 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.602 ns) 2.612 ns current_state.IDLE 2 REG LCFF_X49_Y7_N29 35 " "Info: 2: + IC(1.136 ns) + CELL(0.602 ns) = 2.612 ns; Loc. = LCFF_X49_Y7_N29; Fanout = 35; REG Node = 'current_state.IDLE'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { clk current_state.IDLE } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 56.51 % ) " "Info: Total cell delay = 1.476 ns ( 56.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 43.49 % ) " "Info: Total interconnect delay = 1.136 ns ( 43.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.IDLE } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.IDLE } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.START } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.START } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.IDLE } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.IDLE } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { current_state.IDLE Selector2~4 current_state.START } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.736 ns" { current_state.IDLE Selector2~4 current_state.START } { 0.000ns 0.462ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.START } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.START } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.IDLE } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.IDLE } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.START } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { current_state.START } {  } {  } "" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "current_state.IDLE start clk 4.091 ns register " "Info: tsu for register \"current_state.IDLE\" (data pin = \"start\", clock pin = \"clk\") is 4.091 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.741 ns + Longest pin register " "Info: + Longest pin to register delay is 6.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns start 1 PIN PIN_V21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_V21; Fanout = 3; PIN Node = 'start'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.226 ns) + CELL(0.545 ns) 6.645 ns current_state.IDLE~17 2 COMB LCCOMB_X49_Y7_N28 1 " "Info: 2: + IC(5.226 ns) + CELL(0.545 ns) = 6.645 ns; Loc. = LCCOMB_X49_Y7_N28; Fanout = 1; COMB Node = 'current_state.IDLE~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.771 ns" { start current_state.IDLE~17 } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.741 ns current_state.IDLE 3 REG LCFF_X49_Y7_N29 35 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.741 ns; Loc. = LCFF_X49_Y7_N29; Fanout = 35; REG Node = 'current_state.IDLE'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { current_state.IDLE~17 current_state.IDLE } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.515 ns ( 22.47 % ) " "Info: Total cell delay = 1.515 ns ( 22.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.226 ns ( 77.53 % ) " "Info: Total interconnect delay = 5.226 ns ( 77.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { start current_state.IDLE~17 current_state.IDLE } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.741 ns" { start start~combout current_state.IDLE~17 current_state.IDLE } { 0.000ns 0.000ns 5.226ns 0.000ns } { 0.000ns 0.874ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.612 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.602 ns) 2.612 ns current_state.IDLE 2 REG LCFF_X49_Y7_N29 35 " "Info: 2: + IC(1.136 ns) + CELL(0.602 ns) = 2.612 ns; Loc. = LCFF_X49_Y7_N29; Fanout = 35; REG Node = 'current_state.IDLE'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { clk current_state.IDLE } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 56.51 % ) " "Info: Total cell delay = 1.476 ns ( 56.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 43.49 % ) " "Info: Total interconnect delay = 1.136 ns ( 43.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.IDLE } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.IDLE } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { start current_state.IDLE~17 current_state.IDLE } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.741 ns" { start start~combout current_state.IDLE~17 current_state.IDLE } { 0.000ns 0.000ns 5.226ns 0.000ns } { 0.000ns 0.874ns 0.545ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.IDLE } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.IDLE } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sign_timeout\[28\] current_state.IDLE 11.605 ns register " "Info: tco from clock \"clk\" to destination pin \"sign_timeout\[28\]\" through register \"current_state.IDLE\" is 11.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.612 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.602 ns) 2.612 ns current_state.IDLE 2 REG LCFF_X49_Y7_N29 35 " "Info: 2: + IC(1.136 ns) + CELL(0.602 ns) = 2.612 ns; Loc. = LCFF_X49_Y7_N29; Fanout = 35; REG Node = 'current_state.IDLE'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { clk current_state.IDLE } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 56.51 % ) " "Info: Total cell delay = 1.476 ns ( 56.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 43.49 % ) " "Info: Total interconnect delay = 1.136 ns ( 43.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.IDLE } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.IDLE } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.716 ns + Longest register pin " "Info: + Longest register to pin delay is 8.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_state.IDLE 1 REG LCFF_X49_Y7_N29 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y7_N29; Fanout = 35; REG Node = 'current_state.IDLE'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.IDLE } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.076 ns) + CELL(0.507 ns) 4.583 ns sign_timeout~445 2 COMB LCCOMB_X4_Y8_N28 1 " "Info: 2: + IC(4.076 ns) + CELL(0.507 ns) = 4.583 ns; Loc. = LCCOMB_X4_Y8_N28; Fanout = 1; COMB Node = 'sign_timeout~445'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { current_state.IDLE sign_timeout~445 } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(3.016 ns) 8.716 ns sign_timeout\[28\] 3 PIN PIN_AB5 0 " "Info: 3: + IC(1.117 ns) + CELL(3.016 ns) = 8.716 ns; Loc. = PIN_AB5; Fanout = 0; PIN Node = 'sign_timeout\[28\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.133 ns" { sign_timeout~445 sign_timeout[28] } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.523 ns ( 40.42 % ) " "Info: Total cell delay = 3.523 ns ( 40.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.193 ns ( 59.58 % ) " "Info: Total interconnect delay = 5.193 ns ( 59.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.716 ns" { current_state.IDLE sign_timeout~445 sign_timeout[28] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "8.716 ns" { current_state.IDLE sign_timeout~445 sign_timeout[28] } { 0.000ns 4.076ns 1.117ns } { 0.000ns 0.507ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.IDLE } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.IDLE } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.716 ns" { current_state.IDLE sign_timeout~445 sign_timeout[28] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "8.716 ns" { current_state.IDLE sign_timeout~445 sign_timeout[28] } { 0.000ns 4.076ns 1.117ns } { 0.000ns 0.507ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "count\[15\] sign_timeout\[15\] 12.196 ns Longest " "Info: Longest tpd from source pin \"count\[15\]\" to destination pin \"sign_timeout\[15\]\" is 12.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns count\[15\] 1 PIN PIN_K21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_K21; Fanout = 1; PIN Node = 'count\[15\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[15] } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.489 ns) + CELL(0.322 ns) 6.675 ns sign_timeout~432 2 COMB LCCOMB_X49_Y19_N20 1 " "Info: 2: + IC(5.489 ns) + CELL(0.322 ns) = 6.675 ns; Loc. = LCCOMB_X49_Y19_N20; Fanout = 1; COMB Node = 'sign_timeout~432'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.811 ns" { count[15] sign_timeout~432 } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.525 ns) + CELL(2.996 ns) 12.196 ns sign_timeout\[15\] 3 PIN PIN_R16 0 " "Info: 3: + IC(2.525 ns) + CELL(2.996 ns) = 12.196 ns; Loc. = PIN_R16; Fanout = 0; PIN Node = 'sign_timeout\[15\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.521 ns" { sign_timeout~432 sign_timeout[15] } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.182 ns ( 34.29 % ) " "Info: Total cell delay = 4.182 ns ( 34.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.014 ns ( 65.71 % ) " "Info: Total interconnect delay = 8.014 ns ( 65.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.196 ns" { count[15] sign_timeout~432 sign_timeout[15] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "12.196 ns" { count[15] count[15]~combout sign_timeout~432 sign_timeout[15] } { 0.000ns 0.000ns 5.489ns 2.525ns } { 0.000ns 0.864ns 0.322ns 2.996ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "current_state.STOP stop clk -3.586 ns register " "Info: th for register \"current_state.STOP\" (data pin = \"stop\", clock pin = \"clk\") is -3.586 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.612 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.602 ns) 2.612 ns current_state.STOP 2 REG LCFF_X49_Y7_N27 1 " "Info: 2: + IC(1.136 ns) + CELL(0.602 ns) = 2.612 ns; Loc. = LCFF_X49_Y7_N27; Fanout = 1; REG Node = 'current_state.STOP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { clk current_state.STOP } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 56.51 % ) " "Info: Total cell delay = 1.476 ns ( 56.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 43.49 % ) " "Info: Total interconnect delay = 1.136 ns ( 43.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.STOP } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.STOP } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.484 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns stop 1 PIN PIN_U20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U20; Fanout = 2; PIN Node = 'stop'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { stop } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.205 ns) + CELL(0.319 ns) 6.388 ns next_state.STOP~8 2 COMB LCCOMB_X49_Y7_N26 1 " "Info: 2: + IC(5.205 ns) + CELL(0.319 ns) = 6.388 ns; Loc. = LCCOMB_X49_Y7_N26; Fanout = 1; COMB Node = 'next_state.STOP~8'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { stop next_state.STOP~8 } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.484 ns current_state.STOP 3 REG LCFF_X49_Y7_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.484 ns; Loc. = LCFF_X49_Y7_N27; Fanout = 1; REG Node = 'current_state.STOP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { next_state.STOP~8 current_state.STOP } "NODE_NAME" } } { "FSM.v" "" { Text "H:/Workspaces/QII/lab7/FSM.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.279 ns ( 19.73 % ) " "Info: Total cell delay = 1.279 ns ( 19.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.205 ns ( 80.27 % ) " "Info: Total interconnect delay = 5.205 ns ( 80.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.484 ns" { stop next_state.STOP~8 current_state.STOP } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.484 ns" { stop stop~combout next_state.STOP~8 current_state.STOP } { 0.000ns 0.000ns 5.205ns 0.000ns } { 0.000ns 0.864ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { clk current_state.STOP } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { clk clk~combout current_state.STOP } { 0.000ns 0.000ns 1.136ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.484 ns" { stop next_state.STOP~8 current_state.STOP } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.484 ns" { stop stop~combout next_state.STOP~8 current_state.STOP } { 0.000ns 0.000ns 5.205ns 0.000ns } { 0.000ns 0.864ns 0.319ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Allocated 159 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 10:52:10 2015 " "Info: Processing ended: Thu Nov 26 10:52:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
