INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/exe_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/id_exe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_exe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/idecode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Idecode32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/minisys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/team_soc/hardware/pipelineProcessor/minisys1_1/minisys1_1.srcs/sources_1/imports/minisys/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minisys1_1_classfiles/minisys/sim/minisys_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys_sim
