Analysis & Synthesis report for iitb-cpu
Tue Dec 06 00:44:51 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DUT|Datapath:add_instance|FSMultraProMax:Controller|ps_state
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Port Connectivity Checks: "Datapath:add_instance|Mux16_4_1:m_2"
 15. Port Connectivity Checks: "Datapath:add_instance|Mux16_4_1:m_1"
 16. Port Connectivity Checks: "Datapath:add_instance|Mux16_4_1:penc_t5_mux"
 17. Port Connectivity Checks: "Datapath:add_instance|RegisterFile:RF"
 18. Port Connectivity Checks: "Datapath:add_instance|mux_four_to_one:RFMux_for_writeEnable"
 19. Port Connectivity Checks: "Datapath:add_instance|Mux3_8_1:Reg_File_Mux_for_storageReg"
 20. Port Connectivity Checks: "Datapath:add_instance|FSMultraProMax:Controller"
 21. Port Connectivity Checks: "clock_generator:clk"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 06 00:44:51 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; iitb-cpu                                    ;
; Top-level Entity Name              ; DUT                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 8,047                                       ;
;     Total combinational functions  ; 6,516                                       ;
;     Dedicated logic registers      ; 4,111                                       ;
; Total registers                    ; 4111                                        ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; DUT                ; iitb-cpu           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.45        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.1%      ;
;     Processor 3            ;  14.9%      ;
;     Processor 4            ;  14.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                   ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+
; Mux3_8_1.vhd                     ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_8_1.vhd         ;         ;
; alu_3.vhd                        ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd            ;         ;
; FSMultraProMax.vhd               ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd   ;         ;
; DUT.vhdl                         ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl             ;         ;
; six_extender.vhd                 ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/six_extender.vhd     ;         ;
; shifter.vhd                      ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/shifter.vhd          ;         ;
; register_file.vhd                ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd    ;         ;
; reg16.vhd                        ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd            ;         ;
; reg1.vhd                         ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/reg1.vhd             ;         ;
; nine_extender.vhd                ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/nine_extender.vhd    ;         ;
; mux_two_to_one.vhd               ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/mux_two_to_one.vhd   ;         ;
; mux_four_to_one.vhd              ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/mux_four_to_one.vhd  ;         ;
; mux_eight_to_one.vhd             ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/mux_eight_to_one.vhd ;         ;
; Mux16_4to1.vhd                   ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_4to1.vhd       ;         ;
; Mux16_2to1.vhd                   ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_2to1.vhd       ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/memory.vhd           ;         ;
; datapath.vhd                     ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd         ;         ;
; clock.vhd                        ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/clock.vhd            ;         ;
; penc.vhd                         ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd             ;         ;
; Mux3_2_1.vhd                     ; yes             ; User VHDL File  ; C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_2_1.vhd         ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                         ;
+---------------------------------------------+-------------------------------------------------------+
; Resource                                    ; Usage                                                 ;
+---------------------------------------------+-------------------------------------------------------+
; Estimated Total logic elements              ; 8,047                                                 ;
;                                             ;                                                       ;
; Total combinational functions               ; 6516                                                  ;
; Logic element usage by number of LUT inputs ;                                                       ;
;     -- 4 input functions                    ; 3246                                                  ;
;     -- 3 input functions                    ; 689                                                   ;
;     -- <=2 input functions                  ; 2581                                                  ;
;                                             ;                                                       ;
; Logic elements by mode                      ;                                                       ;
;     -- normal mode                          ; 6516                                                  ;
;     -- arithmetic mode                      ; 0                                                     ;
;                                             ;                                                       ;
; Total registers                             ; 4111                                                  ;
;     -- Dedicated logic registers            ; 4111                                                  ;
;     -- I/O registers                        ; 0                                                     ;
;                                             ;                                                       ;
; I/O pins                                    ; 33                                                    ;
;                                             ;                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                     ;
;                                             ;                                                       ;
; Maximum fan-out node                        ; Datapath:add_instance|clock_generator:clock|clk_out~0 ;
; Maximum fan-out                             ; 4113                                                  ;
; Total fan-out                               ; 30028                                                 ;
; Average fan-out                             ; 2.81                                                  ;
+---------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                          ; Entity Name      ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------+------------------+--------------+
; |DUT                                          ; 6516 (0)            ; 4111 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 33   ; 0            ; 0          ; |DUT                                                                                         ; DUT              ; work         ;
;    |Datapath:add_instance|                    ; 6516 (0)            ; 4111 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance                                                                   ; Datapath         ; work         ;
;       |FSMultraProMax:Controller|             ; 59 (59)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|FSMultraProMax:Controller                                         ; FSMultraProMax   ; work         ;
;       |Memory:mem|                            ; 5558 (5558)         ; 4096 (4096)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Memory:mem                                                        ; Memory           ; work         ;
;       |Mux16_2_1:Memin_mux|                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux                                               ; Mux16_2_1        ; work         ;
;          |mux_two_to_one:\muxg:0:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:0:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:10:mx|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:10:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:11:mx|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:11:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:12:mx|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:12:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:13:mx|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:13:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:14:mx|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:14:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:15:mx|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:15:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:1:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:1:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:2:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:2:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:3:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:3:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:4:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:4:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:5:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:5:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:6:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:6:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:7:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:7:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:8:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:8:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:9:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:Memin_mux|mux_two_to_one:\muxg:9:mx                     ; mux_two_to_one   ; work         ;
;       |Mux16_2_1:RFDin_mux|                   ; 48 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux                                               ; Mux16_2_1        ; work         ;
;          |mux_two_to_one:\muxg:0:mx|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:0:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:10:mx|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:10:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:11:mx|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:11:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:12:mx|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:12:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:13:mx|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:13:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:14:mx|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:14:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:15:mx|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:15:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:1:mx|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:1:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:2:mx|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:2:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:3:mx|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:3:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:4:mx|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:4:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:5:mx|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:5:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:6:mx|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:6:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:7:mx|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:7:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:8:mx|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:8:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:9:mx|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:9:mx                     ; mux_two_to_one   ; work         ;
;       |Mux16_2_1:m_3|                         ; 31 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3                                                     ; Mux16_2_1        ; work         ;
;          |mux_two_to_one:\muxg:0:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:0:mx                           ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:10:mx|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:10:mx                          ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:11:mx|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:11:mx                          ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:12:mx|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:12:mx                          ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:13:mx|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:13:mx                          ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:14:mx|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:14:mx                          ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:15:mx|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:15:mx                          ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:1:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:1:mx                           ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:2:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:2:mx                           ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:3:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:3:mx                           ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:4:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:4:mx                           ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:5:mx|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:5:mx                           ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:6:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:6:mx                           ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:7:mx|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:7:mx                           ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:8:mx|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:8:mx                           ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:9:mx|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:9:mx                           ; mux_two_to_one   ; work         ;
;       |Mux16_2_1:mem_mux_address|             ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:mem_mux_address                                         ; Mux16_2_1        ; work         ;
;          |mux_two_to_one:\muxg:0:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:0:mx               ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:1:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:1:mx               ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:2:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:2:mx               ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:3:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:3:mx               ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:4:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:4:mx               ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:5:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:5:mx               ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:6:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:6:mx               ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:7:mx|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:7:mx               ; mux_two_to_one   ; work         ;
;       |Mux16_2_1:rf_t1_mux|                   ; 142 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux                                               ; Mux16_2_1        ; work         ;
;          |mux_two_to_one:\muxg:0:mx|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:0:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:10:mx|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:10:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:11:mx|         ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:11:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:12:mx|         ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:12:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:13:mx|         ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:13:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:14:mx|         ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:14:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:15:mx|         ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:15:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:1:mx|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:1:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:2:mx|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:2:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:3:mx|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:3:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:4:mx|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:4:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:5:mx|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:5:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:6:mx|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:6:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:7:mx|          ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:7:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:8:mx|          ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:8:mx                     ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg:9:mx|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:9:mx                     ; mux_two_to_one   ; work         ;
;       |Mux16_4_1:m_1|                         ; 35 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1                                                     ; Mux16_4_1        ; work         ;
;          |mux_four_to_one:\muxg4:0:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:0:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:10:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:10:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:11:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:11:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:12:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:12:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:13:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:13:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:14:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:14:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:15:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:15:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:1:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:1:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:2:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:2:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:3:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:3:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:4:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:4:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:5:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:5:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:6:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:6:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:7:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:7:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:8:mx|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:8:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:9:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:9:mx                         ; mux_four_to_one  ; work         ;
;       |Mux16_4_1:m_2|                         ; 41 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2                                                     ; Mux16_4_1        ; work         ;
;          |mux_four_to_one:\muxg4:0:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:0:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:10:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:10:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:11:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:11:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:12:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:12:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:13:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:13:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:14:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:14:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:15:mx|       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:15:mx                        ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:1:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:1:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:2:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:2:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:3:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:3:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:4:mx|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:4:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:5:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:5:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:6:mx|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:6:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:7:mx|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:7:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:8:mx|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:8:mx                         ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:9:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:9:mx                         ; mux_four_to_one  ; work         ;
;       |Mux16_4_1:penc_t5_mux|                 ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:penc_t5_mux                                             ; Mux16_4_1        ; work         ;
;          |mux_four_to_one:\muxg4:0:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:penc_t5_mux|mux_four_to_one:\muxg4:0:mx                 ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:1:mx|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:penc_t5_mux|mux_four_to_one:\muxg4:1:mx                 ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:2:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:penc_t5_mux|mux_four_to_one:\muxg4:2:mx                 ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:3:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:penc_t5_mux|mux_four_to_one:\muxg4:3:mx                 ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:4:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:penc_t5_mux|mux_four_to_one:\muxg4:4:mx                 ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:5:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:penc_t5_mux|mux_four_to_one:\muxg4:5:mx                 ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:6:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:penc_t5_mux|mux_four_to_one:\muxg4:6:mx                 ; mux_four_to_one  ; work         ;
;          |mux_four_to_one:\muxg4:7:mx|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux16_4_1:penc_t5_mux|mux_four_to_one:\muxg4:7:mx                 ; mux_four_to_one  ; work         ;
;       |Mux3_2_1:RFDout_mux|                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux3_2_1:RFDout_mux                                               ; Mux3_2_1         ; work         ;
;          |mux_two_to_one:\muxg4:0:mx|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux3_2_1:RFDout_mux|mux_two_to_one:\muxg4:0:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg4:1:mx|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux3_2_1:RFDout_mux|mux_two_to_one:\muxg4:1:mx                    ; mux_two_to_one   ; work         ;
;          |mux_two_to_one:\muxg4:2:mx|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux3_2_1:RFDout_mux|mux_two_to_one:\muxg4:2:mx                    ; mux_two_to_one   ; work         ;
;       |Mux3_8_1:Reg_File_Mux_for_storageReg|  ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux3_8_1:Reg_File_Mux_for_storageReg                              ; Mux3_8_1         ; work         ;
;          |mux_eight_to_one:\muxg4:0:mx|       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux3_8_1:Reg_File_Mux_for_storageReg|mux_eight_to_one:\muxg4:0:mx ; mux_eight_to_one ; work         ;
;          |mux_eight_to_one:\muxg4:1:mx|       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux3_8_1:Reg_File_Mux_for_storageReg|mux_eight_to_one:\muxg4:1:mx ; mux_eight_to_one ; work         ;
;          |mux_eight_to_one:\muxg4:2:mx|       ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Mux3_8_1:Reg_File_Mux_for_storageReg|mux_eight_to_one:\muxg4:2:mx ; mux_eight_to_one ; work         ;
;       |Penc_8_3:penc|                         ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|Penc_8_3:penc                                                     ; Penc_8_3         ; work         ;
;       |RegisterFile:RF|                       ; 223 (223)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|RegisterFile:RF                                                   ; RegisterFile     ; work         ;
;       |alu:ArithLU|                           ; 67 (67)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|alu:ArithLU                                                       ; alu              ; work         ;
;       |clock_generator:clock|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|clock_generator:clock                                             ; clock_generator  ; work         ;
;       |mux_four_to_one:RFMux_for_writeEnable| ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|mux_four_to_one:RFMux_for_writeEnable                             ; mux_four_to_one  ; work         ;
;       |reg_16:IR|                             ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|reg_16:IR                                                         ; reg_16           ; work         ;
;       |reg_16:T_1|                            ; 54 (54)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|reg_16:T_1                                                        ; reg_16           ; work         ;
;       |reg_16:T_2|                            ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|reg_16:T_2                                                        ; reg_16           ; work         ;
;       |reg_16:T_3|                            ; 26 (26)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|reg_16:T_3                                                        ; reg_16           ; work         ;
;       |reg_16:T_4|                            ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|reg_16:T_4                                                        ; reg_16           ; work         ;
;       |reg_16:T_5|                            ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|reg_16:T_5                                                        ; reg_16           ; work         ;
;       |reg_16:T_6|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|reg_16:T_6                                                        ; reg_16           ; work         ;
;       |reg_1:C_flag|                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|reg_1:C_flag                                                      ; reg_1            ; work         ;
;       |reg_1:Z_flag|                          ; 19 (19)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DUT|Datapath:add_instance|reg_1:Z_flag                                                      ; reg_1            ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DUT|Datapath:add_instance|FSMultraProMax:Controller|ps_state                                                                                                                                                       ;
+---------------+---------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name          ; ps_state.S100 ; ps_state.S99 ; ps_state.S10 ; ps_state.S9 ; ps_state.S8 ; ps_state.S7 ; ps_state.Sw ; ps_state.SL ; ps_state.S6 ; ps_state.S5 ; ps_state.S4 ; ps_state.S3 ; ps_state.S2 ; ps_state.S1 ; ps_state.S0 ;
+---------------+---------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; ps_state.S0   ; 0             ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; ps_state.S1   ; 0             ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; ps_state.S2   ; 0             ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; ps_state.S3   ; 0             ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; ps_state.S4   ; 0             ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; ps_state.S5   ; 0             ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; ps_state.S6   ; 0             ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; ps_state.SL   ; 0             ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; ps_state.Sw   ; 0             ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; ps_state.S7   ; 0             ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; ps_state.S8   ; 0             ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; ps_state.S9   ; 0             ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; ps_state.S10  ; 0             ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; ps_state.S99  ; 0             ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; ps_state.S100 ; 1             ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+---------------+---------------+--------------+--------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                         ;
+------------------------------------------------------+-------------------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                                         ; Free of Timing Hazards ;
+------------------------------------------------------+-------------------------------------------------------------+------------------------+
; Datapath:add_instance|reg_16:IR|reg[1]               ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[3]               ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[5]               ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[8]               ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[9]               ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[10]              ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[11]              ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[12]              ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[14]              ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[15]              ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[0]               ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:T_2|reg[1]              ; Datapath:add_instance|FSMultraProMax:Controller|wr_T2       ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[2][1]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[1][1]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[0][1]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[3][1]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[5][1]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[6][1]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[4][1]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[7][1]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[13]              ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[7][4]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|reg_16:T_3|reg[4]              ; Datapath:add_instance|FSMultraProMax:Controller|WideOr22    ; yes                    ;
; Datapath:add_instance|reg_16:T_2|reg[4]              ; Datapath:add_instance|FSMultraProMax:Controller|wr_T2       ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[2][4]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[1][4]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[0][4]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[3][4]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[5][4]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[6][4]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[4][4]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[7][5]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|reg_16:T_3|reg[5]              ; Datapath:add_instance|FSMultraProMax:Controller|WideOr22    ; yes                    ;
; Datapath:add_instance|reg_16:T_2|reg[5]              ; Datapath:add_instance|FSMultraProMax:Controller|wr_T2       ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[2][5]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[1][5]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[0][5]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[3][5]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[5][5]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[6][5]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[4][5]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[7][6]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|reg_16:T_3|reg[6]              ; Datapath:add_instance|FSMultraProMax:Controller|WideOr22    ; yes                    ;
; Datapath:add_instance|reg_16:T_2|reg[6]              ; Datapath:add_instance|FSMultraProMax:Controller|wr_T2       ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[2][6]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[1][6]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[0][6]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[3][6]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[5][6]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[6][6]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[4][6]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[7][7]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|reg_16:T_3|reg[7]              ; Datapath:add_instance|FSMultraProMax:Controller|WideOr22    ; yes                    ;
; Datapath:add_instance|reg_16:T_2|reg[7]              ; Datapath:add_instance|FSMultraProMax:Controller|wr_T2       ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[2][7]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[1][7]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[0][7]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[3][7]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[5][7]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[6][7]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[4][7]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[7][3]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|reg_16:T_3|reg[3]              ; Datapath:add_instance|FSMultraProMax:Controller|WideOr22    ; yes                    ;
; Datapath:add_instance|reg_16:T_2|reg[2]              ; Datapath:add_instance|FSMultraProMax:Controller|wr_T2       ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[2][2]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[1][2]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[0][2]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[3][2]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[5][2]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[6][2]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[4][2]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[7][2]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|reg_16:T_2|reg[3]              ; Datapath:add_instance|FSMultraProMax:Controller|wr_T2       ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[2][3]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[1][3]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[0][3]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[3][3]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[5][3]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[6][3]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[4][3]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|reg_16:T_3|reg[2]              ; Datapath:add_instance|FSMultraProMax:Controller|WideOr22    ; yes                    ;
; Datapath:add_instance|reg_16:T_3|reg[1]              ; Datapath:add_instance|FSMultraProMax:Controller|WideOr22    ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[7][0]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|reg_16:T_3|reg[0]              ; Datapath:add_instance|FSMultraProMax:Controller|WideOr22    ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[2]               ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[4]               ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[6]               ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:IR|reg[7]               ; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S0 ; yes                    ;
; Datapath:add_instance|reg_16:T_2|reg[8]              ; Datapath:add_instance|FSMultraProMax:Controller|wr_T2       ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[2][8]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[1][8]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[0][8]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[3][8]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[5][8]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[6][8]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[4][8]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[7][8]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|reg_16:T_2|reg[9]              ; Datapath:add_instance|FSMultraProMax:Controller|wr_T2       ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[2][9]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Datapath:add_instance|RegisterFile:RF|RF[1][9]       ; Datapath:add_instance|RegisterFile:RF|Decoder0              ; yes                    ;
; Number of user-specified and inferred latches = 235  ;                                                             ;                        ;
+------------------------------------------------------+-------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                       ;
+-------------------------------------------------------------------------------+----+
; Logic Cell Name                                                               ;    ;
+-------------------------------------------------------------------------------+----+
; Datapath:add_instance|reg_16:IR|Dout~0                                        ;    ;
; Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:4:mx|Z~0 ;    ;
; Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:5:mx|Z~0 ;    ;
; Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:6:mx|Z~0 ;    ;
; Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:7:mx|Z~0 ;    ;
; Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:3:mx|Z~0 ;    ;
; Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:2:mx|Z~0 ;    ;
; Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:1:mx|Z~0 ;    ;
; Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:0:mx|Z~0 ;    ;
; Datapath:add_instance|reg_16:IR|Dout~5                                        ;    ;
; Datapath:add_instance|reg_16:IR|Dout~4                                        ;    ;
; Datapath:add_instance|reg_16:IR|Dout~1                                        ;    ;
; Datapath:add_instance|reg_16:IR|Dout~3                                        ;    ;
; Datapath:add_instance|reg_16:IR|Dout~2                                        ;    ;
; Datapath:add_instance|clock_generator:clock|clk_out                           ;    ;
; Datapath:add_instance|Mux3_2_1:RFDout_mux|mux_two_to_one:\muxg4:1:mx|Z~0      ;    ;
; Datapath:add_instance|Mux3_2_1:RFDout_mux|mux_two_to_one:\muxg4:0:mx|Z~0      ;    ;
; Datapath:add_instance|Mux3_2_1:RFDout_mux|mux_two_to_one:\muxg4:2:mx|Z~0      ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~1                                       ;    ;
; Datapath:add_instance|alu:ArithLU|carry~1                                     ;    ;
; Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:4:mx|Z~0           ;    ;
; Datapath:add_instance|alu:ArithLU|C~1                                         ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~5                                       ;    ;
; Datapath:add_instance|FSMultraProMax:Controller|Selector34~0                  ;    ;
; Datapath:add_instance|alu:ArithLU|carry~2                                     ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~6                                       ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~7                                       ;    ;
; Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:2:mx|Z~0           ;    ;
; Datapath:add_instance|alu:ArithLU|carry~0                                     ;    ;
; Datapath:add_instance|alu:ArithLU|C~0                                         ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~3                                       ;    ;
; Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:0:mx|Z~0           ;    ;
; Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:0:mx|Z~0           ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~8                                       ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~9                                       ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~10                                      ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~11                                      ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~12                                      ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~14                                      ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~15                                      ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~0                                       ;    ;
; Datapath:add_instance|reg_16:T_5|Dout~0                                       ;    ;
; Datapath:add_instance|reg_16:T_5|Dout~1                                       ;    ;
; Datapath:add_instance|reg_16:T_5|Dout~2                                       ;    ;
; Datapath:add_instance|reg_16:T_5|Dout~3                                       ;    ;
; Datapath:add_instance|reg_16:T_5|Dout~4                                       ;    ;
; Datapath:add_instance|reg_16:T_5|Dout~5                                       ;    ;
; Datapath:add_instance|reg_16:T_5|Dout~6                                       ;    ;
; Datapath:add_instance|reg_16:T_5|Dout~7                                       ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~2                                       ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~4                                       ;    ;
; Datapath:add_instance|reg_16:T_1|Dout~13                                      ;    ;
; Number of logic cells representing combinational loops                        ; 52 ;
+-------------------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-------------------------------------------------------------+--------------------+
; Register name                                               ; Reason for Removal ;
+-------------------------------------------------------------+--------------------+
; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S2 ; Lost fanout        ;
; Datapath:add_instance|FSMultraProMax:Controller|ps_state.S3 ; Lost fanout        ;
; Total Number of Removed Registers = 2                       ;                    ;
+-------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4111  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4096  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:10:mx|Z                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Mux16_4_1:m_1|mux_four_to_one:\muxg4:5:mx|Z                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Mux16_2_1:RFDin_mux|mux_two_to_one:\muxg:6:mx|Z                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:0:mx|Z                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Mux16_2_1:m_3|mux_two_to_one:\muxg:15:mx|Z                          ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|RegisterFile:RF|Mux23                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Mux16_4_1:m_2|mux_four_to_one:\muxg4:7:mx|Z                         ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Mux16_2_1:rf_t1_mux|mux_two_to_one:\muxg:6:mx|Z                     ;
; 16:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; No         ; |DUT|Datapath:add_instance|Mux3_8_1:Reg_File_Mux_for_storageReg|mux_eight_to_one:\muxg4:2:mx|Z ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |DUT|Datapath:add_instance|Mux16_4_1:penc_t5_mux|mux_four_to_one:\muxg4:1:mx|Z                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|Mux16_4_1:m_2" ;
+----------+-------+----------+-----------------------------------+
; Port     ; Type  ; Severity ; Details                           ;
+----------+-------+----------+-----------------------------------+
; c[15..1] ; Input ; Info     ; Stuck at GND                      ;
; c[0]     ; Input ; Info     ; Stuck at VCC                      ;
; d        ; Input ; Info     ; Stuck at GND                      ;
+----------+-------+----------+-----------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|Mux16_4_1:m_1" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|Mux16_4_1:penc_t5_mux" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|RegisterFile:RF"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; r    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|mux_four_to_one:RFMux_for_writeEnable" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                                  ;
; b    ; Input ; Info     ; Stuck at VCC                                                  ;
; d    ; Input ; Info     ; Stuck at VCC                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|Mux3_8_1:Reg_File_Mux_for_storageReg" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at VCC                                                 ;
; f    ; Input ; Info     ; Stuck at GND                                                 ;
; g    ; Input ; Info     ; Stuck at GND                                                 ;
; h    ; Input ; Info     ; Stuck at GND                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath:add_instance|FSMultraProMax:Controller"                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; temp        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; state_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_generator:clk"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rst     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_ff         ; 4111                        ;
;     ENA               ; 4096                        ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 6516                        ;
;     normal            ; 6516                        ;
;         1 data inputs ; 2553                        ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 689                         ;
;         4 data inputs ; 3246                        ;
;                       ;                             ;
; Max LUT depth         ; 30.00                       ;
; Average LUT depth     ; 15.70                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:54     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Dec 06 00:43:46 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iitb-cpu -c iitb-cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux3_8_1.vhd
    Info (12022): Found design unit 1: Mux3_8_1-behave File: C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_8_1.vhd Line: 15
    Info (12023): Found entity 1: Mux3_8_1 File: C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_8_1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu_3.vhd
    Info (12022): Found design unit 1: alu-Struct File: C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd Line: 13
    Info (12023): Found entity 1: alu File: C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fsmultrapromax.vhd
    Info (12022): Found design unit 1: FSMultraProMax-fsm File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 28
    Info (12023): Found entity 1: FSMultraProMax File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file fsmpro.vhd
    Info (12022): Found design unit 1: FSMpro-lmao File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMpro.vhd Line: 26
    Info (12023): Found entity 1: FSMpro File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMpro.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: C:/Users/HP/Downloads/iitb-cpu-pro/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: C:/Users/HP/Downloads/iitb-cpu-pro/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 12
    Info (12023): Found entity 1: DUT File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file six_extender.vhd
    Info (12022): Found design unit 1: six_extender-Struct File: C:/Users/HP/Downloads/iitb-cpu-pro/six_extender.vhd Line: 9
    Info (12023): Found entity 1: six_extender File: C:/Users/HP/Downloads/iitb-cpu-pro/six_extender.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-Struct File: C:/Users/HP/Downloads/iitb-cpu-pro/shifter.vhd Line: 9
    Info (12023): Found entity 1: shifter File: C:/Users/HP/Downloads/iitb-cpu-pro/shifter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: RegisterFile-arch File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 14
    Info (12023): Found entity 1: RegisterFile File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg16.vhd
    Info (12022): Found design unit 1: reg_16-reg16 File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 12
    Info (12023): Found entity 1: reg_16 File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg1.vhd
    Info (12022): Found design unit 1: reg_1-reg1 File: C:/Users/HP/Downloads/iitb-cpu-pro/reg1.vhd Line: 12
    Info (12023): Found entity 1: reg_1 File: C:/Users/HP/Downloads/iitb-cpu-pro/reg1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nine_extender.vhd
    Info (12022): Found design unit 1: nine_extender-Struct File: C:/Users/HP/Downloads/iitb-cpu-pro/nine_extender.vhd Line: 9
    Info (12023): Found entity 1: nine_extender File: C:/Users/HP/Downloads/iitb-cpu-pro/nine_extender.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_two_to_one.vhd
    Info (12022): Found design unit 1: mux_two_to_one-Struct File: C:/Users/HP/Downloads/iitb-cpu-pro/mux_two_to_one.vhd Line: 8
    Info (12023): Found entity 1: mux_two_to_one File: C:/Users/HP/Downloads/iitb-cpu-pro/mux_two_to_one.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_four_to_one.vhd
    Info (12022): Found design unit 1: mux_four_to_one-Struct File: C:/Users/HP/Downloads/iitb-cpu-pro/mux_four_to_one.vhd Line: 10
    Info (12023): Found entity 1: mux_four_to_one File: C:/Users/HP/Downloads/iitb-cpu-pro/mux_four_to_one.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_eight_to_one.vhd
    Info (12022): Found design unit 1: mux_eight_to_one-Struct File: C:/Users/HP/Downloads/iitb-cpu-pro/mux_eight_to_one.vhd Line: 8
    Info (12023): Found entity 1: mux_eight_to_one File: C:/Users/HP/Downloads/iitb-cpu-pro/mux_eight_to_one.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux16_4to1.vhd
    Info (12022): Found design unit 1: Mux16_4_1-behave File: C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_4to1.vhd Line: 15
    Info (12023): Found entity 1: Mux16_4_1 File: C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_4to1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux16_2to1.vhd
    Info (12022): Found design unit 1: Mux16_2_1-behave File: C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_2to1.vhd Line: 15
    Info (12023): Found entity 1: Mux16_2_1 File: C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_2to1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-mem File: C:/Users/HP/Downloads/iitb-cpu-pro/memory.vhd Line: 14
    Info (12023): Found entity 1: Memory File: C:/Users/HP/Downloads/iitb-cpu-pro/memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file encoder.vhd
    Info (12022): Found design unit 1: encoder-Struct File: C:/Users/HP/Downloads/iitb-cpu-pro/encoder.vhd Line: 9
    Info (12023): Found entity 1: encoder File: C:/Users/HP/Downloads/iitb-cpu-pro/encoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-Struct File: C:/Users/HP/Downloads/iitb-cpu-pro/decoder.vhd Line: 9
    Info (12023): Found entity 1: decoder File: C:/Users/HP/Downloads/iitb-cpu-pro/decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: Datapath-path File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 18
    Info (12023): Found entity 1: Datapath File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhd
    Info (12022): Found design unit 1: clock_generator-bhv File: C:/Users/HP/Downloads/iitb-cpu-pro/clock.vhd Line: 8
    Info (12023): Found entity 1: clock_generator File: C:/Users/HP/Downloads/iitb-cpu-pro/clock.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file penc.vhd
    Info (12022): Found design unit 1: Penc_8_3-tech File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 15
    Info (12023): Found entity 1: Penc_8_3 File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux3_2_1.vhd
    Info (12022): Found design unit 1: Mux3_2_1-behave File: C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_2_1.vhd Line: 15
    Info (12023): Found entity 1: Mux3_2_1 File: C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_2_1.vhd Line: 7
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DUT.vhdl(31): object "clk1" assigned a value but never read File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 31
Warning (10036): Verilog HDL or VHDL warning at DUT.vhdl(31): object "rst1" assigned a value but never read File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 31
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:clk" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 37
Info (12128): Elaborating entity "Datapath" for hierarchy "Datapath:add_instance" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 38
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(140): object "r" assigned a value but never read File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(148): object "temp" assigned a value but never read File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 148
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(154): object "state_value" assigned a value but never read File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 154
Info (12128): Elaborating entity "FSMultraProMax" for hierarchy "Datapath:add_instance|FSMultraProMax:Controller" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 164
Warning (10036): Verilog HDL or VHDL warning at FSMultraProMax.vhd(37): object "Ctemp" assigned a value but never read File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at FSMultraProMax.vhd(37): object "Ztemp" assigned a value but never read File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 37
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(69): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 69
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(77): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 77
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(78): signal "T1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 78
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(78): signal "T2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 78
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(84): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 84
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(86): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 86
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(88): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 88
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(95): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 95
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(117): signal "v" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 117
Warning (10631): VHDL Process Statement warning at FSMultraProMax.vhd(59): inferring latch(es) for signal or variable "nx_state", which holds its previous value in one or more paths through the process File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(144): signal "CZtemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 144
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(146): signal "CZtemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 146
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(146): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 146
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(146): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 146
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(178): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 178
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(179): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 179
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(180): signal "instruction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 180
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(208): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 208
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(211): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 211
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(219): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 219
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(220): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 220
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(227): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 227
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(229): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 229
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(234): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 234
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(239): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 239
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(244): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 244
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(254): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 254
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(257): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 257
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(260): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 260
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(293): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 293
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(299): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 299
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(336): signal "Op" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 336
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(363): signal "Cin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 363
Warning (10492): VHDL Process Statement warning at FSMultraProMax.vhd(364): signal "Zin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 364
Warning (10631): VHDL Process Statement warning at FSMultraProMax.vhd(141): inferring latch(es) for signal or variable "State_value", which holds its previous value in one or more paths through the process File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 141
Warning (10631): VHDL Process Statement warning at FSMultraProMax.vhd(141): inferring latch(es) for signal or variable "C", which holds its previous value in one or more paths through the process File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 141
Warning (10631): VHDL Process Statement warning at FSMultraProMax.vhd(141): inferring latch(es) for signal or variable "Z", which holds its previous value in one or more paths through the process File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 141
Info (10041): Inferred latch for "Z" at FSMultraProMax.vhd(141) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 141
Info (10041): Inferred latch for "C" at FSMultraProMax.vhd(141) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 141
Info (10041): Inferred latch for "State_value[0]" at FSMultraProMax.vhd(141) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 141
Info (10041): Inferred latch for "State_value[1]" at FSMultraProMax.vhd(141) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 141
Info (10041): Inferred latch for "State_value[2]" at FSMultraProMax.vhd(141) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 141
Info (10041): Inferred latch for "State_value[3]" at FSMultraProMax.vhd(141) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 141
Info (10041): Inferred latch for "nx_state.S100" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S99" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S10" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S9" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S8" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S7" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.Sw" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.SL" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S6" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S5" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S4" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S3" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S2" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S1" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (10041): Inferred latch for "nx_state.S0" at FSMultraProMax.vhd(59) File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (12128): Elaborating entity "Mux16_2_1" for hierarchy "Datapath:add_instance|Mux16_2_1:mem_mux_address" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 169
Info (12128): Elaborating entity "mux_two_to_one" for hierarchy "Datapath:add_instance|Mux16_2_1:mem_mux_address|mux_two_to_one:\muxg:15:mx" File: C:/Users/HP/Downloads/iitb-cpu-pro/Mux16_2to1.vhd Line: 23
Info (12128): Elaborating entity "Memory" for hierarchy "Datapath:add_instance|Memory:mem" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 171
Warning (10492): VHDL Process Statement warning at memory.vhd(33): signal "RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/memory.vhd Line: 33
Warning (10492): VHDL Process Statement warning at memory.vhd(33): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/memory.vhd Line: 33
Info (12128): Elaborating entity "reg_16" for hierarchy "Datapath:add_instance|reg_16:IR" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 176
Warning (10492): VHDL Process Statement warning at reg16.vhd(18): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 18
Warning (10492): VHDL Process Statement warning at reg16.vhd(22): signal "wr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 22
Warning (10492): VHDL Process Statement warning at reg16.vhd(23): signal "Din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 23
Warning (10492): VHDL Process Statement warning at reg16.vhd(24): signal "Din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 24
Warning (10492): VHDL Process Statement warning at reg16.vhd(26): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 26
Warning (10631): VHDL Process Statement warning at reg16.vhd(15): inferring latch(es) for signal or variable "reg", which holds its previous value in one or more paths through the process File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (10631): VHDL Process Statement warning at reg16.vhd(15): inferring latch(es) for signal or variable "Dout", which holds its previous value in one or more paths through the process File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[0]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[1]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[2]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[3]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[4]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[5]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[6]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[7]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[8]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[9]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[10]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[11]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[12]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[13]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[14]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "Dout[15]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[0]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[1]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[2]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[3]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[4]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[5]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[6]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[7]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[8]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[9]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[10]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[11]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[12]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[13]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[14]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (10041): Inferred latch for "reg[15]" at reg16.vhd(15) File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Info (12128): Elaborating entity "Mux3_8_1" for hierarchy "Datapath:add_instance|Mux3_8_1:Reg_File_Mux_for_storageReg" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 178
Info (12128): Elaborating entity "mux_eight_to_one" for hierarchy "Datapath:add_instance|Mux3_8_1:Reg_File_Mux_for_storageReg|mux_eight_to_one:\muxg4:2:mx" File: C:/Users/HP/Downloads/iitb-cpu-pro/Mux3_8_1.vhd Line: 24
Info (12128): Elaborating entity "mux_four_to_one" for hierarchy "Datapath:add_instance|mux_four_to_one:RFMux_for_writeEnable" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 179
Info (12128): Elaborating entity "Mux3_2_1" for hierarchy "Datapath:add_instance|Mux3_2_1:RFDout_mux" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 183
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Datapath:add_instance|RegisterFile:RF" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 184
Warning (10492): VHDL Process Statement warning at register_file.vhd(35): signal "wr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 35
Warning (10492): VHDL Process Statement warning at register_file.vhd(35): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 35
Warning (10492): VHDL Process Statement warning at register_file.vhd(36): signal "Din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 36
Warning (10492): VHDL Process Statement warning at register_file.vhd(36): signal "A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 36
Warning (10492): VHDL Process Statement warning at register_file.vhd(37): signal "A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 37
Warning (10492): VHDL Process Statement warning at register_file.vhd(37): signal "A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 37
Warning (10492): VHDL Process Statement warning at register_file.vhd(38): signal "Din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 38
Warning (10492): VHDL Process Statement warning at register_file.vhd(39): signal "A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 39
Warning (10492): VHDL Process Statement warning at register_file.vhd(39): signal "A3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 39
Warning (10492): VHDL Process Statement warning at register_file.vhd(40): signal "Din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 40
Warning (10492): VHDL Process Statement warning at register_file.vhd(47): signal "RF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 47
Warning (10492): VHDL Process Statement warning at register_file.vhd(48): signal "RF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 48
Warning (10492): VHDL Process Statement warning at register_file.vhd(49): signal "RF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 49
Warning (10492): VHDL Process Statement warning at register_file.vhd(49): signal "A1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 49
Warning (10492): VHDL Process Statement warning at register_file.vhd(50): signal "RF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 50
Warning (10492): VHDL Process Statement warning at register_file.vhd(50): signal "A2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 50
Warning (10631): VHDL Process Statement warning at register_file.vhd(26): inferring latch(es) for signal or variable "RF", which holds its previous value in one or more paths through the process File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][0]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][1]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][2]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][3]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][4]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][5]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][6]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][7]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][8]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][9]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][10]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][11]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][12]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][13]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][14]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[7][15]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][0]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][1]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][2]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][3]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][4]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][5]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][6]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][7]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][8]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][9]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][10]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][11]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][12]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][13]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][14]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[6][15]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][0]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][1]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][2]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][3]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][4]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][5]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][6]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][7]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][8]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][9]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][10]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][11]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][12]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][13]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][14]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[5][15]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][0]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][1]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][2]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][3]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][4]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][5]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][6]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][7]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][8]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][9]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][10]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][11]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][12]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][13]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][14]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[4][15]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][0]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][1]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][2]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][3]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][4]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][5]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][6]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][7]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][8]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][9]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][10]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][11]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][12]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][13]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][14]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[3][15]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][0]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][1]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][2]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][3]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][4]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][5]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][6]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][7]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][8]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][9]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][10]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][11]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][12]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][13]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][14]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[2][15]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][0]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][1]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][2]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][3]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][4]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][5]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][6]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][7]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][8]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][9]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][10]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][11]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][12]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][13]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][14]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[1][15]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][0]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][1]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][2]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][3]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][4]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][5]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][6]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][7]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][8]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][9]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][10]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][11]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][12]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][13]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][14]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (10041): Inferred latch for "RF[0][15]" at register_file.vhd(26) File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
Info (12128): Elaborating entity "Mux16_4_1" for hierarchy "Datapath:add_instance|Mux16_4_1:penc_t5_mux" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 187
Info (12128): Elaborating entity "Penc_8_3" for hierarchy "Datapath:add_instance|Penc_8_3:penc" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 198
Warning (10492): VHDL Process Statement warning at penc.vhd(22): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 22
Warning (10492): VHDL Process Statement warning at penc.vhd(24): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 24
Warning (10492): VHDL Process Statement warning at penc.vhd(25): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 25
Warning (10492): VHDL Process Statement warning at penc.vhd(27): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 27
Warning (10492): VHDL Process Statement warning at penc.vhd(28): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 28
Warning (10492): VHDL Process Statement warning at penc.vhd(30): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 30
Warning (10492): VHDL Process Statement warning at penc.vhd(31): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 31
Warning (10492): VHDL Process Statement warning at penc.vhd(33): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 33
Warning (10492): VHDL Process Statement warning at penc.vhd(34): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 34
Warning (10492): VHDL Process Statement warning at penc.vhd(36): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 36
Warning (10492): VHDL Process Statement warning at penc.vhd(37): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 37
Warning (10492): VHDL Process Statement warning at penc.vhd(39): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 39
Warning (10492): VHDL Process Statement warning at penc.vhd(40): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 40
Warning (10492): VHDL Process Statement warning at penc.vhd(42): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 42
Warning (10492): VHDL Process Statement warning at penc.vhd(43): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 43
Warning (10492): VHDL Process Statement warning at penc.vhd(45): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 45
Warning (10631): VHDL Process Statement warning at penc.vhd(18): inferring latch(es) for signal or variable "bin", which holds its previous value in one or more paths through the process File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Warning (10631): VHDL Process Statement warning at penc.vhd(18): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[0]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[1]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[2]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[3]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[4]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[5]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[6]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[7]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[8]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[9]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[10]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[11]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[12]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[13]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[14]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "output[15]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "bin[0]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "bin[1]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (10041): Inferred latch for "bin[2]" at penc.vhd(18) File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
Info (12128): Elaborating entity "reg_1" for hierarchy "Datapath:add_instance|reg_1:C_flag" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 200
Warning (10492): VHDL Process Statement warning at reg1.vhd(29): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HP/Downloads/iitb-cpu-pro/reg1.vhd Line: 29
Info (12128): Elaborating entity "six_extender" for hierarchy "Datapath:add_instance|six_extender:ext1" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 211
Info (12128): Elaborating entity "nine_extender" for hierarchy "Datapath:add_instance|nine_extender:ext2" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 212
Info (12128): Elaborating entity "shifter" for hierarchy "Datapath:add_instance|shifter:shif" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 215
Info (12128): Elaborating entity "alu" for hierarchy "Datapath:add_instance|alu:ArithLU" File: C:/Users/HP/Downloads/iitb-cpu-pro/datapath.vhd Line: 217
Warning (10036): Verilog HDL or VHDL warning at alu_3.vhd(54): object "sum" assigned a value but never read File: C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd Line: 54
Warning (10542): VHDL Variable Declaration warning at alu_3.vhd(102): used initial value expression for variable "f" because variable was never assigned a value File: C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd Line: 102
Warning (10542): VHDL Variable Declaration warning at alu_3.vhd(123): used initial value expression for variable "f" because variable was never assigned a value File: C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd Line: 123
Warning (10542): VHDL Variable Declaration warning at alu_3.vhd(144): used initial value expression for variable "f" because variable was never assigned a value File: C:/Users/HP/Downloads/iitb-cpu-pro/alu_3.vhd Line: 144
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_6|Dout[1]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_6|Dout[2]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_6|Dout[3]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_6|Dout[4]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_6|Dout[5]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_6|Dout[6]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_6|Dout[7]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_6|Dout[0]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_5|Dout[1]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_5|Dout[2]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_5|Dout[3]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_5|Dout[4]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_5|Dout[5]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_5|Dout[6]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_5|Dout[7]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_5|Dout[0]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[1]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[2]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[3]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[4]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[5]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[6]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[7]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[8]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[9]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[10]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[11]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[12]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[13]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[14]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[15]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_4|Dout[0]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[1]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[2]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[3]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[4]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[5]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[6]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[7]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[8]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[9]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[10]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[11]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[12]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[13]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[14]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[15]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_3|Dout[0]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[1]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[2]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[3]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[4]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[5]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[6]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[7]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[8]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[9]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[10]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[11]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[12]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[13]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[14]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[15]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_2|Dout[0]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[1]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[2]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[3]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[4]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[5]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[6]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[7]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[8]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[9]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[10]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[11]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[12]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[13]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[14]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[15]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:T_1|Dout[0]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[1]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[2]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[3]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[4]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[5]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[6]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[7]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[8]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[9]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[10]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[11]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[12]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[13]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[14]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[15]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|reg_16:IR|Dout[0]" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S0_644" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S1_636" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S4_620" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S5_612" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S6_604" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.SL_596" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.Sw_588" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S7_580" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S8_572" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S9_564" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S10_556" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S99_548" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S100_540" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S0_644" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S1_636" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S4_620" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S5_612" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S6_604" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.SL_596" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.Sw_588" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S7_580" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S8_572" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S9_564" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S10_556" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S99_548" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Warning (14026): LATCH primitive "Datapath:add_instance|FSMultraProMax:Controller|nx_state.S100_540" is permanently enabled File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 59
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "Datapath:add_instance|Memory:mem|RAM" is uninferred because MIF is not supported for the selected family File: C:/Users/HP/Downloads/iitb-cpu-pro/memory.vhd Line: 16
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][7] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[7] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][7] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][7] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][7] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][7] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][7] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][7] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][7] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][8] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][8] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][8] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][8] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][8] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][8] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][8] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][8] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][9] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][9] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][9] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][9] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][9] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][9] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][9] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][9] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][10] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][10] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][10] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][10] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][10] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][10] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][10] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][10] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][11] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][11] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][11] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][11] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][11] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][11] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][11] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][11] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][12] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][12] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][12] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][12] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][12] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][12] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][12] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][12] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][14] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][14] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][14] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][14] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][14] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][14] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][14] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][14] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][15] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][15] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][15] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][15] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][15] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][15] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][15] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][15] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[2][13] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[1][13] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[0][13] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[3][13] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[5][13] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[6][13] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[4][13] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|RegisterFile:RF|RF[7][13] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/register_file.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S7 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[7] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[8] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[8] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[9] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[9] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[10] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[10] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[11] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[11] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[12] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[12] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[14] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[14] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[15] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[15] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_5|reg[0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S10 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_5|reg[1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S10 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_5|reg[2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S10 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_5|reg[3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S10 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_5|reg[4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S10 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_5|reg[5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S10 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_5|reg[6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S10 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_5|reg[7] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S1 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_1|reg[13] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S9 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|reg_16:T_3|reg[13] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|FSMultraProMax:Controller|ps_state.S6 File: C:/Users/HP/Downloads/iitb-cpu-pro/FSMultraProMax.vhd Line: 30
Warning (13012): Latch Datapath:add_instance|Penc_8_3:penc|output[0] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|reg_16:T_5|Dout~0 File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 9
Warning (13012): Latch Datapath:add_instance|Penc_8_3:penc|output[1] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|reg_16:T_5|Dout~1 File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 9
Warning (13012): Latch Datapath:add_instance|Penc_8_3:penc|output[2] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|reg_16:T_5|Dout~2 File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 9
Warning (13012): Latch Datapath:add_instance|Penc_8_3:penc|output[3] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|reg_16:T_5|Dout~3 File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 9
Warning (13012): Latch Datapath:add_instance|Penc_8_3:penc|output[4] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|reg_16:T_5|Dout~4 File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 9
Warning (13012): Latch Datapath:add_instance|Penc_8_3:penc|output[5] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|reg_16:T_5|Dout~5 File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 9
Warning (13012): Latch Datapath:add_instance|Penc_8_3:penc|output[6] has unsafe behavior File: C:/Users/HP/Downloads/iitb-cpu-pro/penc.vhd Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Datapath:add_instance|reg_16:T_5|Dout~6 File: C:/Users/HP/Downloads/iitb-cpu-pro/reg16.vhd Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "input_vector[0]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[1]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[2]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[3]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[4]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[5]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[6]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[7]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[8]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[9]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[10]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[11]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[12]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[13]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[14]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
    Warning (15610): No output dependent on input pin "input_vector[15]" File: C:/Users/HP/Downloads/iitb-cpu-pro/DUT.vhdl Line: 8
Info (21057): Implemented 8096 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 8063 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 583 warnings
    Info: Peak virtual memory: 4940 megabytes
    Info: Processing ended: Tue Dec 06 00:44:51 2022
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:00:24


