<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="3.8.0" version="1.0">
  This file is intended to be loaded by Logisim-evolution v3.8.0(https://github.com/logisim-evolution/).

  <lib desc="#Wiring" name="0">
    <tool name="Pin">
      <a name="appearance" val="classic"/>
    </tool>
  </lib>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4"/>
  <lib desc="#I/O" name="5"/>
  <lib desc="#TTL" name="6"/>
  <lib desc="#TCL" name="7"/>
  <lib desc="#Base" name="8"/>
  <lib desc="#BFH-Praktika" name="9"/>
  <lib desc="#Input/Output-Extra" name="10"/>
  <lib desc="#Soc" name="11"/>
  <main name="nand2"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="8" map="Button2" name="Poke Tool"/>
    <tool lib="8" map="Button3" name="Menu Tool"/>
    <tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="8" name="Poke Tool"/>
    <tool lib="8" name="Edit Tool"/>
    <tool lib="8" name="Wiring Tool"/>
    <tool lib="8" name="Text Tool"/>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </tool>
    <sep/>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
    <tool lib="1" name="XOR Gate"/>
    <tool lib="1" name="NAND Gate"/>
    <tool lib="1" name="NOR Gate"/>
    <sep/>
    <tool lib="4" name="D Flip-Flop"/>
    <tool lib="4" name="Register"/>
  </toolbar>
  <circuit name="nand2">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="nand2"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <appear>
      <ellipse cx="95" cy="64" fill="none" rx="15" ry="20" stroke="#000000"/>
      <text dominant-baseline="central" font-family="SansSerif" font-size="12" text-anchor="middle" x="77" y="55">X</text>
      <text dominant-baseline="central" font-family="SansSerif" font-size="12" text-anchor="middle" x="113" y="56">Y</text>
      <text dominant-baseline="central" font-family="SansSerif" font-size="12" text-anchor="middle" x="95" y="90">output</text>
      <circ-anchor facing="east" x="90" y="70"/>
      <circ-port dir="in" pin="130,160" x="90" y="60"/>
      <circ-port dir="in" pin="130,200" x="100" y="60"/>
      <circ-port dir="out" pin="320,220" x="90" y="70"/>
    </appear>
    <comp lib="0" loc="(130,160)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="Y"/>
    </comp>
    <comp lib="0" loc="(130,200)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="label" val="X"/>
    </comp>
    <comp lib="0" loc="(200,140)" name="Transistor">
      <a name="facing" val="north"/>
      <a name="selloc" val="bl"/>
    </comp>
    <comp lib="0" loc="(230,110)" name="Power"/>
    <comp lib="0" loc="(240,230)" name="Transistor">
      <a name="facing" val="north"/>
      <a name="selloc" val="bl"/>
      <a name="type" val="n"/>
    </comp>
    <comp lib="0" loc="(240,280)" name="Transistor">
      <a name="facing" val="north"/>
      <a name="selloc" val="bl"/>
      <a name="type" val="n"/>
    </comp>
    <comp lib="0" loc="(240,330)" name="Ground"/>
    <comp lib="0" loc="(270,180)" name="Transistor">
      <a name="facing" val="south"/>
      <a name="selloc" val="bl"/>
    </comp>
    <comp lib="0" loc="(320,220)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="label" val="o"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="8" loc="(178,127)" name="Text">
      <a name="text" val="Q1"/>
    </comp>
    <comp lib="8" loc="(202,290)" name="Text">
      <a name="text" val="Q4"/>
    </comp>
    <comp lib="8" loc="(203,237)" name="Text">
      <a name="text" val="Q3"/>
    </comp>
    <comp lib="8" loc="(259,126)" name="Text">
      <a name="text" val="Q2"/>
    </comp>
    <wire from="(130,160)" to="(160,160)"/>
    <wire from="(130,200)" to="(180,200)"/>
    <wire from="(160,160)" to="(160,250)"/>
    <wire from="(160,160)" to="(180,160)"/>
    <wire from="(160,250)" to="(220,250)"/>
    <wire from="(180,200)" to="(180,300)"/>
    <wire from="(180,200)" to="(220,200)"/>
    <wire from="(180,300)" to="(220,300)"/>
    <wire from="(200,140)" to="(230,140)"/>
    <wire from="(200,180)" to="(240,180)"/>
    <wire from="(220,160)" to="(220,200)"/>
    <wire from="(220,160)" to="(250,160)"/>
    <wire from="(230,110)" to="(230,140)"/>
    <wire from="(230,140)" to="(270,140)"/>
    <wire from="(240,180)" to="(240,220)"/>
    <wire from="(240,180)" to="(270,180)"/>
    <wire from="(240,220)" to="(240,230)"/>
    <wire from="(240,220)" to="(320,220)"/>
    <wire from="(240,270)" to="(240,280)"/>
    <wire from="(240,320)" to="(240,330)"/>
  </circuit>
  <circuit name="not2">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="not2"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="1.0"/>
    <comp loc="(460,270)" name="nand2"/>
  </circuit>
</project>
