
*** Running vivado
    with args -log design_1_slice_8from32_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_slice_8from32_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_slice_8from32_0_0.tcl -notrace
Command: synth_design -top design_1_slice_8from32_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_slice_8from32_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23730 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1690.543 ; gain = 152.715 ; free physical = 91 ; free virtual = 2156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_slice_8from32_0_0' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_slice_8from32_0_0/synth/design_1_slice_8from32_0_0.vhd:74]
INFO: [Synth 8-3491] module 'slice_8from32' declared at '/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from32.vhd:7' bound to instance 'U0' of component 'slice_8from32' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_slice_8from32_0_0/synth/design_1_slice_8from32_0_0.vhd:138]
INFO: [Synth 8-638] synthesizing module 'slice_8from32' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from32.vhd:27]
WARNING: [Synth 8-3848] Net m_axis_tlast in module/entity slice_8from32 does not have driver. [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from32.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'slice_8from32' (1#1) [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from32.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_slice_8from32_0_0' (2#1) [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ip/design_1_slice_8from32_0_0/synth/design_1_slice_8from32_0_0.vhd:74]
WARNING: [Synth 8-3331] design slice_8from32 has unconnected port m_axis_tlast
WARNING: [Synth 8-3331] design slice_8from32 has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design slice_8from32 has unconnected port s_axis_tdata[15]
WARNING: [Synth 8-3331] design slice_8from32 has unconnected port s_axis_tlast
WARNING: [Synth 8-3331] design slice_8from32 has unconnected port m_axis_config_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1749.262 ; gain = 211.434 ; free physical = 175 ; free virtual = 2188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.230 ; gain = 214.402 ; free physical = 174 ; free virtual = 2184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1752.230 ; gain = 214.402 ; free physical = 174 ; free virtual = 2184
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1884.934 ; gain = 0.000 ; free physical = 87 ; free virtual = 2103
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1884.934 ; gain = 0.000 ; free physical = 87 ; free virtual = 2103
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 119 ; free virtual = 2163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 119 ; free virtual = 2163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 119 ; free virtual = 2164
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'm_axis_tvalid_reg' into 'state_reg' [/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from32.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 107 ; free virtual = 2156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module slice_8from32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_slice_8from32_0_0 has port m_axis_config_tdata[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_slice_8from32_0_0 has port m_axis_config_tdata[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_slice_8from32_0_0 has port m_axis_config_tdata[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_slice_8from32_0_0 has port m_axis_config_tdata[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_slice_8from32_0_0 has port m_axis_config_tdata[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_slice_8from32_0_0 has port m_axis_config_tdata[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_slice_8from32_0_0 has port m_axis_config_tdata[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_slice_8from32_0_0 has port m_axis_config_tdata[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_slice_8from32_0_0 has port m_axis_config_tvalid driven by constant 1
WARNING: [Synth 8-3331] design design_1_slice_8from32_0_0 has unconnected port m_axis_tlast
WARNING: [Synth 8-3331] design design_1_slice_8from32_0_0 has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design design_1_slice_8from32_0_0 has unconnected port s_axis_tlast
WARNING: [Synth 8-3331] design design_1_slice_8from32_0_0 has unconnected port m_axis_config_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 128 ; free virtual = 2134
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 87 ; free virtual = 2037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 87 ; free virtual = 2037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 101 ; free virtual = 2020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 125 ; free virtual = 2017
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 124 ; free virtual = 2018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 123 ; free virtual = 2017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 123 ; free virtual = 2018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 123 ; free virtual = 2018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 123 ; free virtual = 2018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     1|
|3     |LUT3 |    11|
|4     |LUT4 |     1|
|5     |LUT5 |    12|
|6     |LUT6 |     5|
|7     |FDRE |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    48|
|2     |  U0     |slice_8from32 |    48|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1884.934 ; gain = 347.105 ; free physical = 123 ; free virtual = 2017
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1884.934 ; gain = 214.402 ; free physical = 176 ; free virtual = 2072
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1884.941 ; gain = 347.105 ; free physical = 173 ; free virtual = 2074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.902 ; gain = 0.000 ; free physical = 86 ; free virtual = 2026
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:58 . Memory (MB): peak = 1887.902 ; gain = 575.641 ; free physical = 202 ; free virtual = 2124
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.902 ; gain = 0.000 ; free physical = 207 ; free virtual = 2114
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from32_0_0_synth_1/design_1_slice_8from32_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.914 ; gain = 0.000 ; free physical = 180 ; free virtual = 2116
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from32_0_0_synth_1/design_1_slice_8from32_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_slice_8from32_0_0_utilization_synth.rpt -pb design_1_slice_8from32_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 02:21:09 2020...
