{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723626654913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723626654918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 14 12:10:54 2024 " "Processing started: Wed Aug 14 12:10:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723626654918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626654918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626654918 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1723626655132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/inc_16/inc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/inc_16/inc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_16 " "Found entity 1: inc_16" {  } { { "../../inc_16/inc_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/inc_16/inc_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626660219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626660219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/not_16/not_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/not_16/not_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_16 " "Found entity 1: not_16" {  } { { "../../not_16/not_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/not_16/not_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626660220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626660220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/and_16/and_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/and_16/and_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16 " "Found entity 1: and_16" {  } { { "../../and_16/and_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/and_16/and_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626660220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626660220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/add_16/add_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/add_16/add_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_16 " "Found entity 1: add_16" {  } { { "../../add_16/add_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/add_16/add_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626660221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626660221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/mux2in1_16/mux2in1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/mux2in1_16/mux2in1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2in1_16 " "Found entity 1: mux2in1_16" {  } { { "../../mux2in1_16/mux2in1_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/mux2in1_16/mux2in1_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626660222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626660222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/or8in1/or8in1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/or8in1/or8in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 or8in1 " "Found entity 1: or8in1" {  } { { "../../or8in1/or8in1.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/or8in1/or8in1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626660223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626660223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626660224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626660224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/regs/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/regs/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../regs/register.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/regs/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626660225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626660225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626660226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626660226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 2 2 " "Found 2 design units, including 2 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or3in1 " "Found entity 1: or3in1" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626660232 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU " "Found entity 2: CPU" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723626660232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "anyBitsTrue ALU.v(65) " "Verilog HDL Implicit Net warning at ALU.v(65): created implicit net for \"anyBitsTrue\"" {  } { { "../ALU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instrType CPU.v(37) " "Verilog HDL Implicit Net warning at CPU.v(37): created implicit net for \"instrType\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isAcommand CPU.v(38) " "Verilog HDL Implicit Net warning at CPU.v(38): created implicit net for \"isAcommand\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saveToRegA CPU.v(39) " "Verilog HDL Implicit Net warning at CPU.v(39): created implicit net for \"saveToRegA\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadInAreg CPU.v(40) " "Verilog HDL Implicit Net warning at CPU.v(40): created implicit net for \"loadInAreg\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a CPU.v(58) " "Verilog HDL Implicit Net warning at CPU.v(58): created implicit net for \"a\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saveToRegD CPU.v(64) " "Verilog HDL Implicit Net warning at CPU.v(64): created implicit net for \"saveToRegD\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadD CPU.v(65) " "Verilog HDL Implicit Net warning at CPU.v(65): created implicit net for \"loadD\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "saveToM CPU.v(78) " "Verilog HDL Implicit Net warning at CPU.v(78): created implicit net for \"saveToM\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zr CPU.v(91) " "Verilog HDL Implicit Net warning at CPU.v(91): created implicit net for \"zr\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ng CPU.v(92) " "Verilog HDL Implicit Net warning at CPU.v(92): created implicit net for \"ng\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notZero CPU.v(99) " "Verilog HDL Implicit Net warning at CPU.v(99): created implicit net for \"notZero\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notNegative CPU.v(100) " "Verilog HDL Implicit Net warning at CPU.v(100): created implicit net for \"notNegative\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isPositive CPU.v(101) " "Verilog HDL Implicit Net warning at CPU.v(101): created implicit net for \"isPositive\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JGT CPU.v(104) " "Verilog HDL Implicit Net warning at CPU.v(104): created implicit net for \"JGT\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JEQ CPU.v(105) " "Verilog HDL Implicit Net warning at CPU.v(105): created implicit net for \"JEQ\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JLT CPU.v(106) " "Verilog HDL Implicit Net warning at CPU.v(106): created implicit net for \"JLT\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660233 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "inc_16.v(7) " "Verilog HDL Instantiation warning at inc_16.v(7): instance has no name" {  } { { "../../inc_16/inc_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/inc_16/inc_16.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626660233 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(10) " "Verilog HDL Instantiation warning at PC.v(10): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626660233 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(11) " "Verilog HDL Instantiation warning at PC.v(11): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626660233 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(12) " "Verilog HDL Instantiation warning at PC.v(12): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626660233 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(13) " "Verilog HDL Instantiation warning at PC.v(13): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626660233 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.v(15) " "Verilog HDL Instantiation warning at PC.v(15): instance has no name" {  } { { "../../PC/PC.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1723626660233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723626660253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2in1_16 mux2in1_16:instrMux " "Elaborating entity \"mux2in1_16\" for hierarchy \"mux2in1_16:instrMux\"" {  } { { "CPU.v" "instrMux" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:Aregister " "Elaborating entity \"register\" for hierarchy \"register:Aregister\"" {  } { { "CPU.v" "Aregister" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_Hack " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_Hack\"" {  } { { "CPU.v" "ALU_Hack" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_16 ALU:ALU_Hack\|not_16:notzxMux " "Elaborating entity \"not_16\" for hierarchy \"ALU:ALU_Hack\|not_16:notzxMux\"" {  } { { "../ALU.v" "notzxMux" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16 ALU:ALU_Hack\|add_16:assNxNy " "Elaborating entity \"add_16\" for hierarchy \"ALU:ALU_Hack\|add_16:assNxNy\"" {  } { { "../ALU.v" "assNxNy" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_16 ALU:ALU_Hack\|and_16:andNxNy " "Elaborating entity \"and_16\" for hierarchy \"ALU:ALU_Hack\|and_16:andNxNy\"" {  } { { "../ALU.v" "andNxNy" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or8in1 ALU:ALU_Hack\|or8in1:orHighBits " "Elaborating entity \"or8in1\" for hierarchy \"ALU:ALU_Hack\|or8in1:orHighBits\"" {  } { { "../ALU.v" "orHighBits" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or3in1 or3in1:jumpers " "Elaborating entity \"or3in1\" for hierarchy \"or3in1:jumpers\"" {  } { { "CPU.v" "jumpers" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_Hack " "Elaborating entity \"PC\" for hierarchy \"PC:PC_Hack\"" {  } { { "CPU.v" "PC_Hack" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_16 PC:PC_Hack\|inc_16:comb_3 " "Elaborating entity \"inc_16\" for hierarchy \"PC:PC_Hack\|inc_16:comb_3\"" {  } { { "../../PC/PC.v" "comb_3" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/PC/PC.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723626660276 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723626660399 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[0\] GND " "Pin \"adressM\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[1\] GND " "Pin \"adressM\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[2\] GND " "Pin \"adressM\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[3\] GND " "Pin \"adressM\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[4\] GND " "Pin \"adressM\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[5\] GND " "Pin \"adressM\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[6\] GND " "Pin \"adressM\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[7\] GND " "Pin \"adressM\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[8\] GND " "Pin \"adressM\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[9\] GND " "Pin \"adressM\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[10\] GND " "Pin \"adressM\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[11\] GND " "Pin \"adressM\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[12\] GND " "Pin \"adressM\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[13\] GND " "Pin \"adressM\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adressM\[14\] GND " "Pin \"adressM\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|adressM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[2\] GND " "Pin \"pc\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[3\] GND " "Pin \"pc\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[4\] GND " "Pin \"pc\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[5\] GND " "Pin \"pc\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[6\] GND " "Pin \"pc\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[7\] GND " "Pin \"pc\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[8\] GND " "Pin \"pc\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[9\] GND " "Pin \"pc\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[10\] GND " "Pin \"pc\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[11\] GND " "Pin \"pc\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[12\] GND " "Pin \"pc\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[13\] GND " "Pin \"pc\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[14\] GND " "Pin \"pc\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723626660429 "|CPU|pc[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723626660429 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626660443 "|CPU|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626660443 "|CPU|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626660443 "|CPU|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626660443 "|CPU|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626660443 "|CPU|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626660443 "|CPU|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626660443 "|CPU|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626660443 "|CPU|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/output_files/CPU.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723626660443 "|CPU|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1723626660443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723626660443 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723626660443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723626660443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723626660443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723626660472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 14 12:11:00 2024 " "Processing ended: Wed Aug 14 12:11:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723626660472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723626660472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723626660472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723626660472 ""}
