$date
	Fri May 21 22:18:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var integer 32 # count [31:0] $end
$var integer 32 $ fp_w [31:0] $end
$scope module CPU $end
$var wire 1 ! clk_i $end
$var wire 32 % pc_add_immediate [31:0] $end
$var wire 1 " rst_i $end
$var wire 1 & zero $end
$var wire 32 ' pc_o [31:0] $end
$var wire 32 ( pc_i [31:0] $end
$var wire 1 ) ovf $end
$var wire 1 * cout $end
$var wire 1 + RegWrite $end
$var wire 32 , RTdata_o [31:0] $end
$var wire 32 - RSdata_o [31:0] $end
$var wire 32 . MuxMemtoReg_o [31:0] $end
$var wire 32 / MuxALUSrc_o [31:0] $end
$var wire 1 0 MemtoReg $end
$var wire 1 1 MemWrite $end
$var wire 1 2 MemRead $end
$var wire 32 3 MEMWB_pc_add4_o [31:0] $end
$var wire 5 4 MEMWB_instr_11_7_o [4:0] $end
$var wire 3 5 MEMWB_WB_o [2:0] $end
$var wire 32 6 MEMWB_DM_o [31:0] $end
$var wire 32 7 MEMWB_ALUresult_o [31:0] $end
$var wire 1 8 Jump $end
$var wire 32 9 Imm_Gen_o [31:0] $end
$var wire 32 : IF_instr [31:0] $end
$var wire 32 ; IFID_pc_o [31:0] $end
$var wire 32 < IFID_pc_add4_o [31:0] $end
$var wire 32 = IFID_instr_o [31:0] $end
$var wire 32 > IDEXE_pc_add4_o [31:0] $end
$var wire 32 ? IDEXE_instr_o [31:0] $end
$var wire 4 @ IDEXE_instr_30_14_12_o [3:0] $end
$var wire 5 A IDEXE_instr_11_7_o [4:0] $end
$var wire 3 B IDEXE_WB_o [2:0] $end
$var wire 32 C IDEXE_RTdata_o [31:0] $end
$var wire 32 D IDEXE_RSdata_o [31:0] $end
$var wire 2 E IDEXE_Mem_o [1:0] $end
$var wire 32 F IDEXE_ImmGen_o [31:0] $end
$var wire 3 G IDEXE_Exe_o [2:0] $end
$var wire 1 H EXEMEM_zero_o $end
$var wire 32 I EXEMEM_pc_add4_o [31:0] $end
$var wire 32 J EXEMEM_instr_o [31:0] $end
$var wire 5 K EXEMEM_instr_11_7_o [4:0] $end
$var wire 3 L EXEMEM_WB_o [2:0] $end
$var wire 32 M EXEMEM_RTdata_o [31:0] $end
$var wire 2 N EXEMEM_Mem_o [1:0] $end
$var wire 32 O EXEMEM_ALUresult_o [31:0] $end
$var wire 32 P DM_o [31:0] $end
$var wire 1 Q Branch $end
$var wire 32 R ALUresult [31:0] $end
$var wire 4 S ALU_Ctrl_o [3:0] $end
$var wire 32 T ALUSrc2_o [31:0] $end
$var wire 32 U ALUSrc1_o [31:0] $end
$var wire 1 V ALUSrc $end
$var wire 2 W ALUSelSrc2 [1:0] $end
$var wire 2 X ALUSelSrc1 [1:0] $end
$var wire 2 Y ALUOp [1:0] $end
$scope module ALU_Ctrl $end
$var wire 2 Z ALUOp [1:0] $end
$var wire 4 [ ALU_Ctrl_o [3:0] $end
$var wire 4 \ instr [3:0] $end
$var reg 4 ] ALU_Ctrl [3:0] $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 ^ MemRead_i $end
$var wire 1 _ MemWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 ` data_o [31:0] $end
$var wire 32 a data_i [31:0] $end
$var wire 32 b addr_i [31:0] $end
$var integer 32 c i [31:0] $end
$upscope $end
$scope module Decoder $end
$var wire 1 8 Jump $end
$var wire 7 d opcode [6:0] $end
$var wire 32 e instr_i [31:0] $end
$var wire 3 f funct3 [2:0] $end
$var wire 1 + RegWrite $end
$var wire 1 0 MemtoReg $end
$var wire 1 1 MemWrite $end
$var wire 1 2 MemRead $end
$var wire 1 Q Branch $end
$var wire 1 V ALUSrc $end
$var wire 2 g ALUOp [1:0] $end
$var reg 1 Q beq $end
$var reg 1 h jp $end
$var reg 1 2 memrd $end
$var reg 1 1 memwr $end
$var reg 1 0 mtoreg $end
$var reg 2 i op [1:0] $end
$var reg 1 + regwrt $end
$var reg 1 V src $end
$upscope $end
$scope module EXEtoMEM $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 & zero_i $end
$var wire 32 j rtdata_i [31:0] $end
$var wire 32 k pc_add4_i [31:0] $end
$var wire 32 l instr_i [31:0] $end
$var wire 32 m alu_ans_i [31:0] $end
$var wire 5 n WBreg_i [4:0] $end
$var wire 3 o WB_i [2:0] $end
$var wire 2 p Mem_i [1:0] $end
$var reg 2 q Mem_o [1:0] $end
$var reg 3 r WB_o [2:0] $end
$var reg 5 s WBreg_o [4:0] $end
$var reg 32 t alu_ans_o [31:0] $end
$var reg 32 u instr_o [31:0] $end
$var reg 32 v pc_add4_o [31:0] $end
$var reg 32 w rtdata_o [31:0] $end
$var reg 1 H zero_o $end
$upscope $end
$scope module FWUnit $end
$var wire 5 x EXE_instr19_15 [4:0] $end
$var wire 5 y EXE_instr24_20 [4:0] $end
$var wire 1 z MEM_WBControl $end
$var wire 5 { MEM_instr11_7 [4:0] $end
$var wire 1 | WB_Control $end
$var wire 2 } src1_sel_o [1:0] $end
$var wire 2 ~ src2_sel_o [1:0] $end
$var wire 5 !" WB_instr11_7 [4:0] $end
$var reg 2 "" src1_sel [1:0] $end
$var reg 2 #" src2_sel [1:0] $end
$upscope $end
$scope module IDtoEXE $end
$var wire 3 $" Exe_i [2:0] $end
$var wire 2 %" Mem_i [1:0] $end
$var wire 3 &" WB_i [2:0] $end
$var wire 5 '" WBreg_i [4:0] $end
$var wire 4 (" alu_ctrl_instr [3:0] $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 32 )" pc_add4_i [31:0] $end
$var wire 32 *" instr_i [31:0] $end
$var wire 32 +" immgen_i [31:0] $end
$var wire 32 ," data2_i [31:0] $end
$var wire 32 -" data1_i [31:0] $end
$var reg 3 ." Exe_o [2:0] $end
$var reg 2 /" Mem_o [1:0] $end
$var reg 3 0" WB_o [2:0] $end
$var reg 5 1" WBreg_o [4:0] $end
$var reg 4 2" alu_ctrl_input [3:0] $end
$var reg 32 3" data1_o [31:0] $end
$var reg 32 4" data2_o [31:0] $end
$var reg 32 5" immgen_o [31:0] $end
$var reg 32 6" instr_o [31:0] $end
$var reg 32 7" pc_add4_o [31:0] $end
$upscope $end
$scope module IFtoID $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 32 8" pc_add4_i [31:0] $end
$var wire 32 9" instr_i [31:0] $end
$var wire 32 :" address_i [31:0] $end
$var reg 32 ;" address_o [31:0] $end
$var reg 32 <" instr_o [31:0] $end
$var reg 32 =" pc_add4_o [31:0] $end
$upscope $end
$scope module IM $end
$var wire 32 >" instr_o [31:0] $end
$var wire 32 ?" addr_i [31:0] $end
$var integer 32 @" i [31:0] $end
$upscope $end
$scope module ImmGen $end
$var wire 32 A" Imm_Gen_o [31:0] $end
$var wire 32 B" instr_i [31:0] $end
$var wire 7 C" opcode [6:0] $end
$var reg 32 D" Imm_Gen [31:0] $end
$upscope $end
$scope module MEMtoWB $end
$var wire 32 E" DM_i [31:0] $end
$var wire 3 F" WB_i [2:0] $end
$var wire 5 G" WBreg_i [4:0] $end
$var wire 32 H" alu_ans_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 32 I" pc_add4_i [31:0] $end
$var wire 1 " rst_i $end
$var reg 32 J" DM_o [31:0] $end
$var reg 3 K" WB_o [2:0] $end
$var reg 5 L" WBreg_o [4:0] $end
$var reg 32 M" alu_ans_o [31:0] $end
$var reg 32 N" pc_add4_o [31:0] $end
$upscope $end
$scope module MUX_ALU_src1 $end
$var wire 32 O" data0_i [31:0] $end
$var wire 32 P" data2_i [31:0] $end
$var wire 2 Q" select_i [1:0] $end
$var wire 32 R" data_o [31:0] $end
$var wire 32 S" data1_i [31:0] $end
$upscope $end
$scope module MUX_ALU_src2 $end
$var wire 32 T" data2_i [31:0] $end
$var wire 2 U" select_i [1:0] $end
$var wire 32 V" data_o [31:0] $end
$var wire 32 W" data1_i [31:0] $end
$var wire 32 X" data0_i [31:0] $end
$upscope $end
$scope module Mux_ALUSrc $end
$var wire 32 Y" data0_i [31:0] $end
$var wire 32 Z" data1_i [31:0] $end
$var wire 1 [" select_i $end
$var wire 32 \" data_o [31:0] $end
$upscope $end
$scope module Mux_MemtoReg $end
$var wire 32 ]" data0_i [31:0] $end
$var wire 32 ^" data1_i [31:0] $end
$var wire 1 _" select_i $end
$var wire 32 `" data_o [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 32 a" pc_i [31:0] $end
$var reg 32 b" pc_o [31:0] $end
$upscope $end
$scope module PC_plus_4_Adder $end
$var wire 32 c" src1_i [31:0] $end
$var wire 32 d" src2_i [31:0] $end
$var wire 32 e" sum_o [31:0] $end
$upscope $end
$scope module RF $end
$var wire 5 f" RDaddr_i [4:0] $end
$var wire 32 g" RDdata_i [31:0] $end
$var wire 5 h" RSaddr_i [4:0] $end
$var wire 32 i" RSdata_o [31:0] $end
$var wire 5 j" RTaddr_i [4:0] $end
$var wire 32 k" RTdata_o [31:0] $end
$var wire 1 l" RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$upscope $end
$scope module alu $end
$var wire 4 m" ALU_control [3:0] $end
$var wire 1 " rst_n $end
$var wire 32 n" src1 [31:0] $end
$var wire 32 o" src2 [31:0] $end
$var reg 32 p" a [31:0] $end
$var reg 32 q" b [31:0] $end
$var reg 1 * cout $end
$var reg 1 ) overflow $end
$var reg 32 r" result [31:0] $end
$var reg 1 & zero $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 r"
bx q"
bx p"
bx o"
bx n"
bx m"
xl"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
b100 d"
bx c"
bx b"
bx a"
bx `"
x_"
bx ^"
bx ]"
bx \"
x["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
b100000 @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
x|
bx {
xz
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
b0 m
bx l
bx k
bx j
bx i
xh
bx g
bx f
bx e
bx d
b10000000 c
bx b
bx a
bx `
x_
x^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
xV
bx U
bx T
bx S
b0 R
xQ
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
xH
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
x8
bx 7
bx 6
bx 5
bx 4
bx 3
x2
x1
x0
bx /
bx .
bx -
bx ,
x+
0*
0)
bx (
bx '
1&
b100 %
b10000000000000000000000000000011 $
b0 #
0"
0!
$end
#25000
b0 W
b0 ~
b0 #"
b0 U"
b0 X
b0 }
b0 ""
b0 Q"
b11 Y
b11 g
b0 q"
b0 p"
b0 T
b0 V"
b0 o"
b11 i
08
0h
00
01
b0 %"
02
1+
b111 $"
1V
b10 &"
0Q
b10 S
b10 [
b10 m"
b10 ]
b0 U
b0 R"
b0 n"
b0 C"
b0 f
b0 d
b0 '"
b0 ("
b0 ,
b0 ,"
b0 k"
b0 j"
b0 -
b0 -"
b0 i"
b0 h"
b0 9
b0 +"
b0 A"
b0 D"
b0 y
b0 x
b0 Z
0["
b0 /
b0 X"
b0 \"
0z
0_
0^
b0 P
b0 `
b0 E"
0_"
0|
0l"
b0 .
b0 S"
b0 W"
b0 `"
b0 g"
b100 (
b100 8"
b100 a"
b100 e"
b11110000010000000100010011 :
b11110000010000000100010011 9"
b11110000010000000100010011 >"
b0 '
b0 :"
b0 ?"
b0 b"
b0 c"
b0 ;
b0 ;"
b0 =
b0 e
b0 *"
b0 <"
b0 B"
b0 <
b0 )"
b0 ="
b0 ?
b0 l
b0 6"
b0 B
b0 o
b0 0"
b0 E
b0 p
b0 /"
b0 G
b0 ."
b0 D
b0 3"
b0 O"
b0 C
b0 j
b0 4"
b0 Y"
b0 F
b0 5"
b0 Z"
b0 @
b0 \
b0 2"
b0 A
b0 n
b0 1"
b0 >
b0 k
b0 7"
b0 J
b0 u
b0 L
b0 r
b0 F"
b0 N
b0 q
0H
b0 O
b0 b
b0 t
b0 H"
b0 P"
b0 T"
b0 M
b0 a
b0 w
b0 K
b0 s
b0 {
b0 G"
b0 I
b0 v
b0 I"
b0 5
b0 K"
b0 6
b0 J"
b0 ^"
b0 7
b0 M"
b0 ]"
b0 4
b0 !"
b0 L"
b0 f"
b0 3
b0 N"
b1 #
1!
#50000
0!
1"
#75000
b111100 9
b111100 +"
b111100 A"
b111100 D"
b11 Z
1["
b10011 C"
b10011 d
b10 '"
b11100 j"
b10 h"
1H
b111 G
b111 ."
b10 B
b10 o
b10 0"
b100 <
b100 )"
b100 ="
b11110000010000000100010011 =
b11110000010000000100010011 e
b11110000010000000100010011 *"
b11110000010000000100010011 <"
b11110000010000000100010011 B"
b1000 (
b1000 8"
b1000 a"
b1000 e"
b10011 :
b10011 9"
b10011 >"
b100 '
b100 :"
b100 ?"
b100 b"
b100 c"
b10 #
1!
#100000
0!
#125000
0&
b111100 R
b111100 m
b111100 r"
b111100 q"
b111100 T
b111100 V"
b111100 o"
b0 '"
b0 j"
b0 h"
b0 9
b0 +"
b0 A"
b0 D"
b111100 /
b111100 X"
b111100 \"
b11100 y
b10 x
1z
b1100 (
b1100 8"
b1100 a"
b1100 e"
b1000 '
b1000 :"
b1000 ?"
b1000 b"
b1000 c"
b1000 <
b1000 )"
b1000 ="
b10011 =
b10011 e
b10011 *"
b10011 <"
b10011 B"
b100 ;
b100 ;"
b100 >
b100 k
b100 7"
b10 A
b10 n
b10 1"
b111100 F
b111100 5"
b111100 Z"
b11110000010000000100010011 ?
b11110000010000000100010011 l
b11110000010000000100010011 6"
b10 L
b10 r
b10 F"
b11 #
1!
#150000
0!
#175000
1&
b0 R
b0 m
b0 r"
b0 q"
b0 T
b0 V"
b0 o"
1|
1l"
b0 /
b0 X"
b0 \"
b0 y
b0 x
b10 5
b10 K"
b100 I
b100 v
b100 I"
b10 K
b10 s
b10 {
b10 G"
b111100 O
b111100 b
b111100 t
b111100 H"
b111100 P"
b111100 T"
0H
b11110000010000000100010011 J
b11110000010000000100010011 u
b1000 >
b1000 k
b1000 7"
b0 A
b0 n
b0 1"
b0 F
b0 5"
b0 Z"
b10011 ?
b10011 l
b10011 6"
b1100 <
b1100 )"
b1100 ="
b1000 ;
b1000 ;"
b10000 (
b10000 8"
b10000 a"
b10000 e"
b1000000010000000100011 :
b1000000010000000100011 9"
b1000000010000000100011 >"
b1100 '
b1100 :"
b1100 ?"
b1100 b"
b1100 c"
b100 #
1!
#200000
0!
#225000
b1 $"
b0 Y
b0 g
b0 i
x0
b1 %"
11
b0x &"
0+
b100011 C"
b10 f
b100011 d
b10 ("
b10 j"
b0 9
b0 +"
b0 A"
b0 D"
b111100 .
b111100 S"
b111100 W"
b111100 `"
b111100 g"
b10100 (
b10100 8"
b10100 a"
b10100 e"
b0 :
b0 9"
b0 >"
b10000 '
b10000 :"
b10000 ?"
b10000 b"
b10000 c"
b10000 <
b10000 )"
b10000 ="
b1000000010000000100011 =
b1000000010000000100011 e
b1000000010000000100011 *"
b1000000010000000100011 <"
b1000000010000000100011 B"
b1100 ;
b1100 ;"
b1100 >
b1100 k
b1100 7"
b1000 I
b1000 v
b1000 I"
b0 K
b0 s
b0 {
b0 G"
b0 O
b0 b
b0 t
b0 H"
b0 P"
b0 T"
1H
b10011 J
b10011 u
b100 3
b100 N"
b10 4
b10 !"
b10 L"
b10 f"
b111100 7
b111100 M"
b111100 ]"
b101 #
1!
#250000
b111100 ,
b111100 ,"
b111100 k"
0!
#275000
b111 $"
b11 Y
b11 g
b11 i
00
b0 %"
01
b10 &"
1+
b0 .
b0 S"
b0 W"
b0 `"
b0 g"
b0 Z
b10 y
b0 C"
b0 f
b0 d
b0 ("
b0 ,
b0 ,"
b0 k"
b0 j"
b1000 3
b1000 N"
b0 4
b0 !"
b0 L"
b0 f"
b0 7
b0 M"
b0 ]"
b1100 I
b1100 v
b1100 I"
b10000 >
b10000 k
b10000 7"
b10 @
b10 \
b10 2"
b111100 C
b111100 j
b111100 4"
b111100 Y"
b1 G
b1 ."
b1 E
b1 p
b1 /"
b0x B
b0x o
b0x 0"
b1000000010000000100011 ?
b1000000010000000100011 l
b1000000010000000100011 6"
b10100 <
b10100 )"
b10100 ="
b0 =
b0 e
b0 *"
b0 <"
b0 B"
b10000 ;
b10000 ;"
b11000 (
b11000 8"
b11000 a"
b11000 e"
b10100 '
b10100 :"
b10100 ?"
b10100 b"
b10100 c"
b110 #
1!
#300000
0!
#325000
b11 Z
b0 y
1_
0z
b11100 (
b11100 8"
b11100 a"
b11100 e"
b11000 '
b11000 :"
b11000 ?"
b11000 b"
b11000 c"
b11000 <
b11000 )"
b11000 ="
b10100 ;
b10100 ;"
b10100 >
b10100 k
b10100 7"
b0 @
b0 \
b0 2"
b0 C
b0 j
b0 4"
b0 Y"
b111 G
b111 ."
b0 E
b0 p
b0 /"
b10 B
b10 o
b10 0"
b0 ?
b0 l
b0 6"
b10000 I
b10000 v
b10000 I"
b111100 M
b111100 a
b111100 w
b1 N
b1 q
b0x L
b0x r
b0x F"
b1000000010000000100011 J
b1000000010000000100011 u
b1100 3
b1100 N"
b111 #
1!
#350000
0!
#375000
x_"
0|
0l"
0_
1z
b10000 3
b10000 N"
b0x 5
b0x K"
b10100 I
b10100 v
b10100 I"
b0 M
b0 a
b0 w
b0 N
b0 q
b10 L
b10 r
b10 F"
b0 J
b0 u
b11000 >
b11000 k
b11000 7"
b11100 <
b11100 )"
b11100 ="
b11000 ;
b11000 ;"
b100000 (
b100000 8"
b100000 a"
b100000 e"
b11100 '
b11100 :"
b11100 ?"
b11100 b"
b11100 c"
b1000 #
1!
#400000
0!
#425000
0_"
1|
1l"
b100100 (
b100100 8"
b100100 a"
b100100 e"
b100000 '
b100000 :"
b100000 ?"
b100000 b"
b100000 c"
b100000 <
b100000 )"
b100000 ="
b11100 ;
b11100 ;"
b11100 >
b11100 k
b11100 7"
b11000 I
b11000 v
b11000 I"
b10100 3
b10100 N"
b10 5
b10 K"
b1001 #
1!
#450000
0!
#475000
b11000 3
b11000 N"
b11100 I
b11100 v
b11100 I"
b100000 >
b100000 k
b100000 7"
b100100 <
b100100 )"
b100100 ="
b100000 ;
b100000 ;"
b101000 (
b101000 8"
b101000 a"
b101000 e"
b100100 '
b100100 :"
b100100 ?"
b100100 b"
b100100 c"
b1010 #
1!
#500000
0!
#525000
b101100 (
b101100 8"
b101100 a"
b101100 e"
b101000 '
b101000 :"
b101000 ?"
b101000 b"
b101000 c"
b101000 <
b101000 )"
b101000 ="
b100100 ;
b100100 ;"
b100100 >
b100100 k
b100100 7"
b100000 I
b100000 v
b100000 I"
b11100 3
b11100 N"
b1011 #
1!
#550000
0!
#575000
b100000 3
b100000 N"
b100100 I
b100100 v
b100100 I"
b101000 >
b101000 k
b101000 7"
b101100 <
b101100 )"
b101100 ="
b101000 ;
b101000 ;"
b110000 (
b110000 8"
b110000 a"
b110000 e"
b101100 '
b101100 :"
b101100 ?"
b101100 b"
b101100 c"
b1100 #
1!
#600000
0!
#625000
b110100 (
b110100 8"
b110100 a"
b110100 e"
b110000 '
b110000 :"
b110000 ?"
b110000 b"
b110000 c"
b110000 <
b110000 )"
b110000 ="
b101100 ;
b101100 ;"
b101100 >
b101100 k
b101100 7"
b101000 I
b101000 v
b101000 I"
b100100 3
b100100 N"
b1101 #
1!
#650000
0!
#675000
b101000 3
b101000 N"
b101100 I
b101100 v
b101100 I"
b110000 >
b110000 k
b110000 7"
b110100 <
b110100 )"
b110100 ="
b110000 ;
b110000 ;"
b111000 (
b111000 8"
b111000 a"
b111000 e"
b110100 '
b110100 :"
b110100 ?"
b110100 b"
b110100 c"
b1110 #
1!
#700000
0!
#725000
b111100 (
b111100 8"
b111100 a"
b111100 e"
b111000 '
b111000 :"
b111000 ?"
b111000 b"
b111000 c"
b111000 <
b111000 )"
b111000 ="
b110100 ;
b110100 ;"
b110100 >
b110100 k
b110100 7"
b110000 I
b110000 v
b110000 I"
b101100 3
b101100 N"
b1111 #
1!
#750000
0!
#775000
b110000 3
b110000 N"
b110100 I
b110100 v
b110100 I"
b111000 >
b111000 k
b111000 7"
b111100 <
b111100 )"
b111100 ="
b111000 ;
b111000 ;"
b1000000 (
b1000000 8"
b1000000 a"
b1000000 e"
b111100 '
b111100 :"
b111100 ?"
b111100 b"
b111100 c"
b10000 #
1!
#800000
0!
#825000
b1000100 (
b1000100 8"
b1000100 a"
b1000100 e"
b1000000 '
b1000000 :"
b1000000 ?"
b1000000 b"
b1000000 c"
b1000000 <
b1000000 )"
b1000000 ="
b111100 ;
b111100 ;"
b111100 >
b111100 k
b111100 7"
b111000 I
b111000 v
b111000 I"
b110100 3
b110100 N"
b10001 #
1!
#850000
0!
#875000
b111000 3
b111000 N"
b111100 I
b111100 v
b111100 I"
b1000000 >
b1000000 k
b1000000 7"
b1000100 <
b1000100 )"
b1000100 ="
b1000000 ;
b1000000 ;"
b1001000 (
b1001000 8"
b1001000 a"
b1001000 e"
b1000100 '
b1000100 :"
b1000100 ?"
b1000100 b"
b1000100 c"
b10010 #
1!
#900000
0!
#925000
b1001100 (
b1001100 8"
b1001100 a"
b1001100 e"
b1001000 '
b1001000 :"
b1001000 ?"
b1001000 b"
b1001000 c"
b1001000 <
b1001000 )"
b1001000 ="
b1000100 ;
b1000100 ;"
b1000100 >
b1000100 k
b1000100 7"
b1000000 I
b1000000 v
b1000000 I"
b111100 3
b111100 N"
b10011 #
1!
#950000
0!
#975000
b1000000 3
b1000000 N"
b1000100 I
b1000100 v
b1000100 I"
b1001000 >
b1001000 k
b1001000 7"
b1001100 <
b1001100 )"
b1001100 ="
b1001000 ;
b1001000 ;"
b1010000 (
b1010000 8"
b1010000 a"
b1010000 e"
b1001100 '
b1001100 :"
b1001100 ?"
b1001100 b"
b1001100 c"
b10100 #
1!
#1000000
0!
#1025000
b1010100 (
b1010100 8"
b1010100 a"
b1010100 e"
b1010000 '
b1010000 :"
b1010000 ?"
b1010000 b"
b1010000 c"
b1010000 <
b1010000 )"
b1010000 ="
b1001100 ;
b1001100 ;"
b1001100 >
b1001100 k
b1001100 7"
b1001000 I
b1001000 v
b1001000 I"
b1000100 3
b1000100 N"
b10101 #
1!
#1050000
0!
#1075000
b1001000 3
b1001000 N"
b1001100 I
b1001100 v
b1001100 I"
b1010000 >
b1010000 k
b1010000 7"
b1010100 <
b1010100 )"
b1010100 ="
b1010000 ;
b1010000 ;"
b1011000 (
b1011000 8"
b1011000 a"
b1011000 e"
b1010100 '
b1010100 :"
b1010100 ?"
b1010100 b"
b1010100 c"
b10110 #
1!
#1100000
0!
#1125000
b1011100 (
b1011100 8"
b1011100 a"
b1011100 e"
b1011000 '
b1011000 :"
b1011000 ?"
b1011000 b"
b1011000 c"
b1011000 <
b1011000 )"
b1011000 ="
b1010100 ;
b1010100 ;"
b1010100 >
b1010100 k
b1010100 7"
b1010000 I
b1010000 v
b1010000 I"
b1001100 3
b1001100 N"
b10111 #
1!
#1150000
0!
#1175000
b1010000 3
b1010000 N"
b1010100 I
b1010100 v
b1010100 I"
b1011000 >
b1011000 k
b1011000 7"
b1011100 <
b1011100 )"
b1011100 ="
b1011000 ;
b1011000 ;"
b1100000 (
b1100000 8"
b1100000 a"
b1100000 e"
b1011100 '
b1011100 :"
b1011100 ?"
b1011100 b"
b1011100 c"
b11000 #
1!
#1200000
0!
#1225000
b1100100 (
b1100100 8"
b1100100 a"
b1100100 e"
b1100000 '
b1100000 :"
b1100000 ?"
b1100000 b"
b1100000 c"
b1100000 <
b1100000 )"
b1100000 ="
b1011100 ;
b1011100 ;"
b1011100 >
b1011100 k
b1011100 7"
b1011000 I
b1011000 v
b1011000 I"
b1010100 3
b1010100 N"
b11001 #
1!
#1250000
0!
#1275000
b1011000 3
b1011000 N"
b1011100 I
b1011100 v
b1011100 I"
b1100000 >
b1100000 k
b1100000 7"
b1100100 <
b1100100 )"
b1100100 ="
b1100000 ;
b1100000 ;"
b1101000 (
b1101000 8"
b1101000 a"
b1101000 e"
b1100100 '
b1100100 :"
b1100100 ?"
b1100100 b"
b1100100 c"
b11010 #
1!
#1300000
0!
#1325000
b1101100 (
b1101100 8"
b1101100 a"
b1101100 e"
b1101000 '
b1101000 :"
b1101000 ?"
b1101000 b"
b1101000 c"
b1101000 <
b1101000 )"
b1101000 ="
b1100100 ;
b1100100 ;"
b1100100 >
b1100100 k
b1100100 7"
b1100000 I
b1100000 v
b1100000 I"
b1011100 3
b1011100 N"
b11011 #
1!
#1350000
0!
#1375000
b1100000 3
b1100000 N"
b1100100 I
b1100100 v
b1100100 I"
b1101000 >
b1101000 k
b1101000 7"
b1101100 <
b1101100 )"
b1101100 ="
b1101000 ;
b1101000 ;"
b1110000 (
b1110000 8"
b1110000 a"
b1110000 e"
b1101100 '
b1101100 :"
b1101100 ?"
b1101100 b"
b1101100 c"
b11100 #
1!
#1400000
0!
#1425000
b1110100 (
b1110100 8"
b1110100 a"
b1110100 e"
b1110000 '
b1110000 :"
b1110000 ?"
b1110000 b"
b1110000 c"
b1110000 <
b1110000 )"
b1110000 ="
b1101100 ;
b1101100 ;"
b1101100 >
b1101100 k
b1101100 7"
b1101000 I
b1101000 v
b1101000 I"
b1100100 3
b1100100 N"
b11101 #
1!
#1450000
0!
#1475000
b1101000 3
b1101000 N"
b1101100 I
b1101100 v
b1101100 I"
b1110000 >
b1110000 k
b1110000 7"
b1110100 <
b1110100 )"
b1110100 ="
b1110000 ;
b1110000 ;"
b1111000 (
b1111000 8"
b1111000 a"
b1111000 e"
b1110100 '
b1110100 :"
b1110100 ?"
b1110100 b"
b1110100 c"
b11110 #
1!
#1500000
0!
#1525000
b1111100 (
b1111100 8"
b1111100 a"
b1111100 e"
b1111000 '
b1111000 :"
b1111000 ?"
b1111000 b"
b1111000 c"
b1111000 <
b1111000 )"
b1111000 ="
b1110100 ;
b1110100 ;"
b1110100 >
b1110100 k
b1110100 7"
b1110000 I
b1110000 v
b1110000 I"
b1101100 3
b1101100 N"
b11111 #
1!
#1550000
0!
#1575000
b1110000 3
b1110000 N"
b1110100 I
b1110100 v
b1110100 I"
b1111000 >
b1111000 k
b1111000 7"
b1111100 <
b1111100 )"
b1111100 ="
b1111000 ;
b1111000 ;"
b10000000 (
b10000000 8"
b10000000 a"
b10000000 e"
b1111100 '
b1111100 :"
b1111100 ?"
b1111100 b"
b1111100 c"
b100000 #
1!
#1600000
0!
#1625000
b10000100 (
b10000100 8"
b10000100 a"
b10000100 e"
bx :
bx 9"
bx >"
b10000000 '
b10000000 :"
b10000000 ?"
b10000000 b"
b10000000 c"
b10000000 <
b10000000 )"
b10000000 ="
b1111100 ;
b1111100 ;"
b1111100 >
b1111100 k
b1111100 7"
b1111000 I
b1111000 v
b1111000 I"
b1110100 3
b1110100 N"
b100001 #
1!
#1650000
0!
#1675000
bx C"
bx f
bx d
bx '"
bx ("
bx ,
bx ,"
bx k"
bx j"
bx -
bx -"
bx i"
bx h"
b1111000 3
b1111000 N"
b1111100 I
b1111100 v
b1111100 I"
b10000000 >
b10000000 k
b10000000 7"
b10000100 <
b10000100 )"
b10000100 ="
bx =
bx e
bx *"
bx <"
bx B"
b10000000 ;
b10000000 ;"
b10001000 (
b10001000 8"
b10001000 a"
b10001000 e"
b10000100 '
b10000100 :"
b10000100 ?"
b10000100 b"
b10000100 c"
b100010 #
1!
#1700000
0!
#1725000
x&
x*
bx R
bx m
bx r"
bx p"
bx U
bx R"
bx n"
bx y
bx x
b10001100 (
b10001100 8"
b10001100 a"
b10001100 e"
b10001000 '
b10001000 :"
b10001000 ?"
b10001000 b"
b10001000 c"
b10001000 <
b10001000 )"
b10001000 ="
b10000100 ;
b10000100 ;"
b10000100 >
b10000100 k
b10000100 7"
bx A
bx n
bx 1"
bx @
bx \
bx 2"
bx C
bx j
bx 4"
bx Y"
bx D
bx 3"
bx O"
bx ?
bx l
bx 6"
b10000000 I
b10000000 v
b10000000 I"
b1111100 3
b1111100 N"
b100011 #
1!
#1750000
0!
#1775000
b10000000 3
b10000000 N"
b10000100 I
b10000100 v
b10000100 I"
bx K
bx s
bx {
bx G"
bx M
bx a
bx w
bx O
bx b
bx t
bx H"
bx P"
bx T"
xH
bx J
bx u
b10001000 >
b10001000 k
b10001000 7"
b10001100 <
b10001100 )"
b10001100 ="
b10001000 ;
b10001000 ;"
b10010000 (
b10010000 8"
b10010000 a"
b10010000 e"
b10001100 '
b10001100 :"
b10001100 ?"
b10001100 b"
b10001100 c"
b100100 #
1!
#1800000
0!
