
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.48 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/src/ntt.cpp (CIN-69)
Pragma 'hls_design<>' detected on routine 'mult' (CIN-6)
Pragma 'hls_design<>' detected on routine 'modulo_sub' (CIN-6)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIT_precomp' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<>' detected on routine 'modulo_add' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
go architect
solution file add ${sfd}/src/main.cpp -exclude true
go assembly

solution file add ${sfd}/src/utils.cpp -exclude true
solution file add ${sfd}/src/ntt.cpp
directive set -CLOCKS {clk {-CLOCK_PERIOD 10}}
.

set sfd [file dirname [info script]]
directive set SCHED_USE_MULTICYCLE true
option set Input/CppStandard c++98
go memories
option set Input/TargetPlatform x86_64
Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/catapult.log"
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1761-2

go libraries
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)

go analyze
directive set DSP_EXTRACTION yes
go compile

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 1.71 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 104, Real ops = 35, Vars = 49 (SOL-21)
Design 'inPlaceNTT_DIT_precomp' was read (SOL-1)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' iterated at most 16385 times. (LOOP-2)
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' iterated at most 14 times. (LOOP-2)
Inlining routine 'modulo_add' (CIN-14)
Synthesizing routine 'modulo_add' (CIN-13)
Optimizing block '/inPlaceNTT_DIT_precomp/mult' ... (CIN-4)
Inlining routine 'operator>><96, false>' (CIN-14)
Optimizing block '/inPlaceNTT_DIT_precomp' ... (CIN-4)
Optimizing block '/inPlaceNTT_DIT_precomp/modulo_sub' ... (CIN-4)
INOUT port 'twiddle' is only used as an input. (OPT-10)
INOUT port 'run' is only used as an input. (OPT-10)
Synthesizing routine 'modulo_sub' (CIN-13)
Optimizing block '/inPlaceNTT_DIT_precomp/modulo_add' ... (CIN-4)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
Inlining routine 'inPlaceNTT_DIT_precomp' (CIN-14)
Synthesizing routine 'inPlaceNTT_DIT_precomp' (CIN-13)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2/inPlaceNTT_DIT_precomp.v1/CDesignChecker/design_checker.sh'
Inlining routine 'mult' (CIN-14)
Synthesizing routine 'mult' (CIN-13)
Found design routine 'modulo_sub' specified by directive (CIN-52)
Found design routine 'modulo_add' specified by directive (CIN-52)
Found top design routine 'inPlaceNTT_DIT_precomp' specified by directive (CIN-52)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Found design routine 'mult' specified by directive (CIN-52)
INOUT port 'complete' is only used as an output. (OPT-11)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 104, Real ops = 35, Vars = 49 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 0.72 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)

# Messages from "go assembly"

# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 0.28 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 106, Real ops = 35, Vars = 51 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 262, Real ops = 67, Vars = 97 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 1.23 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2/inPlaceNTT_DIT_precomp.v4/CDesignChecker/design_checker.sh'
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v4' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
N_UNROLL parameter 4 not an exact divisor of 16385, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
/inPlaceNTT_DIT_precomp/core/COMP_LOOP/UNROLL 4
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
go extract
# Info: Design complexity at end of 'loops': Total ops = 170, Real ops = 46, Vars = 74 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v3': elapsed time 0.76 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v3' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/inPlaceNTT_DIT_precomp/core/COMP_LOOP/UNROLL 2
Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v3' (SOL-8)
go extract
N_UNROLL parameter 2 not an exact divisor of 16385, the total number of loop iterations. (LOOP-8)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2/inPlaceNTT_DIT_precomp.v3/CDesignChecker/design_checker.sh'
Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is being partially unrolled 2 times. (LOOP-3)
# Info: Design complexity at end of 'loops': Total ops = 119, Real ops = 35, Vars = 62 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v2': elapsed time 0.06 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
/inPlaceNTT_DIT_precomp/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# Info: Branching solution 'inPlaceNTT_DIT_precomp.v2' at state 'assembly' (PRJ-2)
/inPlaceNTT_DIT_precomp/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
directive set /inPlaceNTT_DIT_precomp/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2/inPlaceNTT_DIT_precomp.v2/CDesignChecker/design_checker.sh'
go extract
Saving project file '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2.ccs'. (PRJ-5)
Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v2' (SOL-8)
/inPlaceNTT_DIT_precomp/twiddle_h:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
directive set /inPlaceNTT_DIT_precomp/twiddle_h:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
project save
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 119, Real ops = 35, Vars = 62 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v1': elapsed time 0.04 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
Loop '/inPlaceNTT_DIT_precomp/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT_precomp.v1' (SOL-8)
Loop '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 269, Real ops = 67, Vars = 94 (SOL-21)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 0.88 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_add/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
Memory Resource '/inPlaceNTT_DIT_precomp/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/inPlaceNTT_DIT_precomp/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/y_:rsc' (from var: y_) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/mult/y:rsc' (from var: y) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_sub/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_sub/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/inPlaceNTT_DIT_precomp/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 16384 x 32). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_sub/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_add/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_add/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_sub/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT_precomp/modulo_add/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 218, Real ops = 53, Vars = 66 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 0.37 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Module 'modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028_0' in the cache is valid & accepted for CCORE 'modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028' (TD-3)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
Module 'mult_211a0e259bca55d0a7d87e37cf4e500170bb_0' in the cache is valid & accepted for CCORE 'mult_211a0e259bca55d0a7d87e37cf4e500170bb' (TD-3)
Module for CCORE 'modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350' has been successfully synthesized (TD-4)
Module for CCORE 'modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028' has been successfully synthesized (TD-4)
Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2/td_ccore_solutions/modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350_0/.sif/solIndex_2_375adefc-4500-41a6-90fc-0dc7455169f2.xml' ... (LIB-129)
Module for CCORE 'mult_211a0e259bca55d0a7d87e37cf4e500170bb' has been successfully synthesized (TD-4)
Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2/td_ccore_solutions/mult_211a0e259bca55d0a7d87e37cf4e500170bb_0/.sif/solIndex_2_8c7d0ea7-78a0-4853-9039-e322fee583a6.xml' ... (LIB-129)
Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2/td_ccore_solutions/modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028_0/.sif/solIndex_2_5ff81686-a76d-4f3e-937e-792fd6a74c3f.xml' ... (LIB-129)
Module 'modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350_0' in the cache is valid & accepted for CCORE 'modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350' (TD-3)
# Info: Design complexity at end of 'architect': Total ops = 266, Real ops = 57, Vars = 73 (SOL-21)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 0.68 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Design 'inPlaceNTT_DIT_precomp' contains '57' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 266, Real ops = 57, Vars = 73 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 0.58 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP' (6 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/main' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-3:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-4:VEC_LOOP' (9 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-1:VEC_LOOP' (9 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
Prescheduled LOOP '/inPlaceNTT_DIT_precomp/core/COMP_LOOP-2:VEC_LOOP' (9 c-steps) (SCHD-7)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Select qualified components for data operations ... (CRAAS-3)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 2409061, Area (Datapath, Register, Total) = 9183.76, 0.00, 9183.76 (CRAAS-11)
Prescheduled SEQUENTIAL '/inPlaceNTT_DIT_precomp/core' (total length 2409067 c-steps) (SCHD-8)
# Info: Final schedule of SEQUENTIAL '/inPlaceNTT_DIT_precomp/core': Latency = 2409061, Area (Datapath, Register, Total) = 7946.04, 0.00, 7946.04 (CRAAS-12)
At least one feasible schedule exists. (CRAAS-9)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 3756, Real ops = 139, Vars = 458 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 10.69 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Global signal 'complete:rsc.rdy' added to design 'inPlaceNTT_DIT_precomp' for component 'complete:rsci' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
Global signal 'run:rsc.vld' added to design 'inPlaceNTT_DIT_precomp' for component 'run:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT_precomp/core' (CRAAS-1)
Report written to file 'cycle.rpt'
# Warning: Input port 'r:rsc.dat' is never used. (OPT-4)
Global signal 'twiddle:rsc.da' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.wea' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
Global signal 'twiddle:rsc.adra' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.db' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.web' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.qa' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.wea' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.qa' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.adra' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.da' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.web' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.db' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'vec:rsc.adrb' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.db' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.wea' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.qa' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'run:rsc' (SCHD-46)
Global signal 'run:rsc.rdy' added to design 'inPlaceNTT_DIT_precomp' for component 'run:rsci' (LIB-3)
Global signal 'vec:rsc.web' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
Global signal 'twiddle:rsc.qb' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'r:rsc' (SCHD-46)
Global signal 'vec:rsc.adra' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'vec:rsc.da' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsci' (LIB-3)
Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'r:rsc.triosy:obj' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'twiddle:rsc.triosy:obj' (LIB-3)
Global signal 'complete:rsc.vld' added to design 'inPlaceNTT_DIT_precomp' for component 'complete:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
Global signal 'vec:rsc.triosy.lz' added to design 'inPlaceNTT_DIT_precomp' for component 'vec:rsc.triosy:obj' (LIB-3)

# Messages from "go dpfsm"

# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 2.10 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1122, Real ops = 294, Vars = 429 (SOL-21)
Creating shared register 'VEC_LOOP:mult(vec)#1.sva' for variables 'VEC_LOOP:mult(vec)#1.sva, VEC_LOOP:mult(vec)#2.sva, VEC_LOOP:mult(vec)#3.sva, VEC_LOOP:mult(vec).sva' (3 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:twiddle_help#1.sva' for variables 'COMP_LOOP:twiddle_help#1.sva, COMP_LOOP:twiddle_help#2.sva, COMP_LOOP:twiddle_help#3.sva, COMP_LOOP:twiddle_help.sva' (3 registers deleted). (FSM-3)
Creating shared register 'VEC_LOOP:j#2(14:0).sva#1' for variables 'VEC_LOOP:j#2(14:0).sva#1, VEC_LOOP:j#3(14:0).sva#1, VEC_LOOP:j(14:0).sva#1' (2 registers deleted). (FSM-3)
Creating shared register 'VEC_LOOP:j#1.sva' for variables 'VEC_LOOP:j#1.sva, VEC_LOOP:modulo_sub(return)#1.sva, VEC_LOOP:modulo_sub(return)#2.sva, VEC_LOOP:modulo_sub(return)#3.sva, VEC_LOOP:modulo_sub(return).sva' (4 registers deleted). (FSM-3)
Creating shared register 'VEC_LOOP:acc#1.cse#2.sva' for variables 'VEC_LOOP:acc#1.cse#2.sva, VEC_LOOP:acc#1.cse.sva, VEC_LOOP:j#2(14:0).sva(13:0), VEC_LOOP:j(14:0).sva(13:0), VEC_LOOP:j#3(14:0).sva(13:0)' (4 registers deleted). (FSM-3)
Creating shared register 'VEC_LOOP:acc#10.cse#1.sva' for variables 'VEC_LOOP:acc#10.cse#1.sva, VEC_LOOP:acc#10.cse#2.sva, VEC_LOOP:acc#10.cse#3.sva, VEC_LOOP:acc#10.cse.sva' (3 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:twiddle_f#1.sva' for variables 'COMP_LOOP:twiddle_f#1.sva, COMP_LOOP:twiddle_f#2.sva, COMP_LOOP:twiddle_f#3.sva, COMP_LOOP:twiddle_f.sva' (3 registers deleted). (FSM-3)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
Creating shared register 'factor1#1.sva' for variables 'factor1#1.sva, factor1#2.sva, factor1#3.sva, factor1.sva' (3 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 1147, Real ops = 261, Vars = 970 (SOL-21)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 2.30 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 1117, Real ops = 264, Vars = 412 (SOL-21)
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v4': elapsed time 8.90 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ../td_ccore_solutions/modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028_0/rtl.v
Add dependent file: ../td_ccore_solutions/modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350_0/rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ../td_ccore_solutions/mult_211a0e259bca55d0a7d87e37cf4e500170bb_0/rtl.v
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2/inPlaceNTT_DIT_precomp.v4/concat_sim_rtl.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.v
order file name is: rtl.v_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.v
Netlist written to file 'rtl.v' (NET-4)
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ../td_ccore_solutions/mult_211a0e259bca55d0a7d87e37cf4e500170bb_0/rtl.v
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2/inPlaceNTT_DIT_precomp.v4/concat_rtl.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ../td_ccore_solutions/modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028_0/rtl.v
Add dependent file: ../td_ccore_solutions/modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350_0/rtl.v
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT_precomp.v4' (SOL-8)
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Report written to file 'rtl.rpt'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: ../td_ccore_solutions/modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Add dependent file: ../td_ccore_solutions/mult_211a0e259bca55d0a7d87e37cf4e500170bb_0/rtl.vhdl
Add dependent file: ../td_ccore_solutions/modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028_0/rtl.vhdl
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
Generating SCVerify testbench files
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2/inPlaceNTT_DIT_precomp.v4/concat_sim_rtl.vhdl
Add dependent file: ../td_ccore_solutions/mult_211a0e259bca55d0a7d87e37cf4e500170bb_0/rtl.vhdl
Add dependent file: ../td_ccore_solutions/modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ../td_ccore_solutions/modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_out_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_sync_in_wait_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp_md/Catapult_2/inPlaceNTT_DIT_precomp.v4/concat_rtl.vhdl
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
