
AVRASM ver. 2.2.8  C:\Users\rodro\OneDrive\Escritorio\ARCHIVOS DE LA U\QUINTO SEMESTRE\Progra de micros\PrograDeMicros\Proyecto_Reloj_Rodrigoest\Proyecto_Reloj_Rodrigoest\main.asm Sat Mar 15 22:56:52 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\rodro\OneDrive\Escritorio\ARCHIVOS DE LA U\QUINTO SEMESTRE\Progra de micros\PrograDeMicros\Proyecto_Reloj_Rodrigoest\Proyecto_Reloj_Rodrigoest\main.asm(9): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
C:\Users\rodro\OneDrive\Escritorio\ARCHIVOS DE LA U\QUINTO SEMESTRE\Progra de micros\PrograDeMicros\Proyecto_Reloj_Rodrigoest\Proyecto_Reloj_Rodrigoest\main.asm(19): warning: Register r28 already defined by the .DEF directive
C:\Users\rodro\OneDrive\Escritorio\ARCHIVOS DE LA U\QUINTO SEMESTRE\Progra de micros\PrograDeMicros\Proyecto_Reloj_Rodrigoest\Proyecto_Reloj_Rodrigoest\main.asm(20): warning: Register r29 already defined by the .DEF directive
C:\Users\rodro\OneDrive\Escritorio\ARCHIVOS DE LA U\QUINTO SEMESTRE\Progra de micros\PrograDeMicros\Proyecto_Reloj_Rodrigoest\Proyecto_Reloj_Rodrigoest\main.asm(21): warning: Register r30 already defined by the .DEF directive
C:\Users\rodro\OneDrive\Escritorio\ARCHIVOS DE LA U\QUINTO SEMESTRE\Progra de micros\PrograDeMicros\Proyecto_Reloj_Rodrigoest\Proyecto_Reloj_Rodrigoest\main.asm(22): warning: Register r31 already defined by the .DEF directive
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\rodro\OneDrive\Escritorio\ARCHIVOS DE LA U\QUINTO SEMESTRE\Progra de micros\PrograDeMicros\Proyecto_Reloj_Rodrigoest\Proyecto_Reloj_Rodrigoest\main.asm(9): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 /*
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                  * Proyecto_1.asm
                                  *
                                  * Creado: 01-Mar-25 21:26 PM 
                                  * Autor: Rodrigo Estrada
                                  */
                                 
                                  
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .equ SIZE = 12
                                 .def MODO = R18 ;Aqui guardaremos el estado de nuestro reloj
                                 .def CONT_TIMER0 = R19 ;Aqui guardaremos la cuenta para llegar a un segundo
                                 //.def SALIDA_X = R20 ;Aqui se guardara a lo que este apuntando el registro X
                                 .def UNIDADES_MINUTOS = R21 
                                 .def DECENAS_MINUTOS = R22
                                 .def UNIDADES_HORAS = R23 
                                 .def DECENAS_HORAS = R24
                                 .def DISPLAYUNO = R25 
                                 .def DISPLAYDOS = R28 
                                 .def DISPLAYTRES = R29 
                                 .def DISPLAYCUATRO = R30
                                 .def CONT_TIMER2 = R31
                                 .def UNIDADES_DIAS = R15
                                 .def DECENAS_DIAS = R14
                                 .def UNIDADES_MES = R13
                                 .def DECENAS_MES = R12 
                                 .def DISPLAYUNO_FECHA = R11
                                 .def DISPLAYDOS_FECHA = R10
                                 .def DISPLAYTRES_FECHA = R9
                                 .def DISPLAYCUATRO_FECHA = R8
                                 
                                 //-----ininicalizamos los vectores-----//
                                 .cseg
                                 .org 0x0000
000000 c020                      	RJMP START ;Inicializamos la configuracion del programa. 
                                 .org PCI0addr
000006 c167                      	RJMP RI_BOTONES ;Colocamos el vector de interrupcion de pin change  
                                 .org OVF2addr
000012 c156                      	RJMP RI_10MS ;Rutina de interrupcion de 10 MS
                                 .org OVF0addr
000020 c144                      	RJMP RI_RELOJ ;Colocamos la rutina de interrupcion de timer 0 overflow
                                 
                                 //----Configuracion de la pila ----//
                                 START:
000021 ef0f                      	LDI R16, LOW(RAMEND) ;Cargamos el byte bajo de RAMEND en r16
000022 bf0d                      	OUT SPL, R16	;inicializar el registro de pila bajo (SPL)
000023 e008                      	LDI R16, HIGH(RAMEND) ;Cargar ek byte alto de  RAMEND en R16
000024 bf0e                      	OUT SPH, R16 ;Inicializar el registro de pila alto (SPH)
                                 
                                 
000025 7940
000026 3024
000027 1219
000028 7802
000029 1000
00002a 00ff                      	HORAS_RELOJ: .DB 0x40, 0x79, 0x24, 0x30, 0x19, 0x12, 0x02, 0x78, 0x00, 0x10, 0xFF, 0X00 ;Tabla con los valores del reloj 
00002b e0f0                      	LDI ZH, HIGH(HORAS_RELOJ << 1) ;Cargamos desde la flash al registro Z la parte alta de HORAS_RELOJ
00002c e4ea                      	LDI ZL, LOW(HORAS_RELOJ << 1) ; Cargamos desde la flash al registro Z la parte baja de HORAS_RELOJ
00002d e0b1                      	LDI XH, 0X01 
00002e e0a0                      	LDI XL, 0X00 ;Apuntamos a la direccion 0x0100 con el registro x de la memoria RAM 
00002f e00c                      	LDI R16, SIZE ; Cargamos el valor de size a  R16 para poder crear un bucle para poder tranferir todos los valores de HORAS_RELOJ a RAM 
                                 
                                 //----Bucle para poder copiar a RAM----//
                                 COPIAR: 
000030 9115                      	LPM R17, Z+ ;sacamos el valor de Z a r20 luego avanzamos de direccion en flash
000031 950a                      	DEC R16 ;Decrementamos r16 cada vez que se tranfiera un valor a la RAM 
000032 3000                      	CPI R16, 0 ;Se compara para saber si ya termino el bucle
000033 f011                      	BREQ DONE ;si no ya termino salta a DONE 
000034 931d                      	ST X+, R17 ;Si no ha terminado, continua copiando y se mueve a la siguinte dirreccion en RAM 
000035 cffa                      	RJMP COPIAR ;regrese al inicio del bucle 
                                 //----Termina el bucle----//
                                 DONE:
                                 
                                 //----Configuracion del Micro Controlador----//
                                 SETUP: 
000036 94f8                      	CLI ;Desactivamos las interruciones globales
                                 
                                 	//----Configuracion de frecuencia Microcontrolador----//
000037 e800                      	LDI R16, (1 << CLKPCE) ;Habilitamos los cambios en la frecuencia del procesador
000038 9300 0061                 	STS CLKPR, R16 ;cargamos el enable al registro CLKPR 
00003a e005                      	LDI R16, (1 << CLKPS0) | (1 << CLKPS2) ;Configuramos un prescaler de 32 para tener una frecuencia de 500Khz 
00003b 9300 0061                 	STS CLKPR, R16 ;Cargamos la nueva frecuencia al registro CLKPR 
                                 
                                 
                                 	//----Configuramos el TIMER0----//
00003d e005                      	LDI R16, (1 << CS00) | (1 << CS02) ;Configuramos el preescaler a 1024
00003e bd05                      	OUT TCCR0B, R16	;Cargamos el valor dentro de el registro encargado de hacer la modificacion
00003f e00c                      	LDI R16, 12 ;cargamos el valor desde donde empezara a contar el timer 0 para llegar a un 500ms
000040 bd06                      	OUT TCNT0, R16 ;Cargamos el valor al registro para darnos el tiempo deseado.
                                 
                                 	//----Configuramos el TIMER2----//
000041 e007                      	LDI R16, (1 << CS20) | (1 << CS21) | (1 << CS22) ;Colocamos un prescaler de 1024
000042 9300 00b1                 	STS TCCR2B, R16 ;Lo cargamos al registro que se encarga de hacer las modificaciones. 
000044 ef0e                      	LDI R16, 254 ; cada 5ms 
000045 9300 00b2                 	STS TCNT2, R16 ;Cargamos el valor para que empiece a contar desde ese punto para tener 10ms 
                                 
                                 	//----Configuracion de interrupcion de PIN CHANGE----//
000047 e007                      	LDI R16, (1 << PCINT0) | (1 << PCINT1) | (1 << PCINT2)  ;Configuramos el pinchage para PB0, PB1 y PB2
000048 9300 006b                 	STS PCMSK0, R16 ; lo cargamos al registro de la mascara
00004a e001                      	LDI R16, (1 << PCIE0) ;Cargamos el bit que habilita el pinchange en PORTB
00004b 9300 0068                 	STS PCICR, R16 ;habilitamos el pin change el PORTB 
                                 
                                 	//----Configuramos la interrupcion del TIMER0----//
00004d e001                      	LDI R16, (1 << TOIE0) ;Habilitamos las interrupciones de timer 0
00004e 9300 006e                 	STS TIMSK0, R16  ;ke cargamos al BIT la mascara 
                                 
                                 	//----Configuramos interrupcion del timer2----//
000050 e001                      	LDI R16, (1 << TOIE2) ;Habilitamos las interrupciones del timer 2
000051 9300 0070                 	STS TIMSK2, R16 ;le cargamos a la macara 
                                 
                                 	//----INICIAMOS CON LA CONFIGURACION DE PUERTOS----//
                                 	
                                 	//----PORTD----//
000053 ef0f                      	LDI R16, 0XFF 
000054 b90a                      	OUT DDRD, R16 ;Configutamo PORTD como una salida
000055 e000                      	LDI R16, 0X00 
000056 b90b                      	OUT PORTD, R16 ;Apagamos las salidas de PORTD
                                 	
                                 	//----PORTB----//
000057 ef08                      	LDI R16, 0B11111000
000058 b904                      	OUT DDRB, R16 ;Se configuran PB0 - PB2 como entradas y el resto como salidas 
000059 e007                      	LDI R16, 0B00000111 ;Se configuran los PULLUPS de PB0 - PB2 y el resto se apagan las salidas 
00005a b905                      	OUT PORTB, R16 
                                 	
                                 	//----PORTC----//
00005b ef0f                      	LDI R16, 0XFF
00005c b907                      	OUT DDRC, R16 ;Se configura el puerto con todas como salidas 
00005d e000                      	LDI R16, 0X00
00005e b908                      	OUT PORTC, R16 ;Apagamos todas las salidas
                                 	
                                 	//----Apuntamos los punteros al inicio de los datos----//
00005f e0b1                      	LDI XH, 0X01
000060 e0a0                      	LDI XL, 0X00 
                                 
                                 	//----Inicializamos nuestros registro----//
000061 2722                      	CLR MODO 
000062 2755                      	CLR UNIDADES_MINUTOS
000063 2766                      	CLR DECENAS_MINUTOS
000064 2777                      	CLR UNIDADES_HORAS
000065 2788                      	CLR DECENAS_HORAS
000066 2799                      	CLR DISPLAYUNO
000067 27cc                      	CLR DISPLAYDOS
000068 27dd                      	CLR DISPLAYTRES 
000069 27ee                      	CLR DISPLAYCUATRO 
00006a 27ff                      	CLR CONT_TIMER2
00006b 24bb                      	CLR DISPLAYUNO_FECHA
00006c 24aa                      	CLR DISPLAYDOS_FECHA
00006d 2499                      	CLR DISPLAYTRES_FECHA
00006e 2488                      	CLR DISPLAYCUATRO_FECHA
00006f 24ff                      	CLR UNIDADES_DIAS
000070 94f3                      	INC UNIDADES_DIAS 
000071 24ee                      	CLR DECENAS_DIAS 
000072 24dd                      	CLR UNIDADES_MES 
000073 94d3                      	INC UNIDADES_MES 
000074 24cc                      	CLR DECENAS_MES 
                                 
000075 9478                      	SEI ;Volvemos a habilitar las interrupciones globales
                                 
                                 	//----Cargamos el 0 en todos Los displays para la hora----//
000076 919c                      	LD DISPLAYUNO, X
000077 91cc                      	LD DISPLAYDOS, X
000078 91dc                      	LD DISPLAYTRES, X
000079 91ec                      	LD DISPLAYCUATRO, X
                                 
                                 	//----inicializamos todos los displays para la fecha----//
00007a e0a1                      	LDI XL, 0X01
00007b 90bc                      	LD DISPLAYUNO_FECHA, X
00007c e0a0                      	LDI XL, 0X00
00007d 90ac                      	LD DISPLAYDOS_FECHA, X
00007e e0a1                      	LDI XL, 0X01
00007f 909c                      	LD DISPLAYTRES_FECHA, X
000080 e0a0                      	LDI XL, 0X00
000081 908c                      	LD DISPLAYCUATRO_FECHA, X
                                 	
                                 //----Iniciamos el Main Loop----//
                                 LOOP:
000082 30f4                      	CPI CONT_TIMER2, 4 ;comparamo si ya es 5 
000083 f409                      	BRNE FIN_TIMER ;si no es igual lo sacamos de la interrupcion 
000084 27ff                      	CLR CONT_TIMER2 ;si es igual lo limpiamos
                                 FIN_TIMER:
                                 	//----Aumento cada 60s----//
000085 3738                      	CPI CONT_TIMER0, 120
000086 f411                      	BRNE MODO0
000087 2733                      	CLR CONT_TIMER0
000088 c001                      	RJMP DESACTIVACION
                                 MODO0:
000089 c0a1                      	RJMP MODO_0
                                 //----Desactivacion de conteo automomatico----// 
                                 DESACTIVACION:
00008a 3022                      	CPI MODO, 2
00008b f409                      	BRNE CUENTA_AUTOMATICA
00008c c0b1                      	RJMP MODO_2
                                 CUENTA_AUTOMATICA:
                                 //----UNIDADES MINUTOS----//
00008d e0b1                      	LDI XH, 0X01
00008e e0a0                      	LDI XL, 0X00 
00008f 9553                      	INC UNIDADES_MINUTOS
000090 305a                      	CPI UNIDADES_MINUTOS, 10
000091 f019                      	BREQ DECENAS_MIN
000092 0fa5                      	ADD XL, UNIDADES_MINUTOS
000093 919c                      	LD DISPLAYUNO, X
000094 c096                      	RJMP MODO_0
                                 
                                 DECENAS_MIN:
000095 e0b1                      	LDI XH, 0X01
000096 e0a0                      	LDI XL, 0X00
000097 2755                      	CLR	UNIDADES_MINUTOS
000098 0fa5                      	ADD XL, UNIDADES_MINUTOS
000099 919c                      	LD DISPLAYUNO, X
00009a 9563                      	INC DECENAS_MINUTOS
00009b 3066                      	CPI DECENAS_MINUTOS, 6 
00009c f019                      	BREQ UNIDADES_HOR
00009d 0fa6                      	ADD XL, DECENAS_MINUTOS
00009e 91cc                      	LD DISPLAYDOS, X
00009f c08b                      	RJMP MODO_0
                                 UNIDADES_HOR:
0000a0 e0b1                      	LDI XH, 0X01
0000a1 e0a0                      	LDI XL, 0X00
0000a2 2766                      	CLR DECENAS_MINUTOS
0000a3 0fa6                      	ADD XL, DECENAS_MINUTOS
0000a4 91cc                      	LD DISPLAYDOS, X
0000a5 9573                      	INC UNIDADES_HORAS
0000a6 3074                      	CPI UNIDADES_HORAS, 4
0000a7 f029                      	BREQ CASO_ESPECIAL
                                 REGRESO:
0000a8 307a                      	CPI UNIDADES_HORAS, 10 
0000a9 f031                      	BREQ DECENAS_HOR
0000aa 0fa7                      	ADD XL, UNIDADES_HORAS
0000ab 91dc                      	LD DISPLAYTRES, X
0000ac c07e                      	RJMP MODO_0   
                                 CASO_ESPECIAL:
0000ad 3082                      	CPI DECENAS_HORAS, 2
0000ae f051                      	BREQ FIN_RELOJ
0000af cff8                      	RJMP REGRESO
                                 DECENAS_HOR:
0000b0 e0b1                      	LDI XH, 0X01
0000b1 e0a0                      	LDI XL, 0X00
0000b2 2777                      	CLR UNIDADES_HORAS
0000b3 0fa6                      	ADD XL, DECENAS_MINUTOS
0000b4 91dc                      	LD DISPLAYTRES, X
0000b5 9583                      	INC DECENAS_HORAS 
0000b6 0fa8                      	ADD XL, DECENAS_HORAS
0000b7 91ec                      	LD DISPLAYCUATRO, X
0000b8 c072                      	RJMP MODO_0
                                 FIN_RELOJ:
0000b9 e0b1                      	LDI XH, 0X01
0000ba e0a0                      	LDI XL, 0X00
0000bb 2788                      	CLR DECENAS_HORAS
0000bc 2777                      	CLR UNIDADES_HORAS
0000bd 0fa8                      	ADD XL, DECENAS_HORAS
0000be 91ec                      	LD DISPLAYCUATRO, X
0000bf 0fa7                      	ADD XL, UNIDADES_HORAS
0000c0 91dc                      	LD DISPLAYTRES, X 
0000c1 91cc                      	LD DISPLAYDOS, X
0000c2 919c                      	LD DISPLAYUNO, X
                                 
                                 //----LOGICA DE DESPLIEGUE DE FECHA----//
                                 FECHA:
0000c3 e0b1                          LDI XH, 0X01
0000c4 e0a0                          LDI XL, 0X00
0000c5 90bc                          LD DISPLAYUNO_FECHA, X
0000c6 94f3                          INC UNIDADES_DIAS
0000c7 2d4f                          MOV R20, UNIDADES_DIAS
0000c8 3049                          CPI R20, 9
0000c9 f009                          BREQ CASO_FEBRERO
0000ca c009                      	RJMP REGRESO_NO_FEBRERO
                                 
                                 CASO_FEBRERO:
0000cb 2d4e                          MOV R20, DECENAS_DIAS
0000cc 3042                          CPI R20, 2
0000cd f431                          BRNE REGRESO_NO_FEBRERO
0000ce 2d4d                      	MOV R20, UNIDADES_MES 
0000cf 3042                      	CPI R20, 2
0000d0 f419                      	BRNE REGRESO_NO_FEBRERO
0000d1 2d4c                      	MOV R20, DECENAS_MES 
0000d2 3040                      	CPI R20, 0
0000d3 f141                      	BREQ UNIDADES_MESES
                                 
                                 REGRESO_NO_FEBRERO:
                                     ; Para meses de 30 das (abril, junio, septiembre, noviembre) 
                                     ; se debe reiniciar al llegar al da 31 (31 = 3*10 + 1)
0000d4 2d4f                          MOV R20, UNIDADES_DIAS
0000d5 3041                          CPI R20, 1 
0000d6 f481                          BRNE CASO_NO_TREINTA
0000d7 2d4e                          MOV R20, DECENAS_DIAS
0000d8 3043                          CPI R20, 3
0000d9 f469                          BRNE CASO_NO_TREINTA
0000da 2d4d                          MOV R20, UNIDADES_MES
0000db 3044                          CPI R20, 4
0000dc f0f9                          BREQ UNIDADES_MESES    ; Abril
0000dd 3046                          CPI R20, 6
0000de f0e9                          BREQ UNIDADES_MESES    ; Junio
0000df 3049                          CPI R20, 9
0000e0 f179                          BREQ DECENAS_MESES 
0000e1 2d4d                      	MOV R20, UNIDADES_MES
0000e2 3041                      	CPI R20, 1
0000e3 f419                      	BRNE CASO_NO_TREINTA
0000e4 2d4c                          MOV R20, DECENAS_MES
0000e5 3041                          CPI R20, 1
0000e6 f0a9                          BREQ UNIDADES_MESES    ; Noviembre (mes 11)
                                 
                                 CASO_NO_TREINTA:
                                     ; Para meses de 31 das, el overflow se produce al llegar al da 32
                                     ; (32 = 3*10 + 2)
0000e7 2d4f                          MOV R20, UNIDADES_DIAS
0000e8 3042                          CPI R20, 2
0000e9 f419                          BRNE FLUJO_NORMAL
0000ea 2d4e                          MOV R20, DECENAS_DIAS
0000eb 3043                          CPI R20, 3
0000ec f079                          BREQ UNIDADES_MESES
                                 
                                 FLUJO_NORMAL:
0000ed 2d4f                          MOV R20, UNIDADES_DIAS
0000ee 304a                          CPI R20, 10
0000ef f019                          BREQ DECENAS_DIA
0000f0 0daf                          ADD XL, UNIDADES_DIAS
0000f1 90bc                          LD DISPLAYUNO_FECHA, X
0000f2 c038                          RJMP MODO_0
                                 
                                 DECENAS_DIA:
0000f3 27aa                          CLR R26
0000f4 e0b1                          LDI XH, 0X01
0000f5 e0a0                          LDI XL, 0X00
0000f6 24ff                          CLR UNIDADES_DIAS
0000f7 94e3                          INC DECENAS_DIAS
0000f8 90bc                          LD DISPLAYUNO_FECHA, X
0000f9 0dae                          ADD XL, DECENAS_DIAS
0000fa 90ac                          LD DISPLAYDOS_FECHA, X
0000fb c02f                          RJMP MODO_0
                                 
                                 UNIDADES_MESES:
0000fc e0b1                          LDI XH, 0X01
0000fd e0a0                          LDI XL, 0X00
0000fe 24ee                          CLR DECENAS_DIAS
0000ff 24ff                          CLR UNIDADES_DIAS
000100 0dae                          ADD XL, DECENAS_DIAS
000101 90ac                          LD DISPLAYDOS_FECHA, X
000102 90bc                      	LD DISPLAYUNO_FECHA, X
000103 94d3                          INC UNIDADES_MES
000104 2d4d                          MOV R20, UNIDADES_MES
000105 3043                          CPI R20, 3
000106 f029                          BREQ CASO_ESPECIAL_FECHA
                                 
                                 REGRESO_FECHA:
000107 304a                          CPI R20, 10
000108 f039                          BREQ DECENAS_MESES
000109 0dad                          ADD XL, UNIDADES_MES
00010a 909c                          LD DISPLAYTRES_FECHA, X
00010b c01f                          RJMP MODO_0
                                 	  
                                 CASO_ESPECIAL_FECHA:
00010c 2d4c                          MOV R20, DECENAS_MES
00010d 3041                          CPI R20, 1
00010e f069                          BREQ FIN_FECHA
00010f cff7                          RJMP REGRESO_FECHA
                                 
                                 DECENAS_MESES:
000110 e0b1                          LDI XH, 0X01
000111 e0a0                          LDI XL, 0X00
000112 24dd                      	CLR UNIDADES_MES
000113 24ff                      	CLR UNIDADES_DIAS 
000114 24ee                      	CLR DECENAS_DIAS
000115 94c3                          INC DECENAS_MES
000116 90bc                      	LD DISPLAYUNO_FECHA, X
000117 90ac                      	LD DISPLAYDOS_FECHA, X 
000118 909c                          LD DISPLAYTRES_FECHA, X
000119 0dac                          ADD XL, DECENAS_MES
00011a 908c                          LD DISPLAYCUATRO_FECHA, X
00011b c00f                          RJMP MODO_0
                                 
                                 FIN_FECHA:
00011c e0b1                          LDI XH, 0X01
00011d e0a0                          LDI XL, 0X00
00011e 94f3                          INC UNIDADES_DIAS 
00011f 24ee                      	CLR DECENAS_DIAS 
000120 24dd                      	CLR UNIDADES_MES 
000121 94d3                      	INC UNIDADES_MES 
000122 24cc                      	CLR DECENAS_MES
000123 e0a1                          LDI XL, 0X01
000124 90bc                      	LD DISPLAYUNO_FECHA, X
000125 e0a0                      	LDI XL, 0X00
000126 90ac                      	LD DISPLAYDOS_FECHA, X
000127 e0a1                      	LDI XL, 0X01
000128 909c                      	LD DISPLAYTRES_FECHA, X
000129 e0a0                      	LDI XL, 0X00
00012a 908c                      	LD DISPLAYCUATRO_FECHA, X
                                 
                                 
                                 MODO_0:
00012b 3020                      	CPI MODO, 0 ;Comparamos para ver si estamos en el modo correcto.
00012c f449                      	BRNE MODO_1	;si no lo mandamos a comparar a al siguente modo
                                 	//----500ms----// 
00012d ff30                      	SBRS CONT_TIMER0, 0 ;Analizamos si cada 
00012e 9a40                      	SBI PORTC, 0
00012f fd30                      	SBRC CONT_TIMER0, 0
000130 9840                      	CBI PORTC, 0
000131 9845                      	CBI PORTC, 5 ;apagamos en pin 5 de PORTC por si estaba encendido al salir del modo 5 
                                 //----indicador de hora----//
000132 9a2b                      	SBI PORTB, 3 ;encendemos el indicador de modo hora 
                                 //----Inicio de la multiplexacion----//
000133 940e 017c                 	CALL MULTIPLEXACION 
000135 cf4c                      	RJMP LOOP
                                 
                                 MODO_1:
000136 3021                      	CPI MODO, 1
000137 f431                      	BRNE MODO_2
000138 982b                      	CBI PORTB, 3
000139 9a2c                      	SBI PORTB, 4
00013a 9a40                      	SBI PORTC, 0
                                 //----MULTIPLEXACION FECHA----//
00013b 940e 01d1                 	CALL MULTIPLEXACION_FECHA
00013d cf44                      	RJMP LOOP 
                                 
                                 MODO_2:
00013e 3022                      	CPI MODO, 2 
00013f f469                      	BRNE MODO_3
000140 982c                      	CBI PORTB, 4
                                 //----INDICADOR MODO CONFIG HORA----//
000141 ff30                      	SBRS CONT_TIMER0, 0 ;Analizamos si cada 
000142 9a2b                      	SBI PORTB, 3
000143 fd30                      	SBRC CONT_TIMER0, 0
000144 982b                      	CBI PORTB, 3
000145 9840                      	CBI PORTC, 0
                                 //---cambio de hora manual---//
000146 940e 0191                 	CALL DECENAS_UNIDADES_MIN
000148 940e 01aa                 	CALL UNIDADES_DECENAS_HOR
00014a 940e 017c                 	CALL MULTIPLEXACION 
00014c cf35                      	RJMP LOOP
                                 MODO_3:
00014d 3023                      	CPI MODO, 3
00014e f431                      	BRNE MODO_4
00014f 982b                      	CBI PORTB, 3
000150 ff30                      	SBRS CONT_TIMER0, 0 ;Analizamos si cada 
000151 9a2c                      	SBI PORTB, 4
000152 fd30                      	SBRC CONT_TIMER0, 0
000153 982c                      	CBI PORTB, 4
                                 	//CONFIGURACION DE FECHA 
000154 cf2d                      	RJMP LOOP 
                                 
                                 MODO_4:
000155 3024                      	CPI MODO, 4
000156 f431                      	BRNE MODO_5
000157 982c                      	CBI PORTB, 4
000158 ff30                      	SBRS CONT_TIMER0, 0 ;Analizamos si cada 
000159 9a2d                      	SBI PORTB, 5
00015a fd30                      	SBRC CONT_TIMER0, 0
00015b 982d                      	CBI PORTB, 5
                                 	//CONFIGURACION ALARMA
00015c cf25                      	RJMP LOOP
                                 	 
                                 MODO_5:
00015d 3025                      	CPI MODO, 5
00015e f429                      	BRNE FIN
00015f 982d                      	CBI PORTB, 5
                                 	//AQUI SE VA A APAGAR LA ALARMA
000160 ff30                      	SBRS CONT_TIMER0, 0 ;Analizamos si cada 
000161 9a45                      	SBI PORTC, 5
000162 fd30                      	SBRC CONT_TIMER0, 0
000163 9845                      	CBI PORTC, 5
                                 FIN:
000164 cf1d                      	RJMP LOOP
                                 
                                 //----Rutina de interrupcion TIMER0----//
                                 RI_RELOJ:
000165 e00c                      	LDI R16, 12 ;Recargamos el valor al TCNT0 
000166 bd06                      	OUT TCNT0, R16 ;Se carga el valor de 5 para que vuelva a contar 1ms 
000167 9533                      	INC CONT_TIMER0 ;Incrementamos el regsitro que llevara la cuenta para cambiar cada 500ms 
000168 9518                      	RETI ;Regresamos de la interrupcion
                                 
                                 //----Rutina de interrupcion del TIMER2----//
                                 RI_10MS:
000169 ef0e                      	LDI R16, 254 ;Recargamos el valor de del TCNT2
00016a 9300 00b2                 	STS TCNT2, R16 ;Se recarga el valor de 251 
00016c 95f3                      	INC CONT_TIMER2 ;Incrementamos el registro cada 10ms 
00016d 9518                      	RETI 
                                 
                                 //----Rutina de interrupcion PIN CHANGE----//
                                 RI_BOTONES:
00016e b103                      	IN R16, PINB ;Hacemos lectura de los botones
00016f fd00                      	SBRC R16, 0 ;Si el bit 0 esta en 0 significa que se presiono el boyon de cambiar de modo
000170 c001                      	RJMP BIT_1 ;Si no es asi sale
000171 9523                      	INC MODO
                                 BIT_1:	
000172 fd01                      	SBRC R16, 1 
000173 c001                      	RJMP BIT_2
000174 9553                      	INC UNIDADES_MINUTOS 
                                 BIT_2:
000175 fd02                      	SBRC R16, 2
000176 c001                      	RJMP COMPARACION
000177 9573                      	INC UNIDADES_HORAS
                                 COMPARACION:
000178 3026                      	CPI MODO, 6 
000179 f409                      	BRNE EXIT 
00017a 2722                      	CLR MODO
                                 EXIT:
00017b 9518                      	RETI
                                 //----SUBRUTINA DE MULTIPLEXACION
                                 MULTIPLEXACION:
00017c 30f0                      	CPI CONT_TIMER2, 0
00017d f419                      	BRNE DISPLAY2 
00017e 9a41                      	SBI PORTC, 1
00017f b99b                      	OUT PORTD, DISPLAYUNO
000180 9841                      	CBI PORTC, 1
                                 DISPLAY2: 
000181 30f1                      	CPI CONT_TIMER2, 1
000182 f419                      	BRNE DISPLAY3
000183 9a42                      	SBI PORTC, 2
000184 b9cb                      	OUT PORTD, DISPLAYDOS
000185 9842                      	CBI PORTC, 2
                                 DISPLAY3:
000186 30f2                      	CPI CONT_TIMER2, 2
000187 f419                      	BRNE DISPLAY4
000188 9a44                      	SBI PORTC, 4
000189 b9db                      	OUT PORTD, DISPLAYTRES
00018a 9844                      	CBI PORTC, 4 
                                 DISPLAY4:
00018b 30f3                      	CPI CONT_TIMER2, 3
00018c f419                      	BRNE FIN_MULTI
00018d 9a43                      	SBI PORTC, 3
00018e b9eb                      	OUT PORTD, DISPLAYCUATRO 
00018f 9843                      	CBI PORTC, 3 
                                 FIN_MULTI:
000190 9508                      	RET
                                 
                                 //----SUB-RUTINA DE DECENAS Y UNIDADES DE MINUTOS----//
                                 DECENAS_UNIDADES_MIN:
                                 	;CAMBIO DE UNIDADES MINUTOS
000191 e0b1                      	LDI XH, 0X01
000192 e0a0                      	LDI XL, 0X00
000193 305a                      	CPI UNIDADES_MINUTOS, 10
000194 f418                      	BRSH DECENAS_MIN_MANUAL
000195 0fa5                      	ADD XL, UNIDADES_MINUTOS
000196 919c                      	LD DISPLAYUNO, X
000197 9508                      	RET
                                 DECENAS_MIN_MANUAL:
000198 e0b1                      `	LDI XH, 0X01
000199 e0a0                      	LDI XL, 0X00
00019a 2755                      	CLR	UNIDADES_MINUTOS
00019b 0fa5                      	ADD XL, UNIDADES_MINUTOS
00019c 919c                      	LD DISPLAYUNO, X
00019d 9563                      	INC DECENAS_MINUTOS
00019e 3066                      	CPI DECENAS_MINUTOS, 6 
00019f f420                      	BRSH OVERFLOW_UNIDADES_MIN 
0001a0 27aa                      	CLR R26 
0001a1 0fa6                      	ADD XL, DECENAS_MINUTOS
0001a2 91cc                      	LD DISPLAYDOS, X
0001a3 9508                      	RET
                                 OVERFLOW_UNIDADES_MIN:
0001a4 e0b1                      	LDI XH, 0X01
0001a5 e0a0                      	LDI XL, 0X00
0001a6 2766                      	CLR DECENAS_MINUTOS
0001a7 0fa6                      	ADD XL, DECENAS_MINUTOS
0001a8 91cc                      	LD DISPLAYDOS, X
0001a9 9508                      	RET
                                 
                                 //----RUTINA DECENAS UNIDADES HORAS----//
                                 UNIDADES_DECENAS_HOR:
0001aa e0b1                      	LDI XH, 0X01
0001ab e0a0                      	LDI XL, 0X00
0001ac 3074                      	CPI UNIDADES_HORAS, 4
0001ad f029                      	BREQ CASO_ESPECIAL_MANUAL
                                 REGRESO_MANUAL:
0001ae 307a                      	CPI UNIDADES_HORAS, 10 
0001af f430                      	BRSH DECENAS_HOR_MANUAL 
0001b0 0fa7                      	ADD XL, UNIDADES_HORAS
0001b1 91dc                      	LD DISPLAYTRES, X
0001b2 c01d                      	RJMP FIN_CAMBIOS   
                                 CASO_ESPECIAL_MANUAL:
0001b3 3082                      	CPI DECENAS_HORAS, 2
0001b4 f059                      	BREQ FIN_RELOJ_MANUAL
0001b5 cff8                      	RJMP REGRESO_MANUAL 
                                 DECENAS_HOR_MANUAL:
0001b6 e0b1                      	LDI XH, 0X01
0001b7 e0a0                      	LDI XL, 0X00
0001b8 2777                      	CLR UNIDADES_HORAS
0001b9 0fa6                      	ADD XL, DECENAS_MINUTOS
0001ba 91dc                      	LD DISPLAYTRES, X 
0001bb 9583                      	INC DECENAS_HORAS
0001bc 27aa                      	CLR R26
0001bd 0fa8                      	ADD XL, DECENAS_HORAS
0001be 91ec                      	LD DISPLAYCUATRO, X
0001bf c010                      	RJMP FIN_CAMBIOS
                                 FIN_RELOJ_MANUAL:
0001c0 e0b1                      	LDI XH, 0X01
0001c1 e0a0                      	LDI XL, 0X00
0001c2 27aa                      	CLR R26
0001c3 27bb                      	CLR R27
0001c4 2755                      	CLR UNIDADES_MINUTOS 
0001c5 2766                      	CLR DECENAS_MINUTOS
0001c6 2788                      	CLR DECENAS_HORAS
0001c7 2777                      	CLR UNIDADES_HORAS
0001c8 0fa8                      	ADD XL, DECENAS_HORAS
0001c9 91ec                      	LD DISPLAYCUATRO, X
0001ca 0fa7                      	ADD XL, UNIDADES_HORAS
0001cb 919c                      	LD DISPLAYUNO, X
0001cc 91dc                      	LD DISPLAYTRES, X 
0001cd 91cc                      	LD DISPLAYDOS, X
0001ce 919c                      	LD DISPLAYUNO, X
0001cf c000                      	RJMP FIN_CAMBIOS
                                 FIN_CAMBIOS:
0001d0 9508                      	RET
                                 
                                 //----RUTINA DE MULTIPLEXACION PARA LA FECHA----//
                                 MULTIPLEXACION_FECHA:
0001d1 30f0                      	CPI CONT_TIMER2, 0
0001d2 f419                      	BRNE DISPLAY2_FECHA 
0001d3 9a41                      	SBI PORTC, 1
0001d4 b8bb                      	OUT PORTD, DISPLAYUNO_FECHA 
0001d5 9841                      	CBI PORTC, 1
                                 DISPLAY2_FECHA: 
0001d6 30f1                      	CPI CONT_TIMER2, 1
0001d7 f419                      	BRNE DISPLAY3_FECHA 
0001d8 9a42                      	SBI PORTC, 2
0001d9 b8ab                      	OUT PORTD, DISPLAYDOS_FECHA
0001da 9842                      	CBI PORTC, 2
                                 DISPLAY3_FECHA:
0001db 30f2                      	CPI CONT_TIMER2, 2
0001dc f419                      	BRNE DISPLAY4_FECHA 
0001dd 9a44                      	SBI PORTC, 4
0001de b89b                      	OUT PORTD, DISPLAYTRES_FECHA
0001df 9844                      	CBI PORTC, 4 
                                 DISPLAY4_FECHA:
0001e0 30f3                      	CPI CONT_TIMER2, 3
0001e1 f419                      	BRNE FIN_MULTI_FECHA 
0001e2 9a43                      	SBI PORTC, 3
0001e3 b88b                      	OUT PORTD, DISPLAYCUATRO_FECHA 
0001e4 9843                      	CBI PORTC, 3 
                                 FIN_MULTI_FECHA:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :  47 y  :   0 z  :   1 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   5 r9 :   6 r10:   7 r11:   9 r12:   7 
r13:  11 r14:  10 r15:  12 r16:  47 r17:   2 r18:  11 r19:  13 r20:  31 
r21:  12 r22:  14 r23:  15 r24:  11 r25:  10 r26:  53 r27:  19 r28:   9 
r29:   9 r30:   8 r31:  13 
Registers used: 26 out of 35 (74.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  23 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  19 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :  24 brpl  :   0 brsh  :   3 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   5 cbi   :  20 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  47 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  46 cpse  :   0 dec   :   1 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 inc   :  19 jmp   :   0 
ld    :  46 ldd   :   0 ldi   :  67 lds   :   0 lpm   :   1 lsl   :   0 
lsr   :   0 mov   :  14 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  19 pop   :   0 
push  :   0 rcall :   0 ret   :   6 reti  :   3 rjmp  :  32 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  16 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   8 sbrs  :   5 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   1 std   :   0 sts   :   9 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 26 out of 113 (23.0%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003cc    902     12    914   32768   2.8%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 4 warnings
