{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760661311592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760661311592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 11:35:11 2025 " "Processing started: Fri Oct 17 11:35:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760661311592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1760661311592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ece_2072_project -c ece_2072_project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ece_2072_project -c ece_2072_project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1760661311592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1760661312261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1760661312261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file components_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 components_tb " "Found entity 1: components_tb" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760661321732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760661321732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.v 5 5 " "Found 5 design units, including 5 entities, in source file components.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760661321743 ""} { "Info" "ISGN_ENTITY_NAME" "2 tick_FSM " "Found entity 2: tick_FSM" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760661321743 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplexer " "Found entity 3: multiplexer" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760661321743 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Found entity 4: ALU" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760661321743 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_n " "Found entity 5: register_n" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760661321743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760661321743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "components_tb " "Elaborating entity \"components_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1760661321809 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "sign_extend +5: ................ (should be 0000000000000101) components_tb.v(82) " "Verilog HDL Display System Task info at components_tb.v(82): sign_extend +5: ................ (should be 0000000000000101)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 82 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "sign_extend -5: ................ (should be 1111111111111011) components_tb.v(85) " "Verilog HDL Display System Task info at components_tb.v(85): sign_extend -5: ................ (should be 1111111111111011)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 85 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "sign_extend 0: ................ (should be 0000000000000000) components_tb.v(88) " "Verilog HDL Display System Task info at components_tb.v(88): sign_extend 0: ................ (should be 0000000000000000)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 88 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "sign_extend -256: ................ (should be 1111111110000000) components_tb.v(91) " "Verilog HDL Display System Task info at components_tb.v(91): sign_extend -256: ................ (should be 1111111110000000)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 91 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "sign_extend +255: ................ (should be 0000000011111111) components_tb.v(94) " "Verilog HDL Display System Task info at components_tb.v(94): sign_extend +255: ................ (should be 0000000011111111)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 94 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "After reset, tick = .... (should be 0001) components_tb.v(101) " "Verilog HDL Display System Task info at components_tb.v(101): After reset, tick = .... (should be 0001)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 101 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Tick after 1 clock: .... (should be 0010) components_tb.v(105) " "Verilog HDL Display System Task info at components_tb.v(105): Tick after 1 clock: .... (should be 0010)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Tick after 2 clocks: .... (should be 0100) components_tb.v(107) " "Verilog HDL Display System Task info at components_tb.v(107): Tick after 2 clocks: .... (should be 0100)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 107 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Tick after 3 clocks: .... (should be 1000) components_tb.v(109) " "Verilog HDL Display System Task info at components_tb.v(109): Tick after 3 clocks: .... (should be 1000)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Tick after 4 clocks: .... (should wrap to 0001) components_tb.v(111) " "Verilog HDL Display System Task info at components_tb.v(111): Tick after 4 clocks: .... (should wrap to 0001)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 111 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Tick with enable low: .... (should remain 0001) components_tb.v(114) " "Verilog HDL Display System Task info at components_tb.v(114): Tick with enable low: .... (should remain 0001)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MUX sel=0000: Bus=0000 (should be AAAA, SignExtDin) components_tb.v(123) " "Verilog HDL Display System Task info at components_tb.v(123): MUX sel=0000: Bus=0000 (should be AAAA, SignExtDin)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 123 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MUX sel=0001: Bus=0000 (should be 0001, R0) components_tb.v(124) " "Verilog HDL Display System Task info at components_tb.v(124): MUX sel=0001: Bus=0000 (should be 0001, R0)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 124 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MUX sel=0010: Bus=0000 (should be 0002, R1) components_tb.v(125) " "Verilog HDL Display System Task info at components_tb.v(125): MUX sel=0010: Bus=0000 (should be 0002, R1)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 125 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MUX sel=0011: Bus=0000 (should be 0003, R2) components_tb.v(126) " "Verilog HDL Display System Task info at components_tb.v(126): MUX sel=0011: Bus=0000 (should be 0003, R2)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 126 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MUX sel=0100: Bus=0000 (should be 0004, R3) components_tb.v(127) " "Verilog HDL Display System Task info at components_tb.v(127): MUX sel=0100: Bus=0000 (should be 0004, R3)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 127 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MUX sel=0101: Bus=0000 (should be 0005, R4) components_tb.v(128) " "Verilog HDL Display System Task info at components_tb.v(128): MUX sel=0101: Bus=0000 (should be 0005, R4)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 128 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MUX sel=0110: Bus=0000 (should be 0006, R5) components_tb.v(129) " "Verilog HDL Display System Task info at components_tb.v(129): MUX sel=0110: Bus=0000 (should be 0006, R5)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 129 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MUX sel=0111: Bus=0000 (should be 0007, R6) components_tb.v(130) " "Verilog HDL Display System Task info at components_tb.v(130): MUX sel=0111: Bus=0000 (should be 0007, R6)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 130 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MUX sel=1000: Bus=0000 (should be 0008, R7) components_tb.v(131) " "Verilog HDL Display System Task info at components_tb.v(131): MUX sel=1000: Bus=0000 (should be 0008, R7)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 131 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MUX sel=1001: Bus=0000 (should be FFFF, G) components_tb.v(132) " "Verilog HDL Display System Task info at components_tb.v(132): MUX sel=1001: Bus=0000 (should be FFFF, G)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 132 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MUX sel=1010: Bus=0000 (should be 0000, invalid select) components_tb.v(134) " "Verilog HDL Display System Task info at components_tb.v(134): MUX sel=1010: Bus=0000 (should be 0000, invalid select)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 134 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ALU MUL: 10*3 =      0 (should be 30) components_tb.v(141) " "Verilog HDL Display System Task info at components_tb.v(141): ALU MUL: 10*3 =      0 (should be 30)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 141 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ALU ADD: 10+3 =      0 (should be 13) components_tb.v(144) " "Verilog HDL Display System Task info at components_tb.v(144): ALU ADD: 10+3 =      0 (should be 13)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 144 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ALU SUB: 10-3 =      0 (should be 7) components_tb.v(147) " "Verilog HDL Display System Task info at components_tb.v(147): ALU SUB: 10-3 =      0 (should be 7)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 147 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ALU SHIFT LEFT: 15<<2 = ................ (should be 0000000000111100) components_tb.v(150) " "Verilog HDL Display System Task info at components_tb.v(150): ALU SHIFT LEFT: 15<<2 = ................ (should be 0000000000111100)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 150 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 components_tb.v(152) " "Verilog HDL assignment warning at components_tb.v(152): truncated value with size 32 to match size of target (16)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ALU SHIFT RIGHT: 15>>2 = ................ (should be 0000000000000011) components_tb.v(153) " "Verilog HDL Display System Task info at components_tb.v(153): ALU SHIFT RIGHT: 15>>2 = ................ (should be 0000000000000011)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 153 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ALU don't care: result =      0 (should be 0) components_tb.v(156) " "Verilog HDL Display System Task info at components_tb.v(156): ALU don't care: result =      0 (should be 0)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 156 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321855 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "register_n after reset: Q=0000 (should be 0000) components_tb.v(163) " "Verilog HDL Display System Task info at components_tb.v(163): register_n after reset: Q=0000 (should be 0000)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 163 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321860 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "register_n after load: Q=0000 (should be 1234) components_tb.v(166) " "Verilog HDL Display System Task info at components_tb.v(166): register_n after load: Q=0000 (should be 1234)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 166 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321860 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "register_n hold: Q=0000 (should still be 1234) components_tb.v(169) " "Verilog HDL Display System Task info at components_tb.v(169): register_n hold: Q=0000 (should still be 1234)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 169 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321860 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "register_n load new: Q=0000 (should be 5678) components_tb.v(172) " "Verilog HDL Display System Task info at components_tb.v(172): register_n load new: Q=0000 (should be 5678)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 172 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321860 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "8-bit register_n after reset: Q=00 (should be 00) components_tb.v(175) " "Verilog HDL Display System Task info at components_tb.v(175): 8-bit register_n after reset: Q=00 (should be 00)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 175 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321860 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "8-bit register_n after load: Q=00 (should be AA) components_tb.v(177) " "Verilog HDL Display System Task info at components_tb.v(177): 8-bit register_n after load: Q=00 (should be AA)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 177 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321860 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "8-bit register_n hold: Q=00 (should still be AA) components_tb.v(180) " "Verilog HDL Display System Task info at components_tb.v(180): 8-bit register_n hold: Q=00 (should still be AA)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 180 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321860 "|components_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "8-bit register_n load new: Q=00 (should be 55) components_tb.v(183) " "Verilog HDL Display System Task info at components_tb.v(183): 8-bit register_n load new: Q=00 (should be 55)" {  } { { "components_tb.v" "" { Text "C:/ECE2072/Project/components_tb.v" 183 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760661321860 "|components_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:uut_sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:uut_sign_extend\"" {  } { { "components_tb.v" "uut_sign_extend" { Text "C:/ECE2072/Project/components_tb.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760661321863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_FSM tick_FSM:uut_tick " "Elaborating entity \"tick_FSM\" for hierarchy \"tick_FSM:uut_tick\"" {  } { { "components_tb.v" "uut_tick" { Text "C:/ECE2072/Project/components_tb.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760661321864 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "components.v(35) " "Verilog HDL Case Statement information at components.v(35): all case item expressions in this case statement are onehot" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1760661321864 "|components_tb|tick_FSM:uut_tick"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:uut_mux " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:uut_mux\"" {  } { { "components_tb.v" "uut_mux" { Text "C:/ECE2072/Project/components_tb.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760661321864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:uut_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:uut_alu\"" {  } { { "components_tb.v" "uut_alu" { Text "C:/ECE2072/Project/components_tb.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760661321871 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "components.v(93) " "Verilog HDL warning at components.v(93): converting signed shift amount to unsigned" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 93 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1760661321871 "|components_tb|ALU:uut_alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "components.v(95) " "Verilog HDL warning at components.v(95): converting signed shift amount to unsigned" {  } { { "components.v" "" { Text "C:/ECE2072/Project/components.v" 95 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1760661321871 "|components_tb|ALU:uut_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n register_n:uut_reg " "Elaborating entity \"register_n\" for hierarchy \"register_n:uut_reg\"" {  } { { "components_tb.v" "uut_reg" { Text "C:/ECE2072/Project/components_tb.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760661321871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n register_n:uut_reg8 " "Elaborating entity \"register_n\" for hierarchy \"register_n:uut_reg8\"" {  } { { "components_tb.v" "uut_reg8" { Text "C:/ECE2072/Project/components_tb.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760661321880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760661322159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 11:35:22 2025 " "Processing ended: Fri Oct 17 11:35:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760661322159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760661322159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760661322159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1760661322159 ""}
