--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1526013 paths analyzed, 344 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.932ns.
--------------------------------------------------------------------------------
Slack:                  4.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.892ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.296 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.D5      net (fanout=4)        1.076   Sh1574
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.892ns (3.283ns logic, 12.609ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  4.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.752ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.296 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.C4      net (fanout=4)        0.962   Sh1574
    SLICE_X16Y47.CMUX    Tilo                  0.430   Sh1578
                                                       Sh1579_SW0_G
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.752ns (3.257ns logic, 12.495ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  4.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_errorB_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.551ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.693 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_errorB_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.D5      net (fanout=4)        1.076   Sh1574
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X10Y34.C1      net (fanout=4)        1.388   M_testState_q_rst1
    SLICE_X10Y34.C       Tilo                  0.235   M_errorA_q_7
                                                       M_testState_q_rst6_2
    SLICE_X21Y30.A2      net (fanout=17)       2.085   M_testState_q_rst61
    SLICE_X21Y30.CLK     Tas                   0.373   M_errorB_q_3
                                                       M_errorB_q_0_rstpot1
                                                       M_errorB_q_0
    -------------------------------------------------  ---------------------------
    Total                                     15.551ns (3.283ns logic, 12.268ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  4.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_errorB_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.540ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.693 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_errorB_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.D5      net (fanout=4)        1.076   Sh1574
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X10Y34.C1      net (fanout=4)        1.388   M_testState_q_rst1
    SLICE_X10Y34.C       Tilo                  0.235   M_errorA_q_7
                                                       M_testState_q_rst6_2
    SLICE_X21Y30.D1      net (fanout=17)       2.074   M_testState_q_rst61
    SLICE_X21Y30.CLK     Tas                   0.373   M_errorB_q_3
                                                       M_errorB_q_3_rstpot1
                                                       M_errorB_q_3
    -------------------------------------------------  ---------------------------
    Total                                     15.540ns (3.283ns logic, 12.257ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  4.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_9 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.521ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_9 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CQ      Tcko                  0.476   M_num_q[10]
                                                       M_num_q_9
    SLICE_X16Y46.B2      net (fanout=15)       1.887   M_num_q[9]
    SLICE_X16Y46.B       Tilo                  0.254   alu/add/N151
                                                       Mmux_M_alu_a21
    SLICE_X16Y46.A5      net (fanout=11)       0.290   M_alu_a[1]
    SLICE_X16Y46.A       Tilo                  0.254   alu/add/N151
                                                       alu/add/adder1/carry1_SW2
    SLICE_X16Y46.C1      net (fanout=2)        0.546   alu/add/N93
    SLICE_X16Y46.C       Tilo                  0.255   alu/add/N151
                                                       alu/add/adder2/carry1
    SLICE_X23Y45.C2      net (fanout=6)        1.463   M_adder2_carry
    SLICE_X23Y45.C       Tilo                  0.259   alu/add/N263
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X16Y47.CX      net (fanout=1)        1.210   Sh41
    SLICE_X16Y47.CMUX    Tcxc                  0.182   Sh1578
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.521ns (3.041ns logic, 12.480ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  4.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.509ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.296 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.D5      net (fanout=4)        1.076   Sh1574
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.D4      net (fanout=16)       1.076   M_alu_out[0]
    SLICE_X19Y35.D       Tilo                  0.259   n0089
                                                       n008981
    SLICE_X19Y35.A3      net (fanout=4)        0.378   n0089
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.509ns (3.283ns logic, 12.226ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  4.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_9 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.475ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_9 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CQ      Tcko                  0.476   M_num_q[10]
                                                       M_num_q_9
    SLICE_X16Y46.B2      net (fanout=15)       1.887   M_num_q[9]
    SLICE_X16Y46.B       Tilo                  0.254   alu/add/N151
                                                       Mmux_M_alu_a21
    SLICE_X16Y46.D1      net (fanout=11)       0.641   M_alu_a[1]
    SLICE_X16Y46.D       Tilo                  0.254   alu/add/N151
                                                       alu/add/adder2/carry1_SW0
    SLICE_X16Y46.C6      net (fanout=2)        0.149   alu/add/N151
    SLICE_X16Y46.C       Tilo                  0.255   alu/add/N151
                                                       alu/add/adder2/carry1
    SLICE_X23Y45.C2      net (fanout=6)        1.463   M_adder2_carry
    SLICE_X23Y45.C       Tilo                  0.259   alu/add/N263
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X16Y47.CX      net (fanout=1)        1.210   Sh41
    SLICE_X16Y47.CMUX    Tcxc                  0.182   Sh1578
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.475ns (3.041ns logic, 12.434ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  4.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd1 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.455ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.296 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd1 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcko                  0.525   M_testState_q_FSM_FFd3
                                                       M_testState_q_FSM_FFd1
    SLICE_X14Y42.D3      net (fanout=18)       1.123   M_testState_q_FSM_FFd1
    SLICE_X14Y42.D       Tilo                  0.235   M_testState_q_FSM_FFd10
                                                       Mmux_M_alu_alufn61_1
    SLICE_X16Y46.A4      net (fanout=4)        0.958   Mmux_M_alu_alufn61
    SLICE_X16Y46.A       Tilo                  0.254   alu/add/N151
                                                       alu/add/adder1/carry1_SW2
    SLICE_X16Y46.C1      net (fanout=2)        0.546   alu/add/N93
    SLICE_X16Y46.C       Tilo                  0.255   alu/add/N151
                                                       alu/add/adder2/carry1
    SLICE_X23Y45.C2      net (fanout=6)        1.463   M_adder2_carry
    SLICE_X23Y45.C       Tilo                  0.259   alu/add/N263
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X16Y47.CX      net (fanout=1)        1.210   Sh41
    SLICE_X16Y47.CMUX    Tcxc                  0.182   Sh1578
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.455ns (3.071ns logic, 12.384ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  4.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.446ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.296 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.D5      net (fanout=4)        1.076   Sh1574
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.B3      net (fanout=16)       1.145   M_alu_out[0]
    SLICE_X19Y35.B       Tilo                  0.259   n0089
                                                       n007682
    SLICE_X19Y35.A5      net (fanout=5)        0.246   n0076
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.446ns (3.283ns logic, 12.163ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  4.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_errorB_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.411ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.693 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_errorB_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.C4      net (fanout=4)        0.962   Sh1574
    SLICE_X16Y47.CMUX    Tilo                  0.430   Sh1578
                                                       Sh1579_SW0_G
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X10Y34.C1      net (fanout=4)        1.388   M_testState_q_rst1
    SLICE_X10Y34.C       Tilo                  0.235   M_errorA_q_7
                                                       M_testState_q_rst6_2
    SLICE_X21Y30.A2      net (fanout=17)       2.085   M_testState_q_rst61
    SLICE_X21Y30.CLK     Tas                   0.373   M_errorB_q_3
                                                       M_errorB_q_0_rstpot1
                                                       M_errorB_q_0
    -------------------------------------------------  ---------------------------
    Total                                     15.411ns (3.257ns logic, 12.154ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_8 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.408ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_8 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.BQ      Tcko                  0.476   M_num_q[10]
                                                       M_num_q_8
    SLICE_X19Y48.B5      net (fanout=24)       1.423   M_num_q[8]
    SLICE_X19Y48.B       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a11
    SLICE_X16Y46.D4      net (fanout=11)       1.033   M_alu_a[0]
    SLICE_X16Y46.D       Tilo                  0.254   alu/add/N151
                                                       alu/add/adder2/carry1_SW0
    SLICE_X16Y46.C6      net (fanout=2)        0.149   alu/add/N151
    SLICE_X16Y46.C       Tilo                  0.255   alu/add/N151
                                                       alu/add/adder2/carry1
    SLICE_X23Y45.C2      net (fanout=6)        1.463   M_adder2_carry
    SLICE_X23Y45.C       Tilo                  0.259   alu/add/N263
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X16Y47.CX      net (fanout=1)        1.210   Sh41
    SLICE_X16Y47.CMUX    Tcxc                  0.182   Sh1578
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.408ns (3.046ns logic, 12.362ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  4.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_errorB_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.400ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.693 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_errorB_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.C4      net (fanout=4)        0.962   Sh1574
    SLICE_X16Y47.CMUX    Tilo                  0.430   Sh1578
                                                       Sh1579_SW0_G
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X10Y34.C1      net (fanout=4)        1.388   M_testState_q_rst1
    SLICE_X10Y34.C       Tilo                  0.235   M_errorA_q_7
                                                       M_testState_q_rst6_2
    SLICE_X21Y30.D1      net (fanout=17)       2.074   M_testState_q_rst61
    SLICE_X21Y30.CLK     Tas                   0.373   M_errorB_q_3
                                                       M_errorB_q_3_rstpot1
                                                       M_errorB_q_3
    -------------------------------------------------  ---------------------------
    Total                                     15.400ns (3.257ns logic, 12.143ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  4.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_num_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.404ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.294 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_num_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.D5      net (fanout=4)        1.076   Sh1574
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X21Y42.D2      net (fanout=19)       1.230   M_testState_q_rst6
    SLICE_X21Y42.D       Tilo                  0.259   M_num_q[17]
                                                       M_num_q_17_rstpot
    SLICE_X21Y42.A3      net (fanout=1)        0.359   M_num_q_17_rstpot
    SLICE_X21Y42.CLK     Tas                   0.264   M_num_q[17]
                                                       M_num_q_17_rstpot_rt
                                                       M_num_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                     15.404ns (3.457ns logic, 11.947ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  4.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_14 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.380ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_14 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.AQ      Tcko                  0.430   M_num_q[17]
                                                       M_num_q_14
    SLICE_X19Y47.B6      net (fanout=21)       1.048   M_num_q[14]
    SLICE_X19Y47.B       Tilo                  0.259   Mmux_M_alu_a71
                                                       Mmux_M_alu_a71_1
    SLICE_X19Y48.A2      net (fanout=2)        0.920   Mmux_M_alu_a71
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.D5      net (fanout=4)        1.076   Sh1574
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.380ns (3.283ns logic, 12.097ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  4.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.369ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.296 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.C4      net (fanout=4)        0.962   Sh1574
    SLICE_X16Y47.CMUX    Tilo                  0.430   Sh1578
                                                       Sh1579_SW0_G
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.D4      net (fanout=16)       1.076   M_alu_out[0]
    SLICE_X19Y35.D       Tilo                  0.259   n0089
                                                       n008981
    SLICE_X19Y35.A3      net (fanout=4)        0.378   n0089
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.369ns (3.257ns logic, 12.112ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  4.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_errorB_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.361ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.693 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_errorB_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.D5      net (fanout=4)        1.076   Sh1574
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X10Y34.C1      net (fanout=4)        1.388   M_testState_q_rst1
    SLICE_X10Y34.C       Tilo                  0.235   M_errorA_q_7
                                                       M_testState_q_rst6_2
    SLICE_X21Y30.B4      net (fanout=17)       1.895   M_testState_q_rst61
    SLICE_X21Y30.CLK     Tas                   0.373   M_errorB_q_3
                                                       M_errorB_q_1_rstpot1
                                                       M_errorB_q_1
    -------------------------------------------------  ---------------------------
    Total                                     15.361ns (3.283ns logic, 12.078ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  4.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_8 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.341ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_8 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.BQ      Tcko                  0.476   M_num_q[10]
                                                       M_num_q_8
    SLICE_X19Y48.B5      net (fanout=24)       1.423   M_num_q[8]
    SLICE_X19Y48.B       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a11
    SLICE_X17Y42.B5      net (fanout=11)       1.117   M_alu_a[0]
    SLICE_X17Y42.B       Tilo                  0.259   N113
                                                       alu/shift/b<2>61
    SLICE_X17Y42.A4      net (fanout=2)        0.782   b<2>_mmx_out4
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.D5      net (fanout=4)        1.076   Sh1574
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.341ns (3.329ns logic, 12.012ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  4.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_9 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.318ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_9 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CQ      Tcko                  0.476   M_num_q[10]
                                                       M_num_q_9
    SLICE_X16Y46.B2      net (fanout=15)       1.887   M_num_q[9]
    SLICE_X16Y46.B       Tilo                  0.254   alu/add/N151
                                                       Mmux_M_alu_a21
    SLICE_X16Y46.A5      net (fanout=11)       0.290   M_alu_a[1]
    SLICE_X16Y46.A       Tilo                  0.254   alu/add/N151
                                                       alu/add/adder1/carry1_SW2
    SLICE_X16Y46.C1      net (fanout=2)        0.546   alu/add/N93
    SLICE_X16Y46.C       Tilo                  0.255   alu/add/N151
                                                       alu/add/adder2/carry1
    SLICE_X20Y48.A4      net (fanout=6)        1.170   M_adder2_carry
    SLICE_X20Y48.A       Tilo                  0.254   M_alu_a[4]
                                                       alu/add/adder5/Mxor_sum_xo<0>1
    SLICE_X13Y39.A5      net (fanout=9)        1.672   Sh40
    SLICE_X13Y39.A       Tilo                  0.259   n003781
                                                       Sh1623
    SLICE_X21Y39.A1      net (fanout=8)        1.236   M_alu_out[5]
    SLICE_X21Y39.A       Tilo                  0.259   N217
                                                       n0076812_SW0
    SLICE_X19Y35.D2      net (fanout=1)        1.188   N250
    SLICE_X19Y35.D       Tilo                  0.259   n0089
                                                       n008981
    SLICE_X19Y35.A3      net (fanout=4)        0.378   n0089
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.318ns (3.137ns logic, 12.181ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  4.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd1 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.309ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.296 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd1 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcko                  0.525   M_testState_q_FSM_FFd3
                                                       M_testState_q_FSM_FFd1
    SLICE_X14Y42.D3      net (fanout=18)       1.123   M_testState_q_FSM_FFd1
    SLICE_X14Y42.D       Tilo                  0.235   M_testState_q_FSM_FFd10
                                                       Mmux_M_alu_alufn61_1
    SLICE_X14Y42.C4      net (fanout=4)        0.495   Mmux_M_alu_alufn61
    SLICE_X14Y42.C       Tilo                  0.235   M_testState_q_FSM_FFd10
                                                       alu/add/adder1/carry1_SW0
    SLICE_X16Y46.C5      net (fanout=2)        0.882   alu/add/N91
    SLICE_X16Y46.C       Tilo                  0.255   alu/add/N151
                                                       alu/add/adder2/carry1
    SLICE_X23Y45.C2      net (fanout=6)        1.463   M_adder2_carry
    SLICE_X23Y45.C       Tilo                  0.259   alu/add/N263
                                                       alu/add/adder6/Mxor_sum_xo<0>1
    SLICE_X16Y47.CX      net (fanout=1)        1.210   Sh41
    SLICE_X16Y47.CMUX    Tcxc                  0.182   Sh1578
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.309ns (3.052ns logic, 12.257ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  4.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.306ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.296 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.C4      net (fanout=4)        0.962   Sh1574
    SLICE_X16Y47.CMUX    Tilo                  0.430   Sh1578
                                                       Sh1579_SW0_G
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.B3      net (fanout=16)       1.145   M_alu_out[0]
    SLICE_X19Y35.B       Tilo                  0.259   n0089
                                                       n007682
    SLICE_X19Y35.A5      net (fanout=5)        0.246   n0076
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.306ns (3.257ns logic, 12.049ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  4.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_9 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.272ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_9 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CQ      Tcko                  0.476   M_num_q[10]
                                                       M_num_q_9
    SLICE_X16Y46.B2      net (fanout=15)       1.887   M_num_q[9]
    SLICE_X16Y46.B       Tilo                  0.254   alu/add/N151
                                                       Mmux_M_alu_a21
    SLICE_X16Y46.D1      net (fanout=11)       0.641   M_alu_a[1]
    SLICE_X16Y46.D       Tilo                  0.254   alu/add/N151
                                                       alu/add/adder2/carry1_SW0
    SLICE_X16Y46.C6      net (fanout=2)        0.149   alu/add/N151
    SLICE_X16Y46.C       Tilo                  0.255   alu/add/N151
                                                       alu/add/adder2/carry1
    SLICE_X20Y48.A4      net (fanout=6)        1.170   M_adder2_carry
    SLICE_X20Y48.A       Tilo                  0.254   M_alu_a[4]
                                                       alu/add/adder5/Mxor_sum_xo<0>1
    SLICE_X13Y39.A5      net (fanout=9)        1.672   Sh40
    SLICE_X13Y39.A       Tilo                  0.259   n003781
                                                       Sh1623
    SLICE_X21Y39.A1      net (fanout=8)        1.236   M_alu_out[5]
    SLICE_X21Y39.A       Tilo                  0.259   N217
                                                       n0076812_SW0
    SLICE_X19Y35.D2      net (fanout=1)        1.188   N250
    SLICE_X19Y35.D       Tilo                  0.259   n0089
                                                       n008981
    SLICE_X19Y35.A3      net (fanout=4)        0.378   n0089
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.272ns (3.137ns logic, 12.135ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  4.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_9 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.268ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_9 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CQ      Tcko                  0.476   M_num_q[10]
                                                       M_num_q_9
    SLICE_X16Y46.B2      net (fanout=15)       1.887   M_num_q[9]
    SLICE_X16Y46.B       Tilo                  0.254   alu/add/N151
                                                       Mmux_M_alu_a21
    SLICE_X16Y46.A5      net (fanout=11)       0.290   M_alu_a[1]
    SLICE_X16Y46.A       Tilo                  0.254   alu/add/N151
                                                       alu/add/adder1/carry1_SW2
    SLICE_X16Y46.C1      net (fanout=2)        0.546   alu/add/N93
    SLICE_X16Y46.C       Tilo                  0.255   alu/add/N151
                                                       alu/add/adder2/carry1
    SLICE_X20Y48.A4      net (fanout=6)        1.170   M_adder2_carry
    SLICE_X20Y48.A       Tilo                  0.254   M_alu_a[4]
                                                       alu/add/adder5/Mxor_sum_xo<0>1
    SLICE_X16Y47.D4      net (fanout=9)        0.981   Sh40
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.268ns (3.310ns logic, 11.958ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  4.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_num_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.264ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.294 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_num_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.C4      net (fanout=4)        0.962   Sh1574
    SLICE_X16Y47.CMUX    Tilo                  0.430   Sh1578
                                                       Sh1579_SW0_G
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X21Y42.D2      net (fanout=19)       1.230   M_testState_q_rst6
    SLICE_X21Y42.D       Tilo                  0.259   M_num_q[17]
                                                       M_num_q_17_rstpot
    SLICE_X21Y42.A3      net (fanout=1)        0.359   M_num_q_17_rstpot
    SLICE_X21Y42.CLK     Tas                   0.264   M_num_q[17]
                                                       M_num_q_17_rstpot_rt
                                                       M_num_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                     15.264ns (3.431ns logic, 11.833ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  4.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_testState_q_FSM_FFd1 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.252ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.296 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_testState_q_FSM_FFd1 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcko                  0.525   M_testState_q_FSM_FFd3
                                                       M_testState_q_FSM_FFd1
    SLICE_X14Y42.D3      net (fanout=18)       1.123   M_testState_q_FSM_FFd1
    SLICE_X14Y42.D       Tilo                  0.235   M_testState_q_FSM_FFd10
                                                       Mmux_M_alu_alufn61_1
    SLICE_X16Y46.A4      net (fanout=4)        0.958   Mmux_M_alu_alufn61
    SLICE_X16Y46.A       Tilo                  0.254   alu/add/N151
                                                       alu/add/adder1/carry1_SW2
    SLICE_X16Y46.C1      net (fanout=2)        0.546   alu/add/N93
    SLICE_X16Y46.C       Tilo                  0.255   alu/add/N151
                                                       alu/add/adder2/carry1
    SLICE_X20Y48.A4      net (fanout=6)        1.170   M_adder2_carry
    SLICE_X20Y48.A       Tilo                  0.254   M_alu_a[4]
                                                       alu/add/adder5/Mxor_sum_xo<0>1
    SLICE_X13Y39.A5      net (fanout=9)        1.672   Sh40
    SLICE_X13Y39.A       Tilo                  0.259   n003781
                                                       Sh1623
    SLICE_X21Y39.A1      net (fanout=8)        1.236   M_alu_out[5]
    SLICE_X21Y39.A       Tilo                  0.259   N217
                                                       n0076812_SW0
    SLICE_X19Y35.D2      net (fanout=1)        1.188   N250
    SLICE_X19Y35.D       Tilo                  0.259   n0089
                                                       n008981
    SLICE_X19Y35.A3      net (fanout=4)        0.378   n0089
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.252ns (3.167ns logic, 12.085ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  4.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_14 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.240ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_14 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.AQ      Tcko                  0.430   M_num_q[17]
                                                       M_num_q_14
    SLICE_X19Y47.B6      net (fanout=21)       1.048   M_num_q[14]
    SLICE_X19Y47.B       Tilo                  0.259   Mmux_M_alu_a71
                                                       Mmux_M_alu_a71_1
    SLICE_X19Y48.A2      net (fanout=2)        0.920   Mmux_M_alu_a71
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.C4      net (fanout=4)        0.962   Sh1574
    SLICE_X16Y47.CMUX    Tilo                  0.430   Sh1578
                                                       Sh1579_SW0_G
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.240ns (3.257ns logic, 11.983ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  4.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_errorB_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.221ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.693 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_errorB_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.C4      net (fanout=4)        0.962   Sh1574
    SLICE_X16Y47.CMUX    Tilo                  0.430   Sh1578
                                                       Sh1579_SW0_G
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X10Y34.C1      net (fanout=4)        1.388   M_testState_q_rst1
    SLICE_X10Y34.C       Tilo                  0.235   M_errorA_q_7
                                                       M_testState_q_rst6_2
    SLICE_X21Y30.B4      net (fanout=17)       1.895   M_testState_q_rst61
    SLICE_X21Y30.CLK     Tas                   0.373   M_errorB_q_3
                                                       M_errorB_q_1_rstpot1
                                                       M_errorB_q_1
    -------------------------------------------------  ---------------------------
    Total                                     15.221ns (3.257ns logic, 11.964ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  4.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_9 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.222ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_9 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CQ      Tcko                  0.476   M_num_q[10]
                                                       M_num_q_9
    SLICE_X16Y46.B2      net (fanout=15)       1.887   M_num_q[9]
    SLICE_X16Y46.B       Tilo                  0.254   alu/add/N151
                                                       Mmux_M_alu_a21
    SLICE_X16Y46.D1      net (fanout=11)       0.641   M_alu_a[1]
    SLICE_X16Y46.D       Tilo                  0.254   alu/add/N151
                                                       alu/add/adder2/carry1_SW0
    SLICE_X16Y46.C6      net (fanout=2)        0.149   alu/add/N151
    SLICE_X16Y46.C       Tilo                  0.255   alu/add/N151
                                                       alu/add/adder2/carry1
    SLICE_X20Y48.A4      net (fanout=6)        1.170   M_adder2_carry
    SLICE_X20Y48.A       Tilo                  0.254   M_alu_a[4]
                                                       alu/add/adder5/Mxor_sum_xo<0>1
    SLICE_X16Y47.D4      net (fanout=9)        0.981   Sh40
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.222ns (3.310ns logic, 11.912ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  4.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_12 (FF)
  Destination:          M_errorB_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.210ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.693 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_12 to M_errorB_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y40.BQ      Tcko                  0.430   M_num_q[13]
                                                       M_num_q_12
    SLICE_X21Y48.D4      net (fanout=17)       1.367   M_num_q[12]
    SLICE_X21Y48.D       Tilo                  0.259   Mmux_M_alu_a51
                                                       Mmux_M_alu_a51_1
    SLICE_X19Y48.A1      net (fanout=2)        1.113   Mmux_M_alu_a51
    SLICE_X19Y48.A       Tilo                  0.259   M_alu_a[2]
                                                       Sh1572
    SLICE_X17Y42.A2      net (fanout=1)        1.439   Sh1572
    SLICE_X17Y42.A       Tilo                  0.259   N113
                                                       Sh1573
    SLICE_X17Y42.C2      net (fanout=1)        0.530   Sh1573
    SLICE_X17Y42.C       Tilo                  0.259   N113
                                                       Sh1574
    SLICE_X16Y47.D5      net (fanout=4)        1.076   Sh1574
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X10Y34.C1      net (fanout=4)        1.388   M_testState_q_rst1
    SLICE_X10Y34.C       Tilo                  0.235   M_errorA_q_7
                                                       M_testState_q_rst6_2
    SLICE_X21Y30.C5      net (fanout=17)       1.744   M_testState_q_rst61
    SLICE_X21Y30.CLK     Tas                   0.373   M_errorB_q_3
                                                       M_errorB_q_2_rstpot1
                                                       M_errorB_q_2
    -------------------------------------------------  ---------------------------
    Total                                     15.210ns (3.283ns logic, 11.927ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  4.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_8 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.205ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_8 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.BQ      Tcko                  0.476   M_num_q[10]
                                                       M_num_q_8
    SLICE_X19Y48.B5      net (fanout=24)       1.423   M_num_q[8]
    SLICE_X19Y48.B       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a11
    SLICE_X16Y46.D4      net (fanout=11)       1.033   M_alu_a[0]
    SLICE_X16Y46.D       Tilo                  0.254   alu/add/N151
                                                       alu/add/adder2/carry1_SW0
    SLICE_X16Y46.C6      net (fanout=2)        0.149   alu/add/N151
    SLICE_X16Y46.C       Tilo                  0.255   alu/add/N151
                                                       alu/add/adder2/carry1
    SLICE_X20Y48.A4      net (fanout=6)        1.170   M_adder2_carry
    SLICE_X20Y48.A       Tilo                  0.254   M_alu_a[4]
                                                       alu/add/adder5/Mxor_sum_xo<0>1
    SLICE_X13Y39.A5      net (fanout=9)        1.672   Sh40
    SLICE_X13Y39.A       Tilo                  0.259   n003781
                                                       Sh1623
    SLICE_X21Y39.A1      net (fanout=8)        1.236   M_alu_out[5]
    SLICE_X21Y39.A       Tilo                  0.259   N217
                                                       n0076812_SW0
    SLICE_X19Y35.D2      net (fanout=1)        1.188   N250
    SLICE_X19Y35.D       Tilo                  0.259   n0089
                                                       n008981
    SLICE_X19Y35.A3      net (fanout=4)        0.378   n0089
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.205ns (3.142ns logic, 12.063ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  4.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_num_q_8 (FF)
  Destination:          M_num_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.204ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.296 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_num_q_8 to M_num_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.BQ      Tcko                  0.476   M_num_q[10]
                                                       M_num_q_8
    SLICE_X19Y48.B5      net (fanout=24)       1.423   M_num_q[8]
    SLICE_X19Y48.B       Tilo                  0.259   M_alu_a[2]
                                                       Mmux_M_alu_a11
    SLICE_X16Y43.B2      net (fanout=11)       1.398   M_alu_a[0]
    SLICE_X16Y43.B       Tilo                  0.254   N128
                                                       alu/add/adder1/carry1
    SLICE_X16Y43.A3      net (fanout=2)        0.492   M_adder1_carry
    SLICE_X16Y43.A       Tilo                  0.254   N128
                                                       alu/add/adder2/Mxor_sum_xo<0>1
    SLICE_X16Y47.B4      net (fanout=9)        0.895   Sh37
    SLICE_X16Y47.B       Tilo                  0.254   Sh1578
                                                       Sh1578
    SLICE_X16Y47.D1      net (fanout=1)        0.598   Sh1578
    SLICE_X16Y47.CMUX    Topdc                 0.456   Sh1578
                                                       Sh1579_SW0_F
                                                       Sh1579_SW0
    SLICE_X14Y41.B2      net (fanout=2)        1.433   N112
    SLICE_X14Y41.B       Tilo                  0.235   n0017
                                                       Sh15710
    SLICE_X19Y35.C1      net (fanout=16)       1.295   M_alu_out[0]
    SLICE_X19Y35.C       Tilo                  0.259   n0089
                                                       M_testState_q_rst1
    SLICE_X19Y35.A2      net (fanout=1)        0.542   M_testState_q_rst
    SLICE_X19Y35.A       Tilo                  0.259   n0089
                                                       M_testState_q_rst2
    SLICE_X17Y40.C2      net (fanout=4)        1.563   M_testState_q_rst1
    SLICE_X17Y40.C       Tilo                  0.259   M_num_q[13]
                                                       M_testState_q_rst6_1
    SLICE_X18Y48.A4      net (fanout=19)       1.227   M_testState_q_rst6
    SLICE_X18Y48.A       Tilo                  0.235   M_num_q_18_1
                                                       M_num_q_18_rstpot
    SLICE_X21Y43.AX      net (fanout=1)        1.024   M_num_q_18_rstpot
    SLICE_X21Y43.CLK     Tdick                 0.114   M_num_q[21]
                                                       M_num_q_18
    -------------------------------------------------  ---------------------------
    Total                                     15.204ns (3.314ns logic, 11.890ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errRes_q[3]/CLK
  Logical resource: M_errRes_q_0/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errRes_q[3]/CLK
  Logical resource: M_errRes_q_1/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errRes_q[3]/CLK
  Logical resource: M_errRes_q_2/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errRes_q[3]/CLK
  Logical resource: M_errRes_q_3/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd3/CLK
  Logical resource: M_testState_q_FSM_FFd1/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd3/CLK
  Logical resource: M_testState_q_FSM_FFd2/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testState_q_FSM_FFd3/CLK
  Logical resource: M_testState_q_FSM_FFd3/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_num_q[2]/CLK
  Logical resource: M_num_q_0/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_num_q[2]/CLK
  Logical resource: M_num_q_1/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_num_q[2]/CLK
  Logical resource: M_num_q_2/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorA_q_7/CLK
  Logical resource: M_errorFN_q_4/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorA_q_7/CLK
  Logical resource: M_errorFN_q_5/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorA_q_7/CLK
  Logical resource: M_errorA_q_7/CK
  Location pin: SLICE_X10Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorA_q_3/CLK
  Logical resource: M_errorA_q_0/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorA_q_3/CLK
  Logical resource: M_errorA_q_1/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorA_q_3/CLK
  Logical resource: M_errorA_q_2/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorA_q_3/CLK
  Logical resource: M_errorA_q_3/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_4/CK
  Location pin: SLICE_X14Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_5/CK
  Location pin: SLICE_X14Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_6/CK
  Location pin: SLICE_X14Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_errorB_q_7/CLK
  Logical resource: M_errorB_q_7/CK
  Location pin: SLICE_X14Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.932|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1526013 paths, 0 nets, and 1799 connections

Design statistics:
   Minimum period:  15.932ns{1}   (Maximum frequency:  62.767MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 21 05:48:55 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



