/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [2:0] _01_;
  reg [4:0] _02_;
  wire [3:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [39:0] celloutsig_0_17z;
  wire [21:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [40:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [8:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_0z[2:0];
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_8z[10], _00_ };
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= { in_data[14:12], celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z[1:0], _01_, _00_ } / { 1'h1, in_data[68:61] };
  assign celloutsig_0_11z = { celloutsig_0_0z[1], _01_, celloutsig_0_0z } / { 1'h1, celloutsig_0_5z[1:0], _02_ };
  assign celloutsig_1_1z = celloutsig_1_0z[8:1] / { 1'h1, in_data[190:184] };
  assign celloutsig_0_1z = in_data[46:44] == in_data[70:68];
  assign celloutsig_0_21z = { celloutsig_0_7z[4:3], celloutsig_0_6z, _00_, celloutsig_0_10z, celloutsig_0_4z, _00_, celloutsig_0_11z, celloutsig_0_7z } == { celloutsig_0_17z[27:5], _02_, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[65:62] % { 1'h1, in_data[63:61] };
  assign celloutsig_0_6z = _00_ % { 1'h1, _01_ };
  assign celloutsig_0_20z = { celloutsig_0_5z[0], celloutsig_0_17z } % { 1'h1, _00_[0], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_4z = _01_ % { 1'h1, _00_[1:0] };
  assign celloutsig_0_8z = { in_data[62:52], celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, _00_[2:1], _00_, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_10z = { _01_[1:0], celloutsig_0_5z } % { 1'h1, in_data[3], celloutsig_0_0z };
  assign celloutsig_0_13z = in_data[62:57] % { 1'h1, celloutsig_0_11z[1], celloutsig_0_5z };
  assign celloutsig_1_3z = celloutsig_1_0z[7:0] % { 1'h1, celloutsig_1_0z[6:1], in_data[96] };
  assign celloutsig_1_7z = { celloutsig_1_2z[5:4], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[6], celloutsig_1_3z };
  assign celloutsig_1_16z = ~ in_data[172:161];
  assign celloutsig_1_18z = ~ { celloutsig_1_7z[4:3], celloutsig_1_15z };
  assign celloutsig_0_5z = ~ { _01_[0], celloutsig_0_4z };
  assign celloutsig_0_12z = ~ { in_data[32:22], _01_ };
  assign celloutsig_0_16z = ~ { celloutsig_0_15z[2:1], celloutsig_0_13z };
  assign celloutsig_0_17z = ~ { celloutsig_0_14z[5:3], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z, _00_, celloutsig_0_15z, _02_, _01_ };
  assign celloutsig_0_19z = ~ in_data[91:70];
  assign celloutsig_1_5z = ~ { in_data[169:150], celloutsig_1_4z };
  assign celloutsig_1_6z = ~ in_data[184:166];
  assign celloutsig_1_15z = celloutsig_1_8z[12:6] - celloutsig_1_5z[23:17];
  assign celloutsig_0_15z = _00_[3:1] - celloutsig_0_14z[4:2];
  assign celloutsig_1_8z = celloutsig_1_2z[12:0] - { celloutsig_1_6z[14:8], celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_2z[6:4], celloutsig_1_16z } ^ { celloutsig_1_0z[8:2], celloutsig_1_3z };
  assign celloutsig_0_14z = celloutsig_0_7z[8:2] ^ { celloutsig_0_10z[2:0], _00_ };
  assign celloutsig_1_0z = in_data[146:138] ^ in_data[117:109];
  assign celloutsig_1_2z = { celloutsig_1_1z[6:1], celloutsig_1_1z } ^ in_data[134:121];
  assign celloutsig_1_4z = in_data[112:107] ^ celloutsig_1_1z[5:0];
  assign { out_data[136:128], out_data[110:96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z[34:3], celloutsig_0_21z };
endmodule
