--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf mimas.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "vga_clk/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "vga_clk/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: vga_clk/dcm_sp_inst/CLKIN
  Logical resource: vga_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: vga_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: vga_clk/dcm_sp_inst/CLKIN
  Logical resource: vga_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: vga_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: vga_clk/dcm_sp_inst/CLKIN
  Logical resource: vga_clk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: vga_clk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "vga_clk/clkfx" derived from  NET 
"vga_clk/clkin1" PERIOD = 10 ns HIGH 50%;  divided by 3.25 to 3.077 nS and duty 
cycle corrected to HIGH 1.538 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

Paths for end point CLK_VGA_DIV2 (SLICE_X12Y33.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_VGA_DIV2_1 (FF)
  Destination:          CLK_VGA_DIV2 (FF)
  Requirement:          3.076ns
  Data Path Delay:      2.152ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_VGA rising at 0.000ns
  Destination Clock:    CLK_VGA rising at 3.076ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_VGA_DIV2_1 to CLK_VGA_DIV2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   CLK_VGA_DIV2_1
                                                       CLK_VGA_DIV2_1
    SLICE_X12Y33.A5      net (fanout=1)        0.456   CLK_VGA_DIV2_1
    SLICE_X12Y33.A       Tilo                  0.254   CLK_VGA_DIV2_1
                                                       CLK_VGA_DIV2_rstpot1_INV_0
    SLICE_X12Y33.A2      net (fanout=1)        0.717   CLK_VGA_DIV2_rstpot
    SLICE_X12Y33.CLK     Tas                   0.200   CLK_VGA_DIV2_1
                                                       CLK_VGA_DIV2_rstpot_rt
                                                       CLK_VGA_DIV2
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (0.979ns logic, 1.173ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point CLK_VGA_DIV2_1 (SLICE_X12Y33.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_VGA_DIV2_1 (FF)
  Destination:          CLK_VGA_DIV2_1 (FF)
  Requirement:          3.076ns
  Data Path Delay:      1.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_VGA rising at 0.000ns
  Destination Clock:    CLK_VGA rising at 3.076ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_VGA_DIV2_1 to CLK_VGA_DIV2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   CLK_VGA_DIV2_1
                                                       CLK_VGA_DIV2_1
    SLICE_X12Y33.A5      net (fanout=1)        0.456   CLK_VGA_DIV2_1
    SLICE_X12Y33.CLK     Tas                   0.339   CLK_VGA_DIV2_1
                                                       CLK_VGA_DIV2_rstpot1_INV_0
                                                       CLK_VGA_DIV2_1
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.864ns logic, 0.456ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "vga_clk/clkfx" derived from
 NET "vga_clk/clkin1" PERIOD = 10 ns HIGH 50%;
 divided by 3.25 to 3.077 nS and duty cycle corrected to HIGH 1.538 nS 

--------------------------------------------------------------------------------

Paths for end point CLK_VGA_DIV2_1 (SLICE_X12Y33.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLK_VGA_DIV2_1 (FF)
  Destination:          CLK_VGA_DIV2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_VGA rising at 0.000ns
  Destination Clock:    CLK_VGA rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLK_VGA_DIV2_1 to CLK_VGA_DIV2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.234   CLK_VGA_DIV2_1
                                                       CLK_VGA_DIV2_1
    SLICE_X12Y33.A5      net (fanout=1)        0.199   CLK_VGA_DIV2_1
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.197   CLK_VGA_DIV2_1
                                                       CLK_VGA_DIV2_rstpot1_INV_0
                                                       CLK_VGA_DIV2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.431ns logic, 0.199ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point CLK_VGA_DIV2 (SLICE_X12Y33.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLK_VGA_DIV2_1 (FF)
  Destination:          CLK_VGA_DIV2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.084ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_VGA rising at 0.000ns
  Destination Clock:    CLK_VGA rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLK_VGA_DIV2_1 to CLK_VGA_DIV2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.234   CLK_VGA_DIV2_1
                                                       CLK_VGA_DIV2_1
    SLICE_X12Y33.A5      net (fanout=1)        0.199   CLK_VGA_DIV2_1
    SLICE_X12Y33.A       Tilo                  0.156   CLK_VGA_DIV2_1
                                                       CLK_VGA_DIV2_rstpot1_INV_0
    SLICE_X12Y33.A2      net (fanout=1)        0.364   CLK_VGA_DIV2_rstpot
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.131   CLK_VGA_DIV2_1
                                                       CLK_VGA_DIV2_rstpot_rt
                                                       CLK_VGA_DIV2
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (0.521ns logic, 0.563ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "vga_clk/clkfx" derived from
 NET "vga_clk/clkin1" PERIOD = 10 ns HIGH 50%;
 divided by 3.25 to 3.077 nS and duty cycle corrected to HIGH 1.538 nS 

--------------------------------------------------------------------------------
Slack: 0.076ns (period - min period limit)
  Period: 3.076ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: vga_clk/dcm_sp_inst/CLKFX
  Logical resource: vga_clk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: vga_clk/clkfx
--------------------------------------------------------------------------------
Slack: 0.410ns (period - min period limit)
  Period: 3.076ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: vga_clk/clkout1_buf/I0
  Logical resource: vga_clk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: vga_clk/clkfx
--------------------------------------------------------------------------------
Slack: 2.596ns (period - min period limit)
  Period: 3.076ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CLK_VGA_DIV2_1/CLK
  Logical resource: CLK_VGA_DIV2/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: CLK_VGA
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for vga_clk/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|vga_clk/clkin1                 |     10.000ns|      5.340ns|      9.750ns|            0|            0|            0|            2|
| vga_clk/clkfx                 |      3.077ns|      3.000ns|          N/A|            0|            0|            2|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    2.318|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2 paths, 0 nets, and 9 connections

Design statistics:
   Minimum period:   5.340ns{1}   (Maximum frequency: 187.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 23 22:08:59 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



