example-0: 
// Design a 64-bit arithmetic shift register, with synchronous load. 
// The shifter can shift both left and right, and by 1 or 8 bit positions, selected by amount.
module advshift(input clk,
input load,
input ena,
input [1:0] amount,
input [63:0] data,
output reg [63:0] q); 
// when load is high, assign data[63:0] to shift register q.
// if ena is high, shift q.
// amount: Chooses which direction and how much to shift.
// 2'b00: shift left by 1 bit.
// 2'b01: shift left by 8 bits.
// 2'b10: shift right by 1 bit.
// 2'b11: shift right by 8 bits.



// The shift register is loaded with data[63:0] on the rising edge of load.
// The shift register is shifted on the falling edge of ena.
// The shift register is shifted by amount[1:0]*8, where amount[1:0] is the value of ena.
// The shift register is shifted by amount[1:0]*1 if amount[1:0] is 0.
// The shift register is shifted by amount[1:0]*8 if amount[1:0] is 1.
// The shift register is shifted by amount[1:0]*1 if amount[1:0] is 2.
// The shift register is shifted by amount[1:0]*8 if amount[1:0] is 3.
// The shift register is shifted by amount[1:0]*1 if amount[1:0] is 4.
//
================================================================
example-1: 
// Design a 64-bit arithmetic shift register, with synchronous load. 
// The shifter can shift both left and right, and by 1 or 8 bit positions, selected by amount.
module advshift(input clk,
input load,
input ena,
input [1:0] amount,
input [63:0] data,
output reg [63:0] q); 
// when load is high, assign data[63:0] to shift register q.
// if ena is high, shift q.
// amount: Chooses which direction and how much to shift.
// 2'b00: shift left by 1 bit.
// 2'b01: shift left by 8 bits.
// 2'b10: shift right by 1 bit.
// 2'b11: shift right by 8 bits.


// This is the register that is shifted.
reg q;

// This is the register that is loaded.
reg load;

// This is the enable signal.
reg ena;

// This is the shift amount.
reg amount;

// This is the shift register data.
reg data;

// This is the output of the register.
reg q_out;

always @(posedge clk)
begin
    if (ena) begin
        // Shift left by 1 bit.
        if (amount == 0) begin
            q <= data[63:0];
        end else begin
            q <= data[63:0] << 1;
        end
        // Shift right by 1 bit.
        if (amount == 1) begin
            q <= data[63:0] >> 1;
        end else begin
            q <= data[63:0
================================================================
example-2: 
// Design a 64-bit arithmetic shift register, with synchronous load. 
// The shifter can shift both left and right, and by 1 or 8 bit positions, selected by amount.
module advshift(input clk,
input load,
input ena,
input [1:0] amount,
input [63:0] data,
output reg [63:0] q); 
// when load is high, assign data[63:0] to shift register q.
// if ena is high, shift q.
// amount: Chooses which direction and how much to shift.
// 2'b00: shift left by 1 bit.
// 2'b01: shift left by 8 bits.
// 2'b10: shift right by 1 bit.
// 2'b11: shift right by 8 bits.


assign q = {63,62,61,60,59,58,57,56,55,54,53,52,51,50,49,48,47,46,45,44,43,42,41,40,39,38,37,36,35,34,33,32,31,30,29,28,27,26,25,24,23,22,21,20,19,18,17,16,15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0};

always @(posedge clk)
  if (ena)
    q <= data;

always @(posedge clk)
  if (ena)
    if (amount[1])
      q[63] <= data[63];
    else
      q[63]
================================================================
