<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun May 25 11:42:32 2025" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys-a7-100t:part0:1.3" DEVICE="7a100t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_devider_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Hsynq_0" SIGIS="undef" SIGNAME="top_0_Hsynq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="top_0" PORT="Hsynq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="Green_0" RIGHT="0" SIGIS="undef" SIGNAME="top_0_Green">
      <CONNECTIONS>
        <CONNECTION INSTANCE="top_0" PORT="Green"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="Red_0" RIGHT="0" SIGIS="undef" SIGNAME="top_0_Red">
      <CONNECTIONS>
        <CONNECTION INSTANCE="top_0" PORT="Red"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Vsynq_0" SIGIS="undef" SIGNAME="top_0_Vsynq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="top_0" PORT="Vsynq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="Blue_0" RIGHT="0" SIGIS="undef" SIGNAME="top_0_Blue">
      <CONNECTIONS>
        <CONNECTION INSTANCE="top_0" PORT="Blue"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cntl_0" SIGIS="undef" SIGNAME="External_Ports_cntl_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="top_0" PORT="cntl"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/clock_devider_0" HWVERSION="1.0" INSTANCE="clock_devider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_devider" VLNV="xilinx.com:module_ref:clock_devider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="div_value" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clock_devider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="divided_clk" SIGIS="clk" SIGNAME="clock_devider_0_divided_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_0" PORT="pixel_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/top_0" HWVERSION="1.0" INSTANCE="top_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="top" VLNV="xilinx.com:module_ref:top:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_top_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="pixel_clk" SIGIS="clk" SIGNAME="clock_devider_0_divided_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_devider_0" PORT="divided_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cntl" SIGIS="undef" SIGNAME="External_Ports_cntl_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cntl_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Hsynq" SIGIS="undef" SIGNAME="top_0_Hsynq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Hsynq_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Vsynq" SIGIS="undef" SIGNAME="top_0_Vsynq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Vsynq_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Red" RIGHT="0" SIGIS="undef" SIGNAME="top_0_Red">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Red_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Green" RIGHT="0" SIGIS="undef" SIGNAME="top_0_Green">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Green_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Blue" RIGHT="0" SIGIS="undef" SIGNAME="top_0_Blue">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Blue_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
