[submodule "verilog/rtl/riscv-jedro-1"]
	path = verilog/rtl/riscv-jedro-1
	url = https://github.com/jurevreca12/riscv-jedro-1.git
