cr_pll_ops	,	V_31
__iomem	,	T_1
vmlfb_register_subsys	,	F_14
crvml_nearest_index	,	F_5
pci_read_config_dword	,	F_11
u32	,	T_2
PCI_VENDOR_ID_INTEL	,	V_22
cur_diff	,	V_9
vml_sys	,	V_1
vmlfb_unregister_subsys	,	F_16
iowrite32	,	F_2
crvml_nearest_clock	,	F_6
CRVML_REG_MCHBAR	,	V_28
clock_reg	,	V_3
index	,	V_13
cr_pll_init	,	F_8
diff	,	V_10
crvml_clocks	,	V_11
crvml_set_clock	,	F_7
mch_dev	,	V_21
crvml_sys_restore	,	F_1
pci_get_device	,	F_9
CRVML_REG_MCHEN	,	V_26
cr_pll_exit	,	F_15
crvml_num_clocks	,	V_12
clock_val	,	V_14
"Carillo Ranch failed to initialize vml_sys.\n"	,	L_3
mch_bar	,	V_29
CRVML_MCHMAP_SIZE	,	V_30
ENODEV	,	V_25
ioremap_nocache	,	F_13
iounmap	,	F_17
printk	,	F_10
CRVML_DEVICE_MCH	,	V_23
CRVML_CLOCK_MASK	,	V_16
sys	,	V_2
"Could not find Carillo Ranch MCH device.\n"	,	L_1
crvml_clock_bits	,	V_17
CRVML_CLOCK_SHIFT	,	V_18
crvml_sys_save	,	F_4
err	,	V_19
i	,	V_7
cur_index	,	V_8
ioread32	,	F_3
EINVAL	,	V_15
saved_clock	,	V_6
KERN_ERR	,	V_24
pci_dev_put	,	F_12
__init	,	T_3
__exit	,	T_4
dev_en	,	V_20
"Carillo Ranch MCH device was not enabled.\n"	,	L_2
mch_regs_base	,	V_4
CRVML_MCHEN_BIT	,	V_27
CRVML_REG_CLOCK	,	V_5
