|vga_top
clk => clk.IN7
rst_n => rst_n.IN7
uart_rx => uart_rx.IN1
uart_tx << tx:tx_u3.uart_tx
sig_in => sig_in.IN1
sig_in1 => sig_in1.IN1
VGA_CLK << vga_drive:vga_drive.VGA_CLK
VGA_BLANK_N << vga_drive:vga_drive.VGA_BLANK_N
VGA_SYNC_N << vga_drive:vga_drive.VGA_SYNC_N
VGA_R[0] << vga_drive:vga_drive.VGA_R
VGA_R[1] << vga_drive:vga_drive.VGA_R
VGA_R[2] << vga_drive:vga_drive.VGA_R
VGA_R[3] << vga_drive:vga_drive.VGA_R
VGA_R[4] << vga_drive:vga_drive.VGA_R
VGA_R[5] << vga_drive:vga_drive.VGA_R
VGA_R[6] << vga_drive:vga_drive.VGA_R
VGA_R[7] << vga_drive:vga_drive.VGA_R
VGA_B[0] << vga_drive:vga_drive.VGA_B
VGA_B[1] << vga_drive:vga_drive.VGA_B
VGA_B[2] << vga_drive:vga_drive.VGA_B
VGA_B[3] << vga_drive:vga_drive.VGA_B
VGA_B[4] << vga_drive:vga_drive.VGA_B
VGA_B[5] << vga_drive:vga_drive.VGA_B
VGA_B[6] << vga_drive:vga_drive.VGA_B
VGA_B[7] << vga_drive:vga_drive.VGA_B
VGA_G[0] << vga_drive:vga_drive.VGA_G
VGA_G[1] << vga_drive:vga_drive.VGA_G
VGA_G[2] << vga_drive:vga_drive.VGA_G
VGA_G[3] << vga_drive:vga_drive.VGA_G
VGA_G[4] << vga_drive:vga_drive.VGA_G
VGA_G[5] << vga_drive:vga_drive.VGA_G
VGA_G[6] << vga_drive:vga_drive.VGA_G
VGA_G[7] << vga_drive:vga_drive.VGA_G
VGA_HS << vga_drive:vga_drive.VGA_HS
VGA_VS << vga_drive:vga_drive.VGA_VS


|vga_top|dds:dds_inst_u1
clk => clk.IN2
rst_n => fcnt[0].ACLR
rst_n => fcnt[1].ACLR
rst_n => fcnt[2].ACLR
rst_n => fcnt[3].ACLR
rst_n => fcnt[4].ACLR
rst_n => fcnt[5].ACLR
rst_n => fcnt[6].ACLR
rst_n => fcnt[7].ACLR
rst_n => fcnt[8].ACLR
rst_n => fcnt[9].ACLR
rst_n => fcnt[10].ACLR
rst_n => fcnt[11].ACLR
rst_n => fcnt[12].ACLR
rst_n => fcnt[13].ACLR
rst_n => fcnt[14].ACLR
rst_n => fcnt[15].ACLR
rst_n => fcnt[16].ACLR
rst_n => fcnt[17].ACLR
rst_n => fcnt[18].ACLR
rst_n => fcnt[19].ACLR
rst_n => fcnt[20].ACLR
rst_n => fcnt[21].ACLR
rst_n => fcnt[22].ACLR
rst_n => fcnt[23].ACLR
rst_n => fcnt[24].ACLR
rst_n => fcnt[25].ACLR
rst_n => fcnt[26].ACLR
rst_n => fcnt[27].ACLR
rst_n => fcnt[28].ACLR
rst_n => fcnt[29].ACLR
rst_n => fcnt[30].ACLR
rst_n => fcnt[31].ACLR
rst_n => rom_sin_addr_b[0].ACLR
rst_n => rom_sin_addr_b[1].ACLR
rst_n => rom_sin_addr_b[2].ACLR
rst_n => rom_sin_addr_b[3].ACLR
rst_n => rom_sin_addr_b[4].ACLR
rst_n => rom_sin_addr_b[5].ACLR
rst_n => rom_sin_addr_b[6].ACLR
rst_n => rom_sin_addr_b[7].ACLR
rst_n => rom_sin_addr_b[8].ACLR
rst_n => rom_sin_addr_b[9].ACLR
rst_n => rom_sin_addr_b[10].ACLR
rst_n => rom_sin_addr_b[11].ACLR
rst_n => rom_sin_addr_a[0].ACLR
rst_n => rom_sin_addr_a[1].ACLR
rst_n => rom_sin_addr_a[2].ACLR
rst_n => rom_sin_addr_a[3].ACLR
rst_n => rom_sin_addr_a[4].ACLR
rst_n => rom_sin_addr_a[5].ACLR
rst_n => rom_sin_addr_a[6].ACLR
rst_n => rom_sin_addr_a[7].ACLR
rst_n => rom_sin_addr_a[8].ACLR
rst_n => rom_sin_addr_a[9].ACLR
rst_n => rom_sin_addr_a[10].ACLR
rst_n => rom_sin_addr_a[11].ACLR
da_out_a[0] <= sin_rom:sin_rom_inst_a.q
da_out_a[1] <= sin_rom:sin_rom_inst_a.q
da_out_a[2] <= sin_rom:sin_rom_inst_a.q
da_out_a[3] <= sin_rom:sin_rom_inst_a.q
da_out_a[4] <= sin_rom:sin_rom_inst_a.q
da_out_a[5] <= sin_rom:sin_rom_inst_a.q
da_out_a[6] <= sin_rom:sin_rom_inst_a.q
da_out_a[7] <= sin_rom:sin_rom_inst_a.q
da_out_a[8] <= sin_rom:sin_rom_inst_a.q
da_out_a[9] <= sin_rom:sin_rom_inst_a.q
da_out_a[10] <= sin_rom:sin_rom_inst_a.q
da_out_a[11] <= sin_rom:sin_rom_inst_a.q
da_out_b[0] <= sin_rom:sin_rom_inst_b.q
da_out_b[1] <= sin_rom:sin_rom_inst_b.q
da_out_b[2] <= sin_rom:sin_rom_inst_b.q
da_out_b[3] <= sin_rom:sin_rom_inst_b.q
da_out_b[4] <= sin_rom:sin_rom_inst_b.q
da_out_b[5] <= sin_rom:sin_rom_inst_b.q
da_out_b[6] <= sin_rom:sin_rom_inst_b.q
da_out_b[7] <= sin_rom:sin_rom_inst_b.q
da_out_b[8] <= sin_rom:sin_rom_inst_b.q
da_out_b[9] <= sin_rom:sin_rom_inst_b.q
da_out_b[10] <= sin_rom:sin_rom_inst_b.q
da_out_b[11] <= sin_rom:sin_rom_inst_b.q
fword_a[0] => Add0.IN32
fword_a[1] => Add0.IN31
fword_a[2] => Add0.IN30
fword_a[3] => Add0.IN29
fword_a[4] => Add0.IN28
fword_a[5] => Add0.IN27
fword_a[6] => Add0.IN26
fword_a[7] => Add0.IN25
fword_a[8] => Add0.IN24
fword_a[9] => Add0.IN23
fword_a[10] => Add0.IN22
fword_a[11] => Add0.IN21
fword_a[12] => Add0.IN20
fword_a[13] => Add0.IN19
fword_a[14] => Add0.IN18
fword_a[15] => Add0.IN17
fword_a[16] => Add0.IN16
fword_a[17] => Add0.IN15
fword_a[18] => Add0.IN14
fword_a[19] => Add0.IN13
fword_a[20] => Add0.IN12
fword_a[21] => Add0.IN11
fword_a[22] => Add0.IN10
fword_a[23] => Add0.IN9
fword_a[24] => Add0.IN8
fword_a[25] => Add0.IN7
fword_a[26] => Add0.IN6
fword_a[27] => Add0.IN5
fword_a[28] => Add0.IN4
fword_a[29] => Add0.IN3
fword_a[30] => Add0.IN2
fword_a[31] => Add0.IN1
pword_a[0] => Add1.IN12
pword_a[1] => Add1.IN11
pword_a[2] => Add1.IN10
pword_a[3] => Add1.IN9
pword_a[4] => Add1.IN8
pword_a[5] => Add1.IN7
pword_a[6] => Add1.IN6
pword_a[7] => Add1.IN5
pword_a[8] => Add1.IN4
pword_a[9] => Add1.IN3
pword_a[10] => Add1.IN2
pword_a[11] => Add1.IN1


|vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_a
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_69f1:auto_generated.address_a[0]
address_a[1] => altsyncram_69f1:auto_generated.address_a[1]
address_a[2] => altsyncram_69f1:auto_generated.address_a[2]
address_a[3] => altsyncram_69f1:auto_generated.address_a[3]
address_a[4] => altsyncram_69f1:auto_generated.address_a[4]
address_a[5] => altsyncram_69f1:auto_generated.address_a[5]
address_a[6] => altsyncram_69f1:auto_generated.address_a[6]
address_a[7] => altsyncram_69f1:auto_generated.address_a[7]
address_a[8] => altsyncram_69f1:auto_generated.address_a[8]
address_a[9] => altsyncram_69f1:auto_generated.address_a[9]
address_a[10] => altsyncram_69f1:auto_generated.address_a[10]
address_a[11] => altsyncram_69f1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_69f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_69f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_69f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_69f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_69f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_69f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_69f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_69f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_69f1:auto_generated.q_a[7]
q_a[8] <= altsyncram_69f1:auto_generated.q_a[8]
q_a[9] <= altsyncram_69f1:auto_generated.q_a[9]
q_a[10] <= altsyncram_69f1:auto_generated.q_a[10]
q_a[11] <= altsyncram_69f1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_a|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_b
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_69f1:auto_generated.address_a[0]
address_a[1] => altsyncram_69f1:auto_generated.address_a[1]
address_a[2] => altsyncram_69f1:auto_generated.address_a[2]
address_a[3] => altsyncram_69f1:auto_generated.address_a[3]
address_a[4] => altsyncram_69f1:auto_generated.address_a[4]
address_a[5] => altsyncram_69f1:auto_generated.address_a[5]
address_a[6] => altsyncram_69f1:auto_generated.address_a[6]
address_a[7] => altsyncram_69f1:auto_generated.address_a[7]
address_a[8] => altsyncram_69f1:auto_generated.address_a[8]
address_a[9] => altsyncram_69f1:auto_generated.address_a[9]
address_a[10] => altsyncram_69f1:auto_generated.address_a[10]
address_a[11] => altsyncram_69f1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_69f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_69f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_69f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_69f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_69f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_69f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_69f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_69f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_69f1:auto_generated.q_a[7]
q_a[8] <= altsyncram_69f1:auto_generated.q_a[8]
q_a[9] <= altsyncram_69f1:auto_generated.q_a[9]
q_a[10] <= altsyncram_69f1:auto_generated.q_a[10]
q_a[11] <= altsyncram_69f1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|dds:dds_inst_u1|sin_rom:sin_rom_inst_b|altsyncram:altsyncram_component|altsyncram_69f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|vga_top|key_control:key_control_u2
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
fword[0] <= div_48_32:div_48_32_inst.quotient
fword[1] <= div_48_32:div_48_32_inst.quotient
fword[2] <= div_48_32:div_48_32_inst.quotient
fword[3] <= div_48_32:div_48_32_inst.quotient
fword[4] <= div_48_32:div_48_32_inst.quotient
fword[5] <= div_48_32:div_48_32_inst.quotient
fword[6] <= div_48_32:div_48_32_inst.quotient
fword[7] <= div_48_32:div_48_32_inst.quotient
fword[8] <= div_48_32:div_48_32_inst.quotient
fword[9] <= div_48_32:div_48_32_inst.quotient
fword[10] <= div_48_32:div_48_32_inst.quotient
fword[11] <= div_48_32:div_48_32_inst.quotient
fword[12] <= div_48_32:div_48_32_inst.quotient
fword[13] <= div_48_32:div_48_32_inst.quotient
fword[14] <= div_48_32:div_48_32_inst.quotient
fword[15] <= div_48_32:div_48_32_inst.quotient
fword[16] <= div_48_32:div_48_32_inst.quotient
fword[17] <= div_48_32:div_48_32_inst.quotient
fword[18] <= div_48_32:div_48_32_inst.quotient
fword[19] <= div_48_32:div_48_32_inst.quotient
fword[20] <= div_48_32:div_48_32_inst.quotient
fword[21] <= div_48_32:div_48_32_inst.quotient
fword[22] <= div_48_32:div_48_32_inst.quotient
fword[23] <= div_48_32:div_48_32_inst.quotient
fword[24] <= div_48_32:div_48_32_inst.quotient
fword[25] <= div_48_32:div_48_32_inst.quotient
fword[26] <= div_48_32:div_48_32_inst.quotient
fword[27] <= div_48_32:div_48_32_inst.quotient
fword[28] <= div_48_32:div_48_32_inst.quotient
fword[29] <= div_48_32:div_48_32_inst.quotient
fword[30] <= div_48_32:div_48_32_inst.quotient
fword[31] <= div_48_32:div_48_32_inst.quotient
pword[0] <= div_28_9:div_28_9_inst.quotient
pword[1] <= div_28_9:div_28_9_inst.quotient
pword[2] <= div_28_9:div_28_9_inst.quotient
pword[3] <= div_28_9:div_28_9_inst.quotient
pword[4] <= div_28_9:div_28_9_inst.quotient
pword[5] <= div_28_9:div_28_9_inst.quotient
pword[6] <= div_28_9:div_28_9_inst.quotient
pword[7] <= div_28_9:div_28_9_inst.quotient
pword[8] <= div_28_9:div_28_9_inst.quotient
pword[9] <= div_28_9:div_28_9_inst.quotient
pword[10] <= div_28_9:div_28_9_inst.quotient
pword[11] <= div_28_9:div_28_9_inst.quotient
fout[0] => f_result[32].IN1
fout[1] => f_result[33].IN1
fout[2] => f_result[34].IN1
fout[3] => f_result[35].IN1
fout[4] => f_result[36].IN1
fout[5] => f_result[37].IN1
fout[6] => f_result[38].IN1
fout[7] => f_result[39].IN1
fout[8] => f_result[40].IN1
fout[9] => f_result[41].IN1
fout[10] => f_result[42].IN1
fout[11] => f_result[43].IN1
fout[12] => f_result[44].IN1
fout[13] => f_result[45].IN1
fout[14] => f_result[46].IN1
fout[15] => f_result[47].IN1
pout[0] => p_result[12].IN1
pout[1] => p_result[13].IN1
pout[2] => p_result[14].IN1
pout[3] => p_result[15].IN1
pout[4] => p_result[16].IN1
pout[5] => p_result[17].IN1
pout[6] => p_result[18].IN1
pout[7] => p_result[19].IN1
pout[8] => p_result[20].IN1
pout[9] => p_result[21].IN1
pout[10] => p_result[22].IN1
pout[11] => p_result[23].IN1
pout[12] => p_result[24].IN1
pout[13] => p_result[25].IN1
pout[14] => p_result[26].IN1
pout[15] => p_result[27].IN1


|vga_top|key_control:key_control_u2|div_48_32:div_48_32_inst
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
denom[8] => denom[8].IN1
denom[9] => denom[9].IN1
denom[10] => denom[10].IN1
denom[11] => denom[11].IN1
denom[12] => denom[12].IN1
denom[13] => denom[13].IN1
denom[14] => denom[14].IN1
denom[15] => denom[15].IN1
denom[16] => denom[16].IN1
denom[17] => denom[17].IN1
denom[18] => denom[18].IN1
denom[19] => denom[19].IN1
denom[20] => denom[20].IN1
denom[21] => denom[21].IN1
denom[22] => denom[22].IN1
denom[23] => denom[23].IN1
denom[24] => denom[24].IN1
denom[25] => denom[25].IN1
denom[26] => denom[26].IN1
denom[27] => denom[27].IN1
denom[28] => denom[28].IN1
denom[29] => denom[29].IN1
denom[30] => denom[30].IN1
denom[31] => denom[31].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
numer[16] => numer[16].IN1
numer[17] => numer[17].IN1
numer[18] => numer[18].IN1
numer[19] => numer[19].IN1
numer[20] => numer[20].IN1
numer[21] => numer[21].IN1
numer[22] => numer[22].IN1
numer[23] => numer[23].IN1
numer[24] => numer[24].IN1
numer[25] => numer[25].IN1
numer[26] => numer[26].IN1
numer[27] => numer[27].IN1
numer[28] => numer[28].IN1
numer[29] => numer[29].IN1
numer[30] => numer[30].IN1
numer[31] => numer[31].IN1
numer[32] => numer[32].IN1
numer[33] => numer[33].IN1
numer[34] => numer[34].IN1
numer[35] => numer[35].IN1
numer[36] => numer[36].IN1
numer[37] => numer[37].IN1
numer[38] => numer[38].IN1
numer[39] => numer[39].IN1
numer[40] => numer[40].IN1
numer[41] => numer[41].IN1
numer[42] => numer[42].IN1
numer[43] => numer[43].IN1
numer[44] => numer[44].IN1
numer[45] => numer[45].IN1
numer[46] => numer[46].IN1
numer[47] => numer[47].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[24] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[25] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[26] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[27] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[28] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[29] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[30] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[31] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[32] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[33] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[34] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[35] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[36] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[37] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[38] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[39] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[40] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[41] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[42] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[43] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[44] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[45] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[46] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[47] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain
remain[9] <= lpm_divide:LPM_DIVIDE_component.remain
remain[10] <= lpm_divide:LPM_DIVIDE_component.remain
remain[11] <= lpm_divide:LPM_DIVIDE_component.remain
remain[12] <= lpm_divide:LPM_DIVIDE_component.remain
remain[13] <= lpm_divide:LPM_DIVIDE_component.remain
remain[14] <= lpm_divide:LPM_DIVIDE_component.remain
remain[15] <= lpm_divide:LPM_DIVIDE_component.remain
remain[16] <= lpm_divide:LPM_DIVIDE_component.remain
remain[17] <= lpm_divide:LPM_DIVIDE_component.remain
remain[18] <= lpm_divide:LPM_DIVIDE_component.remain
remain[19] <= lpm_divide:LPM_DIVIDE_component.remain
remain[20] <= lpm_divide:LPM_DIVIDE_component.remain
remain[21] <= lpm_divide:LPM_DIVIDE_component.remain
remain[22] <= lpm_divide:LPM_DIVIDE_component.remain
remain[23] <= lpm_divide:LPM_DIVIDE_component.remain
remain[24] <= lpm_divide:LPM_DIVIDE_component.remain
remain[25] <= lpm_divide:LPM_DIVIDE_component.remain
remain[26] <= lpm_divide:LPM_DIVIDE_component.remain
remain[27] <= lpm_divide:LPM_DIVIDE_component.remain
remain[28] <= lpm_divide:LPM_DIVIDE_component.remain
remain[29] <= lpm_divide:LPM_DIVIDE_component.remain
remain[30] <= lpm_divide:LPM_DIVIDE_component.remain
remain[31] <= lpm_divide:LPM_DIVIDE_component.remain


|vga_top|key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_lhs:auto_generated.numer[0]
numer[1] => lpm_divide_lhs:auto_generated.numer[1]
numer[2] => lpm_divide_lhs:auto_generated.numer[2]
numer[3] => lpm_divide_lhs:auto_generated.numer[3]
numer[4] => lpm_divide_lhs:auto_generated.numer[4]
numer[5] => lpm_divide_lhs:auto_generated.numer[5]
numer[6] => lpm_divide_lhs:auto_generated.numer[6]
numer[7] => lpm_divide_lhs:auto_generated.numer[7]
numer[8] => lpm_divide_lhs:auto_generated.numer[8]
numer[9] => lpm_divide_lhs:auto_generated.numer[9]
numer[10] => lpm_divide_lhs:auto_generated.numer[10]
numer[11] => lpm_divide_lhs:auto_generated.numer[11]
numer[12] => lpm_divide_lhs:auto_generated.numer[12]
numer[13] => lpm_divide_lhs:auto_generated.numer[13]
numer[14] => lpm_divide_lhs:auto_generated.numer[14]
numer[15] => lpm_divide_lhs:auto_generated.numer[15]
numer[16] => lpm_divide_lhs:auto_generated.numer[16]
numer[17] => lpm_divide_lhs:auto_generated.numer[17]
numer[18] => lpm_divide_lhs:auto_generated.numer[18]
numer[19] => lpm_divide_lhs:auto_generated.numer[19]
numer[20] => lpm_divide_lhs:auto_generated.numer[20]
numer[21] => lpm_divide_lhs:auto_generated.numer[21]
numer[22] => lpm_divide_lhs:auto_generated.numer[22]
numer[23] => lpm_divide_lhs:auto_generated.numer[23]
numer[24] => lpm_divide_lhs:auto_generated.numer[24]
numer[25] => lpm_divide_lhs:auto_generated.numer[25]
numer[26] => lpm_divide_lhs:auto_generated.numer[26]
numer[27] => lpm_divide_lhs:auto_generated.numer[27]
numer[28] => lpm_divide_lhs:auto_generated.numer[28]
numer[29] => lpm_divide_lhs:auto_generated.numer[29]
numer[30] => lpm_divide_lhs:auto_generated.numer[30]
numer[31] => lpm_divide_lhs:auto_generated.numer[31]
numer[32] => lpm_divide_lhs:auto_generated.numer[32]
numer[33] => lpm_divide_lhs:auto_generated.numer[33]
numer[34] => lpm_divide_lhs:auto_generated.numer[34]
numer[35] => lpm_divide_lhs:auto_generated.numer[35]
numer[36] => lpm_divide_lhs:auto_generated.numer[36]
numer[37] => lpm_divide_lhs:auto_generated.numer[37]
numer[38] => lpm_divide_lhs:auto_generated.numer[38]
numer[39] => lpm_divide_lhs:auto_generated.numer[39]
numer[40] => lpm_divide_lhs:auto_generated.numer[40]
numer[41] => lpm_divide_lhs:auto_generated.numer[41]
numer[42] => lpm_divide_lhs:auto_generated.numer[42]
numer[43] => lpm_divide_lhs:auto_generated.numer[43]
numer[44] => lpm_divide_lhs:auto_generated.numer[44]
numer[45] => lpm_divide_lhs:auto_generated.numer[45]
numer[46] => lpm_divide_lhs:auto_generated.numer[46]
numer[47] => lpm_divide_lhs:auto_generated.numer[47]
denom[0] => lpm_divide_lhs:auto_generated.denom[0]
denom[1] => lpm_divide_lhs:auto_generated.denom[1]
denom[2] => lpm_divide_lhs:auto_generated.denom[2]
denom[3] => lpm_divide_lhs:auto_generated.denom[3]
denom[4] => lpm_divide_lhs:auto_generated.denom[4]
denom[5] => lpm_divide_lhs:auto_generated.denom[5]
denom[6] => lpm_divide_lhs:auto_generated.denom[6]
denom[7] => lpm_divide_lhs:auto_generated.denom[7]
denom[8] => lpm_divide_lhs:auto_generated.denom[8]
denom[9] => lpm_divide_lhs:auto_generated.denom[9]
denom[10] => lpm_divide_lhs:auto_generated.denom[10]
denom[11] => lpm_divide_lhs:auto_generated.denom[11]
denom[12] => lpm_divide_lhs:auto_generated.denom[12]
denom[13] => lpm_divide_lhs:auto_generated.denom[13]
denom[14] => lpm_divide_lhs:auto_generated.denom[14]
denom[15] => lpm_divide_lhs:auto_generated.denom[15]
denom[16] => lpm_divide_lhs:auto_generated.denom[16]
denom[17] => lpm_divide_lhs:auto_generated.denom[17]
denom[18] => lpm_divide_lhs:auto_generated.denom[18]
denom[19] => lpm_divide_lhs:auto_generated.denom[19]
denom[20] => lpm_divide_lhs:auto_generated.denom[20]
denom[21] => lpm_divide_lhs:auto_generated.denom[21]
denom[22] => lpm_divide_lhs:auto_generated.denom[22]
denom[23] => lpm_divide_lhs:auto_generated.denom[23]
denom[24] => lpm_divide_lhs:auto_generated.denom[24]
denom[25] => lpm_divide_lhs:auto_generated.denom[25]
denom[26] => lpm_divide_lhs:auto_generated.denom[26]
denom[27] => lpm_divide_lhs:auto_generated.denom[27]
denom[28] => lpm_divide_lhs:auto_generated.denom[28]
denom[29] => lpm_divide_lhs:auto_generated.denom[29]
denom[30] => lpm_divide_lhs:auto_generated.denom[30]
denom[31] => lpm_divide_lhs:auto_generated.denom[31]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_lhs:auto_generated.quotient[0]
quotient[1] <= lpm_divide_lhs:auto_generated.quotient[1]
quotient[2] <= lpm_divide_lhs:auto_generated.quotient[2]
quotient[3] <= lpm_divide_lhs:auto_generated.quotient[3]
quotient[4] <= lpm_divide_lhs:auto_generated.quotient[4]
quotient[5] <= lpm_divide_lhs:auto_generated.quotient[5]
quotient[6] <= lpm_divide_lhs:auto_generated.quotient[6]
quotient[7] <= lpm_divide_lhs:auto_generated.quotient[7]
quotient[8] <= lpm_divide_lhs:auto_generated.quotient[8]
quotient[9] <= lpm_divide_lhs:auto_generated.quotient[9]
quotient[10] <= lpm_divide_lhs:auto_generated.quotient[10]
quotient[11] <= lpm_divide_lhs:auto_generated.quotient[11]
quotient[12] <= lpm_divide_lhs:auto_generated.quotient[12]
quotient[13] <= lpm_divide_lhs:auto_generated.quotient[13]
quotient[14] <= lpm_divide_lhs:auto_generated.quotient[14]
quotient[15] <= lpm_divide_lhs:auto_generated.quotient[15]
quotient[16] <= lpm_divide_lhs:auto_generated.quotient[16]
quotient[17] <= lpm_divide_lhs:auto_generated.quotient[17]
quotient[18] <= lpm_divide_lhs:auto_generated.quotient[18]
quotient[19] <= lpm_divide_lhs:auto_generated.quotient[19]
quotient[20] <= lpm_divide_lhs:auto_generated.quotient[20]
quotient[21] <= lpm_divide_lhs:auto_generated.quotient[21]
quotient[22] <= lpm_divide_lhs:auto_generated.quotient[22]
quotient[23] <= lpm_divide_lhs:auto_generated.quotient[23]
quotient[24] <= lpm_divide_lhs:auto_generated.quotient[24]
quotient[25] <= lpm_divide_lhs:auto_generated.quotient[25]
quotient[26] <= lpm_divide_lhs:auto_generated.quotient[26]
quotient[27] <= lpm_divide_lhs:auto_generated.quotient[27]
quotient[28] <= lpm_divide_lhs:auto_generated.quotient[28]
quotient[29] <= lpm_divide_lhs:auto_generated.quotient[29]
quotient[30] <= lpm_divide_lhs:auto_generated.quotient[30]
quotient[31] <= lpm_divide_lhs:auto_generated.quotient[31]
quotient[32] <= lpm_divide_lhs:auto_generated.quotient[32]
quotient[33] <= lpm_divide_lhs:auto_generated.quotient[33]
quotient[34] <= lpm_divide_lhs:auto_generated.quotient[34]
quotient[35] <= lpm_divide_lhs:auto_generated.quotient[35]
quotient[36] <= lpm_divide_lhs:auto_generated.quotient[36]
quotient[37] <= lpm_divide_lhs:auto_generated.quotient[37]
quotient[38] <= lpm_divide_lhs:auto_generated.quotient[38]
quotient[39] <= lpm_divide_lhs:auto_generated.quotient[39]
quotient[40] <= lpm_divide_lhs:auto_generated.quotient[40]
quotient[41] <= lpm_divide_lhs:auto_generated.quotient[41]
quotient[42] <= lpm_divide_lhs:auto_generated.quotient[42]
quotient[43] <= lpm_divide_lhs:auto_generated.quotient[43]
quotient[44] <= lpm_divide_lhs:auto_generated.quotient[44]
quotient[45] <= lpm_divide_lhs:auto_generated.quotient[45]
quotient[46] <= lpm_divide_lhs:auto_generated.quotient[46]
quotient[47] <= lpm_divide_lhs:auto_generated.quotient[47]
remain[0] <= lpm_divide_lhs:auto_generated.remain[0]
remain[1] <= lpm_divide_lhs:auto_generated.remain[1]
remain[2] <= lpm_divide_lhs:auto_generated.remain[2]
remain[3] <= lpm_divide_lhs:auto_generated.remain[3]
remain[4] <= lpm_divide_lhs:auto_generated.remain[4]
remain[5] <= lpm_divide_lhs:auto_generated.remain[5]
remain[6] <= lpm_divide_lhs:auto_generated.remain[6]
remain[7] <= lpm_divide_lhs:auto_generated.remain[7]
remain[8] <= lpm_divide_lhs:auto_generated.remain[8]
remain[9] <= lpm_divide_lhs:auto_generated.remain[9]
remain[10] <= lpm_divide_lhs:auto_generated.remain[10]
remain[11] <= lpm_divide_lhs:auto_generated.remain[11]
remain[12] <= lpm_divide_lhs:auto_generated.remain[12]
remain[13] <= lpm_divide_lhs:auto_generated.remain[13]
remain[14] <= lpm_divide_lhs:auto_generated.remain[14]
remain[15] <= lpm_divide_lhs:auto_generated.remain[15]
remain[16] <= lpm_divide_lhs:auto_generated.remain[16]
remain[17] <= lpm_divide_lhs:auto_generated.remain[17]
remain[18] <= lpm_divide_lhs:auto_generated.remain[18]
remain[19] <= lpm_divide_lhs:auto_generated.remain[19]
remain[20] <= lpm_divide_lhs:auto_generated.remain[20]
remain[21] <= lpm_divide_lhs:auto_generated.remain[21]
remain[22] <= lpm_divide_lhs:auto_generated.remain[22]
remain[23] <= lpm_divide_lhs:auto_generated.remain[23]
remain[24] <= lpm_divide_lhs:auto_generated.remain[24]
remain[25] <= lpm_divide_lhs:auto_generated.remain[25]
remain[26] <= lpm_divide_lhs:auto_generated.remain[26]
remain[27] <= lpm_divide_lhs:auto_generated.remain[27]
remain[28] <= lpm_divide_lhs:auto_generated.remain[28]
remain[29] <= lpm_divide_lhs:auto_generated.remain[29]
remain[30] <= lpm_divide_lhs:auto_generated.remain[30]
remain[31] <= lpm_divide_lhs:auto_generated.remain[31]


|vga_top|key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_lhs:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_gnh:divider.denominator[0]
denom[1] => sign_div_unsign_gnh:divider.denominator[1]
denom[2] => sign_div_unsign_gnh:divider.denominator[2]
denom[3] => sign_div_unsign_gnh:divider.denominator[3]
denom[4] => sign_div_unsign_gnh:divider.denominator[4]
denom[5] => sign_div_unsign_gnh:divider.denominator[5]
denom[6] => sign_div_unsign_gnh:divider.denominator[6]
denom[7] => sign_div_unsign_gnh:divider.denominator[7]
denom[8] => sign_div_unsign_gnh:divider.denominator[8]
denom[9] => sign_div_unsign_gnh:divider.denominator[9]
denom[10] => sign_div_unsign_gnh:divider.denominator[10]
denom[11] => sign_div_unsign_gnh:divider.denominator[11]
denom[12] => sign_div_unsign_gnh:divider.denominator[12]
denom[13] => sign_div_unsign_gnh:divider.denominator[13]
denom[14] => sign_div_unsign_gnh:divider.denominator[14]
denom[15] => sign_div_unsign_gnh:divider.denominator[15]
denom[16] => sign_div_unsign_gnh:divider.denominator[16]
denom[17] => sign_div_unsign_gnh:divider.denominator[17]
denom[18] => sign_div_unsign_gnh:divider.denominator[18]
denom[19] => sign_div_unsign_gnh:divider.denominator[19]
denom[20] => sign_div_unsign_gnh:divider.denominator[20]
denom[21] => sign_div_unsign_gnh:divider.denominator[21]
denom[22] => sign_div_unsign_gnh:divider.denominator[22]
denom[23] => sign_div_unsign_gnh:divider.denominator[23]
denom[24] => sign_div_unsign_gnh:divider.denominator[24]
denom[25] => sign_div_unsign_gnh:divider.denominator[25]
denom[26] => sign_div_unsign_gnh:divider.denominator[26]
denom[27] => sign_div_unsign_gnh:divider.denominator[27]
denom[28] => sign_div_unsign_gnh:divider.denominator[28]
denom[29] => sign_div_unsign_gnh:divider.denominator[29]
denom[30] => sign_div_unsign_gnh:divider.denominator[30]
denom[31] => sign_div_unsign_gnh:divider.denominator[31]
numer[0] => sign_div_unsign_gnh:divider.numerator[0]
numer[1] => sign_div_unsign_gnh:divider.numerator[1]
numer[2] => sign_div_unsign_gnh:divider.numerator[2]
numer[3] => sign_div_unsign_gnh:divider.numerator[3]
numer[4] => sign_div_unsign_gnh:divider.numerator[4]
numer[5] => sign_div_unsign_gnh:divider.numerator[5]
numer[6] => sign_div_unsign_gnh:divider.numerator[6]
numer[7] => sign_div_unsign_gnh:divider.numerator[7]
numer[8] => sign_div_unsign_gnh:divider.numerator[8]
numer[9] => sign_div_unsign_gnh:divider.numerator[9]
numer[10] => sign_div_unsign_gnh:divider.numerator[10]
numer[11] => sign_div_unsign_gnh:divider.numerator[11]
numer[12] => sign_div_unsign_gnh:divider.numerator[12]
numer[13] => sign_div_unsign_gnh:divider.numerator[13]
numer[14] => sign_div_unsign_gnh:divider.numerator[14]
numer[15] => sign_div_unsign_gnh:divider.numerator[15]
numer[16] => sign_div_unsign_gnh:divider.numerator[16]
numer[17] => sign_div_unsign_gnh:divider.numerator[17]
numer[18] => sign_div_unsign_gnh:divider.numerator[18]
numer[19] => sign_div_unsign_gnh:divider.numerator[19]
numer[20] => sign_div_unsign_gnh:divider.numerator[20]
numer[21] => sign_div_unsign_gnh:divider.numerator[21]
numer[22] => sign_div_unsign_gnh:divider.numerator[22]
numer[23] => sign_div_unsign_gnh:divider.numerator[23]
numer[24] => sign_div_unsign_gnh:divider.numerator[24]
numer[25] => sign_div_unsign_gnh:divider.numerator[25]
numer[26] => sign_div_unsign_gnh:divider.numerator[26]
numer[27] => sign_div_unsign_gnh:divider.numerator[27]
numer[28] => sign_div_unsign_gnh:divider.numerator[28]
numer[29] => sign_div_unsign_gnh:divider.numerator[29]
numer[30] => sign_div_unsign_gnh:divider.numerator[30]
numer[31] => sign_div_unsign_gnh:divider.numerator[31]
numer[32] => sign_div_unsign_gnh:divider.numerator[32]
numer[33] => sign_div_unsign_gnh:divider.numerator[33]
numer[34] => sign_div_unsign_gnh:divider.numerator[34]
numer[35] => sign_div_unsign_gnh:divider.numerator[35]
numer[36] => sign_div_unsign_gnh:divider.numerator[36]
numer[37] => sign_div_unsign_gnh:divider.numerator[37]
numer[38] => sign_div_unsign_gnh:divider.numerator[38]
numer[39] => sign_div_unsign_gnh:divider.numerator[39]
numer[40] => sign_div_unsign_gnh:divider.numerator[40]
numer[41] => sign_div_unsign_gnh:divider.numerator[41]
numer[42] => sign_div_unsign_gnh:divider.numerator[42]
numer[43] => sign_div_unsign_gnh:divider.numerator[43]
numer[44] => sign_div_unsign_gnh:divider.numerator[44]
numer[45] => sign_div_unsign_gnh:divider.numerator[45]
numer[46] => sign_div_unsign_gnh:divider.numerator[46]
numer[47] => sign_div_unsign_gnh:divider.numerator[47]
quotient[0] <= sign_div_unsign_gnh:divider.quotient[0]
quotient[1] <= sign_div_unsign_gnh:divider.quotient[1]
quotient[2] <= sign_div_unsign_gnh:divider.quotient[2]
quotient[3] <= sign_div_unsign_gnh:divider.quotient[3]
quotient[4] <= sign_div_unsign_gnh:divider.quotient[4]
quotient[5] <= sign_div_unsign_gnh:divider.quotient[5]
quotient[6] <= sign_div_unsign_gnh:divider.quotient[6]
quotient[7] <= sign_div_unsign_gnh:divider.quotient[7]
quotient[8] <= sign_div_unsign_gnh:divider.quotient[8]
quotient[9] <= sign_div_unsign_gnh:divider.quotient[9]
quotient[10] <= sign_div_unsign_gnh:divider.quotient[10]
quotient[11] <= sign_div_unsign_gnh:divider.quotient[11]
quotient[12] <= sign_div_unsign_gnh:divider.quotient[12]
quotient[13] <= sign_div_unsign_gnh:divider.quotient[13]
quotient[14] <= sign_div_unsign_gnh:divider.quotient[14]
quotient[15] <= sign_div_unsign_gnh:divider.quotient[15]
quotient[16] <= sign_div_unsign_gnh:divider.quotient[16]
quotient[17] <= sign_div_unsign_gnh:divider.quotient[17]
quotient[18] <= sign_div_unsign_gnh:divider.quotient[18]
quotient[19] <= sign_div_unsign_gnh:divider.quotient[19]
quotient[20] <= sign_div_unsign_gnh:divider.quotient[20]
quotient[21] <= sign_div_unsign_gnh:divider.quotient[21]
quotient[22] <= sign_div_unsign_gnh:divider.quotient[22]
quotient[23] <= sign_div_unsign_gnh:divider.quotient[23]
quotient[24] <= sign_div_unsign_gnh:divider.quotient[24]
quotient[25] <= sign_div_unsign_gnh:divider.quotient[25]
quotient[26] <= sign_div_unsign_gnh:divider.quotient[26]
quotient[27] <= sign_div_unsign_gnh:divider.quotient[27]
quotient[28] <= sign_div_unsign_gnh:divider.quotient[28]
quotient[29] <= sign_div_unsign_gnh:divider.quotient[29]
quotient[30] <= sign_div_unsign_gnh:divider.quotient[30]
quotient[31] <= sign_div_unsign_gnh:divider.quotient[31]
quotient[32] <= sign_div_unsign_gnh:divider.quotient[32]
quotient[33] <= sign_div_unsign_gnh:divider.quotient[33]
quotient[34] <= sign_div_unsign_gnh:divider.quotient[34]
quotient[35] <= sign_div_unsign_gnh:divider.quotient[35]
quotient[36] <= sign_div_unsign_gnh:divider.quotient[36]
quotient[37] <= sign_div_unsign_gnh:divider.quotient[37]
quotient[38] <= sign_div_unsign_gnh:divider.quotient[38]
quotient[39] <= sign_div_unsign_gnh:divider.quotient[39]
quotient[40] <= sign_div_unsign_gnh:divider.quotient[40]
quotient[41] <= sign_div_unsign_gnh:divider.quotient[41]
quotient[42] <= sign_div_unsign_gnh:divider.quotient[42]
quotient[43] <= sign_div_unsign_gnh:divider.quotient[43]
quotient[44] <= sign_div_unsign_gnh:divider.quotient[44]
quotient[45] <= sign_div_unsign_gnh:divider.quotient[45]
quotient[46] <= sign_div_unsign_gnh:divider.quotient[46]
quotient[47] <= sign_div_unsign_gnh:divider.quotient[47]
remain[0] <= sign_div_unsign_gnh:divider.remainder[0]
remain[1] <= sign_div_unsign_gnh:divider.remainder[1]
remain[2] <= sign_div_unsign_gnh:divider.remainder[2]
remain[3] <= sign_div_unsign_gnh:divider.remainder[3]
remain[4] <= sign_div_unsign_gnh:divider.remainder[4]
remain[5] <= sign_div_unsign_gnh:divider.remainder[5]
remain[6] <= sign_div_unsign_gnh:divider.remainder[6]
remain[7] <= sign_div_unsign_gnh:divider.remainder[7]
remain[8] <= sign_div_unsign_gnh:divider.remainder[8]
remain[9] <= sign_div_unsign_gnh:divider.remainder[9]
remain[10] <= sign_div_unsign_gnh:divider.remainder[10]
remain[11] <= sign_div_unsign_gnh:divider.remainder[11]
remain[12] <= sign_div_unsign_gnh:divider.remainder[12]
remain[13] <= sign_div_unsign_gnh:divider.remainder[13]
remain[14] <= sign_div_unsign_gnh:divider.remainder[14]
remain[15] <= sign_div_unsign_gnh:divider.remainder[15]
remain[16] <= sign_div_unsign_gnh:divider.remainder[16]
remain[17] <= sign_div_unsign_gnh:divider.remainder[17]
remain[18] <= sign_div_unsign_gnh:divider.remainder[18]
remain[19] <= sign_div_unsign_gnh:divider.remainder[19]
remain[20] <= sign_div_unsign_gnh:divider.remainder[20]
remain[21] <= sign_div_unsign_gnh:divider.remainder[21]
remain[22] <= sign_div_unsign_gnh:divider.remainder[22]
remain[23] <= sign_div_unsign_gnh:divider.remainder[23]
remain[24] <= sign_div_unsign_gnh:divider.remainder[24]
remain[25] <= sign_div_unsign_gnh:divider.remainder[25]
remain[26] <= sign_div_unsign_gnh:divider.remainder[26]
remain[27] <= sign_div_unsign_gnh:divider.remainder[27]
remain[28] <= sign_div_unsign_gnh:divider.remainder[28]
remain[29] <= sign_div_unsign_gnh:divider.remainder[29]
remain[30] <= sign_div_unsign_gnh:divider.remainder[30]
remain[31] <= sign_div_unsign_gnh:divider.remainder[31]


|vga_top|key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_lhs:auto_generated|sign_div_unsign_gnh:divider
denominator[0] => alt_u_div_63f:divider.denominator[0]
denominator[1] => alt_u_div_63f:divider.denominator[1]
denominator[2] => alt_u_div_63f:divider.denominator[2]
denominator[3] => alt_u_div_63f:divider.denominator[3]
denominator[4] => alt_u_div_63f:divider.denominator[4]
denominator[5] => alt_u_div_63f:divider.denominator[5]
denominator[6] => alt_u_div_63f:divider.denominator[6]
denominator[7] => alt_u_div_63f:divider.denominator[7]
denominator[8] => alt_u_div_63f:divider.denominator[8]
denominator[9] => alt_u_div_63f:divider.denominator[9]
denominator[10] => alt_u_div_63f:divider.denominator[10]
denominator[11] => alt_u_div_63f:divider.denominator[11]
denominator[12] => alt_u_div_63f:divider.denominator[12]
denominator[13] => alt_u_div_63f:divider.denominator[13]
denominator[14] => alt_u_div_63f:divider.denominator[14]
denominator[15] => alt_u_div_63f:divider.denominator[15]
denominator[16] => alt_u_div_63f:divider.denominator[16]
denominator[17] => alt_u_div_63f:divider.denominator[17]
denominator[18] => alt_u_div_63f:divider.denominator[18]
denominator[19] => alt_u_div_63f:divider.denominator[19]
denominator[20] => alt_u_div_63f:divider.denominator[20]
denominator[21] => alt_u_div_63f:divider.denominator[21]
denominator[22] => alt_u_div_63f:divider.denominator[22]
denominator[23] => alt_u_div_63f:divider.denominator[23]
denominator[24] => alt_u_div_63f:divider.denominator[24]
denominator[25] => alt_u_div_63f:divider.denominator[25]
denominator[26] => alt_u_div_63f:divider.denominator[26]
denominator[27] => alt_u_div_63f:divider.denominator[27]
denominator[28] => alt_u_div_63f:divider.denominator[28]
denominator[29] => alt_u_div_63f:divider.denominator[29]
denominator[30] => alt_u_div_63f:divider.denominator[30]
denominator[31] => alt_u_div_63f:divider.denominator[31]
numerator[0] => alt_u_div_63f:divider.numerator[0]
numerator[1] => alt_u_div_63f:divider.numerator[1]
numerator[2] => alt_u_div_63f:divider.numerator[2]
numerator[3] => alt_u_div_63f:divider.numerator[3]
numerator[4] => alt_u_div_63f:divider.numerator[4]
numerator[5] => alt_u_div_63f:divider.numerator[5]
numerator[6] => alt_u_div_63f:divider.numerator[6]
numerator[7] => alt_u_div_63f:divider.numerator[7]
numerator[8] => alt_u_div_63f:divider.numerator[8]
numerator[9] => alt_u_div_63f:divider.numerator[9]
numerator[10] => alt_u_div_63f:divider.numerator[10]
numerator[11] => alt_u_div_63f:divider.numerator[11]
numerator[12] => alt_u_div_63f:divider.numerator[12]
numerator[13] => alt_u_div_63f:divider.numerator[13]
numerator[14] => alt_u_div_63f:divider.numerator[14]
numerator[15] => alt_u_div_63f:divider.numerator[15]
numerator[16] => alt_u_div_63f:divider.numerator[16]
numerator[17] => alt_u_div_63f:divider.numerator[17]
numerator[18] => alt_u_div_63f:divider.numerator[18]
numerator[19] => alt_u_div_63f:divider.numerator[19]
numerator[20] => alt_u_div_63f:divider.numerator[20]
numerator[21] => alt_u_div_63f:divider.numerator[21]
numerator[22] => alt_u_div_63f:divider.numerator[22]
numerator[23] => alt_u_div_63f:divider.numerator[23]
numerator[24] => alt_u_div_63f:divider.numerator[24]
numerator[25] => alt_u_div_63f:divider.numerator[25]
numerator[26] => alt_u_div_63f:divider.numerator[26]
numerator[27] => alt_u_div_63f:divider.numerator[27]
numerator[28] => alt_u_div_63f:divider.numerator[28]
numerator[29] => alt_u_div_63f:divider.numerator[29]
numerator[30] => alt_u_div_63f:divider.numerator[30]
numerator[31] => alt_u_div_63f:divider.numerator[31]
numerator[32] => alt_u_div_63f:divider.numerator[32]
numerator[33] => alt_u_div_63f:divider.numerator[33]
numerator[34] => alt_u_div_63f:divider.numerator[34]
numerator[35] => alt_u_div_63f:divider.numerator[35]
numerator[36] => alt_u_div_63f:divider.numerator[36]
numerator[37] => alt_u_div_63f:divider.numerator[37]
numerator[38] => alt_u_div_63f:divider.numerator[38]
numerator[39] => alt_u_div_63f:divider.numerator[39]
numerator[40] => alt_u_div_63f:divider.numerator[40]
numerator[41] => alt_u_div_63f:divider.numerator[41]
numerator[42] => alt_u_div_63f:divider.numerator[42]
numerator[43] => alt_u_div_63f:divider.numerator[43]
numerator[44] => alt_u_div_63f:divider.numerator[44]
numerator[45] => alt_u_div_63f:divider.numerator[45]
numerator[46] => alt_u_div_63f:divider.numerator[46]
numerator[47] => alt_u_div_63f:divider.numerator[47]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= protect_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= protect_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= protect_quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= protect_quotient[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= protect_quotient[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= protect_quotient[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= protect_quotient[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= protect_quotient[31].DB_MAX_OUTPUT_PORT_TYPE
quotient[32] <= protect_quotient[32].DB_MAX_OUTPUT_PORT_TYPE
quotient[33] <= protect_quotient[33].DB_MAX_OUTPUT_PORT_TYPE
quotient[34] <= protect_quotient[34].DB_MAX_OUTPUT_PORT_TYPE
quotient[35] <= protect_quotient[35].DB_MAX_OUTPUT_PORT_TYPE
quotient[36] <= protect_quotient[36].DB_MAX_OUTPUT_PORT_TYPE
quotient[37] <= protect_quotient[37].DB_MAX_OUTPUT_PORT_TYPE
quotient[38] <= protect_quotient[38].DB_MAX_OUTPUT_PORT_TYPE
quotient[39] <= protect_quotient[39].DB_MAX_OUTPUT_PORT_TYPE
quotient[40] <= protect_quotient[40].DB_MAX_OUTPUT_PORT_TYPE
quotient[41] <= protect_quotient[41].DB_MAX_OUTPUT_PORT_TYPE
quotient[42] <= protect_quotient[42].DB_MAX_OUTPUT_PORT_TYPE
quotient[43] <= protect_quotient[43].DB_MAX_OUTPUT_PORT_TYPE
quotient[44] <= protect_quotient[44].DB_MAX_OUTPUT_PORT_TYPE
quotient[45] <= protect_quotient[45].DB_MAX_OUTPUT_PORT_TYPE
quotient[46] <= protect_quotient[46].DB_MAX_OUTPUT_PORT_TYPE
quotient[47] <= protect_quotient[47].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= protect_remainder[13].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= protect_remainder[14].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= protect_remainder[15].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= protect_remainder[16].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= protect_remainder[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= protect_remainder[18].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= protect_remainder[19].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= protect_remainder[20].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= protect_remainder[21].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= protect_remainder[22].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= protect_remainder[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= protect_remainder[24].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= protect_remainder[25].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= protect_remainder[26].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= protect_remainder[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= protect_remainder[28].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= protect_remainder[29].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= protect_remainder[30].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= protect_remainder[31].DB_MAX_OUTPUT_PORT_TYPE


|vga_top|key_control:key_control_u2|div_48_32:div_48_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_lhs:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_63f:divider
denominator[0] => op_1.IN4
denominator[0] => op_2.IN6
denominator[0] => op_13.IN8
denominator[0] => op_24.IN10
denominator[0] => op_35.IN12
denominator[0] => op_44.IN14
denominator[0] => op_45.IN16
denominator[0] => op_46.IN18
denominator[0] => op_47.IN20
denominator[0] => op_48.IN22
denominator[0] => op_3.IN24
denominator[0] => op_4.IN26
denominator[0] => op_5.IN28
denominator[0] => op_6.IN30
denominator[0] => op_7.IN32
denominator[0] => op_8.IN34
denominator[0] => op_9.IN36
denominator[0] => op_10.IN38
denominator[0] => op_11.IN40
denominator[0] => op_12.IN42
denominator[0] => op_14.IN44
denominator[0] => op_15.IN46
denominator[0] => op_16.IN48
denominator[0] => op_17.IN50
denominator[0] => op_18.IN52
denominator[0] => op_19.IN54
denominator[0] => op_20.IN56
denominator[0] => op_21.IN58
denominator[0] => op_22.IN60
denominator[0] => op_23.IN62
denominator[0] => op_25.IN64
denominator[0] => op_26.IN66
denominator[0] => op_27.IN68
denominator[0] => op_28.IN68
denominator[0] => op_29.IN68
denominator[0] => op_30.IN68
denominator[0] => op_31.IN68
denominator[0] => op_32.IN68
denominator[0] => op_33.IN68
denominator[0] => op_34.IN68
denominator[0] => op_36.IN68
denominator[0] => op_37.IN68
denominator[0] => op_38.IN68
denominator[0] => op_39.IN68
denominator[0] => op_40.IN68
denominator[0] => op_41.IN68
denominator[0] => op_42.IN68
denominator[0] => op_43.IN68
denominator[1] => sel[0].IN1
denominator[1] => sel[32].IN1
denominator[1] => op_2.IN4
denominator[1] => sel[64].IN1
denominator[1] => op_13.IN6
denominator[1] => sel[96].IN1
denominator[1] => op_24.IN8
denominator[1] => sel[128].IN1
denominator[1] => op_35.IN10
denominator[1] => sel[160].IN1
denominator[1] => op_44.IN12
denominator[1] => sel[192].IN1
denominator[1] => op_45.IN14
denominator[1] => sel[224].IN1
denominator[1] => op_46.IN16
denominator[1] => sel[256].IN1
denominator[1] => op_47.IN18
denominator[1] => sel[288].IN1
denominator[1] => op_48.IN20
denominator[1] => sel[320].IN1
denominator[1] => op_3.IN22
denominator[1] => sel[352].IN1
denominator[1] => op_4.IN24
denominator[1] => sel[384].IN1
denominator[1] => op_5.IN26
denominator[1] => sel[416].IN1
denominator[1] => op_6.IN28
denominator[1] => sel[448].IN1
denominator[1] => op_7.IN30
denominator[1] => sel[480].IN1
denominator[1] => op_8.IN32
denominator[1] => sel[512].IN1
denominator[1] => op_9.IN34
denominator[1] => sel[544].IN1
denominator[1] => op_10.IN36
denominator[1] => sel[576].IN1
denominator[1] => op_11.IN38
denominator[1] => sel[608].IN1
denominator[1] => op_12.IN40
denominator[1] => sel[640].IN1
denominator[1] => op_14.IN42
denominator[1] => sel[672].IN1
denominator[1] => op_15.IN44
denominator[1] => sel[704].IN1
denominator[1] => op_16.IN46
denominator[1] => sel[736].IN1
denominator[1] => op_17.IN48
denominator[1] => sel[768].IN1
denominator[1] => op_18.IN50
denominator[1] => sel[800].IN1
denominator[1] => op_19.IN52
denominator[1] => sel[832].IN1
denominator[1] => op_20.IN54
denominator[1] => sel[864].IN1
denominator[1] => op_21.IN56
denominator[1] => sel[896].IN1
denominator[1] => op_22.IN58
denominator[1] => sel[928].IN1
denominator[1] => op_23.IN60
denominator[1] => sel[960].IN1
denominator[1] => op_25.IN62
denominator[1] => sel[992].IN1
denominator[1] => op_26.IN64
denominator[1] => sel[1024].IN1
denominator[1] => op_27.IN66
denominator[1] => sel[1056].IN1
denominator[1] => op_28.IN66
denominator[1] => sel[1088].IN1
denominator[1] => op_29.IN66
denominator[1] => sel[1120].IN1
denominator[1] => op_30.IN66
denominator[1] => sel[1152].IN1
denominator[1] => op_31.IN66
denominator[1] => sel[1184].IN1
denominator[1] => op_32.IN66
denominator[1] => sel[1216].IN1
denominator[1] => op_33.IN66
denominator[1] => sel[1248].IN1
denominator[1] => op_34.IN66
denominator[1] => sel[1280].IN1
denominator[1] => op_36.IN66
denominator[1] => sel[1312].IN1
denominator[1] => op_37.IN66
denominator[1] => sel[1344].IN1
denominator[1] => op_38.IN66
denominator[1] => sel[1376].IN1
denominator[1] => op_39.IN66
denominator[1] => sel[1408].IN1
denominator[1] => op_40.IN66
denominator[1] => sel[1440].IN1
denominator[1] => op_41.IN66
denominator[1] => sel[1472].IN1
denominator[1] => op_42.IN66
denominator[1] => sel[1504].IN1
denominator[1] => op_43.IN66
denominator[1] => sel[1536].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[33].IN1
denominator[2] => sel[65].IN1
denominator[2] => op_13.IN4
denominator[2] => sel[97].IN1
denominator[2] => op_24.IN6
denominator[2] => sel[129].IN1
denominator[2] => op_35.IN8
denominator[2] => sel[161].IN1
denominator[2] => op_44.IN10
denominator[2] => sel[193].IN1
denominator[2] => op_45.IN12
denominator[2] => sel[225].IN1
denominator[2] => op_46.IN14
denominator[2] => sel[257].IN1
denominator[2] => op_47.IN16
denominator[2] => sel[289].IN1
denominator[2] => op_48.IN18
denominator[2] => sel[321].IN1
denominator[2] => op_3.IN20
denominator[2] => sel[353].IN1
denominator[2] => op_4.IN22
denominator[2] => sel[385].IN1
denominator[2] => op_5.IN24
denominator[2] => sel[417].IN1
denominator[2] => op_6.IN26
denominator[2] => sel[449].IN1
denominator[2] => op_7.IN28
denominator[2] => sel[481].IN1
denominator[2] => op_8.IN30
denominator[2] => sel[513].IN1
denominator[2] => op_9.IN32
denominator[2] => sel[545].IN1
denominator[2] => op_10.IN34
denominator[2] => sel[577].IN1
denominator[2] => op_11.IN36
denominator[2] => sel[609].IN1
denominator[2] => op_12.IN38
denominator[2] => sel[641].IN1
denominator[2] => op_14.IN40
denominator[2] => sel[673].IN1
denominator[2] => op_15.IN42
denominator[2] => sel[705].IN1
denominator[2] => op_16.IN44
denominator[2] => sel[737].IN1
denominator[2] => op_17.IN46
denominator[2] => sel[769].IN1
denominator[2] => op_18.IN48
denominator[2] => sel[801].IN1
denominator[2] => op_19.IN50
denominator[2] => sel[833].IN1
denominator[2] => op_20.IN52
denominator[2] => sel[865].IN1
denominator[2] => op_21.IN54
denominator[2] => sel[897].IN1
denominator[2] => op_22.IN56
denominator[2] => sel[929].IN1
denominator[2] => op_23.IN58
denominator[2] => sel[961].IN1
denominator[2] => op_25.IN60
denominator[2] => sel[993].IN1
denominator[2] => op_26.IN62
denominator[2] => sel[1025].IN1
denominator[2] => op_27.IN64
denominator[2] => sel[1057].IN1
denominator[2] => op_28.IN64
denominator[2] => sel[1089].IN1
denominator[2] => op_29.IN64
denominator[2] => sel[1121].IN1
denominator[2] => op_30.IN64
denominator[2] => sel[1153].IN1
denominator[2] => op_31.IN64
denominator[2] => sel[1185].IN1
denominator[2] => op_32.IN64
denominator[2] => sel[1217].IN1
denominator[2] => op_33.IN64
denominator[2] => sel[1249].IN1
denominator[2] => op_34.IN64
denominator[2] => sel[1281].IN1
denominator[2] => op_36.IN64
denominator[2] => sel[1313].IN1
denominator[2] => op_37.IN64
denominator[2] => sel[1345].IN1
denominator[2] => op_38.IN64
denominator[2] => sel[1377].IN1
denominator[2] => op_39.IN64
denominator[2] => sel[1409].IN1
denominator[2] => op_40.IN64
denominator[2] => sel[1441].IN1
denominator[2] => op_41.IN64
denominator[2] => sel[1473].IN1
denominator[2] => op_42.IN64
denominator[2] => sel[1505].IN1
denominator[2] => op_43.IN64
denominator[2] => sel[1537].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[34].IN1
denominator[3] => sel[66].IN1
denominator[3] => sel[98].IN1
denominator[3] => op_24.IN4
denominator[3] => sel[130].IN1
denominator[3] => op_35.IN6
denominator[3] => sel[162].IN1
denominator[3] => op_44.IN8
denominator[3] => sel[194].IN1
denominator[3] => op_45.IN10
denominator[3] => sel[226].IN1
denominator[3] => op_46.IN12
denominator[3] => sel[258].IN1
denominator[3] => op_47.IN14
denominator[3] => sel[290].IN1
denominator[3] => op_48.IN16
denominator[3] => sel[322].IN1
denominator[3] => op_3.IN18
denominator[3] => sel[354].IN1
denominator[3] => op_4.IN20
denominator[3] => sel[386].IN1
denominator[3] => op_5.IN22
denominator[3] => sel[418].IN1
denominator[3] => op_6.IN24
denominator[3] => sel[450].IN1
denominator[3] => op_7.IN26
denominator[3] => sel[482].IN1
denominator[3] => op_8.IN28
denominator[3] => sel[514].IN1
denominator[3] => op_9.IN30
denominator[3] => sel[546].IN1
denominator[3] => op_10.IN32
denominator[3] => sel[578].IN1
denominator[3] => op_11.IN34
denominator[3] => sel[610].IN1
denominator[3] => op_12.IN36
denominator[3] => sel[642].IN1
denominator[3] => op_14.IN38
denominator[3] => sel[674].IN1
denominator[3] => op_15.IN40
denominator[3] => sel[706].IN1
denominator[3] => op_16.IN42
denominator[3] => sel[738].IN1
denominator[3] => op_17.IN44
denominator[3] => sel[770].IN1
denominator[3] => op_18.IN46
denominator[3] => sel[802].IN1
denominator[3] => op_19.IN48
denominator[3] => sel[834].IN1
denominator[3] => op_20.IN50
denominator[3] => sel[866].IN1
denominator[3] => op_21.IN52
denominator[3] => sel[898].IN1
denominator[3] => op_22.IN54
denominator[3] => sel[930].IN1
denominator[3] => op_23.IN56
denominator[3] => sel[962].IN1
denominator[3] => op_25.IN58
denominator[3] => sel[994].IN1
denominator[3] => op_26.IN60
denominator[3] => sel[1026].IN1
denominator[3] => op_27.IN62
denominator[3] => sel[1058].IN1
denominator[3] => op_28.IN62
denominator[3] => sel[1090].IN1
denominator[3] => op_29.IN62
denominator[3] => sel[1122].IN1
denominator[3] => op_30.IN62
denominator[3] => sel[1154].IN1
denominator[3] => op_31.IN62
denominator[3] => sel[1186].IN1
denominator[3] => op_32.IN62
denominator[3] => sel[1218].IN1
denominator[3] => op_33.IN62
denominator[3] => sel[1250].IN1
denominator[3] => op_34.IN62
denominator[3] => sel[1282].IN1
denominator[3] => op_36.IN62
denominator[3] => sel[1314].IN1
denominator[3] => op_37.IN62
denominator[3] => sel[1346].IN1
denominator[3] => op_38.IN62
denominator[3] => sel[1378].IN1
denominator[3] => op_39.IN62
denominator[3] => sel[1410].IN1
denominator[3] => op_40.IN62
denominator[3] => sel[1442].IN1
denominator[3] => op_41.IN62
denominator[3] => sel[1474].IN1
denominator[3] => op_42.IN62
denominator[3] => sel[1506].IN1
denominator[3] => op_43.IN62
denominator[3] => sel[1538].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[35].IN1
denominator[4] => sel[67].IN1
denominator[4] => sel[99].IN1
denominator[4] => sel[131].IN1
denominator[4] => op_35.IN4
denominator[4] => sel[163].IN1
denominator[4] => op_44.IN6
denominator[4] => sel[195].IN1
denominator[4] => op_45.IN8
denominator[4] => sel[227].IN1
denominator[4] => op_46.IN10
denominator[4] => sel[259].IN1
denominator[4] => op_47.IN12
denominator[4] => sel[291].IN1
denominator[4] => op_48.IN14
denominator[4] => sel[323].IN1
denominator[4] => op_3.IN16
denominator[4] => sel[355].IN1
denominator[4] => op_4.IN18
denominator[4] => sel[387].IN1
denominator[4] => op_5.IN20
denominator[4] => sel[419].IN1
denominator[4] => op_6.IN22
denominator[4] => sel[451].IN1
denominator[4] => op_7.IN24
denominator[4] => sel[483].IN1
denominator[4] => op_8.IN26
denominator[4] => sel[515].IN1
denominator[4] => op_9.IN28
denominator[4] => sel[547].IN1
denominator[4] => op_10.IN30
denominator[4] => sel[579].IN1
denominator[4] => op_11.IN32
denominator[4] => sel[611].IN1
denominator[4] => op_12.IN34
denominator[4] => sel[643].IN1
denominator[4] => op_14.IN36
denominator[4] => sel[675].IN1
denominator[4] => op_15.IN38
denominator[4] => sel[707].IN1
denominator[4] => op_16.IN40
denominator[4] => sel[739].IN1
denominator[4] => op_17.IN42
denominator[4] => sel[771].IN1
denominator[4] => op_18.IN44
denominator[4] => sel[803].IN1
denominator[4] => op_19.IN46
denominator[4] => sel[835].IN1
denominator[4] => op_20.IN48
denominator[4] => sel[867].IN1
denominator[4] => op_21.IN50
denominator[4] => sel[899].IN1
denominator[4] => op_22.IN52
denominator[4] => sel[931].IN1
denominator[4] => op_23.IN54
denominator[4] => sel[963].IN1
denominator[4] => op_25.IN56
denominator[4] => sel[995].IN1
denominator[4] => op_26.IN58
denominator[4] => sel[1027].IN1
denominator[4] => op_27.IN60
denominator[4] => sel[1059].IN1
denominator[4] => op_28.IN60
denominator[4] => sel[1091].IN1
denominator[4] => op_29.IN60
denominator[4] => sel[1123].IN1
denominator[4] => op_30.IN60
denominator[4] => sel[1155].IN1
denominator[4] => op_31.IN60
denominator[4] => sel[1187].IN1
denominator[4] => op_32.IN60
denominator[4] => sel[1219].IN1
denominator[4] => op_33.IN60
denominator[4] => sel[1251].IN1
denominator[4] => op_34.IN60
denominator[4] => sel[1283].IN1
denominator[4] => op_36.IN60
denominator[4] => sel[1315].IN1
denominator[4] => op_37.IN60
denominator[4] => sel[1347].IN1
denominator[4] => op_38.IN60
denominator[4] => sel[1379].IN1
denominator[4] => op_39.IN60
denominator[4] => sel[1411].IN1
denominator[4] => op_40.IN60
denominator[4] => sel[1443].IN1
denominator[4] => op_41.IN60
denominator[4] => sel[1475].IN1
denominator[4] => op_42.IN60
denominator[4] => sel[1507].IN1
denominator[4] => op_43.IN60
denominator[4] => sel[1539].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[68].IN1
denominator[5] => sel[100].IN1
denominator[5] => sel[132].IN1
denominator[5] => sel[164].IN1
denominator[5] => op_44.IN4
denominator[5] => sel[196].IN1
denominator[5] => op_45.IN6
denominator[5] => sel[228].IN1
denominator[5] => op_46.IN8
denominator[5] => sel[260].IN1
denominator[5] => op_47.IN10
denominator[5] => sel[292].IN1
denominator[5] => op_48.IN12
denominator[5] => sel[324].IN1
denominator[5] => op_3.IN14
denominator[5] => sel[356].IN1
denominator[5] => op_4.IN16
denominator[5] => sel[388].IN1
denominator[5] => op_5.IN18
denominator[5] => sel[420].IN1
denominator[5] => op_6.IN20
denominator[5] => sel[452].IN1
denominator[5] => op_7.IN22
denominator[5] => sel[484].IN1
denominator[5] => op_8.IN24
denominator[5] => sel[516].IN1
denominator[5] => op_9.IN26
denominator[5] => sel[548].IN1
denominator[5] => op_10.IN28
denominator[5] => sel[580].IN1
denominator[5] => op_11.IN30
denominator[5] => sel[612].IN1
denominator[5] => op_12.IN32
denominator[5] => sel[644].IN1
denominator[5] => op_14.IN34
denominator[5] => sel[676].IN1
denominator[5] => op_15.IN36
denominator[5] => sel[708].IN1
denominator[5] => op_16.IN38
denominator[5] => sel[740].IN1
denominator[5] => op_17.IN40
denominator[5] => sel[772].IN1
denominator[5] => op_18.IN42
denominator[5] => sel[804].IN1
denominator[5] => op_19.IN44
denominator[5] => sel[836].IN1
denominator[5] => op_20.IN46
denominator[5] => sel[868].IN1
denominator[5] => op_21.IN48
denominator[5] => sel[900].IN1
denominator[5] => op_22.IN50
denominator[5] => sel[932].IN1
denominator[5] => op_23.IN52
denominator[5] => sel[964].IN1
denominator[5] => op_25.IN54
denominator[5] => sel[996].IN1
denominator[5] => op_26.IN56
denominator[5] => sel[1028].IN1
denominator[5] => op_27.IN58
denominator[5] => sel[1060].IN1
denominator[5] => op_28.IN58
denominator[5] => sel[1092].IN1
denominator[5] => op_29.IN58
denominator[5] => sel[1124].IN1
denominator[5] => op_30.IN58
denominator[5] => sel[1156].IN1
denominator[5] => op_31.IN58
denominator[5] => sel[1188].IN1
denominator[5] => op_32.IN58
denominator[5] => sel[1220].IN1
denominator[5] => op_33.IN58
denominator[5] => sel[1252].IN1
denominator[5] => op_34.IN58
denominator[5] => sel[1284].IN1
denominator[5] => op_36.IN58
denominator[5] => sel[1316].IN1
denominator[5] => op_37.IN58
denominator[5] => sel[1348].IN1
denominator[5] => op_38.IN58
denominator[5] => sel[1380].IN1
denominator[5] => op_39.IN58
denominator[5] => sel[1412].IN1
denominator[5] => op_40.IN58
denominator[5] => sel[1444].IN1
denominator[5] => op_41.IN58
denominator[5] => sel[1476].IN1
denominator[5] => op_42.IN58
denominator[5] => sel[1508].IN1
denominator[5] => op_43.IN58
denominator[5] => sel[1540].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[69].IN1
denominator[6] => sel[101].IN1
denominator[6] => sel[133].IN1
denominator[6] => sel[165].IN1
denominator[6] => sel[197].IN1
denominator[6] => op_45.IN4
denominator[6] => sel[229].IN1
denominator[6] => op_46.IN6
denominator[6] => sel[261].IN1
denominator[6] => op_47.IN8
denominator[6] => sel[293].IN1
denominator[6] => op_48.IN10
denominator[6] => sel[325].IN1
denominator[6] => op_3.IN12
denominator[6] => sel[357].IN1
denominator[6] => op_4.IN14
denominator[6] => sel[389].IN1
denominator[6] => op_5.IN16
denominator[6] => sel[421].IN1
denominator[6] => op_6.IN18
denominator[6] => sel[453].IN1
denominator[6] => op_7.IN20
denominator[6] => sel[485].IN1
denominator[6] => op_8.IN22
denominator[6] => sel[517].IN1
denominator[6] => op_9.IN24
denominator[6] => sel[549].IN1
denominator[6] => op_10.IN26
denominator[6] => sel[581].IN1
denominator[6] => op_11.IN28
denominator[6] => sel[613].IN1
denominator[6] => op_12.IN30
denominator[6] => sel[645].IN1
denominator[6] => op_14.IN32
denominator[6] => sel[677].IN1
denominator[6] => op_15.IN34
denominator[6] => sel[709].IN1
denominator[6] => op_16.IN36
denominator[6] => sel[741].IN1
denominator[6] => op_17.IN38
denominator[6] => sel[773].IN1
denominator[6] => op_18.IN40
denominator[6] => sel[805].IN1
denominator[6] => op_19.IN42
denominator[6] => sel[837].IN1
denominator[6] => op_20.IN44
denominator[6] => sel[869].IN1
denominator[6] => op_21.IN46
denominator[6] => sel[901].IN1
denominator[6] => op_22.IN48
denominator[6] => sel[933].IN1
denominator[6] => op_23.IN50
denominator[6] => sel[965].IN1
denominator[6] => op_25.IN52
denominator[6] => sel[997].IN1
denominator[6] => op_26.IN54
denominator[6] => sel[1029].IN1
denominator[6] => op_27.IN56
denominator[6] => sel[1061].IN1
denominator[6] => op_28.IN56
denominator[6] => sel[1093].IN1
denominator[6] => op_29.IN56
denominator[6] => sel[1125].IN1
denominator[6] => op_30.IN56
denominator[6] => sel[1157].IN1
denominator[6] => op_31.IN56
denominator[6] => sel[1189].IN1
denominator[6] => op_32.IN56
denominator[6] => sel[1221].IN1
denominator[6] => op_33.IN56
denominator[6] => sel[1253].IN1
denominator[6] => op_34.IN56
denominator[6] => sel[1285].IN1
denominator[6] => op_36.IN56
denominator[6] => sel[1317].IN1
denominator[6] => op_37.IN56
denominator[6] => sel[1349].IN1
denominator[6] => op_38.IN56
denominator[6] => sel[1381].IN1
denominator[6] => op_39.IN56
denominator[6] => sel[1413].IN1
denominator[6] => op_40.IN56
denominator[6] => sel[1445].IN1
denominator[6] => op_41.IN56
denominator[6] => sel[1477].IN1
denominator[6] => op_42.IN56
denominator[6] => sel[1509].IN1
denominator[6] => op_43.IN56
denominator[6] => sel[1541].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[70].IN1
denominator[7] => sel[102].IN1
denominator[7] => sel[134].IN1
denominator[7] => sel[166].IN1
denominator[7] => sel[198].IN1
denominator[7] => sel[230].IN1
denominator[7] => op_46.IN4
denominator[7] => sel[262].IN1
denominator[7] => op_47.IN6
denominator[7] => sel[294].IN1
denominator[7] => op_48.IN8
denominator[7] => sel[326].IN1
denominator[7] => op_3.IN10
denominator[7] => sel[358].IN1
denominator[7] => op_4.IN12
denominator[7] => sel[390].IN1
denominator[7] => op_5.IN14
denominator[7] => sel[422].IN1
denominator[7] => op_6.IN16
denominator[7] => sel[454].IN1
denominator[7] => op_7.IN18
denominator[7] => sel[486].IN1
denominator[7] => op_8.IN20
denominator[7] => sel[518].IN1
denominator[7] => op_9.IN22
denominator[7] => sel[550].IN1
denominator[7] => op_10.IN24
denominator[7] => sel[582].IN1
denominator[7] => op_11.IN26
denominator[7] => sel[614].IN1
denominator[7] => op_12.IN28
denominator[7] => sel[646].IN1
denominator[7] => op_14.IN30
denominator[7] => sel[678].IN1
denominator[7] => op_15.IN32
denominator[7] => sel[710].IN1
denominator[7] => op_16.IN34
denominator[7] => sel[742].IN1
denominator[7] => op_17.IN36
denominator[7] => sel[774].IN1
denominator[7] => op_18.IN38
denominator[7] => sel[806].IN1
denominator[7] => op_19.IN40
denominator[7] => sel[838].IN1
denominator[7] => op_20.IN42
denominator[7] => sel[870].IN1
denominator[7] => op_21.IN44
denominator[7] => sel[902].IN1
denominator[7] => op_22.IN46
denominator[7] => sel[934].IN1
denominator[7] => op_23.IN48
denominator[7] => sel[966].IN1
denominator[7] => op_25.IN50
denominator[7] => sel[998].IN1
denominator[7] => op_26.IN52
denominator[7] => sel[1030].IN1
denominator[7] => op_27.IN54
denominator[7] => sel[1062].IN1
denominator[7] => op_28.IN54
denominator[7] => sel[1094].IN1
denominator[7] => op_29.IN54
denominator[7] => sel[1126].IN1
denominator[7] => op_30.IN54
denominator[7] => sel[1158].IN1
denominator[7] => op_31.IN54
denominator[7] => sel[1190].IN1
denominator[7] => op_32.IN54
denominator[7] => sel[1222].IN1
denominator[7] => op_33.IN54
denominator[7] => sel[1254].IN1
denominator[7] => op_34.IN54
denominator[7] => sel[1286].IN1
denominator[7] => op_36.IN54
denominator[7] => sel[1318].IN1
denominator[7] => op_37.IN54
denominator[7] => sel[1350].IN1
denominator[7] => op_38.IN54
denominator[7] => sel[1382].IN1
denominator[7] => op_39.IN54
denominator[7] => sel[1414].IN1
denominator[7] => op_40.IN54
denominator[7] => sel[1446].IN1
denominator[7] => op_41.IN54
denominator[7] => sel[1478].IN1
denominator[7] => op_42.IN54
denominator[7] => sel[1510].IN1
denominator[7] => op_43.IN54
denominator[7] => sel[1542].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[39].IN1
denominator[8] => sel[71].IN1
denominator[8] => sel[103].IN1
denominator[8] => sel[135].IN1
denominator[8] => sel[167].IN1
denominator[8] => sel[199].IN1
denominator[8] => sel[231].IN1
denominator[8] => sel[263].IN1
denominator[8] => op_47.IN4
denominator[8] => sel[295].IN1
denominator[8] => op_48.IN6
denominator[8] => sel[327].IN1
denominator[8] => op_3.IN8
denominator[8] => sel[359].IN1
denominator[8] => op_4.IN10
denominator[8] => sel[391].IN1
denominator[8] => op_5.IN12
denominator[8] => sel[423].IN1
denominator[8] => op_6.IN14
denominator[8] => sel[455].IN1
denominator[8] => op_7.IN16
denominator[8] => sel[487].IN1
denominator[8] => op_8.IN18
denominator[8] => sel[519].IN1
denominator[8] => op_9.IN20
denominator[8] => sel[551].IN1
denominator[8] => op_10.IN22
denominator[8] => sel[583].IN1
denominator[8] => op_11.IN24
denominator[8] => sel[615].IN1
denominator[8] => op_12.IN26
denominator[8] => sel[647].IN1
denominator[8] => op_14.IN28
denominator[8] => sel[679].IN1
denominator[8] => op_15.IN30
denominator[8] => sel[711].IN1
denominator[8] => op_16.IN32
denominator[8] => sel[743].IN1
denominator[8] => op_17.IN34
denominator[8] => sel[775].IN1
denominator[8] => op_18.IN36
denominator[8] => sel[807].IN1
denominator[8] => op_19.IN38
denominator[8] => sel[839].IN1
denominator[8] => op_20.IN40
denominator[8] => sel[871].IN1
denominator[8] => op_21.IN42
denominator[8] => sel[903].IN1
denominator[8] => op_22.IN44
denominator[8] => sel[935].IN1
denominator[8] => op_23.IN46
denominator[8] => sel[967].IN1
denominator[8] => op_25.IN48
denominator[8] => sel[999].IN1
denominator[8] => op_26.IN50
denominator[8] => sel[1031].IN1
denominator[8] => op_27.IN52
denominator[8] => sel[1063].IN1
denominator[8] => op_28.IN52
denominator[8] => sel[1095].IN1
denominator[8] => op_29.IN52
denominator[8] => sel[1127].IN1
denominator[8] => op_30.IN52
denominator[8] => sel[1159].IN1
denominator[8] => op_31.IN52
denominator[8] => sel[1191].IN1
denominator[8] => op_32.IN52
denominator[8] => sel[1223].IN1
denominator[8] => op_33.IN52
denominator[8] => sel[1255].IN1
denominator[8] => op_34.IN52
denominator[8] => sel[1287].IN1
denominator[8] => op_36.IN52
denominator[8] => sel[1319].IN1
denominator[8] => op_37.IN52
denominator[8] => sel[1351].IN1
denominator[8] => op_38.IN52
denominator[8] => sel[1383].IN1
denominator[8] => op_39.IN52
denominator[8] => sel[1415].IN1
denominator[8] => op_40.IN52
denominator[8] => sel[1447].IN1
denominator[8] => op_41.IN52
denominator[8] => sel[1479].IN1
denominator[8] => op_42.IN52
denominator[8] => sel[1511].IN1
denominator[8] => op_43.IN52
denominator[8] => sel[1543].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[40].IN1
denominator[9] => sel[72].IN1
denominator[9] => sel[104].IN1
denominator[9] => sel[136].IN1
denominator[9] => sel[168].IN1
denominator[9] => sel[200].IN1
denominator[9] => sel[232].IN1
denominator[9] => sel[264].IN1
denominator[9] => sel[296].IN1
denominator[9] => op_48.IN4
denominator[9] => sel[328].IN1
denominator[9] => op_3.IN6
denominator[9] => sel[360].IN1
denominator[9] => op_4.IN8
denominator[9] => sel[392].IN1
denominator[9] => op_5.IN10
denominator[9] => sel[424].IN1
denominator[9] => op_6.IN12
denominator[9] => sel[456].IN1
denominator[9] => op_7.IN14
denominator[9] => sel[488].IN1
denominator[9] => op_8.IN16
denominator[9] => sel[520].IN1
denominator[9] => op_9.IN18
denominator[9] => sel[552].IN1
denominator[9] => op_10.IN20
denominator[9] => sel[584].IN1
denominator[9] => op_11.IN22
denominator[9] => sel[616].IN1
denominator[9] => op_12.IN24
denominator[9] => sel[648].IN1
denominator[9] => op_14.IN26
denominator[9] => sel[680].IN1
denominator[9] => op_15.IN28
denominator[9] => sel[712].IN1
denominator[9] => op_16.IN30
denominator[9] => sel[744].IN1
denominator[9] => op_17.IN32
denominator[9] => sel[776].IN1
denominator[9] => op_18.IN34
denominator[9] => sel[808].IN1
denominator[9] => op_19.IN36
denominator[9] => sel[840].IN1
denominator[9] => op_20.IN38
denominator[9] => sel[872].IN1
denominator[9] => op_21.IN40
denominator[9] => sel[904].IN1
denominator[9] => op_22.IN42
denominator[9] => sel[936].IN1
denominator[9] => op_23.IN44
denominator[9] => sel[968].IN1
denominator[9] => op_25.IN46
denominator[9] => sel[1000].IN1
denominator[9] => op_26.IN48
denominator[9] => sel[1032].IN1
denominator[9] => op_27.IN50
denominator[9] => sel[1064].IN1
denominator[9] => op_28.IN50
denominator[9] => sel[1096].IN1
denominator[9] => op_29.IN50
denominator[9] => sel[1128].IN1
denominator[9] => op_30.IN50
denominator[9] => sel[1160].IN1
denominator[9] => op_31.IN50
denominator[9] => sel[1192].IN1
denominator[9] => op_32.IN50
denominator[9] => sel[1224].IN1
denominator[9] => op_33.IN50
denominator[9] => sel[1256].IN1
denominator[9] => op_34.IN50
denominator[9] => sel[1288].IN1
denominator[9] => op_36.IN50
denominator[9] => sel[1320].IN1
denominator[9] => op_37.IN50
denominator[9] => sel[1352].IN1
denominator[9] => op_38.IN50
denominator[9] => sel[1384].IN1
denominator[9] => op_39.IN50
denominator[9] => sel[1416].IN1
denominator[9] => op_40.IN50
denominator[9] => sel[1448].IN1
denominator[9] => op_41.IN50
denominator[9] => sel[1480].IN1
denominator[9] => op_42.IN50
denominator[9] => sel[1512].IN1
denominator[9] => op_43.IN50
denominator[9] => sel[1544].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[41].IN1
denominator[10] => sel[73].IN1
denominator[10] => sel[105].IN1
denominator[10] => sel[137].IN1
denominator[10] => sel[169].IN1
denominator[10] => sel[201].IN1
denominator[10] => sel[233].IN1
denominator[10] => sel[265].IN1
denominator[10] => sel[297].IN1
denominator[10] => sel[329].IN1
denominator[10] => op_3.IN4
denominator[10] => sel[361].IN1
denominator[10] => op_4.IN6
denominator[10] => sel[393].IN1
denominator[10] => op_5.IN8
denominator[10] => sel[425].IN1
denominator[10] => op_6.IN10
denominator[10] => sel[457].IN1
denominator[10] => op_7.IN12
denominator[10] => sel[489].IN1
denominator[10] => op_8.IN14
denominator[10] => sel[521].IN1
denominator[10] => op_9.IN16
denominator[10] => sel[553].IN1
denominator[10] => op_10.IN18
denominator[10] => sel[585].IN1
denominator[10] => op_11.IN20
denominator[10] => sel[617].IN1
denominator[10] => op_12.IN22
denominator[10] => sel[649].IN1
denominator[10] => op_14.IN24
denominator[10] => sel[681].IN1
denominator[10] => op_15.IN26
denominator[10] => sel[713].IN1
denominator[10] => op_16.IN28
denominator[10] => sel[745].IN1
denominator[10] => op_17.IN30
denominator[10] => sel[777].IN1
denominator[10] => op_18.IN32
denominator[10] => sel[809].IN1
denominator[10] => op_19.IN34
denominator[10] => sel[841].IN1
denominator[10] => op_20.IN36
denominator[10] => sel[873].IN1
denominator[10] => op_21.IN38
denominator[10] => sel[905].IN1
denominator[10] => op_22.IN40
denominator[10] => sel[937].IN1
denominator[10] => op_23.IN42
denominator[10] => sel[969].IN1
denominator[10] => op_25.IN44
denominator[10] => sel[1001].IN1
denominator[10] => op_26.IN46
denominator[10] => sel[1033].IN1
denominator[10] => op_27.IN48
denominator[10] => sel[1065].IN1
denominator[10] => op_28.IN48
denominator[10] => sel[1097].IN1
denominator[10] => op_29.IN48
denominator[10] => sel[1129].IN1
denominator[10] => op_30.IN48
denominator[10] => sel[1161].IN1
denominator[10] => op_31.IN48
denominator[10] => sel[1193].IN1
denominator[10] => op_32.IN48
denominator[10] => sel[1225].IN1
denominator[10] => op_33.IN48
denominator[10] => sel[1257].IN1
denominator[10] => op_34.IN48
denominator[10] => sel[1289].IN1
denominator[10] => op_36.IN48
denominator[10] => sel[1321].IN1
denominator[10] => op_37.IN48
denominator[10] => sel[1353].IN1
denominator[10] => op_38.IN48
denominator[10] => sel[1385].IN1
denominator[10] => op_39.IN48
denominator[10] => sel[1417].IN1
denominator[10] => op_40.IN48
denominator[10] => sel[1449].IN1
denominator[10] => op_41.IN48
denominator[10] => sel[1481].IN1
denominator[10] => op_42.IN48
denominator[10] => sel[1513].IN1
denominator[10] => op_43.IN48
denominator[10] => sel[1545].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[42].IN1
denominator[11] => sel[74].IN1
denominator[11] => sel[106].IN1
denominator[11] => sel[138].IN1
denominator[11] => sel[170].IN1
denominator[11] => sel[202].IN1
denominator[11] => sel[234].IN1
denominator[11] => sel[266].IN1
denominator[11] => sel[298].IN1
denominator[11] => sel[330].IN1
denominator[11] => sel[362].IN1
denominator[11] => op_4.IN4
denominator[11] => sel[394].IN1
denominator[11] => op_5.IN6
denominator[11] => sel[426].IN1
denominator[11] => op_6.IN8
denominator[11] => sel[458].IN1
denominator[11] => op_7.IN10
denominator[11] => sel[490].IN1
denominator[11] => op_8.IN12
denominator[11] => sel[522].IN1
denominator[11] => op_9.IN14
denominator[11] => sel[554].IN1
denominator[11] => op_10.IN16
denominator[11] => sel[586].IN1
denominator[11] => op_11.IN18
denominator[11] => sel[618].IN1
denominator[11] => op_12.IN20
denominator[11] => sel[650].IN1
denominator[11] => op_14.IN22
denominator[11] => sel[682].IN1
denominator[11] => op_15.IN24
denominator[11] => sel[714].IN1
denominator[11] => op_16.IN26
denominator[11] => sel[746].IN1
denominator[11] => op_17.IN28
denominator[11] => sel[778].IN1
denominator[11] => op_18.IN30
denominator[11] => sel[810].IN1
denominator[11] => op_19.IN32
denominator[11] => sel[842].IN1
denominator[11] => op_20.IN34
denominator[11] => sel[874].IN1
denominator[11] => op_21.IN36
denominator[11] => sel[906].IN1
denominator[11] => op_22.IN38
denominator[11] => sel[938].IN1
denominator[11] => op_23.IN40
denominator[11] => sel[970].IN1
denominator[11] => op_25.IN42
denominator[11] => sel[1002].IN1
denominator[11] => op_26.IN44
denominator[11] => sel[1034].IN1
denominator[11] => op_27.IN46
denominator[11] => sel[1066].IN1
denominator[11] => op_28.IN46
denominator[11] => sel[1098].IN1
denominator[11] => op_29.IN46
denominator[11] => sel[1130].IN1
denominator[11] => op_30.IN46
denominator[11] => sel[1162].IN1
denominator[11] => op_31.IN46
denominator[11] => sel[1194].IN1
denominator[11] => op_32.IN46
denominator[11] => sel[1226].IN1
denominator[11] => op_33.IN46
denominator[11] => sel[1258].IN1
denominator[11] => op_34.IN46
denominator[11] => sel[1290].IN1
denominator[11] => op_36.IN46
denominator[11] => sel[1322].IN1
denominator[11] => op_37.IN46
denominator[11] => sel[1354].IN1
denominator[11] => op_38.IN46
denominator[11] => sel[1386].IN1
denominator[11] => op_39.IN46
denominator[11] => sel[1418].IN1
denominator[11] => op_40.IN46
denominator[11] => sel[1450].IN1
denominator[11] => op_41.IN46
denominator[11] => sel[1482].IN1
denominator[11] => op_42.IN46
denominator[11] => sel[1514].IN1
denominator[11] => op_43.IN46
denominator[11] => sel[1546].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[43].IN1
denominator[12] => sel[75].IN1
denominator[12] => sel[107].IN1
denominator[12] => sel[139].IN1
denominator[12] => sel[171].IN1
denominator[12] => sel[203].IN1
denominator[12] => sel[235].IN1
denominator[12] => sel[267].IN1
denominator[12] => sel[299].IN1
denominator[12] => sel[331].IN1
denominator[12] => sel[363].IN1
denominator[12] => sel[395].IN1
denominator[12] => op_5.IN4
denominator[12] => sel[427].IN1
denominator[12] => op_6.IN6
denominator[12] => sel[459].IN1
denominator[12] => op_7.IN8
denominator[12] => sel[491].IN1
denominator[12] => op_8.IN10
denominator[12] => sel[523].IN1
denominator[12] => op_9.IN12
denominator[12] => sel[555].IN1
denominator[12] => op_10.IN14
denominator[12] => sel[587].IN1
denominator[12] => op_11.IN16
denominator[12] => sel[619].IN1
denominator[12] => op_12.IN18
denominator[12] => sel[651].IN1
denominator[12] => op_14.IN20
denominator[12] => sel[683].IN1
denominator[12] => op_15.IN22
denominator[12] => sel[715].IN1
denominator[12] => op_16.IN24
denominator[12] => sel[747].IN1
denominator[12] => op_17.IN26
denominator[12] => sel[779].IN1
denominator[12] => op_18.IN28
denominator[12] => sel[811].IN1
denominator[12] => op_19.IN30
denominator[12] => sel[843].IN1
denominator[12] => op_20.IN32
denominator[12] => sel[875].IN1
denominator[12] => op_21.IN34
denominator[12] => sel[907].IN1
denominator[12] => op_22.IN36
denominator[12] => sel[939].IN1
denominator[12] => op_23.IN38
denominator[12] => sel[971].IN1
denominator[12] => op_25.IN40
denominator[12] => sel[1003].IN1
denominator[12] => op_26.IN42
denominator[12] => sel[1035].IN1
denominator[12] => op_27.IN44
denominator[12] => sel[1067].IN1
denominator[12] => op_28.IN44
denominator[12] => sel[1099].IN1
denominator[12] => op_29.IN44
denominator[12] => sel[1131].IN1
denominator[12] => op_30.IN44
denominator[12] => sel[1163].IN1
denominator[12] => op_31.IN44
denominator[12] => sel[1195].IN1
denominator[12] => op_32.IN44
denominator[12] => sel[1227].IN1
denominator[12] => op_33.IN44
denominator[12] => sel[1259].IN1
denominator[12] => op_34.IN44
denominator[12] => sel[1291].IN1
denominator[12] => op_36.IN44
denominator[12] => sel[1323].IN1
denominator[12] => op_37.IN44
denominator[12] => sel[1355].IN1
denominator[12] => op_38.IN44
denominator[12] => sel[1387].IN1
denominator[12] => op_39.IN44
denominator[12] => sel[1419].IN1
denominator[12] => op_40.IN44
denominator[12] => sel[1451].IN1
denominator[12] => op_41.IN44
denominator[12] => sel[1483].IN1
denominator[12] => op_42.IN44
denominator[12] => sel[1515].IN1
denominator[12] => op_43.IN44
denominator[12] => sel[1547].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[44].IN1
denominator[13] => sel[76].IN1
denominator[13] => sel[108].IN1
denominator[13] => sel[140].IN1
denominator[13] => sel[172].IN1
denominator[13] => sel[204].IN1
denominator[13] => sel[236].IN1
denominator[13] => sel[268].IN1
denominator[13] => sel[300].IN1
denominator[13] => sel[332].IN1
denominator[13] => sel[364].IN1
denominator[13] => sel[396].IN1
denominator[13] => sel[428].IN1
denominator[13] => op_6.IN4
denominator[13] => sel[460].IN1
denominator[13] => op_7.IN6
denominator[13] => sel[492].IN1
denominator[13] => op_8.IN8
denominator[13] => sel[524].IN1
denominator[13] => op_9.IN10
denominator[13] => sel[556].IN1
denominator[13] => op_10.IN12
denominator[13] => sel[588].IN1
denominator[13] => op_11.IN14
denominator[13] => sel[620].IN1
denominator[13] => op_12.IN16
denominator[13] => sel[652].IN1
denominator[13] => op_14.IN18
denominator[13] => sel[684].IN1
denominator[13] => op_15.IN20
denominator[13] => sel[716].IN1
denominator[13] => op_16.IN22
denominator[13] => sel[748].IN1
denominator[13] => op_17.IN24
denominator[13] => sel[780].IN1
denominator[13] => op_18.IN26
denominator[13] => sel[812].IN1
denominator[13] => op_19.IN28
denominator[13] => sel[844].IN1
denominator[13] => op_20.IN30
denominator[13] => sel[876].IN1
denominator[13] => op_21.IN32
denominator[13] => sel[908].IN1
denominator[13] => op_22.IN34
denominator[13] => sel[940].IN1
denominator[13] => op_23.IN36
denominator[13] => sel[972].IN1
denominator[13] => op_25.IN38
denominator[13] => sel[1004].IN1
denominator[13] => op_26.IN40
denominator[13] => sel[1036].IN1
denominator[13] => op_27.IN42
denominator[13] => sel[1068].IN1
denominator[13] => op_28.IN42
denominator[13] => sel[1100].IN1
denominator[13] => op_29.IN42
denominator[13] => sel[1132].IN1
denominator[13] => op_30.IN42
denominator[13] => sel[1164].IN1
denominator[13] => op_31.IN42
denominator[13] => sel[1196].IN1
denominator[13] => op_32.IN42
denominator[13] => sel[1228].IN1
denominator[13] => op_33.IN42
denominator[13] => sel[1260].IN1
denominator[13] => op_34.IN42
denominator[13] => sel[1292].IN1
denominator[13] => op_36.IN42
denominator[13] => sel[1324].IN1
denominator[13] => op_37.IN42
denominator[13] => sel[1356].IN1
denominator[13] => op_38.IN42
denominator[13] => sel[1388].IN1
denominator[13] => op_39.IN42
denominator[13] => sel[1420].IN1
denominator[13] => op_40.IN42
denominator[13] => sel[1452].IN1
denominator[13] => op_41.IN42
denominator[13] => sel[1484].IN1
denominator[13] => op_42.IN42
denominator[13] => sel[1516].IN1
denominator[13] => op_43.IN42
denominator[13] => sel[1548].IN1
denominator[14] => sel[13].IN1
denominator[14] => sel[45].IN1
denominator[14] => sel[77].IN1
denominator[14] => sel[109].IN1
denominator[14] => sel[141].IN1
denominator[14] => sel[173].IN1
denominator[14] => sel[205].IN1
denominator[14] => sel[237].IN1
denominator[14] => sel[269].IN1
denominator[14] => sel[301].IN1
denominator[14] => sel[333].IN1
denominator[14] => sel[365].IN1
denominator[14] => sel[397].IN1
denominator[14] => sel[429].IN1
denominator[14] => sel[461].IN1
denominator[14] => op_7.IN4
denominator[14] => sel[493].IN1
denominator[14] => op_8.IN6
denominator[14] => sel[525].IN1
denominator[14] => op_9.IN8
denominator[14] => sel[557].IN1
denominator[14] => op_10.IN10
denominator[14] => sel[589].IN1
denominator[14] => op_11.IN12
denominator[14] => sel[621].IN1
denominator[14] => op_12.IN14
denominator[14] => sel[653].IN1
denominator[14] => op_14.IN16
denominator[14] => sel[685].IN1
denominator[14] => op_15.IN18
denominator[14] => sel[717].IN1
denominator[14] => op_16.IN20
denominator[14] => sel[749].IN1
denominator[14] => op_17.IN22
denominator[14] => sel[781].IN1
denominator[14] => op_18.IN24
denominator[14] => sel[813].IN1
denominator[14] => op_19.IN26
denominator[14] => sel[845].IN1
denominator[14] => op_20.IN28
denominator[14] => sel[877].IN1
denominator[14] => op_21.IN30
denominator[14] => sel[909].IN1
denominator[14] => op_22.IN32
denominator[14] => sel[941].IN1
denominator[14] => op_23.IN34
denominator[14] => sel[973].IN1
denominator[14] => op_25.IN36
denominator[14] => sel[1005].IN1
denominator[14] => op_26.IN38
denominator[14] => sel[1037].IN1
denominator[14] => op_27.IN40
denominator[14] => sel[1069].IN1
denominator[14] => op_28.IN40
denominator[14] => sel[1101].IN1
denominator[14] => op_29.IN40
denominator[14] => sel[1133].IN1
denominator[14] => op_30.IN40
denominator[14] => sel[1165].IN1
denominator[14] => op_31.IN40
denominator[14] => sel[1197].IN1
denominator[14] => op_32.IN40
denominator[14] => sel[1229].IN1
denominator[14] => op_33.IN40
denominator[14] => sel[1261].IN1
denominator[14] => op_34.IN40
denominator[14] => sel[1293].IN1
denominator[14] => op_36.IN40
denominator[14] => sel[1325].IN1
denominator[14] => op_37.IN40
denominator[14] => sel[1357].IN1
denominator[14] => op_38.IN40
denominator[14] => sel[1389].IN1
denominator[14] => op_39.IN40
denominator[14] => sel[1421].IN1
denominator[14] => op_40.IN40
denominator[14] => sel[1453].IN1
denominator[14] => op_41.IN40
denominator[14] => sel[1485].IN1
denominator[14] => op_42.IN40
denominator[14] => sel[1517].IN1
denominator[14] => op_43.IN40
denominator[14] => sel[1549].IN1
denominator[15] => sel[14].IN1
denominator[15] => sel[46].IN1
denominator[15] => sel[78].IN1
denominator[15] => sel[110].IN1
denominator[15] => sel[142].IN1
denominator[15] => sel[174].IN1
denominator[15] => sel[206].IN1
denominator[15] => sel[238].IN1
denominator[15] => sel[270].IN1
denominator[15] => sel[302].IN1
denominator[15] => sel[334].IN1
denominator[15] => sel[366].IN1
denominator[15] => sel[398].IN1
denominator[15] => sel[430].IN1
denominator[15] => sel[462].IN1
denominator[15] => sel[494].IN1
denominator[15] => op_8.IN4
denominator[15] => sel[526].IN1
denominator[15] => op_9.IN6
denominator[15] => sel[558].IN1
denominator[15] => op_10.IN8
denominator[15] => sel[590].IN1
denominator[15] => op_11.IN10
denominator[15] => sel[622].IN1
denominator[15] => op_12.IN12
denominator[15] => sel[654].IN1
denominator[15] => op_14.IN14
denominator[15] => sel[686].IN1
denominator[15] => op_15.IN16
denominator[15] => sel[718].IN1
denominator[15] => op_16.IN18
denominator[15] => sel[750].IN1
denominator[15] => op_17.IN20
denominator[15] => sel[782].IN1
denominator[15] => op_18.IN22
denominator[15] => sel[814].IN1
denominator[15] => op_19.IN24
denominator[15] => sel[846].IN1
denominator[15] => op_20.IN26
denominator[15] => sel[878].IN1
denominator[15] => op_21.IN28
denominator[15] => sel[910].IN1
denominator[15] => op_22.IN30
denominator[15] => sel[942].IN1
denominator[15] => op_23.IN32
denominator[15] => sel[974].IN1
denominator[15] => op_25.IN34
denominator[15] => sel[1006].IN1
denominator[15] => op_26.IN36
denominator[15] => sel[1038].IN1
denominator[15] => op_27.IN38
denominator[15] => sel[1070].IN1
denominator[15] => op_28.IN38
denominator[15] => sel[1102].IN1
denominator[15] => op_29.IN38
denominator[15] => sel[1134].IN1
denominator[15] => op_30.IN38
denominator[15] => sel[1166].IN1
denominator[15] => op_31.IN38
denominator[15] => sel[1198].IN1
denominator[15] => op_32.IN38
denominator[15] => sel[1230].IN1
denominator[15] => op_33.IN38
denominator[15] => sel[1262].IN1
denominator[15] => op_34.IN38
denominator[15] => sel[1294].IN1
denominator[15] => op_36.IN38
denominator[15] => sel[1326].IN1
denominator[15] => op_37.IN38
denominator[15] => sel[1358].IN1
denominator[15] => op_38.IN38
denominator[15] => sel[1390].IN1
denominator[15] => op_39.IN38
denominator[15] => sel[1422].IN1
denominator[15] => op_40.IN38
denominator[15] => sel[1454].IN1
denominator[15] => op_41.IN38
denominator[15] => sel[1486].IN1
denominator[15] => op_42.IN38
denominator[15] => sel[1518].IN1
denominator[15] => op_43.IN38
denominator[15] => sel[1550].IN1
denominator[16] => sel[15].IN1
denominator[16] => sel[47].IN1
denominator[16] => sel[79].IN1
denominator[16] => sel[111].IN1
denominator[16] => sel[143].IN1
denominator[16] => sel[175].IN1
denominator[16] => sel[207].IN1
denominator[16] => sel[239].IN1
denominator[16] => sel[271].IN1
denominator[16] => sel[303].IN1
denominator[16] => sel[335].IN1
denominator[16] => sel[367].IN1
denominator[16] => sel[399].IN1
denominator[16] => sel[431].IN1
denominator[16] => sel[463].IN1
denominator[16] => sel[495].IN1
denominator[16] => sel[527].IN1
denominator[16] => op_9.IN4
denominator[16] => sel[559].IN1
denominator[16] => op_10.IN6
denominator[16] => sel[591].IN1
denominator[16] => op_11.IN8
denominator[16] => sel[623].IN1
denominator[16] => op_12.IN10
denominator[16] => sel[655].IN1
denominator[16] => op_14.IN12
denominator[16] => sel[687].IN1
denominator[16] => op_15.IN14
denominator[16] => sel[719].IN1
denominator[16] => op_16.IN16
denominator[16] => sel[751].IN1
denominator[16] => op_17.IN18
denominator[16] => sel[783].IN1
denominator[16] => op_18.IN20
denominator[16] => sel[815].IN1
denominator[16] => op_19.IN22
denominator[16] => sel[847].IN1
denominator[16] => op_20.IN24
denominator[16] => sel[879].IN1
denominator[16] => op_21.IN26
denominator[16] => sel[911].IN1
denominator[16] => op_22.IN28
denominator[16] => sel[943].IN1
denominator[16] => op_23.IN30
denominator[16] => sel[975].IN1
denominator[16] => op_25.IN32
denominator[16] => sel[1007].IN1
denominator[16] => op_26.IN34
denominator[16] => sel[1039].IN1
denominator[16] => op_27.IN36
denominator[16] => sel[1071].IN1
denominator[16] => op_28.IN36
denominator[16] => sel[1103].IN1
denominator[16] => op_29.IN36
denominator[16] => sel[1135].IN1
denominator[16] => op_30.IN36
denominator[16] => sel[1167].IN1
denominator[16] => op_31.IN36
denominator[16] => sel[1199].IN1
denominator[16] => op_32.IN36
denominator[16] => sel[1231].IN1
denominator[16] => op_33.IN36
denominator[16] => sel[1263].IN1
denominator[16] => op_34.IN36
denominator[16] => sel[1295].IN1
denominator[16] => op_36.IN36
denominator[16] => sel[1327].IN1
denominator[16] => op_37.IN36
denominator[16] => sel[1359].IN1
denominator[16] => op_38.IN36
denominator[16] => sel[1391].IN1
denominator[16] => op_39.IN36
denominator[16] => sel[1423].IN1
denominator[16] => op_40.IN36
denominator[16] => sel[1455].IN1
denominator[16] => op_41.IN36
denominator[16] => sel[1487].IN1
denominator[16] => op_42.IN36
denominator[16] => sel[1519].IN1
denominator[16] => op_43.IN36
denominator[16] => sel[1551].IN1
denominator[17] => sel[16].IN1
denominator[17] => sel[48].IN1
denominator[17] => sel[80].IN1
denominator[17] => sel[112].IN1
denominator[17] => sel[144].IN1
denominator[17] => sel[176].IN1
denominator[17] => sel[208].IN1
denominator[17] => sel[240].IN1
denominator[17] => sel[272].IN1
denominator[17] => sel[304].IN1
denominator[17] => sel[336].IN1
denominator[17] => sel[368].IN1
denominator[17] => sel[400].IN1
denominator[17] => sel[432].IN1
denominator[17] => sel[464].IN1
denominator[17] => sel[496].IN1
denominator[17] => sel[528].IN1
denominator[17] => sel[560].IN1
denominator[17] => op_10.IN4
denominator[17] => sel[592].IN1
denominator[17] => op_11.IN6
denominator[17] => sel[624].IN1
denominator[17] => op_12.IN8
denominator[17] => sel[656].IN1
denominator[17] => op_14.IN10
denominator[17] => sel[688].IN1
denominator[17] => op_15.IN12
denominator[17] => sel[720].IN1
denominator[17] => op_16.IN14
denominator[17] => sel[752].IN1
denominator[17] => op_17.IN16
denominator[17] => sel[784].IN1
denominator[17] => op_18.IN18
denominator[17] => sel[816].IN1
denominator[17] => op_19.IN20
denominator[17] => sel[848].IN1
denominator[17] => op_20.IN22
denominator[17] => sel[880].IN1
denominator[17] => op_21.IN24
denominator[17] => sel[912].IN1
denominator[17] => op_22.IN26
denominator[17] => sel[944].IN1
denominator[17] => op_23.IN28
denominator[17] => sel[976].IN1
denominator[17] => op_25.IN30
denominator[17] => sel[1008].IN1
denominator[17] => op_26.IN32
denominator[17] => sel[1040].IN1
denominator[17] => op_27.IN34
denominator[17] => sel[1072].IN1
denominator[17] => op_28.IN34
denominator[17] => sel[1104].IN1
denominator[17] => op_29.IN34
denominator[17] => sel[1136].IN1
denominator[17] => op_30.IN34
denominator[17] => sel[1168].IN1
denominator[17] => op_31.IN34
denominator[17] => sel[1200].IN1
denominator[17] => op_32.IN34
denominator[17] => sel[1232].IN1
denominator[17] => op_33.IN34
denominator[17] => sel[1264].IN1
denominator[17] => op_34.IN34
denominator[17] => sel[1296].IN1
denominator[17] => op_36.IN34
denominator[17] => sel[1328].IN1
denominator[17] => op_37.IN34
denominator[17] => sel[1360].IN1
denominator[17] => op_38.IN34
denominator[17] => sel[1392].IN1
denominator[17] => op_39.IN34
denominator[17] => sel[1424].IN1
denominator[17] => op_40.IN34
denominator[17] => sel[1456].IN1
denominator[17] => op_41.IN34
denominator[17] => sel[1488].IN1
denominator[17] => op_42.IN34
denominator[17] => sel[1520].IN1
denominator[17] => op_43.IN34
denominator[17] => sel[1552].IN1
denominator[18] => sel[17].IN1
denominator[18] => sel[49].IN1
denominator[18] => sel[81].IN1
denominator[18] => sel[113].IN1
denominator[18] => sel[145].IN1
denominator[18] => sel[177].IN1
denominator[18] => sel[209].IN1
denominator[18] => sel[241].IN1
denominator[18] => sel[273].IN1
denominator[18] => sel[305].IN1
denominator[18] => sel[337].IN1
denominator[18] => sel[369].IN1
denominator[18] => sel[401].IN1
denominator[18] => sel[433].IN1
denominator[18] => sel[465].IN1
denominator[18] => sel[497].IN1
denominator[18] => sel[529].IN1
denominator[18] => sel[561].IN1
denominator[18] => sel[593].IN1
denominator[18] => op_11.IN4
denominator[18] => sel[625].IN1
denominator[18] => op_12.IN6
denominator[18] => sel[657].IN1
denominator[18] => op_14.IN8
denominator[18] => sel[689].IN1
denominator[18] => op_15.IN10
denominator[18] => sel[721].IN1
denominator[18] => op_16.IN12
denominator[18] => sel[753].IN1
denominator[18] => op_17.IN14
denominator[18] => sel[785].IN1
denominator[18] => op_18.IN16
denominator[18] => sel[817].IN1
denominator[18] => op_19.IN18
denominator[18] => sel[849].IN1
denominator[18] => op_20.IN20
denominator[18] => sel[881].IN1
denominator[18] => op_21.IN22
denominator[18] => sel[913].IN1
denominator[18] => op_22.IN24
denominator[18] => sel[945].IN1
denominator[18] => op_23.IN26
denominator[18] => sel[977].IN1
denominator[18] => op_25.IN28
denominator[18] => sel[1009].IN1
denominator[18] => op_26.IN30
denominator[18] => sel[1041].IN1
denominator[18] => op_27.IN32
denominator[18] => sel[1073].IN1
denominator[18] => op_28.IN32
denominator[18] => sel[1105].IN1
denominator[18] => op_29.IN32
denominator[18] => sel[1137].IN1
denominator[18] => op_30.IN32
denominator[18] => sel[1169].IN1
denominator[18] => op_31.IN32
denominator[18] => sel[1201].IN1
denominator[18] => op_32.IN32
denominator[18] => sel[1233].IN1
denominator[18] => op_33.IN32
denominator[18] => sel[1265].IN1
denominator[18] => op_34.IN32
denominator[18] => sel[1297].IN1
denominator[18] => op_36.IN32
denominator[18] => sel[1329].IN1
denominator[18] => op_37.IN32
denominator[18] => sel[1361].IN1
denominator[18] => op_38.IN32
denominator[18] => sel[1393].IN1
denominator[18] => op_39.IN32
denominator[18] => sel[1425].IN1
denominator[18] => op_40.IN32
denominator[18] => sel[1457].IN1
denominator[18] => op_41.IN32
denominator[18] => sel[1489].IN1
denominator[18] => op_42.IN32
denominator[18] => sel[1521].IN1
denominator[18] => op_43.IN32
denominator[18] => sel[1553].IN1
denominator[19] => sel[18].IN1
denominator[19] => sel[50].IN1
denominator[19] => sel[82].IN1
denominator[19] => sel[114].IN1
denominator[19] => sel[146].IN1
denominator[19] => sel[178].IN1
denominator[19] => sel[210].IN1
denominator[19] => sel[242].IN1
denominator[19] => sel[274].IN1
denominator[19] => sel[306].IN1
denominator[19] => sel[338].IN1
denominator[19] => sel[370].IN1
denominator[19] => sel[402].IN1
denominator[19] => sel[434].IN1
denominator[19] => sel[466].IN1
denominator[19] => sel[498].IN1
denominator[19] => sel[530].IN1
denominator[19] => sel[562].IN1
denominator[19] => sel[594].IN1
denominator[19] => sel[626].IN1
denominator[19] => op_12.IN4
denominator[19] => sel[658].IN1
denominator[19] => op_14.IN6
denominator[19] => sel[690].IN1
denominator[19] => op_15.IN8
denominator[19] => sel[722].IN1
denominator[19] => op_16.IN10
denominator[19] => sel[754].IN1
denominator[19] => op_17.IN12
denominator[19] => sel[786].IN1
denominator[19] => op_18.IN14
denominator[19] => sel[818].IN1
denominator[19] => op_19.IN16
denominator[19] => sel[850].IN1
denominator[19] => op_20.IN18
denominator[19] => sel[882].IN1
denominator[19] => op_21.IN20
denominator[19] => sel[914].IN1
denominator[19] => op_22.IN22
denominator[19] => sel[946].IN1
denominator[19] => op_23.IN24
denominator[19] => sel[978].IN1
denominator[19] => op_25.IN26
denominator[19] => sel[1010].IN1
denominator[19] => op_26.IN28
denominator[19] => sel[1042].IN1
denominator[19] => op_27.IN30
denominator[19] => sel[1074].IN1
denominator[19] => op_28.IN30
denominator[19] => sel[1106].IN1
denominator[19] => op_29.IN30
denominator[19] => sel[1138].IN1
denominator[19] => op_30.IN30
denominator[19] => sel[1170].IN1
denominator[19] => op_31.IN30
denominator[19] => sel[1202].IN1
denominator[19] => op_32.IN30
denominator[19] => sel[1234].IN1
denominator[19] => op_33.IN30
denominator[19] => sel[1266].IN1
denominator[19] => op_34.IN30
denominator[19] => sel[1298].IN1
denominator[19] => op_36.IN30
denominator[19] => sel[1330].IN1
denominator[19] => op_37.IN30
denominator[19] => sel[1362].IN1
denominator[19] => op_38.IN30
denominator[19] => sel[1394].IN1
denominator[19] => op_39.IN30
denominator[19] => sel[1426].IN1
denominator[19] => op_40.IN30
denominator[19] => sel[1458].IN1
denominator[19] => op_41.IN30
denominator[19] => sel[1490].IN1
denominator[19] => op_42.IN30
denominator[19] => sel[1522].IN1
denominator[19] => op_43.IN30
denominator[19] => sel[1554].IN1
denominator[20] => sel[19].IN1
denominator[20] => sel[51].IN1
denominator[20] => sel[83].IN1
denominator[20] => sel[115].IN1
denominator[20] => sel[147].IN1
denominator[20] => sel[179].IN1
denominator[20] => sel[211].IN1
denominator[20] => sel[243].IN1
denominator[20] => sel[275].IN1
denominator[20] => sel[307].IN1
denominator[20] => sel[339].IN1
denominator[20] => sel[371].IN1
denominator[20] => sel[403].IN1
denominator[20] => sel[435].IN1
denominator[20] => sel[467].IN1
denominator[20] => sel[499].IN1
denominator[20] => sel[531].IN1
denominator[20] => sel[563].IN1
denominator[20] => sel[595].IN1
denominator[20] => sel[627].IN1
denominator[20] => sel[659].IN1
denominator[20] => op_14.IN4
denominator[20] => sel[691].IN1
denominator[20] => op_15.IN6
denominator[20] => sel[723].IN1
denominator[20] => op_16.IN8
denominator[20] => sel[755].IN1
denominator[20] => op_17.IN10
denominator[20] => sel[787].IN1
denominator[20] => op_18.IN12
denominator[20] => sel[819].IN1
denominator[20] => op_19.IN14
denominator[20] => sel[851].IN1
denominator[20] => op_20.IN16
denominator[20] => sel[883].IN1
denominator[20] => op_21.IN18
denominator[20] => sel[915].IN1
denominator[20] => op_22.IN20
denominator[20] => sel[947].IN1
denominator[20] => op_23.IN22
denominator[20] => sel[979].IN1
denominator[20] => op_25.IN24
denominator[20] => sel[1011].IN1
denominator[20] => op_26.IN26
denominator[20] => sel[1043].IN1
denominator[20] => op_27.IN28
denominator[20] => sel[1075].IN1
denominator[20] => op_28.IN28
denominator[20] => sel[1107].IN1
denominator[20] => op_29.IN28
denominator[20] => sel[1139].IN1
denominator[20] => op_30.IN28
denominator[20] => sel[1171].IN1
denominator[20] => op_31.IN28
denominator[20] => sel[1203].IN1
denominator[20] => op_32.IN28
denominator[20] => sel[1235].IN1
denominator[20] => op_33.IN28
denominator[20] => sel[1267].IN1
denominator[20] => op_34.IN28
denominator[20] => sel[1299].IN1
denominator[20] => op_36.IN28
denominator[20] => sel[1331].IN1
denominator[20] => op_37.IN28
denominator[20] => sel[1363].IN1
denominator[20] => op_38.IN28
denominator[20] => sel[1395].IN1
denominator[20] => op_39.IN28
denominator[20] => sel[1427].IN1
denominator[20] => op_40.IN28
denominator[20] => sel[1459].IN1
denominator[20] => op_41.IN28
denominator[20] => sel[1491].IN1
denominator[20] => op_42.IN28
denominator[20] => sel[1523].IN1
denominator[20] => op_43.IN28
denominator[20] => sel[1555].IN1
denominator[21] => sel[20].IN1
denominator[21] => sel[52].IN1
denominator[21] => sel[84].IN1
denominator[21] => sel[116].IN1
denominator[21] => sel[148].IN1
denominator[21] => sel[180].IN1
denominator[21] => sel[212].IN1
denominator[21] => sel[244].IN1
denominator[21] => sel[276].IN1
denominator[21] => sel[308].IN1
denominator[21] => sel[340].IN1
denominator[21] => sel[372].IN1
denominator[21] => sel[404].IN1
denominator[21] => sel[436].IN1
denominator[21] => sel[468].IN1
denominator[21] => sel[500].IN1
denominator[21] => sel[532].IN1
denominator[21] => sel[564].IN1
denominator[21] => sel[596].IN1
denominator[21] => sel[628].IN1
denominator[21] => sel[660].IN1
denominator[21] => sel[692].IN1
denominator[21] => op_15.IN4
denominator[21] => sel[724].IN1
denominator[21] => op_16.IN6
denominator[21] => sel[756].IN1
denominator[21] => op_17.IN8
denominator[21] => sel[788].IN1
denominator[21] => op_18.IN10
denominator[21] => sel[820].IN1
denominator[21] => op_19.IN12
denominator[21] => sel[852].IN1
denominator[21] => op_20.IN14
denominator[21] => sel[884].IN1
denominator[21] => op_21.IN16
denominator[21] => sel[916].IN1
denominator[21] => op_22.IN18
denominator[21] => sel[948].IN1
denominator[21] => op_23.IN20
denominator[21] => sel[980].IN1
denominator[21] => op_25.IN22
denominator[21] => sel[1012].IN1
denominator[21] => op_26.IN24
denominator[21] => sel[1044].IN1
denominator[21] => op_27.IN26
denominator[21] => sel[1076].IN1
denominator[21] => op_28.IN26
denominator[21] => sel[1108].IN1
denominator[21] => op_29.IN26
denominator[21] => sel[1140].IN1
denominator[21] => op_30.IN26
denominator[21] => sel[1172].IN1
denominator[21] => op_31.IN26
denominator[21] => sel[1204].IN1
denominator[21] => op_32.IN26
denominator[21] => sel[1236].IN1
denominator[21] => op_33.IN26
denominator[21] => sel[1268].IN1
denominator[21] => op_34.IN26
denominator[21] => sel[1300].IN1
denominator[21] => op_36.IN26
denominator[21] => sel[1332].IN1
denominator[21] => op_37.IN26
denominator[21] => sel[1364].IN1
denominator[21] => op_38.IN26
denominator[21] => sel[1396].IN1
denominator[21] => op_39.IN26
denominator[21] => sel[1428].IN1
denominator[21] => op_40.IN26
denominator[21] => sel[1460].IN1
denominator[21] => op_41.IN26
denominator[21] => sel[1492].IN1
denominator[21] => op_42.IN26
denominator[21] => sel[1524].IN1
denominator[21] => op_43.IN26
denominator[21] => sel[1556].IN1
denominator[22] => sel[21].IN1
denominator[22] => sel[53].IN1
denominator[22] => sel[85].IN1
denominator[22] => sel[117].IN1
denominator[22] => sel[149].IN1
denominator[22] => sel[181].IN1
denominator[22] => sel[213].IN1
denominator[22] => sel[245].IN1
denominator[22] => sel[277].IN1
denominator[22] => sel[309].IN1
denominator[22] => sel[341].IN1
denominator[22] => sel[373].IN1
denominator[22] => sel[405].IN1
denominator[22] => sel[437].IN1
denominator[22] => sel[469].IN1
denominator[22] => sel[501].IN1
denominator[22] => sel[533].IN1
denominator[22] => sel[565].IN1
denominator[22] => sel[597].IN1
denominator[22] => sel[629].IN1
denominator[22] => sel[661].IN1
denominator[22] => sel[693].IN1
denominator[22] => sel[725].IN1
denominator[22] => op_16.IN4
denominator[22] => sel[757].IN1
denominator[22] => op_17.IN6
denominator[22] => sel[789].IN1
denominator[22] => op_18.IN8
denominator[22] => sel[821].IN1
denominator[22] => op_19.IN10
denominator[22] => sel[853].IN1
denominator[22] => op_20.IN12
denominator[22] => sel[885].IN1
denominator[22] => op_21.IN14
denominator[22] => sel[917].IN1
denominator[22] => op_22.IN16
denominator[22] => sel[949].IN1
denominator[22] => op_23.IN18
denominator[22] => sel[981].IN1
denominator[22] => op_25.IN20
denominator[22] => sel[1013].IN1
denominator[22] => op_26.IN22
denominator[22] => sel[1045].IN1
denominator[22] => op_27.IN24
denominator[22] => sel[1077].IN1
denominator[22] => op_28.IN24
denominator[22] => sel[1109].IN1
denominator[22] => op_29.IN24
denominator[22] => sel[1141].IN1
denominator[22] => op_30.IN24
denominator[22] => sel[1173].IN1
denominator[22] => op_31.IN24
denominator[22] => sel[1205].IN1
denominator[22] => op_32.IN24
denominator[22] => sel[1237].IN1
denominator[22] => op_33.IN24
denominator[22] => sel[1269].IN1
denominator[22] => op_34.IN24
denominator[22] => sel[1301].IN1
denominator[22] => op_36.IN24
denominator[22] => sel[1333].IN1
denominator[22] => op_37.IN24
denominator[22] => sel[1365].IN1
denominator[22] => op_38.IN24
denominator[22] => sel[1397].IN1
denominator[22] => op_39.IN24
denominator[22] => sel[1429].IN1
denominator[22] => op_40.IN24
denominator[22] => sel[1461].IN1
denominator[22] => op_41.IN24
denominator[22] => sel[1493].IN1
denominator[22] => op_42.IN24
denominator[22] => sel[1525].IN1
denominator[22] => op_43.IN24
denominator[22] => sel[1557].IN1
denominator[23] => sel[22].IN1
denominator[23] => sel[54].IN1
denominator[23] => sel[86].IN1
denominator[23] => sel[118].IN1
denominator[23] => sel[150].IN1
denominator[23] => sel[182].IN1
denominator[23] => sel[214].IN1
denominator[23] => sel[246].IN1
denominator[23] => sel[278].IN1
denominator[23] => sel[310].IN1
denominator[23] => sel[342].IN1
denominator[23] => sel[374].IN1
denominator[23] => sel[406].IN1
denominator[23] => sel[438].IN1
denominator[23] => sel[470].IN1
denominator[23] => sel[502].IN1
denominator[23] => sel[534].IN1
denominator[23] => sel[566].IN1
denominator[23] => sel[598].IN1
denominator[23] => sel[630].IN1
denominator[23] => sel[662].IN1
denominator[23] => sel[694].IN1
denominator[23] => sel[726].IN1
denominator[23] => sel[758].IN1
denominator[23] => op_17.IN4
denominator[23] => sel[790].IN1
denominator[23] => op_18.IN6
denominator[23] => sel[822].IN1
denominator[23] => op_19.IN8
denominator[23] => sel[854].IN1
denominator[23] => op_20.IN10
denominator[23] => sel[886].IN1
denominator[23] => op_21.IN12
denominator[23] => sel[918].IN1
denominator[23] => op_22.IN14
denominator[23] => sel[950].IN1
denominator[23] => op_23.IN16
denominator[23] => sel[982].IN1
denominator[23] => op_25.IN18
denominator[23] => sel[1014].IN1
denominator[23] => op_26.IN20
denominator[23] => sel[1046].IN1
denominator[23] => op_27.IN22
denominator[23] => sel[1078].IN1
denominator[23] => op_28.IN22
denominator[23] => sel[1110].IN1
denominator[23] => op_29.IN22
denominator[23] => sel[1142].IN1
denominator[23] => op_30.IN22
denominator[23] => sel[1174].IN1
denominator[23] => op_31.IN22
denominator[23] => sel[1206].IN1
denominator[23] => op_32.IN22
denominator[23] => sel[1238].IN1
denominator[23] => op_33.IN22
denominator[23] => sel[1270].IN1
denominator[23] => op_34.IN22
denominator[23] => sel[1302].IN1
denominator[23] => op_36.IN22
denominator[23] => sel[1334].IN1
denominator[23] => op_37.IN22
denominator[23] => sel[1366].IN1
denominator[23] => op_38.IN22
denominator[23] => sel[1398].IN1
denominator[23] => op_39.IN22
denominator[23] => sel[1430].IN1
denominator[23] => op_40.IN22
denominator[23] => sel[1462].IN1
denominator[23] => op_41.IN22
denominator[23] => sel[1494].IN1
denominator[23] => op_42.IN22
denominator[23] => sel[1526].IN1
denominator[23] => op_43.IN22
denominator[23] => sel[1558].IN1
denominator[24] => sel[23].IN1
denominator[24] => sel[55].IN1
denominator[24] => sel[87].IN1
denominator[24] => sel[119].IN1
denominator[24] => sel[151].IN1
denominator[24] => sel[183].IN1
denominator[24] => sel[215].IN1
denominator[24] => sel[247].IN1
denominator[24] => sel[279].IN1
denominator[24] => sel[311].IN1
denominator[24] => sel[343].IN1
denominator[24] => sel[375].IN1
denominator[24] => sel[407].IN1
denominator[24] => sel[439].IN1
denominator[24] => sel[471].IN1
denominator[24] => sel[503].IN1
denominator[24] => sel[535].IN1
denominator[24] => sel[567].IN1
denominator[24] => sel[599].IN1
denominator[24] => sel[631].IN1
denominator[24] => sel[663].IN1
denominator[24] => sel[695].IN1
denominator[24] => sel[727].IN1
denominator[24] => sel[759].IN1
denominator[24] => sel[791].IN1
denominator[24] => op_18.IN4
denominator[24] => sel[823].IN1
denominator[24] => op_19.IN6
denominator[24] => sel[855].IN1
denominator[24] => op_20.IN8
denominator[24] => sel[887].IN1
denominator[24] => op_21.IN10
denominator[24] => sel[919].IN1
denominator[24] => op_22.IN12
denominator[24] => sel[951].IN1
denominator[24] => op_23.IN14
denominator[24] => sel[983].IN1
denominator[24] => op_25.IN16
denominator[24] => sel[1015].IN1
denominator[24] => op_26.IN18
denominator[24] => sel[1047].IN1
denominator[24] => op_27.IN20
denominator[24] => sel[1079].IN1
denominator[24] => op_28.IN20
denominator[24] => sel[1111].IN1
denominator[24] => op_29.IN20
denominator[24] => sel[1143].IN1
denominator[24] => op_30.IN20
denominator[24] => sel[1175].IN1
denominator[24] => op_31.IN20
denominator[24] => sel[1207].IN1
denominator[24] => op_32.IN20
denominator[24] => sel[1239].IN1
denominator[24] => op_33.IN20
denominator[24] => sel[1271].IN1
denominator[24] => op_34.IN20
denominator[24] => sel[1303].IN1
denominator[24] => op_36.IN20
denominator[24] => sel[1335].IN1
denominator[24] => op_37.IN20
denominator[24] => sel[1367].IN1
denominator[24] => op_38.IN20
denominator[24] => sel[1399].IN1
denominator[24] => op_39.IN20
denominator[24] => sel[1431].IN1
denominator[24] => op_40.IN20
denominator[24] => sel[1463].IN1
denominator[24] => op_41.IN20
denominator[24] => sel[1495].IN1
denominator[24] => op_42.IN20
denominator[24] => sel[1527].IN1
denominator[24] => op_43.IN20
denominator[24] => sel[1559].IN1
denominator[25] => sel[24].IN1
denominator[25] => sel[56].IN1
denominator[25] => sel[88].IN1
denominator[25] => sel[120].IN1
denominator[25] => sel[152].IN1
denominator[25] => sel[184].IN1
denominator[25] => sel[216].IN1
denominator[25] => sel[248].IN1
denominator[25] => sel[280].IN1
denominator[25] => sel[312].IN1
denominator[25] => sel[344].IN1
denominator[25] => sel[376].IN1
denominator[25] => sel[408].IN1
denominator[25] => sel[440].IN1
denominator[25] => sel[472].IN1
denominator[25] => sel[504].IN1
denominator[25] => sel[536].IN1
denominator[25] => sel[568].IN1
denominator[25] => sel[600].IN1
denominator[25] => sel[632].IN1
denominator[25] => sel[664].IN1
denominator[25] => sel[696].IN1
denominator[25] => sel[728].IN1
denominator[25] => sel[760].IN1
denominator[25] => sel[792].IN1
denominator[25] => sel[824].IN1
denominator[25] => op_19.IN4
denominator[25] => sel[856].IN1
denominator[25] => op_20.IN6
denominator[25] => sel[888].IN1
denominator[25] => op_21.IN8
denominator[25] => sel[920].IN1
denominator[25] => op_22.IN10
denominator[25] => sel[952].IN1
denominator[25] => op_23.IN12
denominator[25] => sel[984].IN1
denominator[25] => op_25.IN14
denominator[25] => sel[1016].IN1
denominator[25] => op_26.IN16
denominator[25] => sel[1048].IN1
denominator[25] => op_27.IN18
denominator[25] => sel[1080].IN1
denominator[25] => op_28.IN18
denominator[25] => sel[1112].IN1
denominator[25] => op_29.IN18
denominator[25] => sel[1144].IN1
denominator[25] => op_30.IN18
denominator[25] => sel[1176].IN1
denominator[25] => op_31.IN18
denominator[25] => sel[1208].IN1
denominator[25] => op_32.IN18
denominator[25] => sel[1240].IN1
denominator[25] => op_33.IN18
denominator[25] => sel[1272].IN1
denominator[25] => op_34.IN18
denominator[25] => sel[1304].IN1
denominator[25] => op_36.IN18
denominator[25] => sel[1336].IN1
denominator[25] => op_37.IN18
denominator[25] => sel[1368].IN1
denominator[25] => op_38.IN18
denominator[25] => sel[1400].IN1
denominator[25] => op_39.IN18
denominator[25] => sel[1432].IN1
denominator[25] => op_40.IN18
denominator[25] => sel[1464].IN1
denominator[25] => op_41.IN18
denominator[25] => sel[1496].IN1
denominator[25] => op_42.IN18
denominator[25] => sel[1528].IN1
denominator[25] => op_43.IN18
denominator[25] => sel[1560].IN1
denominator[26] => sel[25].IN1
denominator[26] => sel[57].IN1
denominator[26] => sel[89].IN1
denominator[26] => sel[121].IN1
denominator[26] => sel[153].IN1
denominator[26] => sel[185].IN1
denominator[26] => sel[217].IN1
denominator[26] => sel[249].IN1
denominator[26] => sel[281].IN1
denominator[26] => sel[313].IN1
denominator[26] => sel[345].IN1
denominator[26] => sel[377].IN1
denominator[26] => sel[409].IN1
denominator[26] => sel[441].IN1
denominator[26] => sel[473].IN1
denominator[26] => sel[505].IN1
denominator[26] => sel[537].IN1
denominator[26] => sel[569].IN1
denominator[26] => sel[601].IN1
denominator[26] => sel[633].IN1
denominator[26] => sel[665].IN1
denominator[26] => sel[697].IN1
denominator[26] => sel[729].IN1
denominator[26] => sel[761].IN1
denominator[26] => sel[793].IN1
denominator[26] => sel[825].IN1
denominator[26] => sel[857].IN1
denominator[26] => op_20.IN4
denominator[26] => sel[889].IN1
denominator[26] => op_21.IN6
denominator[26] => sel[921].IN1
denominator[26] => op_22.IN8
denominator[26] => sel[953].IN1
denominator[26] => op_23.IN10
denominator[26] => sel[985].IN1
denominator[26] => op_25.IN12
denominator[26] => sel[1017].IN1
denominator[26] => op_26.IN14
denominator[26] => sel[1049].IN1
denominator[26] => op_27.IN16
denominator[26] => sel[1081].IN1
denominator[26] => op_28.IN16
denominator[26] => sel[1113].IN1
denominator[26] => op_29.IN16
denominator[26] => sel[1145].IN1
denominator[26] => op_30.IN16
denominator[26] => sel[1177].IN1
denominator[26] => op_31.IN16
denominator[26] => sel[1209].IN1
denominator[26] => op_32.IN16
denominator[26] => sel[1241].IN1
denominator[26] => op_33.IN16
denominator[26] => sel[1273].IN1
denominator[26] => op_34.IN16
denominator[26] => sel[1305].IN1
denominator[26] => op_36.IN16
denominator[26] => sel[1337].IN1
denominator[26] => op_37.IN16
denominator[26] => sel[1369].IN1
denominator[26] => op_38.IN16
denominator[26] => sel[1401].IN1
denominator[26] => op_39.IN16
denominator[26] => sel[1433].IN1
denominator[26] => op_40.IN16
denominator[26] => sel[1465].IN1
denominator[26] => op_41.IN16
denominator[26] => sel[1497].IN1
denominator[26] => op_42.IN16
denominator[26] => sel[1529].IN1
denominator[26] => op_43.IN16
denominator[26] => sel[1561].IN1
denominator[27] => sel[26].IN1
denominator[27] => sel[58].IN1
denominator[27] => sel[90].IN1
denominator[27] => sel[122].IN1
denominator[27] => sel[154].IN1
denominator[27] => sel[186].IN1
denominator[27] => sel[218].IN1
denominator[27] => sel[250].IN1
denominator[27] => sel[282].IN1
denominator[27] => sel[314].IN1
denominator[27] => sel[346].IN1
denominator[27] => sel[378].IN1
denominator[27] => sel[410].IN1
denominator[27] => sel[442].IN1
denominator[27] => sel[474].IN1
denominator[27] => sel[506].IN1
denominator[27] => sel[538].IN1
denominator[27] => sel[570].IN1
denominator[27] => sel[602].IN1
denominator[27] => sel[634].IN1
denominator[27] => sel[666].IN1
denominator[27] => sel[698].IN1
denominator[27] => sel[730].IN1
denominator[27] => sel[762].IN1
denominator[27] => sel[794].IN1
denominator[27] => sel[826].IN1
denominator[27] => sel[858].IN1
denominator[27] => sel[890].IN1
denominator[27] => op_21.IN4
denominator[27] => sel[922].IN1
denominator[27] => op_22.IN6
denominator[27] => sel[954].IN1
denominator[27] => op_23.IN8
denominator[27] => sel[986].IN1
denominator[27] => op_25.IN10
denominator[27] => sel[1018].IN1
denominator[27] => op_26.IN12
denominator[27] => sel[1050].IN1
denominator[27] => op_27.IN14
denominator[27] => sel[1082].IN1
denominator[27] => op_28.IN14
denominator[27] => sel[1114].IN1
denominator[27] => op_29.IN14
denominator[27] => sel[1146].IN1
denominator[27] => op_30.IN14
denominator[27] => sel[1178].IN1
denominator[27] => op_31.IN14
denominator[27] => sel[1210].IN1
denominator[27] => op_32.IN14
denominator[27] => sel[1242].IN1
denominator[27] => op_33.IN14
denominator[27] => sel[1274].IN1
denominator[27] => op_34.IN14
denominator[27] => sel[1306].IN1
denominator[27] => op_36.IN14
denominator[27] => sel[1338].IN1
denominator[27] => op_37.IN14
denominator[27] => sel[1370].IN1
denominator[27] => op_38.IN14
denominator[27] => sel[1402].IN1
denominator[27] => op_39.IN14
denominator[27] => sel[1434].IN1
denominator[27] => op_40.IN14
denominator[27] => sel[1466].IN1
denominator[27] => op_41.IN14
denominator[27] => sel[1498].IN1
denominator[27] => op_42.IN14
denominator[27] => sel[1530].IN1
denominator[27] => op_43.IN14
denominator[27] => sel[1562].IN1
denominator[28] => sel[27].IN1
denominator[28] => sel[59].IN1
denominator[28] => sel[91].IN1
denominator[28] => sel[123].IN1
denominator[28] => sel[155].IN1
denominator[28] => sel[187].IN1
denominator[28] => sel[219].IN1
denominator[28] => sel[251].IN1
denominator[28] => sel[283].IN1
denominator[28] => sel[315].IN1
denominator[28] => sel[347].IN1
denominator[28] => sel[379].IN1
denominator[28] => sel[411].IN1
denominator[28] => sel[443].IN1
denominator[28] => sel[475].IN1
denominator[28] => sel[507].IN1
denominator[28] => sel[539].IN1
denominator[28] => sel[571].IN1
denominator[28] => sel[603].IN1
denominator[28] => sel[635].IN1
denominator[28] => sel[667].IN1
denominator[28] => sel[699].IN1
denominator[28] => sel[731].IN1
denominator[28] => sel[763].IN1
denominator[28] => sel[795].IN1
denominator[28] => sel[827].IN1
denominator[28] => sel[859].IN1
denominator[28] => sel[891].IN1
denominator[28] => sel[923].IN1
denominator[28] => op_22.IN4
denominator[28] => sel[955].IN1
denominator[28] => op_23.IN6
denominator[28] => sel[987].IN1
denominator[28] => op_25.IN8
denominator[28] => sel[1019].IN1
denominator[28] => op_26.IN10
denominator[28] => sel[1051].IN1
denominator[28] => op_27.IN12
denominator[28] => sel[1083].IN1
denominator[28] => op_28.IN12
denominator[28] => sel[1115].IN1
denominator[28] => op_29.IN12
denominator[28] => sel[1147].IN1
denominator[28] => op_30.IN12
denominator[28] => sel[1179].IN1
denominator[28] => op_31.IN12
denominator[28] => sel[1211].IN1
denominator[28] => op_32.IN12
denominator[28] => sel[1243].IN1
denominator[28] => op_33.IN12
denominator[28] => sel[1275].IN1
denominator[28] => op_34.IN12
denominator[28] => sel[1307].IN1
denominator[28] => op_36.IN12
denominator[28] => sel[1339].IN1
denominator[28] => op_37.IN12
denominator[28] => sel[1371].IN1
denominator[28] => op_38.IN12
denominator[28] => sel[1403].IN1
denominator[28] => op_39.IN12
denominator[28] => sel[1435].IN1
denominator[28] => op_40.IN12
denominator[28] => sel[1467].IN1
denominator[28] => op_41.IN12
denominator[28] => sel[1499].IN1
denominator[28] => op_42.IN12
denominator[28] => sel[1531].IN1
denominator[28] => op_43.IN12
denominator[28] => sel[1563].IN1
denominator[29] => sel[28].IN1
denominator[29] => sel[60].IN1
denominator[29] => sel[92].IN1
denominator[29] => sel[124].IN1
denominator[29] => sel[156].IN1
denominator[29] => sel[188].IN1
denominator[29] => sel[220].IN1
denominator[29] => sel[252].IN1
denominator[29] => sel[284].IN1
denominator[29] => sel[316].IN1
denominator[29] => sel[348].IN1
denominator[29] => sel[380].IN1
denominator[29] => sel[412].IN1
denominator[29] => sel[444].IN1
denominator[29] => sel[476].IN1
denominator[29] => sel[508].IN1
denominator[29] => sel[540].IN1
denominator[29] => sel[572].IN1
denominator[29] => sel[604].IN1
denominator[29] => sel[636].IN1
denominator[29] => sel[668].IN1
denominator[29] => sel[700].IN1
denominator[29] => sel[732].IN1
denominator[29] => sel[764].IN1
denominator[29] => sel[796].IN1
denominator[29] => sel[828].IN1
denominator[29] => sel[860].IN1
denominator[29] => sel[892].IN1
denominator[29] => sel[924].IN1
denominator[29] => sel[956].IN1
denominator[29] => op_23.IN4
denominator[29] => sel[988].IN1
denominator[29] => op_25.IN6
denominator[29] => sel[1020].IN1
denominator[29] => op_26.IN8
denominator[29] => sel[1052].IN1
denominator[29] => op_27.IN10
denominator[29] => sel[1084].IN1
denominator[29] => op_28.IN10
denominator[29] => sel[1116].IN1
denominator[29] => op_29.IN10
denominator[29] => sel[1148].IN1
denominator[29] => op_30.IN10
denominator[29] => sel[1180].IN1
denominator[29] => op_31.IN10
denominator[29] => sel[1212].IN1
denominator[29] => op_32.IN10
denominator[29] => sel[1244].IN1
denominator[29] => op_33.IN10
denominator[29] => sel[1276].IN1
denominator[29] => op_34.IN10
denominator[29] => sel[1308].IN1
denominator[29] => op_36.IN10
denominator[29] => sel[1340].IN1
denominator[29] => op_37.IN10
denominator[29] => sel[1372].IN1
denominator[29] => op_38.IN10
denominator[29] => sel[1404].IN1
denominator[29] => op_39.IN10
denominator[29] => sel[1436].IN1
denominator[29] => op_40.IN10
denominator[29] => sel[1468].IN1
denominator[29] => op_41.IN10
denominator[29] => sel[1500].IN1
denominator[29] => op_42.IN10
denominator[29] => sel[1532].IN1
denominator[29] => op_43.IN10
denominator[29] => sel[1564].IN1
denominator[30] => sel[29].IN1
denominator[30] => sel[61].IN1
denominator[30] => sel[93].IN1
denominator[30] => sel[125].IN1
denominator[30] => sel[157].IN1
denominator[30] => sel[189].IN1
denominator[30] => sel[221].IN1
denominator[30] => sel[253].IN1
denominator[30] => sel[285].IN1
denominator[30] => sel[317].IN1
denominator[30] => sel[349].IN1
denominator[30] => sel[381].IN1
denominator[30] => sel[413].IN1
denominator[30] => sel[445].IN1
denominator[30] => sel[477].IN1
denominator[30] => sel[509].IN1
denominator[30] => sel[541].IN1
denominator[30] => sel[573].IN1
denominator[30] => sel[605].IN1
denominator[30] => sel[637].IN1
denominator[30] => sel[669].IN1
denominator[30] => sel[701].IN1
denominator[30] => sel[733].IN1
denominator[30] => sel[765].IN1
denominator[30] => sel[797].IN1
denominator[30] => sel[829].IN1
denominator[30] => sel[861].IN1
denominator[30] => sel[893].IN1
denominator[30] => sel[925].IN1
denominator[30] => sel[957].IN1
denominator[30] => sel[989].IN1
denominator[30] => op_25.IN4
denominator[30] => sel[1021].IN1
denominator[30] => op_26.IN6
denominator[30] => sel[1053].IN1
denominator[30] => op_27.IN8
denominator[30] => sel[1085].IN1
denominator[30] => op_28.IN8
denominator[30] => sel[1117].IN1
denominator[30] => op_29.IN8
denominator[30] => sel[1149].IN1
denominator[30] => op_30.IN8
denominator[30] => sel[1181].IN1
denominator[30] => op_31.IN8
denominator[30] => sel[1213].IN1
denominator[30] => op_32.IN8
denominator[30] => sel[1245].IN1
denominator[30] => op_33.IN8
denominator[30] => sel[1277].IN1
denominator[30] => op_34.IN8
denominator[30] => sel[1309].IN1
denominator[30] => op_36.IN8
denominator[30] => sel[1341].IN1
denominator[30] => op_37.IN8
denominator[30] => sel[1373].IN1
denominator[30] => op_38.IN8
denominator[30] => sel[1405].IN1
denominator[30] => op_39.IN8
denominator[30] => sel[1437].IN1
denominator[30] => op_40.IN8
denominator[30] => sel[1469].IN1
denominator[30] => op_41.IN8
denominator[30] => sel[1501].IN1
denominator[30] => op_42.IN8
denominator[30] => sel[1533].IN1
denominator[30] => op_43.IN8
denominator[30] => sel[1565].IN1
denominator[31] => sel[30].IN1
denominator[31] => sel[62].IN1
denominator[31] => sel[94].IN1
denominator[31] => sel[126].IN1
denominator[31] => sel[158].IN1
denominator[31] => sel[190].IN1
denominator[31] => sel[222].IN1
denominator[31] => sel[254].IN1
denominator[31] => sel[286].IN1
denominator[31] => sel[318].IN1
denominator[31] => sel[350].IN1
denominator[31] => sel[382].IN1
denominator[31] => sel[414].IN1
denominator[31] => sel[446].IN1
denominator[31] => sel[478].IN1
denominator[31] => sel[510].IN1
denominator[31] => sel[542].IN1
denominator[31] => sel[574].IN1
denominator[31] => sel[606].IN1
denominator[31] => sel[638].IN1
denominator[31] => sel[670].IN1
denominator[31] => sel[702].IN1
denominator[31] => sel[734].IN1
denominator[31] => sel[766].IN1
denominator[31] => sel[798].IN1
denominator[31] => sel[830].IN1
denominator[31] => sel[862].IN1
denominator[31] => sel[894].IN1
denominator[31] => sel[926].IN1
denominator[31] => sel[958].IN1
denominator[31] => sel[990].IN1
denominator[31] => sel[1022].IN1
denominator[31] => op_26.IN4
denominator[31] => sel[1054].IN1
denominator[31] => op_27.IN6
denominator[31] => sel[1086].IN1
denominator[31] => op_28.IN6
denominator[31] => sel[1118].IN1
denominator[31] => op_29.IN6
denominator[31] => sel[1150].IN1
denominator[31] => op_30.IN6
denominator[31] => sel[1182].IN1
denominator[31] => op_31.IN6
denominator[31] => sel[1214].IN1
denominator[31] => op_32.IN6
denominator[31] => sel[1246].IN1
denominator[31] => op_33.IN6
denominator[31] => sel[1278].IN1
denominator[31] => op_34.IN6
denominator[31] => sel[1310].IN1
denominator[31] => op_36.IN6
denominator[31] => sel[1342].IN1
denominator[31] => op_37.IN6
denominator[31] => sel[1374].IN1
denominator[31] => op_38.IN6
denominator[31] => sel[1406].IN1
denominator[31] => op_39.IN6
denominator[31] => sel[1438].IN1
denominator[31] => op_40.IN6
denominator[31] => sel[1470].IN1
denominator[31] => op_41.IN6
denominator[31] => sel[1502].IN1
denominator[31] => op_42.IN6
denominator[31] => sel[1534].IN1
denominator[31] => op_43.IN6
denominator[31] => sel[1566].IN1
numerator[0] => StageOut[1551].IN0
numerator[0] => op_43.IN67
numerator[1] => StageOut[1518].IN0
numerator[1] => op_42.IN67
numerator[2] => StageOut[1485].IN0
numerator[2] => op_41.IN67
numerator[3] => StageOut[1452].IN0
numerator[3] => op_40.IN67
numerator[4] => StageOut[1419].IN0
numerator[4] => op_39.IN67
numerator[5] => StageOut[1386].IN0
numerator[5] => op_38.IN67
numerator[6] => StageOut[1353].IN0
numerator[6] => op_37.IN67
numerator[7] => StageOut[1320].IN0
numerator[7] => op_36.IN67
numerator[8] => StageOut[1287].IN0
numerator[8] => op_34.IN67
numerator[9] => StageOut[1254].IN0
numerator[9] => op_33.IN67
numerator[10] => StageOut[1221].IN0
numerator[10] => op_32.IN67
numerator[11] => StageOut[1188].IN0
numerator[11] => op_31.IN67
numerator[12] => StageOut[1155].IN0
numerator[12] => op_30.IN67
numerator[13] => StageOut[1122].IN0
numerator[13] => op_29.IN67
numerator[14] => StageOut[1089].IN0
numerator[14] => op_28.IN67
numerator[15] => StageOut[1056].IN0
numerator[15] => op_27.IN67
numerator[16] => StageOut[1023].IN0
numerator[16] => op_26.IN65
numerator[17] => StageOut[990].IN0
numerator[17] => op_25.IN63
numerator[18] => StageOut[957].IN0
numerator[18] => op_23.IN61
numerator[19] => StageOut[924].IN0
numerator[19] => op_22.IN59
numerator[20] => StageOut[891].IN0
numerator[20] => op_21.IN57
numerator[21] => StageOut[858].IN0
numerator[21] => op_20.IN55
numerator[22] => StageOut[825].IN0
numerator[22] => op_19.IN53
numerator[23] => StageOut[792].IN0
numerator[23] => op_18.IN51
numerator[24] => StageOut[759].IN0
numerator[24] => op_17.IN49
numerator[25] => StageOut[726].IN0
numerator[25] => op_16.IN47
numerator[26] => StageOut[693].IN0
numerator[26] => op_15.IN45
numerator[27] => StageOut[660].IN0
numerator[27] => op_14.IN43
numerator[28] => StageOut[627].IN0
numerator[28] => op_12.IN41
numerator[29] => StageOut[594].IN0
numerator[29] => op_11.IN39
numerator[30] => StageOut[561].IN0
numerator[30] => op_10.IN37
numerator[31] => StageOut[528].IN0
numerator[31] => op_9.IN35
numerator[32] => StageOut[495].IN0
numerator[32] => op_8.IN33
numerator[33] => StageOut[462].IN0
numerator[33] => op_7.IN31
numerator[34] => StageOut[429].IN0
numerator[34] => op_6.IN29
numerator[35] => StageOut[396].IN0
numerator[35] => op_5.IN27
numerator[36] => StageOut[363].IN0
numerator[36] => op_4.IN25
numerator[37] => StageOut[330].IN0
numerator[37] => op_3.IN23
numerator[38] => StageOut[297].IN0
numerator[38] => op_48.IN21
numerator[39] => StageOut[264].IN0
numerator[39] => op_47.IN19
numerator[40] => StageOut[231].IN0
numerator[40] => op_46.IN17
numerator[41] => StageOut[198].IN0
numerator[41] => op_45.IN15
numerator[42] => StageOut[165].IN0
numerator[42] => op_44.IN13
numerator[43] => StageOut[132].IN0
numerator[43] => op_35.IN11
numerator[44] => StageOut[99].IN0
numerator[44] => op_24.IN9
numerator[45] => StageOut[66].IN0
numerator[45] => op_13.IN7
numerator[46] => StageOut[33].IN0
numerator[46] => op_2.IN5
numerator[47] => StageOut[0].IN0
numerator[47] => op_1.IN3
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient_tmp[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient_tmp[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient_tmp[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient_tmp[31].DB_MAX_OUTPUT_PORT_TYPE
quotient[32] <= quotient_tmp[32].DB_MAX_OUTPUT_PORT_TYPE
quotient[33] <= quotient_tmp[33].DB_MAX_OUTPUT_PORT_TYPE
quotient[34] <= quotient_tmp[34].DB_MAX_OUTPUT_PORT_TYPE
quotient[35] <= quotient_tmp[35].DB_MAX_OUTPUT_PORT_TYPE
quotient[36] <= quotient_tmp[36].DB_MAX_OUTPUT_PORT_TYPE
quotient[37] <= quotient_tmp[37].DB_MAX_OUTPUT_PORT_TYPE
quotient[38] <= quotient_tmp[38].DB_MAX_OUTPUT_PORT_TYPE
quotient[39] <= quotient_tmp[39].DB_MAX_OUTPUT_PORT_TYPE
quotient[40] <= quotient_tmp[40].DB_MAX_OUTPUT_PORT_TYPE
quotient[41] <= quotient_tmp[41].DB_MAX_OUTPUT_PORT_TYPE
quotient[42] <= quotient_tmp[42].DB_MAX_OUTPUT_PORT_TYPE
quotient[43] <= quotient_tmp[43].DB_MAX_OUTPUT_PORT_TYPE
quotient[44] <= quotient_tmp[44].DB_MAX_OUTPUT_PORT_TYPE
quotient[45] <= quotient_tmp[45].DB_MAX_OUTPUT_PORT_TYPE
quotient[46] <= quotient_tmp[46].DB_MAX_OUTPUT_PORT_TYPE
quotient[47] <= quotient_tmp[47].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[1551].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[1552].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[1553].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[1554].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[1555].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[1556].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[1557].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[1558].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[1559].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[1560].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[1561].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[1562].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[1563].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[1564].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= StageOut[1565].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= StageOut[1566].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= StageOut[1567].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= StageOut[1568].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= StageOut[1569].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= StageOut[1570].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= StageOut[1571].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= StageOut[1572].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= StageOut[1573].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= StageOut[1574].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= StageOut[1575].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= StageOut[1576].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= StageOut[1577].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= StageOut[1578].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= StageOut[1579].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= StageOut[1580].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= StageOut[1581].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= StageOut[1582].DB_MAX_OUTPUT_PORT_TYPE


|vga_top|key_control:key_control_u2|div_28_9:div_28_9_inst
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
denom[8] => denom[8].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
numer[16] => numer[16].IN1
numer[17] => numer[17].IN1
numer[18] => numer[18].IN1
numer[19] => numer[19].IN1
numer[20] => numer[20].IN1
numer[21] => numer[21].IN1
numer[22] => numer[22].IN1
numer[23] => numer[23].IN1
numer[24] => numer[24].IN1
numer[25] => numer[25].IN1
numer[26] => numer[26].IN1
numer[27] => numer[27].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[24] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[25] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[26] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[27] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain


|vga_top|key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_7gs:auto_generated.numer[0]
numer[1] => lpm_divide_7gs:auto_generated.numer[1]
numer[2] => lpm_divide_7gs:auto_generated.numer[2]
numer[3] => lpm_divide_7gs:auto_generated.numer[3]
numer[4] => lpm_divide_7gs:auto_generated.numer[4]
numer[5] => lpm_divide_7gs:auto_generated.numer[5]
numer[6] => lpm_divide_7gs:auto_generated.numer[6]
numer[7] => lpm_divide_7gs:auto_generated.numer[7]
numer[8] => lpm_divide_7gs:auto_generated.numer[8]
numer[9] => lpm_divide_7gs:auto_generated.numer[9]
numer[10] => lpm_divide_7gs:auto_generated.numer[10]
numer[11] => lpm_divide_7gs:auto_generated.numer[11]
numer[12] => lpm_divide_7gs:auto_generated.numer[12]
numer[13] => lpm_divide_7gs:auto_generated.numer[13]
numer[14] => lpm_divide_7gs:auto_generated.numer[14]
numer[15] => lpm_divide_7gs:auto_generated.numer[15]
numer[16] => lpm_divide_7gs:auto_generated.numer[16]
numer[17] => lpm_divide_7gs:auto_generated.numer[17]
numer[18] => lpm_divide_7gs:auto_generated.numer[18]
numer[19] => lpm_divide_7gs:auto_generated.numer[19]
numer[20] => lpm_divide_7gs:auto_generated.numer[20]
numer[21] => lpm_divide_7gs:auto_generated.numer[21]
numer[22] => lpm_divide_7gs:auto_generated.numer[22]
numer[23] => lpm_divide_7gs:auto_generated.numer[23]
numer[24] => lpm_divide_7gs:auto_generated.numer[24]
numer[25] => lpm_divide_7gs:auto_generated.numer[25]
numer[26] => lpm_divide_7gs:auto_generated.numer[26]
numer[27] => lpm_divide_7gs:auto_generated.numer[27]
denom[0] => lpm_divide_7gs:auto_generated.denom[0]
denom[1] => lpm_divide_7gs:auto_generated.denom[1]
denom[2] => lpm_divide_7gs:auto_generated.denom[2]
denom[3] => lpm_divide_7gs:auto_generated.denom[3]
denom[4] => lpm_divide_7gs:auto_generated.denom[4]
denom[5] => lpm_divide_7gs:auto_generated.denom[5]
denom[6] => lpm_divide_7gs:auto_generated.denom[6]
denom[7] => lpm_divide_7gs:auto_generated.denom[7]
denom[8] => lpm_divide_7gs:auto_generated.denom[8]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_7gs:auto_generated.quotient[0]
quotient[1] <= lpm_divide_7gs:auto_generated.quotient[1]
quotient[2] <= lpm_divide_7gs:auto_generated.quotient[2]
quotient[3] <= lpm_divide_7gs:auto_generated.quotient[3]
quotient[4] <= lpm_divide_7gs:auto_generated.quotient[4]
quotient[5] <= lpm_divide_7gs:auto_generated.quotient[5]
quotient[6] <= lpm_divide_7gs:auto_generated.quotient[6]
quotient[7] <= lpm_divide_7gs:auto_generated.quotient[7]
quotient[8] <= lpm_divide_7gs:auto_generated.quotient[8]
quotient[9] <= lpm_divide_7gs:auto_generated.quotient[9]
quotient[10] <= lpm_divide_7gs:auto_generated.quotient[10]
quotient[11] <= lpm_divide_7gs:auto_generated.quotient[11]
quotient[12] <= lpm_divide_7gs:auto_generated.quotient[12]
quotient[13] <= lpm_divide_7gs:auto_generated.quotient[13]
quotient[14] <= lpm_divide_7gs:auto_generated.quotient[14]
quotient[15] <= lpm_divide_7gs:auto_generated.quotient[15]
quotient[16] <= lpm_divide_7gs:auto_generated.quotient[16]
quotient[17] <= lpm_divide_7gs:auto_generated.quotient[17]
quotient[18] <= lpm_divide_7gs:auto_generated.quotient[18]
quotient[19] <= lpm_divide_7gs:auto_generated.quotient[19]
quotient[20] <= lpm_divide_7gs:auto_generated.quotient[20]
quotient[21] <= lpm_divide_7gs:auto_generated.quotient[21]
quotient[22] <= lpm_divide_7gs:auto_generated.quotient[22]
quotient[23] <= lpm_divide_7gs:auto_generated.quotient[23]
quotient[24] <= lpm_divide_7gs:auto_generated.quotient[24]
quotient[25] <= lpm_divide_7gs:auto_generated.quotient[25]
quotient[26] <= lpm_divide_7gs:auto_generated.quotient[26]
quotient[27] <= lpm_divide_7gs:auto_generated.quotient[27]
remain[0] <= lpm_divide_7gs:auto_generated.remain[0]
remain[1] <= lpm_divide_7gs:auto_generated.remain[1]
remain[2] <= lpm_divide_7gs:auto_generated.remain[2]
remain[3] <= lpm_divide_7gs:auto_generated.remain[3]
remain[4] <= lpm_divide_7gs:auto_generated.remain[4]
remain[5] <= lpm_divide_7gs:auto_generated.remain[5]
remain[6] <= lpm_divide_7gs:auto_generated.remain[6]
remain[7] <= lpm_divide_7gs:auto_generated.remain[7]
remain[8] <= lpm_divide_7gs:auto_generated.remain[8]


|vga_top|key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_7gs:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_2mh:divider.denominator[0]
denom[1] => sign_div_unsign_2mh:divider.denominator[1]
denom[2] => sign_div_unsign_2mh:divider.denominator[2]
denom[3] => sign_div_unsign_2mh:divider.denominator[3]
denom[4] => sign_div_unsign_2mh:divider.denominator[4]
denom[5] => sign_div_unsign_2mh:divider.denominator[5]
denom[6] => sign_div_unsign_2mh:divider.denominator[6]
denom[7] => sign_div_unsign_2mh:divider.denominator[7]
denom[8] => sign_div_unsign_2mh:divider.denominator[8]
numer[0] => sign_div_unsign_2mh:divider.numerator[0]
numer[1] => sign_div_unsign_2mh:divider.numerator[1]
numer[2] => sign_div_unsign_2mh:divider.numerator[2]
numer[3] => sign_div_unsign_2mh:divider.numerator[3]
numer[4] => sign_div_unsign_2mh:divider.numerator[4]
numer[5] => sign_div_unsign_2mh:divider.numerator[5]
numer[6] => sign_div_unsign_2mh:divider.numerator[6]
numer[7] => sign_div_unsign_2mh:divider.numerator[7]
numer[8] => sign_div_unsign_2mh:divider.numerator[8]
numer[9] => sign_div_unsign_2mh:divider.numerator[9]
numer[10] => sign_div_unsign_2mh:divider.numerator[10]
numer[11] => sign_div_unsign_2mh:divider.numerator[11]
numer[12] => sign_div_unsign_2mh:divider.numerator[12]
numer[13] => sign_div_unsign_2mh:divider.numerator[13]
numer[14] => sign_div_unsign_2mh:divider.numerator[14]
numer[15] => sign_div_unsign_2mh:divider.numerator[15]
numer[16] => sign_div_unsign_2mh:divider.numerator[16]
numer[17] => sign_div_unsign_2mh:divider.numerator[17]
numer[18] => sign_div_unsign_2mh:divider.numerator[18]
numer[19] => sign_div_unsign_2mh:divider.numerator[19]
numer[20] => sign_div_unsign_2mh:divider.numerator[20]
numer[21] => sign_div_unsign_2mh:divider.numerator[21]
numer[22] => sign_div_unsign_2mh:divider.numerator[22]
numer[23] => sign_div_unsign_2mh:divider.numerator[23]
numer[24] => sign_div_unsign_2mh:divider.numerator[24]
numer[25] => sign_div_unsign_2mh:divider.numerator[25]
numer[26] => sign_div_unsign_2mh:divider.numerator[26]
numer[27] => sign_div_unsign_2mh:divider.numerator[27]
quotient[0] <= sign_div_unsign_2mh:divider.quotient[0]
quotient[1] <= sign_div_unsign_2mh:divider.quotient[1]
quotient[2] <= sign_div_unsign_2mh:divider.quotient[2]
quotient[3] <= sign_div_unsign_2mh:divider.quotient[3]
quotient[4] <= sign_div_unsign_2mh:divider.quotient[4]
quotient[5] <= sign_div_unsign_2mh:divider.quotient[5]
quotient[6] <= sign_div_unsign_2mh:divider.quotient[6]
quotient[7] <= sign_div_unsign_2mh:divider.quotient[7]
quotient[8] <= sign_div_unsign_2mh:divider.quotient[8]
quotient[9] <= sign_div_unsign_2mh:divider.quotient[9]
quotient[10] <= sign_div_unsign_2mh:divider.quotient[10]
quotient[11] <= sign_div_unsign_2mh:divider.quotient[11]
quotient[12] <= sign_div_unsign_2mh:divider.quotient[12]
quotient[13] <= sign_div_unsign_2mh:divider.quotient[13]
quotient[14] <= sign_div_unsign_2mh:divider.quotient[14]
quotient[15] <= sign_div_unsign_2mh:divider.quotient[15]
quotient[16] <= sign_div_unsign_2mh:divider.quotient[16]
quotient[17] <= sign_div_unsign_2mh:divider.quotient[17]
quotient[18] <= sign_div_unsign_2mh:divider.quotient[18]
quotient[19] <= sign_div_unsign_2mh:divider.quotient[19]
quotient[20] <= sign_div_unsign_2mh:divider.quotient[20]
quotient[21] <= sign_div_unsign_2mh:divider.quotient[21]
quotient[22] <= sign_div_unsign_2mh:divider.quotient[22]
quotient[23] <= sign_div_unsign_2mh:divider.quotient[23]
quotient[24] <= sign_div_unsign_2mh:divider.quotient[24]
quotient[25] <= sign_div_unsign_2mh:divider.quotient[25]
quotient[26] <= sign_div_unsign_2mh:divider.quotient[26]
quotient[27] <= sign_div_unsign_2mh:divider.quotient[27]
remain[0] <= sign_div_unsign_2mh:divider.remainder[0]
remain[1] <= sign_div_unsign_2mh:divider.remainder[1]
remain[2] <= sign_div_unsign_2mh:divider.remainder[2]
remain[3] <= sign_div_unsign_2mh:divider.remainder[3]
remain[4] <= sign_div_unsign_2mh:divider.remainder[4]
remain[5] <= sign_div_unsign_2mh:divider.remainder[5]
remain[6] <= sign_div_unsign_2mh:divider.remainder[6]
remain[7] <= sign_div_unsign_2mh:divider.remainder[7]
remain[8] <= sign_div_unsign_2mh:divider.remainder[8]


|vga_top|key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_7gs:auto_generated|sign_div_unsign_2mh:divider
denominator[0] => alt_u_div_a0f:divider.denominator[0]
denominator[1] => alt_u_div_a0f:divider.denominator[1]
denominator[2] => alt_u_div_a0f:divider.denominator[2]
denominator[3] => alt_u_div_a0f:divider.denominator[3]
denominator[4] => alt_u_div_a0f:divider.denominator[4]
denominator[5] => alt_u_div_a0f:divider.denominator[5]
denominator[6] => alt_u_div_a0f:divider.denominator[6]
denominator[7] => alt_u_div_a0f:divider.denominator[7]
denominator[8] => alt_u_div_a0f:divider.denominator[8]
numerator[0] => alt_u_div_a0f:divider.numerator[0]
numerator[1] => alt_u_div_a0f:divider.numerator[1]
numerator[2] => alt_u_div_a0f:divider.numerator[2]
numerator[3] => alt_u_div_a0f:divider.numerator[3]
numerator[4] => alt_u_div_a0f:divider.numerator[4]
numerator[5] => alt_u_div_a0f:divider.numerator[5]
numerator[6] => alt_u_div_a0f:divider.numerator[6]
numerator[7] => alt_u_div_a0f:divider.numerator[7]
numerator[8] => alt_u_div_a0f:divider.numerator[8]
numerator[9] => alt_u_div_a0f:divider.numerator[9]
numerator[10] => alt_u_div_a0f:divider.numerator[10]
numerator[11] => alt_u_div_a0f:divider.numerator[11]
numerator[12] => alt_u_div_a0f:divider.numerator[12]
numerator[13] => alt_u_div_a0f:divider.numerator[13]
numerator[14] => alt_u_div_a0f:divider.numerator[14]
numerator[15] => alt_u_div_a0f:divider.numerator[15]
numerator[16] => alt_u_div_a0f:divider.numerator[16]
numerator[17] => alt_u_div_a0f:divider.numerator[17]
numerator[18] => alt_u_div_a0f:divider.numerator[18]
numerator[19] => alt_u_div_a0f:divider.numerator[19]
numerator[20] => alt_u_div_a0f:divider.numerator[20]
numerator[21] => alt_u_div_a0f:divider.numerator[21]
numerator[22] => alt_u_div_a0f:divider.numerator[22]
numerator[23] => alt_u_div_a0f:divider.numerator[23]
numerator[24] => alt_u_div_a0f:divider.numerator[24]
numerator[25] => alt_u_div_a0f:divider.numerator[25]
numerator[26] => alt_u_div_a0f:divider.numerator[26]
numerator[27] => alt_u_div_a0f:divider.numerator[27]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= protect_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= protect_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= protect_quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= protect_quotient[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE


|vga_top|key_control:key_control_u2|div_28_9:div_28_9_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_7gs:auto_generated|sign_div_unsign_2mh:divider|alt_u_div_a0f:divider
denominator[0] => op_1.IN4
denominator[0] => op_2.IN6
denominator[0] => op_13.IN8
denominator[0] => op_22.IN10
denominator[0] => op_23.IN12
denominator[0] => op_24.IN14
denominator[0] => op_25.IN16
denominator[0] => op_26.IN18
denominator[0] => op_27.IN20
denominator[0] => op_28.IN22
denominator[0] => op_3.IN22
denominator[0] => op_4.IN22
denominator[0] => op_5.IN22
denominator[0] => op_6.IN22
denominator[0] => op_7.IN22
denominator[0] => op_8.IN22
denominator[0] => op_9.IN22
denominator[0] => op_10.IN22
denominator[0] => op_11.IN22
denominator[0] => op_12.IN22
denominator[0] => op_14.IN22
denominator[0] => op_15.IN22
denominator[0] => op_16.IN22
denominator[0] => op_17.IN22
denominator[0] => op_18.IN22
denominator[0] => op_19.IN22
denominator[0] => op_20.IN22
denominator[0] => op_21.IN22
denominator[1] => sel[0].IN1
denominator[1] => sel[9].IN1
denominator[1] => op_2.IN4
denominator[1] => sel[18].IN1
denominator[1] => op_13.IN6
denominator[1] => sel[27].IN1
denominator[1] => op_22.IN8
denominator[1] => sel[36].IN1
denominator[1] => op_23.IN10
denominator[1] => sel[45].IN1
denominator[1] => op_24.IN12
denominator[1] => sel[54].IN1
denominator[1] => op_25.IN14
denominator[1] => sel[63].IN1
denominator[1] => op_26.IN16
denominator[1] => sel[72].IN1
denominator[1] => op_27.IN18
denominator[1] => sel[81].IN1
denominator[1] => op_28.IN20
denominator[1] => sel[90].IN1
denominator[1] => op_3.IN20
denominator[1] => sel[99].IN1
denominator[1] => op_4.IN20
denominator[1] => sel[108].IN1
denominator[1] => op_5.IN20
denominator[1] => sel[117].IN1
denominator[1] => op_6.IN20
denominator[1] => sel[126].IN1
denominator[1] => op_7.IN20
denominator[1] => sel[135].IN1
denominator[1] => op_8.IN20
denominator[1] => sel[144].IN1
denominator[1] => op_9.IN20
denominator[1] => sel[153].IN1
denominator[1] => op_10.IN20
denominator[1] => sel[162].IN1
denominator[1] => op_11.IN20
denominator[1] => sel[171].IN1
denominator[1] => op_12.IN20
denominator[1] => sel[180].IN1
denominator[1] => op_14.IN20
denominator[1] => sel[189].IN1
denominator[1] => op_15.IN20
denominator[1] => sel[198].IN1
denominator[1] => op_16.IN20
denominator[1] => sel[207].IN1
denominator[1] => op_17.IN20
denominator[1] => sel[216].IN1
denominator[1] => op_18.IN20
denominator[1] => sel[225].IN1
denominator[1] => op_19.IN20
denominator[1] => sel[234].IN1
denominator[1] => op_20.IN20
denominator[1] => sel[243].IN1
denominator[1] => op_21.IN20
denominator[1] => sel[252].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[10].IN1
denominator[2] => sel[19].IN1
denominator[2] => op_13.IN4
denominator[2] => sel[28].IN1
denominator[2] => op_22.IN6
denominator[2] => sel[37].IN1
denominator[2] => op_23.IN8
denominator[2] => sel[46].IN1
denominator[2] => op_24.IN10
denominator[2] => sel[55].IN1
denominator[2] => op_25.IN12
denominator[2] => sel[64].IN1
denominator[2] => op_26.IN14
denominator[2] => sel[73].IN1
denominator[2] => op_27.IN16
denominator[2] => sel[82].IN1
denominator[2] => op_28.IN18
denominator[2] => sel[91].IN1
denominator[2] => op_3.IN18
denominator[2] => sel[100].IN1
denominator[2] => op_4.IN18
denominator[2] => sel[109].IN1
denominator[2] => op_5.IN18
denominator[2] => sel[118].IN1
denominator[2] => op_6.IN18
denominator[2] => sel[127].IN1
denominator[2] => op_7.IN18
denominator[2] => sel[136].IN1
denominator[2] => op_8.IN18
denominator[2] => sel[145].IN1
denominator[2] => op_9.IN18
denominator[2] => sel[154].IN1
denominator[2] => op_10.IN18
denominator[2] => sel[163].IN1
denominator[2] => op_11.IN18
denominator[2] => sel[172].IN1
denominator[2] => op_12.IN18
denominator[2] => sel[181].IN1
denominator[2] => op_14.IN18
denominator[2] => sel[190].IN1
denominator[2] => op_15.IN18
denominator[2] => sel[199].IN1
denominator[2] => op_16.IN18
denominator[2] => sel[208].IN1
denominator[2] => op_17.IN18
denominator[2] => sel[217].IN1
denominator[2] => op_18.IN18
denominator[2] => sel[226].IN1
denominator[2] => op_19.IN18
denominator[2] => sel[235].IN1
denominator[2] => op_20.IN18
denominator[2] => sel[244].IN1
denominator[2] => op_21.IN18
denominator[2] => sel[253].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[11].IN1
denominator[3] => sel[20].IN1
denominator[3] => sel[29].IN1
denominator[3] => op_22.IN4
denominator[3] => sel[38].IN1
denominator[3] => op_23.IN6
denominator[3] => sel[47].IN1
denominator[3] => op_24.IN8
denominator[3] => sel[56].IN1
denominator[3] => op_25.IN10
denominator[3] => sel[65].IN1
denominator[3] => op_26.IN12
denominator[3] => sel[74].IN1
denominator[3] => op_27.IN14
denominator[3] => sel[83].IN1
denominator[3] => op_28.IN16
denominator[3] => sel[92].IN1
denominator[3] => op_3.IN16
denominator[3] => sel[101].IN1
denominator[3] => op_4.IN16
denominator[3] => sel[110].IN1
denominator[3] => op_5.IN16
denominator[3] => sel[119].IN1
denominator[3] => op_6.IN16
denominator[3] => sel[128].IN1
denominator[3] => op_7.IN16
denominator[3] => sel[137].IN1
denominator[3] => op_8.IN16
denominator[3] => sel[146].IN1
denominator[3] => op_9.IN16
denominator[3] => sel[155].IN1
denominator[3] => op_10.IN16
denominator[3] => sel[164].IN1
denominator[3] => op_11.IN16
denominator[3] => sel[173].IN1
denominator[3] => op_12.IN16
denominator[3] => sel[182].IN1
denominator[3] => op_14.IN16
denominator[3] => sel[191].IN1
denominator[3] => op_15.IN16
denominator[3] => sel[200].IN1
denominator[3] => op_16.IN16
denominator[3] => sel[209].IN1
denominator[3] => op_17.IN16
denominator[3] => sel[218].IN1
denominator[3] => op_18.IN16
denominator[3] => sel[227].IN1
denominator[3] => op_19.IN16
denominator[3] => sel[236].IN1
denominator[3] => op_20.IN16
denominator[3] => sel[245].IN1
denominator[3] => op_21.IN16
denominator[3] => sel[254].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[12].IN1
denominator[4] => sel[21].IN1
denominator[4] => sel[30].IN1
denominator[4] => sel[39].IN1
denominator[4] => op_23.IN4
denominator[4] => sel[48].IN1
denominator[4] => op_24.IN6
denominator[4] => sel[57].IN1
denominator[4] => op_25.IN8
denominator[4] => sel[66].IN1
denominator[4] => op_26.IN10
denominator[4] => sel[75].IN1
denominator[4] => op_27.IN12
denominator[4] => sel[84].IN1
denominator[4] => op_28.IN14
denominator[4] => sel[93].IN1
denominator[4] => op_3.IN14
denominator[4] => sel[102].IN1
denominator[4] => op_4.IN14
denominator[4] => sel[111].IN1
denominator[4] => op_5.IN14
denominator[4] => sel[120].IN1
denominator[4] => op_6.IN14
denominator[4] => sel[129].IN1
denominator[4] => op_7.IN14
denominator[4] => sel[138].IN1
denominator[4] => op_8.IN14
denominator[4] => sel[147].IN1
denominator[4] => op_9.IN14
denominator[4] => sel[156].IN1
denominator[4] => op_10.IN14
denominator[4] => sel[165].IN1
denominator[4] => op_11.IN14
denominator[4] => sel[174].IN1
denominator[4] => op_12.IN14
denominator[4] => sel[183].IN1
denominator[4] => op_14.IN14
denominator[4] => sel[192].IN1
denominator[4] => op_15.IN14
denominator[4] => sel[201].IN1
denominator[4] => op_16.IN14
denominator[4] => sel[210].IN1
denominator[4] => op_17.IN14
denominator[4] => sel[219].IN1
denominator[4] => op_18.IN14
denominator[4] => sel[228].IN1
denominator[4] => op_19.IN14
denominator[4] => sel[237].IN1
denominator[4] => op_20.IN14
denominator[4] => sel[246].IN1
denominator[4] => op_21.IN14
denominator[4] => sel[255].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[13].IN1
denominator[5] => sel[22].IN1
denominator[5] => sel[31].IN1
denominator[5] => sel[40].IN1
denominator[5] => sel[49].IN1
denominator[5] => op_24.IN4
denominator[5] => sel[58].IN1
denominator[5] => op_25.IN6
denominator[5] => sel[67].IN1
denominator[5] => op_26.IN8
denominator[5] => sel[76].IN1
denominator[5] => op_27.IN10
denominator[5] => sel[85].IN1
denominator[5] => op_28.IN12
denominator[5] => sel[94].IN1
denominator[5] => op_3.IN12
denominator[5] => sel[103].IN1
denominator[5] => op_4.IN12
denominator[5] => sel[112].IN1
denominator[5] => op_5.IN12
denominator[5] => sel[121].IN1
denominator[5] => op_6.IN12
denominator[5] => sel[130].IN1
denominator[5] => op_7.IN12
denominator[5] => sel[139].IN1
denominator[5] => op_8.IN12
denominator[5] => sel[148].IN1
denominator[5] => op_9.IN12
denominator[5] => sel[157].IN1
denominator[5] => op_10.IN12
denominator[5] => sel[166].IN1
denominator[5] => op_11.IN12
denominator[5] => sel[175].IN1
denominator[5] => op_12.IN12
denominator[5] => sel[184].IN1
denominator[5] => op_14.IN12
denominator[5] => sel[193].IN1
denominator[5] => op_15.IN12
denominator[5] => sel[202].IN1
denominator[5] => op_16.IN12
denominator[5] => sel[211].IN1
denominator[5] => op_17.IN12
denominator[5] => sel[220].IN1
denominator[5] => op_18.IN12
denominator[5] => sel[229].IN1
denominator[5] => op_19.IN12
denominator[5] => sel[238].IN1
denominator[5] => op_20.IN12
denominator[5] => sel[247].IN1
denominator[5] => op_21.IN12
denominator[5] => sel[256].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[14].IN1
denominator[6] => sel[23].IN1
denominator[6] => sel[32].IN1
denominator[6] => sel[41].IN1
denominator[6] => sel[50].IN1
denominator[6] => sel[59].IN1
denominator[6] => op_25.IN4
denominator[6] => sel[68].IN1
denominator[6] => op_26.IN6
denominator[6] => sel[77].IN1
denominator[6] => op_27.IN8
denominator[6] => sel[86].IN1
denominator[6] => op_28.IN10
denominator[6] => sel[95].IN1
denominator[6] => op_3.IN10
denominator[6] => sel[104].IN1
denominator[6] => op_4.IN10
denominator[6] => sel[113].IN1
denominator[6] => op_5.IN10
denominator[6] => sel[122].IN1
denominator[6] => op_6.IN10
denominator[6] => sel[131].IN1
denominator[6] => op_7.IN10
denominator[6] => sel[140].IN1
denominator[6] => op_8.IN10
denominator[6] => sel[149].IN1
denominator[6] => op_9.IN10
denominator[6] => sel[158].IN1
denominator[6] => op_10.IN10
denominator[6] => sel[167].IN1
denominator[6] => op_11.IN10
denominator[6] => sel[176].IN1
denominator[6] => op_12.IN10
denominator[6] => sel[185].IN1
denominator[6] => op_14.IN10
denominator[6] => sel[194].IN1
denominator[6] => op_15.IN10
denominator[6] => sel[203].IN1
denominator[6] => op_16.IN10
denominator[6] => sel[212].IN1
denominator[6] => op_17.IN10
denominator[6] => sel[221].IN1
denominator[6] => op_18.IN10
denominator[6] => sel[230].IN1
denominator[6] => op_19.IN10
denominator[6] => sel[239].IN1
denominator[6] => op_20.IN10
denominator[6] => sel[248].IN1
denominator[6] => op_21.IN10
denominator[6] => sel[257].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[15].IN1
denominator[7] => sel[24].IN1
denominator[7] => sel[33].IN1
denominator[7] => sel[42].IN1
denominator[7] => sel[51].IN1
denominator[7] => sel[60].IN1
denominator[7] => sel[69].IN1
denominator[7] => op_26.IN4
denominator[7] => sel[78].IN1
denominator[7] => op_27.IN6
denominator[7] => sel[87].IN1
denominator[7] => op_28.IN8
denominator[7] => sel[96].IN1
denominator[7] => op_3.IN8
denominator[7] => sel[105].IN1
denominator[7] => op_4.IN8
denominator[7] => sel[114].IN1
denominator[7] => op_5.IN8
denominator[7] => sel[123].IN1
denominator[7] => op_6.IN8
denominator[7] => sel[132].IN1
denominator[7] => op_7.IN8
denominator[7] => sel[141].IN1
denominator[7] => op_8.IN8
denominator[7] => sel[150].IN1
denominator[7] => op_9.IN8
denominator[7] => sel[159].IN1
denominator[7] => op_10.IN8
denominator[7] => sel[168].IN1
denominator[7] => op_11.IN8
denominator[7] => sel[177].IN1
denominator[7] => op_12.IN8
denominator[7] => sel[186].IN1
denominator[7] => op_14.IN8
denominator[7] => sel[195].IN1
denominator[7] => op_15.IN8
denominator[7] => sel[204].IN1
denominator[7] => op_16.IN8
denominator[7] => sel[213].IN1
denominator[7] => op_17.IN8
denominator[7] => sel[222].IN1
denominator[7] => op_18.IN8
denominator[7] => sel[231].IN1
denominator[7] => op_19.IN8
denominator[7] => sel[240].IN1
denominator[7] => op_20.IN8
denominator[7] => sel[249].IN1
denominator[7] => op_21.IN8
denominator[7] => sel[258].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[16].IN1
denominator[8] => sel[25].IN1
denominator[8] => sel[34].IN1
denominator[8] => sel[43].IN1
denominator[8] => sel[52].IN1
denominator[8] => sel[61].IN1
denominator[8] => sel[70].IN1
denominator[8] => sel[79].IN1
denominator[8] => op_27.IN4
denominator[8] => sel[88].IN1
denominator[8] => op_28.IN6
denominator[8] => sel[97].IN1
denominator[8] => op_3.IN6
denominator[8] => sel[106].IN1
denominator[8] => op_4.IN6
denominator[8] => sel[115].IN1
denominator[8] => op_5.IN6
denominator[8] => sel[124].IN1
denominator[8] => op_6.IN6
denominator[8] => sel[133].IN1
denominator[8] => op_7.IN6
denominator[8] => sel[142].IN1
denominator[8] => op_8.IN6
denominator[8] => sel[151].IN1
denominator[8] => op_9.IN6
denominator[8] => sel[160].IN1
denominator[8] => op_10.IN6
denominator[8] => sel[169].IN1
denominator[8] => op_11.IN6
denominator[8] => sel[178].IN1
denominator[8] => op_12.IN6
denominator[8] => sel[187].IN1
denominator[8] => op_14.IN6
denominator[8] => sel[196].IN1
denominator[8] => op_15.IN6
denominator[8] => sel[205].IN1
denominator[8] => op_16.IN6
denominator[8] => sel[214].IN1
denominator[8] => op_17.IN6
denominator[8] => sel[223].IN1
denominator[8] => op_18.IN6
denominator[8] => sel[232].IN1
denominator[8] => op_19.IN6
denominator[8] => sel[241].IN1
denominator[8] => op_20.IN6
denominator[8] => sel[250].IN1
denominator[8] => op_21.IN6
denominator[8] => sel[259].IN1
numerator[0] => StageOut[270].IN0
numerator[0] => op_21.IN21
numerator[1] => StageOut[260].IN0
numerator[1] => op_20.IN21
numerator[2] => StageOut[250].IN0
numerator[2] => op_19.IN21
numerator[3] => StageOut[240].IN0
numerator[3] => op_18.IN21
numerator[4] => StageOut[230].IN0
numerator[4] => op_17.IN21
numerator[5] => StageOut[220].IN0
numerator[5] => op_16.IN21
numerator[6] => StageOut[210].IN0
numerator[6] => op_15.IN21
numerator[7] => StageOut[200].IN0
numerator[7] => op_14.IN21
numerator[8] => StageOut[190].IN0
numerator[8] => op_12.IN21
numerator[9] => StageOut[180].IN0
numerator[9] => op_11.IN21
numerator[10] => StageOut[170].IN0
numerator[10] => op_10.IN21
numerator[11] => StageOut[160].IN0
numerator[11] => op_9.IN21
numerator[12] => StageOut[150].IN0
numerator[12] => op_8.IN21
numerator[13] => StageOut[140].IN0
numerator[13] => op_7.IN21
numerator[14] => StageOut[130].IN0
numerator[14] => op_6.IN21
numerator[15] => StageOut[120].IN0
numerator[15] => op_5.IN21
numerator[16] => StageOut[110].IN0
numerator[16] => op_4.IN21
numerator[17] => StageOut[100].IN0
numerator[17] => op_3.IN21
numerator[18] => StageOut[90].IN0
numerator[18] => op_28.IN21
numerator[19] => StageOut[80].IN0
numerator[19] => op_27.IN19
numerator[20] => StageOut[70].IN0
numerator[20] => op_26.IN17
numerator[21] => StageOut[60].IN0
numerator[21] => op_25.IN15
numerator[22] => StageOut[50].IN0
numerator[22] => op_24.IN13
numerator[23] => StageOut[40].IN0
numerator[23] => op_23.IN11
numerator[24] => StageOut[30].IN0
numerator[24] => op_22.IN9
numerator[25] => StageOut[20].IN0
numerator[25] => op_13.IN7
numerator[26] => StageOut[10].IN0
numerator[26] => op_2.IN5
numerator[27] => StageOut[0].IN0
numerator[27] => op_1.IN3
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[270].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[271].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[272].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[273].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[274].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[275].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[276].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[277].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[278].DB_MAX_OUTPUT_PORT_TYPE


|vga_top|tx:tx_u3
clk => uart_value[0].CLK
clk => uart_value[1].CLK
clk => uart_value[2].CLK
clk => uart_value[3].CLK
clk => uart_value[4].CLK
clk => uart_value[5].CLK
clk => uart_value[6].CLK
clk => uart_value[7].CLK
clk => uart_value[8].CLK
clk => uart_value[9].CLK
clk => uart_value[10].CLK
clk => uart_value[11].CLK
clk => uart_value[12].CLK
clk => uart_value[13].CLK
clk => uart_value[14].CLK
clk => uart_value[15].CLK
clk => uart_value[16].CLK
clk => uart_value[17].CLK
clk => uart_value[18].CLK
clk => uart_value[19].CLK
clk => uart_value[20].CLK
clk => uart_value[21].CLK
clk => uart_value[22].CLK
clk => uart_value[23].CLK
clk => uart_value[24].CLK
clk => uart_value[25].CLK
clk => uart_value[26].CLK
clk => uart_value[27].CLK
clk => uart_value[28].CLK
clk => uart_value[29].CLK
clk => uart_value[30].CLK
clk => uart_value[31].CLK
clk => uart_end[0].CLK
clk => uart_end[1].CLK
clk => uart_end[2].CLK
clk => uart_end[3].CLK
clk => uart_end[4].CLK
clk => uart_end[5].CLK
clk => uart_end[6].CLK
clk => uart_end[7].CLK
clk => uart_begin[0].CLK
clk => uart_begin[1].CLK
clk => uart_begin[2].CLK
clk => uart_begin[3].CLK
clk => uart_begin[4].CLK
clk => uart_begin[5].CLK
clk => uart_begin[6].CLK
clk => uart_begin[7].CLK
clk => state_order[0].CLK
clk => state_order[1].CLK
clk => state_order[2].CLK
clk => uart_tx~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => bps_cnt[0].CLK
clk => bps_cnt[1].CLK
clk => bps_cnt[2].CLK
clk => bps_cnt[3].CLK
clk => bps_cnt[4].CLK
clk => bps_cnt[5].CLK
clk => bps_cnt[6].CLK
clk => bps_cnt[7].CLK
clk => bps_cnt[8].CLK
clk => bps_cnt[9].CLK
clk => bps_cnt[10].CLK
clk => bps_cnt[11].CLK
clk => bps_cnt[12].CLK
clk => bps_cnt[13].CLK
clk => bps_cnt[14].CLK
clk => bps_clk~reg0.CLK
clk => cnt_bps_stop[0].CLK
clk => cnt_bps_stop[1].CLK
clk => cnt_bps_stop[2].CLK
clk => cnt_bps_stop[3].CLK
clk => cnt_bps_stop[4].CLK
clk => cnt_bps_stop[5].CLK
clk => cnt_bps_stop[6].CLK
clk => cnt_bps_stop[7].CLK
clk => cnt_bps_stop[8].CLK
clk => cnt_bps_stop[9].CLK
clk => cnt_bps_stop[10].CLK
clk => cnt_bps_stop[11].CLK
clk => cnt_bps_stop[12].CLK
clk => cnt_bps_stop[13].CLK
clk => cnt_bps_stop[14].CLK
clk => cnt_bps_stop[15].CLK
clk => cnt_bps_stop[16].CLK
clk => cnt_bps_stop[17].CLK
clk => cnt_bps_stop[18].CLK
clk => cnt_bps_stop[19].CLK
clk => cnt_bps_stop[20].CLK
clk => cnt_bps_stop[21].CLK
clk => cnt_bps_stop[22].CLK
clk => cnt_bps_stop[23].CLK
clk => cnt_bps_stop[24].CLK
clk => cnt_bps_stop[25].CLK
clk => cnt_bps_stop[26].CLK
clk => cnt_bps_stop[27].CLK
clk => cnt_bps_stop[28].CLK
clk => cnt_bps_stop[29].CLK
clk => cnt_bps_stop[30].CLK
clk => cnt_bps_stop[31].CLK
clk => cnt_bps_clk[0].CLK
clk => cnt_bps_clk[1].CLK
clk => cnt_bps_clk[2].CLK
clk => cnt_bps_clk[3].CLK
clk => cnt_bps_clk[4].CLK
clk => cnt_bps_clk[5].CLK
clk => cnt_bps_clk[6].CLK
clk => cnt_bps_clk[7].CLK
clk => cnt_bps_clk[8].CLK
clk => cnt_bps_clk[9].CLK
clk => cnt_bps_clk[10].CLK
clk => cnt_bps_clk[11].CLK
clk => cnt_bps_clk[12].CLK
clk => cnt_bps_clk[13].CLK
clk => cnt_bps_clk[14].CLK
rst_n => cnt_bps_stop[0].ACLR
rst_n => cnt_bps_stop[1].ACLR
rst_n => cnt_bps_stop[2].ACLR
rst_n => cnt_bps_stop[3].ACLR
rst_n => cnt_bps_stop[4].ACLR
rst_n => cnt_bps_stop[5].ACLR
rst_n => cnt_bps_stop[6].ACLR
rst_n => cnt_bps_stop[7].ACLR
rst_n => cnt_bps_stop[8].ACLR
rst_n => cnt_bps_stop[9].ACLR
rst_n => cnt_bps_stop[10].ACLR
rst_n => cnt_bps_stop[11].ACLR
rst_n => cnt_bps_stop[12].ACLR
rst_n => cnt_bps_stop[13].ACLR
rst_n => cnt_bps_stop[14].ACLR
rst_n => cnt_bps_stop[15].ACLR
rst_n => cnt_bps_stop[16].ACLR
rst_n => cnt_bps_stop[17].ACLR
rst_n => cnt_bps_stop[18].ACLR
rst_n => cnt_bps_stop[19].ACLR
rst_n => cnt_bps_stop[20].ACLR
rst_n => cnt_bps_stop[21].ACLR
rst_n => cnt_bps_stop[22].ACLR
rst_n => cnt_bps_stop[23].ACLR
rst_n => cnt_bps_stop[24].ACLR
rst_n => cnt_bps_stop[25].ACLR
rst_n => cnt_bps_stop[26].ACLR
rst_n => cnt_bps_stop[27].ACLR
rst_n => cnt_bps_stop[28].ACLR
rst_n => cnt_bps_stop[29].ACLR
rst_n => cnt_bps_stop[30].ACLR
rst_n => cnt_bps_stop[31].ACLR
rst_n => cnt_bps_clk[0].ACLR
rst_n => cnt_bps_clk[1].ACLR
rst_n => cnt_bps_clk[2].ACLR
rst_n => cnt_bps_clk[3].ACLR
rst_n => cnt_bps_clk[4].ACLR
rst_n => cnt_bps_clk[5].ACLR
rst_n => cnt_bps_clk[6].ACLR
rst_n => cnt_bps_clk[7].ACLR
rst_n => cnt_bps_clk[8].ACLR
rst_n => cnt_bps_clk[9].ACLR
rst_n => cnt_bps_clk[10].ACLR
rst_n => cnt_bps_clk[11].ACLR
rst_n => cnt_bps_clk[12].ACLR
rst_n => cnt_bps_clk[13].ACLR
rst_n => cnt_bps_clk[14].ACLR
rst_n => bps_clk~reg0.ACLR
rst_n => bps_cnt[0].ACLR
rst_n => bps_cnt[1].ACLR
rst_n => bps_cnt[2].ACLR
rst_n => bps_cnt[3].ACLR
rst_n => bps_cnt[4].ACLR
rst_n => bps_cnt[5].ACLR
rst_n => bps_cnt[6].ACLR
rst_n => bps_cnt[7].ACLR
rst_n => bps_cnt[8].ACLR
rst_n => bps_cnt[9].ACLR
rst_n => bps_cnt[10].ACLR
rst_n => bps_cnt[11].ACLR
rst_n => bps_cnt[12].ACLR
rst_n => bps_cnt[13].ACLR
rst_n => bps_cnt[14].ACLR
rst_n => state[0].ACLR
rst_n => state[1].ACLR
rst_n => state[2].ACLR
rst_n => state[3].ACLR
rst_n => state_order[0].ACLR
rst_n => state_order[1].ACLR
rst_n => state_order[2].ACLR
rst_n => uart_value[0].ACLR
rst_n => uart_value[1].ACLR
rst_n => uart_value[2].ACLR
rst_n => uart_value[3].ACLR
rst_n => uart_value[4].ACLR
rst_n => uart_value[5].ACLR
rst_n => uart_value[6].ACLR
rst_n => uart_value[7].ACLR
rst_n => uart_value[8].ACLR
rst_n => uart_value[9].ACLR
rst_n => uart_value[10].ACLR
rst_n => uart_value[11].ACLR
rst_n => uart_value[12].ACLR
rst_n => uart_value[13].ACLR
rst_n => uart_value[14].ACLR
rst_n => uart_value[15].ACLR
rst_n => uart_value[16].ACLR
rst_n => uart_value[17].ACLR
rst_n => uart_value[18].ACLR
rst_n => uart_value[19].ACLR
rst_n => uart_value[20].ACLR
rst_n => uart_value[21].ACLR
rst_n => uart_value[22].ACLR
rst_n => uart_value[23].ACLR
rst_n => uart_value[24].ACLR
rst_n => uart_value[25].ACLR
rst_n => uart_value[26].ACLR
rst_n => uart_value[27].ACLR
rst_n => uart_value[28].ACLR
rst_n => uart_value[29].ACLR
rst_n => uart_value[30].ACLR
rst_n => uart_value[31].ACLR
rst_n => uart_end[0].ACLR
rst_n => uart_end[1].ACLR
rst_n => uart_end[2].ACLR
rst_n => uart_end[3].ACLR
rst_n => uart_end[4].ACLR
rst_n => uart_end[5].ACLR
rst_n => uart_end[6].ACLR
rst_n => uart_end[7].ACLR
rst_n => uart_begin[0].ACLR
rst_n => uart_begin[1].ACLR
rst_n => uart_begin[2].ACLR
rst_n => uart_begin[3].ACLR
rst_n => uart_begin[4].ACLR
rst_n => uart_begin[5].ACLR
rst_n => uart_begin[6].ACLR
rst_n => uart_begin[7].ACLR
uart_tx <= uart_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[0] => Selector38.IN3
pinlv[1] => Selector37.IN3
pinlv[2] => Selector36.IN3
pinlv[3] => Selector35.IN3
pinlv[4] => Selector34.IN3
pinlv[5] => Selector33.IN3
pinlv[6] => Selector32.IN3
pinlv[7] => Selector31.IN3
pinlv[8] => Selector30.IN3
pinlv[9] => Selector29.IN3
pinlv[10] => Selector28.IN3
pinlv[11] => Selector27.IN3
pinlv[12] => Selector26.IN3
pinlv[13] => Selector25.IN3
pinlv[14] => Selector24.IN3
pinlv[15] => Selector23.IN3
pinlv[16] => Selector22.IN3
pinlv[17] => Selector21.IN3
pinlv[18] => Selector20.IN3
pinlv[19] => Selector19.IN3
pinlv[20] => Selector18.IN3
pinlv[21] => Selector17.IN3
pinlv[22] => Selector16.IN3
pinlv[23] => Selector15.IN3
pinlv[24] => Selector14.IN3
pinlv[25] => Selector13.IN3
pinlv[26] => Selector12.IN3
pinlv[27] => Selector11.IN3
pinlv[28] => Selector10.IN3
pinlv[29] => Selector9.IN3
pinlv[30] => Selector8.IN3
pinlv[31] => Selector7.IN3
phase[0] => Selector38.IN4
phase[1] => Selector37.IN4
phase[2] => Selector36.IN4
phase[3] => Selector35.IN4
phase[4] => Selector34.IN4
phase[5] => Selector33.IN4
phase[6] => Selector32.IN4
phase[7] => Selector31.IN4
phase[8] => Selector30.IN4
phase[9] => Selector29.IN4
phase[10] => Selector28.IN4
phase[11] => Selector27.IN4
phase[12] => Selector26.IN4
phase[13] => Selector25.IN4
phase[14] => Selector24.IN4
phase[15] => Selector23.IN4
phase[16] => Selector22.IN4
phase[17] => Selector21.IN4
phase[18] => Selector20.IN4
phase[19] => Selector19.IN4
phase[20] => Selector18.IN4
phase[21] => Selector17.IN4
phase[22] => Selector16.IN4
phase[23] => Selector15.IN4
phase[24] => Selector14.IN4
phase[25] => Selector13.IN4
phase[26] => Selector12.IN4
phase[27] => Selector11.IN4
phase[28] => Selector10.IN4
phase[29] => Selector9.IN4
phase[30] => Selector8.IN4
phase[31] => Selector7.IN4
bps_clk <= bps_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_top|rx:rx_u4
clk => data_buffer_phase[0].CLK
clk => data_buffer_phase[1].CLK
clk => data_buffer_phase[2].CLK
clk => data_buffer_phase[3].CLK
clk => data_buffer_phase[4].CLK
clk => data_buffer_phase[5].CLK
clk => data_buffer_phase[6].CLK
clk => data_buffer_phase[7].CLK
clk => data_buffer_phase[8].CLK
clk => data_buffer_phase[9].CLK
clk => data_buffer_phase[10].CLK
clk => data_buffer_phase[11].CLK
clk => data_buffer_phase[12].CLK
clk => data_buffer_phase[13].CLK
clk => data_buffer_phase[14].CLK
clk => data_buffer_phase[15].CLK
clk => data_buffer_phase[16].CLK
clk => data_buffer_phase[17].CLK
clk => data_buffer_phase[18].CLK
clk => data_buffer_phase[19].CLK
clk => data_buffer_phase[20].CLK
clk => data_buffer_phase[21].CLK
clk => data_buffer_phase[22].CLK
clk => data_buffer_phase[23].CLK
clk => data_buffer_phase[24].CLK
clk => data_buffer_phase[25].CLK
clk => data_buffer_phase[26].CLK
clk => data_buffer_phase[27].CLK
clk => data_buffer_phase[28].CLK
clk => data_buffer_phase[29].CLK
clk => data_buffer_phase[30].CLK
clk => data_buffer_phase[31].CLK
clk => uart_rx_phase_data[0]~reg0.CLK
clk => uart_rx_phase_data[1]~reg0.CLK
clk => uart_rx_phase_data[2]~reg0.CLK
clk => uart_rx_phase_data[3]~reg0.CLK
clk => uart_rx_phase_data[4]~reg0.CLK
clk => uart_rx_phase_data[5]~reg0.CLK
clk => uart_rx_phase_data[6]~reg0.CLK
clk => uart_rx_phase_data[7]~reg0.CLK
clk => uart_rx_phase_data[8]~reg0.CLK
clk => uart_rx_phase_data[9]~reg0.CLK
clk => uart_rx_phase_data[10]~reg0.CLK
clk => uart_rx_phase_data[11]~reg0.CLK
clk => uart_rx_phase_data[12]~reg0.CLK
clk => uart_rx_phase_data[13]~reg0.CLK
clk => uart_rx_phase_data[14]~reg0.CLK
clk => uart_rx_phase_data[15]~reg0.CLK
clk => uart_rx_phase_data[16]~reg0.CLK
clk => uart_rx_phase_data[17]~reg0.CLK
clk => uart_rx_phase_data[18]~reg0.CLK
clk => uart_rx_phase_data[19]~reg0.CLK
clk => uart_rx_phase_data[20]~reg0.CLK
clk => uart_rx_phase_data[21]~reg0.CLK
clk => uart_rx_phase_data[22]~reg0.CLK
clk => uart_rx_phase_data[23]~reg0.CLK
clk => uart_rx_phase_data[24]~reg0.CLK
clk => uart_rx_phase_data[25]~reg0.CLK
clk => uart_rx_phase_data[26]~reg0.CLK
clk => uart_rx_phase_data[27]~reg0.CLK
clk => uart_rx_phase_data[28]~reg0.CLK
clk => uart_rx_phase_data[29]~reg0.CLK
clk => uart_rx_phase_data[30]~reg0.CLK
clk => uart_rx_phase_data[31]~reg0.CLK
clk => rx_state_1[0].CLK
clk => rx_state_1[1].CLK
clk => rx_state_1[2].CLK
clk => yiwei_flag1.CLK
clk => data_buffer_pinlv[0].CLK
clk => data_buffer_pinlv[1].CLK
clk => data_buffer_pinlv[2].CLK
clk => data_buffer_pinlv[3].CLK
clk => data_buffer_pinlv[4].CLK
clk => data_buffer_pinlv[5].CLK
clk => data_buffer_pinlv[6].CLK
clk => data_buffer_pinlv[7].CLK
clk => data_buffer_pinlv[8].CLK
clk => data_buffer_pinlv[9].CLK
clk => data_buffer_pinlv[10].CLK
clk => data_buffer_pinlv[11].CLK
clk => data_buffer_pinlv[12].CLK
clk => data_buffer_pinlv[13].CLK
clk => data_buffer_pinlv[14].CLK
clk => data_buffer_pinlv[15].CLK
clk => data_buffer_pinlv[16].CLK
clk => data_buffer_pinlv[17].CLK
clk => data_buffer_pinlv[18].CLK
clk => data_buffer_pinlv[19].CLK
clk => data_buffer_pinlv[20].CLK
clk => data_buffer_pinlv[21].CLK
clk => data_buffer_pinlv[22].CLK
clk => data_buffer_pinlv[23].CLK
clk => data_buffer_pinlv[24].CLK
clk => data_buffer_pinlv[25].CLK
clk => data_buffer_pinlv[26].CLK
clk => data_buffer_pinlv[27].CLK
clk => data_buffer_pinlv[28].CLK
clk => data_buffer_pinlv[29].CLK
clk => data_buffer_pinlv[30].CLK
clk => data_buffer_pinlv[31].CLK
clk => uart_rx_pinlv_data[0]~reg0.CLK
clk => uart_rx_pinlv_data[1]~reg0.CLK
clk => uart_rx_pinlv_data[2]~reg0.CLK
clk => uart_rx_pinlv_data[3]~reg0.CLK
clk => uart_rx_pinlv_data[4]~reg0.CLK
clk => uart_rx_pinlv_data[5]~reg0.CLK
clk => uart_rx_pinlv_data[6]~reg0.CLK
clk => uart_rx_pinlv_data[7]~reg0.CLK
clk => uart_rx_pinlv_data[8]~reg0.CLK
clk => uart_rx_pinlv_data[9]~reg0.CLK
clk => uart_rx_pinlv_data[10]~reg0.CLK
clk => uart_rx_pinlv_data[11]~reg0.CLK
clk => uart_rx_pinlv_data[12]~reg0.CLK
clk => uart_rx_pinlv_data[13]~reg0.CLK
clk => uart_rx_pinlv_data[14]~reg0.CLK
clk => uart_rx_pinlv_data[15]~reg0.CLK
clk => uart_rx_pinlv_data[16]~reg0.CLK
clk => uart_rx_pinlv_data[17]~reg0.CLK
clk => uart_rx_pinlv_data[18]~reg0.CLK
clk => uart_rx_pinlv_data[19]~reg0.CLK
clk => uart_rx_pinlv_data[20]~reg0.CLK
clk => uart_rx_pinlv_data[21]~reg0.CLK
clk => uart_rx_pinlv_data[22]~reg0.CLK
clk => uart_rx_pinlv_data[23]~reg0.CLK
clk => uart_rx_pinlv_data[24]~reg0.CLK
clk => uart_rx_pinlv_data[25]~reg0.CLK
clk => uart_rx_pinlv_data[26]~reg0.CLK
clk => uart_rx_pinlv_data[27]~reg0.CLK
clk => uart_rx_pinlv_data[28]~reg0.CLK
clk => uart_rx_pinlv_data[29]~reg0.CLK
clk => uart_rx_pinlv_data[30]~reg0.CLK
clk => uart_rx_pinlv_data[31]~reg0.CLK
clk => rx_state[0].CLK
clk => rx_state[1].CLK
clk => rx_state[2].CLK
clk => yiwei_flag.CLK
clk => bps_start_buffer.CLK
clk => rx_data[0].CLK
clk => rx_data[1].CLK
clk => rx_data[2].CLK
clk => rx_data[3].CLK
clk => rx_data[4].CLK
clk => rx_data[5].CLK
clk => rx_data[6].CLK
clk => rx_data[7].CLK
clk => rx_data_temp[0].CLK
clk => rx_data_temp[1].CLK
clk => rx_data_temp[2].CLK
clk => rx_data_temp[3].CLK
clk => rx_data_temp[4].CLK
clk => rx_data_temp[5].CLK
clk => rx_data_temp[6].CLK
clk => rx_data_temp[7].CLK
clk => num[0].CLK
clk => num[1].CLK
clk => num[2].CLK
clk => num[3].CLK
clk => bps_start.CLK
clk => uart_buffer1.CLK
clk => uart_buffer0.CLK
clk => yiwei_state1~2.DATAIN
clk => yiwei_state~2.DATAIN
rst_n => data_buffer_pinlv[0].ACLR
rst_n => data_buffer_pinlv[1].ACLR
rst_n => data_buffer_pinlv[2].ACLR
rst_n => data_buffer_pinlv[3].ACLR
rst_n => data_buffer_pinlv[4].ACLR
rst_n => data_buffer_pinlv[5].ACLR
rst_n => data_buffer_pinlv[6].ACLR
rst_n => data_buffer_pinlv[7].ACLR
rst_n => data_buffer_pinlv[8].ACLR
rst_n => data_buffer_pinlv[9].ACLR
rst_n => data_buffer_pinlv[10].ACLR
rst_n => data_buffer_pinlv[11].ACLR
rst_n => data_buffer_pinlv[12].ACLR
rst_n => data_buffer_pinlv[13].ACLR
rst_n => data_buffer_pinlv[14].ACLR
rst_n => data_buffer_pinlv[15].ACLR
rst_n => data_buffer_pinlv[16].ACLR
rst_n => data_buffer_pinlv[17].ACLR
rst_n => data_buffer_pinlv[18].ACLR
rst_n => data_buffer_pinlv[19].ACLR
rst_n => data_buffer_pinlv[20].ACLR
rst_n => data_buffer_pinlv[21].ACLR
rst_n => data_buffer_pinlv[22].ACLR
rst_n => data_buffer_pinlv[23].ACLR
rst_n => data_buffer_pinlv[24].ACLR
rst_n => data_buffer_pinlv[25].ACLR
rst_n => data_buffer_pinlv[26].ACLR
rst_n => data_buffer_pinlv[27].ACLR
rst_n => data_buffer_pinlv[28].ACLR
rst_n => data_buffer_pinlv[29].ACLR
rst_n => data_buffer_pinlv[30].ACLR
rst_n => data_buffer_pinlv[31].ACLR
rst_n => uart_rx_pinlv_data[0]~reg0.ACLR
rst_n => uart_rx_pinlv_data[1]~reg0.ACLR
rst_n => uart_rx_pinlv_data[2]~reg0.ACLR
rst_n => uart_rx_pinlv_data[3]~reg0.ACLR
rst_n => uart_rx_pinlv_data[4]~reg0.ACLR
rst_n => uart_rx_pinlv_data[5]~reg0.ACLR
rst_n => uart_rx_pinlv_data[6]~reg0.ACLR
rst_n => uart_rx_pinlv_data[7]~reg0.ACLR
rst_n => uart_rx_pinlv_data[8]~reg0.ACLR
rst_n => uart_rx_pinlv_data[9]~reg0.ACLR
rst_n => uart_rx_pinlv_data[10]~reg0.ACLR
rst_n => uart_rx_pinlv_data[11]~reg0.ACLR
rst_n => uart_rx_pinlv_data[12]~reg0.ACLR
rst_n => uart_rx_pinlv_data[13]~reg0.ACLR
rst_n => uart_rx_pinlv_data[14]~reg0.ACLR
rst_n => uart_rx_pinlv_data[15]~reg0.ACLR
rst_n => uart_rx_pinlv_data[16]~reg0.ACLR
rst_n => uart_rx_pinlv_data[17]~reg0.ACLR
rst_n => uart_rx_pinlv_data[18]~reg0.ACLR
rst_n => uart_rx_pinlv_data[19]~reg0.ACLR
rst_n => uart_rx_pinlv_data[20]~reg0.ACLR
rst_n => uart_rx_pinlv_data[21]~reg0.ACLR
rst_n => uart_rx_pinlv_data[22]~reg0.ACLR
rst_n => uart_rx_pinlv_data[23]~reg0.ACLR
rst_n => uart_rx_pinlv_data[24]~reg0.ACLR
rst_n => uart_rx_pinlv_data[25]~reg0.ACLR
rst_n => uart_rx_pinlv_data[26]~reg0.ACLR
rst_n => uart_rx_pinlv_data[27]~reg0.ACLR
rst_n => uart_rx_pinlv_data[28]~reg0.ACLR
rst_n => uart_rx_pinlv_data[29]~reg0.ACLR
rst_n => uart_rx_pinlv_data[30]~reg0.ACLR
rst_n => uart_rx_pinlv_data[31]~reg0.ACLR
rst_n => rx_state[0].ACLR
rst_n => rx_state[1].ACLR
rst_n => rx_state[2].ACLR
rst_n => yiwei_flag.ACLR
rst_n => data_buffer_phase[0].ACLR
rst_n => data_buffer_phase[1].ACLR
rst_n => data_buffer_phase[2].ACLR
rst_n => data_buffer_phase[3].ACLR
rst_n => data_buffer_phase[4].ACLR
rst_n => data_buffer_phase[5].ACLR
rst_n => data_buffer_phase[6].ACLR
rst_n => data_buffer_phase[7].ACLR
rst_n => data_buffer_phase[8].ACLR
rst_n => data_buffer_phase[9].ACLR
rst_n => data_buffer_phase[10].ACLR
rst_n => data_buffer_phase[11].ACLR
rst_n => data_buffer_phase[12].ACLR
rst_n => data_buffer_phase[13].ACLR
rst_n => data_buffer_phase[14].ACLR
rst_n => data_buffer_phase[15].ACLR
rst_n => data_buffer_phase[16].ACLR
rst_n => data_buffer_phase[17].ACLR
rst_n => data_buffer_phase[18].ACLR
rst_n => data_buffer_phase[19].ACLR
rst_n => data_buffer_phase[20].ACLR
rst_n => data_buffer_phase[21].ACLR
rst_n => data_buffer_phase[22].ACLR
rst_n => data_buffer_phase[23].ACLR
rst_n => data_buffer_phase[24].ACLR
rst_n => data_buffer_phase[25].ACLR
rst_n => data_buffer_phase[26].ACLR
rst_n => data_buffer_phase[27].ACLR
rst_n => data_buffer_phase[28].ACLR
rst_n => data_buffer_phase[29].ACLR
rst_n => data_buffer_phase[30].ACLR
rst_n => data_buffer_phase[31].ACLR
rst_n => uart_rx_phase_data[0]~reg0.ACLR
rst_n => uart_rx_phase_data[1]~reg0.ACLR
rst_n => uart_rx_phase_data[2]~reg0.ACLR
rst_n => uart_rx_phase_data[3]~reg0.ACLR
rst_n => uart_rx_phase_data[4]~reg0.ACLR
rst_n => uart_rx_phase_data[5]~reg0.ACLR
rst_n => uart_rx_phase_data[6]~reg0.ACLR
rst_n => uart_rx_phase_data[7]~reg0.ACLR
rst_n => uart_rx_phase_data[8]~reg0.ACLR
rst_n => uart_rx_phase_data[9]~reg0.ACLR
rst_n => uart_rx_phase_data[10]~reg0.ACLR
rst_n => uart_rx_phase_data[11]~reg0.ACLR
rst_n => uart_rx_phase_data[12]~reg0.ACLR
rst_n => uart_rx_phase_data[13]~reg0.ACLR
rst_n => uart_rx_phase_data[14]~reg0.ACLR
rst_n => uart_rx_phase_data[15]~reg0.ACLR
rst_n => uart_rx_phase_data[16]~reg0.ACLR
rst_n => uart_rx_phase_data[17]~reg0.ACLR
rst_n => uart_rx_phase_data[18]~reg0.ACLR
rst_n => uart_rx_phase_data[19]~reg0.ACLR
rst_n => uart_rx_phase_data[20]~reg0.ACLR
rst_n => uart_rx_phase_data[21]~reg0.ACLR
rst_n => uart_rx_phase_data[22]~reg0.ACLR
rst_n => uart_rx_phase_data[23]~reg0.ACLR
rst_n => uart_rx_phase_data[24]~reg0.ACLR
rst_n => uart_rx_phase_data[25]~reg0.ACLR
rst_n => uart_rx_phase_data[26]~reg0.ACLR
rst_n => uart_rx_phase_data[27]~reg0.ACLR
rst_n => uart_rx_phase_data[28]~reg0.ACLR
rst_n => uart_rx_phase_data[29]~reg0.ACLR
rst_n => uart_rx_phase_data[30]~reg0.ACLR
rst_n => uart_rx_phase_data[31]~reg0.ACLR
rst_n => rx_state_1[0].ACLR
rst_n => rx_state_1[1].ACLR
rst_n => rx_state_1[2].ACLR
rst_n => yiwei_flag1.ACLR
rst_n => uart_buffer1.ACLR
rst_n => uart_buffer0.ACLR
rst_n => bps_start.ACLR
rst_n => rx_data_temp[0].ACLR
rst_n => rx_data_temp[1].ACLR
rst_n => rx_data_temp[2].ACLR
rst_n => rx_data_temp[3].ACLR
rst_n => rx_data_temp[4].ACLR
rst_n => rx_data_temp[5].ACLR
rst_n => rx_data_temp[6].ACLR
rst_n => rx_data_temp[7].ACLR
rst_n => num[0].ACLR
rst_n => num[1].ACLR
rst_n => num[2].ACLR
rst_n => num[3].ACLR
rst_n => bps_start_buffer.ACLR
rst_n => yiwei_state1~4.DATAIN
rst_n => yiwei_state~4.DATAIN
rst_n => rx_data[7].ENA
rst_n => rx_data[6].ENA
rst_n => rx_data[5].ENA
rst_n => rx_data[4].ENA
rst_n => rx_data[3].ENA
rst_n => rx_data[2].ENA
rst_n => rx_data[1].ENA
rst_n => rx_data[0].ENA
uart_rx => rx_data_temp.DATAB
uart_rx => rx_data_temp.DATAB
uart_rx => rx_data_temp.DATAB
uart_rx => rx_data_temp.DATAB
uart_rx => rx_data_temp.DATAB
uart_rx => rx_data_temp.DATAB
uart_rx => rx_data_temp.DATAB
uart_rx => rx_data_temp.DATAB
uart_rx => uart_buffer0.DATAIN
bps_clk => num.OUTPUTSELECT
bps_clk => num.OUTPUTSELECT
bps_clk => num.OUTPUTSELECT
bps_clk => num.OUTPUTSELECT
bps_clk => rx_data_temp.OUTPUTSELECT
bps_clk => rx_data_temp.OUTPUTSELECT
bps_clk => rx_data_temp.OUTPUTSELECT
bps_clk => rx_data_temp.OUTPUTSELECT
bps_clk => rx_data_temp.OUTPUTSELECT
bps_clk => rx_data_temp.OUTPUTSELECT
bps_clk => rx_data_temp.OUTPUTSELECT
bps_clk => rx_data_temp.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
bps_clk => rx_data.OUTPUTSELECT
uart_rx_pinlv_data[0] <= uart_rx_pinlv_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[1] <= uart_rx_pinlv_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[2] <= uart_rx_pinlv_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[3] <= uart_rx_pinlv_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[4] <= uart_rx_pinlv_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[5] <= uart_rx_pinlv_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[6] <= uart_rx_pinlv_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[7] <= uart_rx_pinlv_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[8] <= uart_rx_pinlv_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[9] <= uart_rx_pinlv_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[10] <= uart_rx_pinlv_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[11] <= uart_rx_pinlv_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[12] <= uart_rx_pinlv_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[13] <= uart_rx_pinlv_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[14] <= uart_rx_pinlv_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[15] <= uart_rx_pinlv_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[16] <= uart_rx_pinlv_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[17] <= uart_rx_pinlv_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[18] <= uart_rx_pinlv_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[19] <= uart_rx_pinlv_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[20] <= uart_rx_pinlv_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[21] <= uart_rx_pinlv_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[22] <= uart_rx_pinlv_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[23] <= uart_rx_pinlv_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[24] <= uart_rx_pinlv_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[25] <= uart_rx_pinlv_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[26] <= uart_rx_pinlv_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[27] <= uart_rx_pinlv_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[28] <= uart_rx_pinlv_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[29] <= uart_rx_pinlv_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[30] <= uart_rx_pinlv_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_pinlv_data[31] <= uart_rx_pinlv_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[0] <= uart_rx_phase_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[1] <= uart_rx_phase_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[2] <= uart_rx_phase_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[3] <= uart_rx_phase_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[4] <= uart_rx_phase_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[5] <= uart_rx_phase_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[6] <= uart_rx_phase_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[7] <= uart_rx_phase_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[8] <= uart_rx_phase_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[9] <= uart_rx_phase_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[10] <= uart_rx_phase_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[11] <= uart_rx_phase_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[12] <= uart_rx_phase_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[13] <= uart_rx_phase_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[14] <= uart_rx_phase_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[15] <= uart_rx_phase_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[16] <= uart_rx_phase_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[17] <= uart_rx_phase_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[18] <= uart_rx_phase_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[19] <= uart_rx_phase_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[20] <= uart_rx_phase_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[21] <= uart_rx_phase_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[22] <= uart_rx_phase_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[23] <= uart_rx_phase_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[24] <= uart_rx_phase_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[25] <= uart_rx_phase_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[26] <= uart_rx_phase_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[27] <= uart_rx_phase_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[28] <= uart_rx_phase_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[29] <= uart_rx_phase_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[30] <= uart_rx_phase_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_phase_data[31] <= uart_rx_phase_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_top|clk_200:pll_u5
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= clk_200_0002:clk_200_inst.outclk_0
locked <= clk_200_0002:clk_200_inst.locked


|vga_top|clk_200:pll_u5|clk_200_0002:clk_200_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|vga_top|clk_200:pll_u5|clk_200_0002:clk_200_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|vga_top|cepin:cepin_u5
clk => fenzi[0].CLK
clk => fenzi[1].CLK
clk => fenzi[2].CLK
clk => fenzi[3].CLK
clk => fenzi[4].CLK
clk => fenzi[5].CLK
clk => fenzi[6].CLK
clk => fenzi[7].CLK
clk => fenzi[8].CLK
clk => fenzi[9].CLK
clk => fenzi[10].CLK
clk => fenzi[11].CLK
clk => fenzi[12].CLK
clk => fenzi[13].CLK
clk => fenzi[14].CLK
clk => fenzi[15].CLK
clk => fenzi[16].CLK
clk => fenzi[17].CLK
clk => fenzi[18].CLK
clk => fenzi[19].CLK
clk => fenzi[20].CLK
clk => fenzi[21].CLK
clk => fenzi[22].CLK
clk => fenzi[23].CLK
clk => fenzi[24].CLK
clk => fenzi[25].CLK
clk => fenzi[26].CLK
clk => fenzi[27].CLK
clk => fenzi[28].CLK
clk => fenzi[29].CLK
clk => fenzi[30].CLK
clk => fenzi[31].CLK
clk => fenzi[32].CLK
clk => fenzi[33].CLK
clk => fenzi[34].CLK
clk => fenzi[35].CLK
clk => fenzi[36].CLK
clk => fenzi[37].CLK
clk => fenzi[38].CLK
clk => fenzi[39].CLK
clk => cnt_fenzi[0].CLK
clk => cnt_fenzi[1].CLK
clk => cnt_fenzi[2].CLK
clk => cnt_fenzi[3].CLK
clk => cnt_fenzi[4].CLK
clk => cnt_fenzi[5].CLK
clk => cnt_fenzi[6].CLK
clk => cnt_fenzi[7].CLK
clk => fenzi_temp[0].CLK
clk => fenzi_temp[1].CLK
clk => fenzi_temp[2].CLK
clk => fenzi_temp[3].CLK
clk => fenzi_temp[4].CLK
clk => fenzi_temp[5].CLK
clk => fenzi_temp[6].CLK
clk => fenzi_temp[7].CLK
clk => fenzi_temp[8].CLK
clk => fenzi_temp[9].CLK
clk => fenzi_temp[10].CLK
clk => fenzi_temp[11].CLK
clk => fenzi_temp[12].CLK
clk => fenzi_temp[13].CLK
clk => fenzi_temp[14].CLK
clk => fenzi_temp[15].CLK
clk => fenzi_temp[16].CLK
clk => fenzi_temp[17].CLK
clk => fenzi_temp[18].CLK
clk => fenzi_temp[19].CLK
clk => fenzi_temp[20].CLK
clk => fenzi_temp[21].CLK
clk => fenzi_temp[22].CLK
clk => fenzi_temp[23].CLK
clk => fenzi_temp[24].CLK
clk => fenzi_temp[25].CLK
clk => fenzi_temp[26].CLK
clk => fenzi_temp[27].CLK
clk => fenzi_temp[28].CLK
clk => fenzi_temp[29].CLK
clk => fenzi_temp[30].CLK
clk => fenzi_temp[31].CLK
clk => fenmu[0].CLK
clk => fenmu[1].CLK
clk => fenmu[2].CLK
clk => fenmu[3].CLK
clk => fenmu[4].CLK
clk => fenmu[5].CLK
clk => fenmu[6].CLK
clk => fenmu[7].CLK
clk => fenmu[8].CLK
clk => fenmu[9].CLK
clk => fenmu[10].CLK
clk => fenmu[11].CLK
clk => fenmu[12].CLK
clk => fenmu[13].CLK
clk => fenmu[14].CLK
clk => fenmu[15].CLK
clk => fenmu[16].CLK
clk => fenmu[17].CLK
clk => fenmu[18].CLK
clk => fenmu[19].CLK
clk => fenmu[20].CLK
clk => fenmu[21].CLK
clk => fenmu[22].CLK
clk => fenmu[23].CLK
clk => fenmu[24].CLK
clk => fenmu[25].CLK
clk => fenmu[26].CLK
clk => fenmu[27].CLK
clk => fenmu[28].CLK
clk => fenmu[29].CLK
clk => fenmu[30].CLK
clk => fenmu[31].CLK
clk => cnt_fenmu[0].CLK
clk => cnt_fenmu[1].CLK
clk => cnt_fenmu[2].CLK
clk => cnt_fenmu[3].CLK
clk => cnt_fenmu[4].CLK
clk => cnt_fenmu[5].CLK
clk => cnt_fenmu[6].CLK
clk => cnt_fenmu[7].CLK
clk => fenmu_temp[0].CLK
clk => fenmu_temp[1].CLK
clk => fenmu_temp[2].CLK
clk => fenmu_temp[3].CLK
clk => fenmu_temp[4].CLK
clk => fenmu_temp[5].CLK
clk => fenmu_temp[6].CLK
clk => fenmu_temp[7].CLK
clk => fenmu_temp[8].CLK
clk => fenmu_temp[9].CLK
clk => fenmu_temp[10].CLK
clk => fenmu_temp[11].CLK
clk => fenmu_temp[12].CLK
clk => fenmu_temp[13].CLK
clk => fenmu_temp[14].CLK
clk => fenmu_temp[15].CLK
clk => fenmu_temp[16].CLK
clk => fenmu_temp[17].CLK
clk => fenmu_temp[18].CLK
clk => fenmu_temp[19].CLK
clk => fenmu_temp[20].CLK
clk => fenmu_temp[21].CLK
clk => fenmu_temp[22].CLK
clk => fenmu_temp[23].CLK
clk => fenmu_temp[24].CLK
clk => fenmu_temp[25].CLK
clk => fenmu_temp[26].CLK
clk => fenmu_temp[27].CLK
clk => fenmu_temp[28].CLK
clk => fenmu_temp[29].CLK
clk => fenmu_temp[30].CLK
clk => fenmu_temp[31].CLK
clk => cnt_al[0].CLK
clk => cnt_al[1].CLK
clk => cnt_al[2].CLK
clk => cnt_al[3].CLK
clk => cnt_al[4].CLK
clk => cnt_al[5].CLK
clk => cnt_al[6].CLK
clk => cnt_al[7].CLK
clk => cnt_al[8].CLK
clk => cnt_al[9].CLK
clk => cnt_al[10].CLK
clk => cnt_al[11].CLK
clk => cnt_al[12].CLK
clk => cnt_al[13].CLK
clk => cnt_al[14].CLK
clk => cnt_al[15].CLK
clk => cnt_al[16].CLK
clk => cnt_al[17].CLK
clk => cnt_al[18].CLK
clk => cnt_al[19].CLK
clk => cnt_al[20].CLK
clk => cnt_al[21].CLK
clk => cnt_al[22].CLK
clk => cnt_al[23].CLK
clk => cnt_al[24].CLK
clk => cnt_al[25].CLK
clk => cnt_al[26].CLK
clk => cnt_al[27].CLK
clk => cnt_al[28].CLK
clk => cnt_al[29].CLK
clk => cnt_al[30].CLK
clk => cnt_al[31].CLK
clk => cnt_al_temp[0].CLK
clk => cnt_al_temp[1].CLK
clk => cnt_al_temp[2].CLK
clk => cnt_al_temp[3].CLK
clk => cnt_al_temp[4].CLK
clk => cnt_al_temp[5].CLK
clk => cnt_al_temp[6].CLK
clk => cnt_al_temp[7].CLK
clk => cnt_al_temp[8].CLK
clk => cnt_al_temp[9].CLK
clk => cnt_al_temp[10].CLK
clk => cnt_al_temp[11].CLK
clk => cnt_al_temp[12].CLK
clk => cnt_al_temp[13].CLK
clk => cnt_al_temp[14].CLK
clk => cnt_al_temp[15].CLK
clk => cnt_al_temp[16].CLK
clk => cnt_al_temp[17].CLK
clk => cnt_al_temp[18].CLK
clk => cnt_al_temp[19].CLK
clk => cnt_al_temp[20].CLK
clk => cnt_al_temp[21].CLK
clk => cnt_al_temp[22].CLK
clk => cnt_al_temp[23].CLK
clk => cnt_al_temp[24].CLK
clk => cnt_al_temp[25].CLK
clk => cnt_al_temp[26].CLK
clk => cnt_al_temp[27].CLK
clk => cnt_al_temp[28].CLK
clk => cnt_al_temp[29].CLK
clk => cnt_al_temp[30].CLK
clk => cnt_al_temp[31].CLK
clk => cnt_cycle[0].CLK
clk => cnt_cycle[1].CLK
clk => cnt_cycle[2].CLK
clk => cnt_cycle[3].CLK
clk => cnt_cycle[4].CLK
clk => cnt_cycle[5].CLK
clk => cnt_cycle[6].CLK
clk => cnt_cycle[7].CLK
clk => cnt_cycle[8].CLK
clk => cnt_cycle[9].CLK
clk => cnt_cycle[10].CLK
clk => cnt_cycle[11].CLK
clk => cnt_cycle[12].CLK
clk => cnt_cycle[13].CLK
clk => cnt_cycle[14].CLK
clk => cnt_cycle[15].CLK
clk => cnt_cycle[16].CLK
clk => cnt_cycle[17].CLK
clk => cnt_cycle[18].CLK
clk => cnt_cycle[19].CLK
clk => cnt_cycle[20].CLK
clk => cnt_cycle[21].CLK
clk => cnt_cycle[22].CLK
clk => cnt_cycle[23].CLK
clk => cnt_cycle[24].CLK
clk => cnt_cycle[25].CLK
clk => cnt_cycle[26].CLK
clk => cnt_cycle[27].CLK
clk => cnt_cycle[28].CLK
clk => cnt_cycle[29].CLK
clk => cnt_cycle[30].CLK
clk => cnt_cycle[31].CLK
clk => cnt_cycle_temp[0].CLK
clk => cnt_cycle_temp[1].CLK
clk => cnt_cycle_temp[2].CLK
clk => cnt_cycle_temp[3].CLK
clk => cnt_cycle_temp[4].CLK
clk => cnt_cycle_temp[5].CLK
clk => cnt_cycle_temp[6].CLK
clk => cnt_cycle_temp[7].CLK
clk => cnt_cycle_temp[8].CLK
clk => cnt_cycle_temp[9].CLK
clk => cnt_cycle_temp[10].CLK
clk => cnt_cycle_temp[11].CLK
clk => cnt_cycle_temp[12].CLK
clk => cnt_cycle_temp[13].CLK
clk => cnt_cycle_temp[14].CLK
clk => cnt_cycle_temp[15].CLK
clk => cnt_cycle_temp[16].CLK
clk => cnt_cycle_temp[17].CLK
clk => cnt_cycle_temp[18].CLK
clk => cnt_cycle_temp[19].CLK
clk => cnt_cycle_temp[20].CLK
clk => cnt_cycle_temp[21].CLK
clk => cnt_cycle_temp[22].CLK
clk => cnt_cycle_temp[23].CLK
clk => cnt_cycle_temp[24].CLK
clk => cnt_cycle_temp[25].CLK
clk => cnt_cycle_temp[26].CLK
clk => cnt_cycle_temp[27].CLK
clk => cnt_cycle_temp[28].CLK
clk => cnt_cycle_temp[29].CLK
clk => cnt_cycle_temp[30].CLK
clk => cnt_cycle_temp[31].CLK
clk => sig_in1_buffer1.CLK
clk => sig_in1_buffer.CLK
clk => sig0_in_buffer1.CLK
clk => sig0_in_buffer.CLK
clk => fgate.CLK
clk => fgate_cnt[0].CLK
clk => fgate_cnt[1].CLK
clk => fgate_cnt[2].CLK
clk => fgate_cnt[3].CLK
clk => fgate_cnt[4].CLK
clk => fgate_cnt[5].CLK
clk => fgate_cnt[6].CLK
clk => fgate_cnt[7].CLK
clk => fgate_cnt[8].CLK
clk => fgate_cnt[9].CLK
clk => fgate_cnt[10].CLK
clk => fgate_cnt[11].CLK
clk => fgate_cnt[12].CLK
clk => fgate_cnt[13].CLK
clk => fgate_cnt[14].CLK
clk => fgate_cnt[15].CLK
clk => fgate_cnt[16].CLK
clk => fgate_cnt[17].CLK
clk => fgate_cnt[18].CLK
clk => fgate_cnt[19].CLK
clk => fgate_cnt[20].CLK
clk => fgate_cnt[21].CLK
clk => fgate_cnt[22].CLK
clk => fgate_cnt[23].CLK
clk => fgate_cnt[24].CLK
clk => fgate_cnt[25].CLK
clk => fgate_cnt[26].CLK
clk => fgate_cnt[27].CLK
clk => fgate_cnt[28].CLK
clk => fgate_cnt[29].CLK
clk => fgate_cnt[30].CLK
clk => fgate_cnt[31].CLK
clk => sig_in_buffer1.CLK
clk => sig_in_buffer.CLK
clk => state1~1.DATAIN
clk => state~1.DATAIN
rst_n => fenzi[0].ACLR
rst_n => fenzi[1].ACLR
rst_n => fenzi[2].ACLR
rst_n => fenzi[3].ACLR
rst_n => fenzi[4].ACLR
rst_n => fenzi[5].ACLR
rst_n => fenzi[6].ACLR
rst_n => fenzi[7].ACLR
rst_n => fenzi[8].ACLR
rst_n => fenzi[9].ACLR
rst_n => fenzi[10].ACLR
rst_n => fenzi[11].ACLR
rst_n => fenzi[12].ACLR
rst_n => fenzi[13].ACLR
rst_n => fenzi[14].ACLR
rst_n => fenzi[15].ACLR
rst_n => fenzi[16].ACLR
rst_n => fenzi[17].ACLR
rst_n => fenzi[18].ACLR
rst_n => fenzi[19].ACLR
rst_n => fenzi[20].ACLR
rst_n => fenzi[21].ACLR
rst_n => fenzi[22].ACLR
rst_n => fenzi[23].ACLR
rst_n => fenzi[24].ACLR
rst_n => fenzi[25].ACLR
rst_n => fenzi[26].ACLR
rst_n => fenzi[27].ACLR
rst_n => fenzi[28].ACLR
rst_n => fenzi[29].ACLR
rst_n => fenzi[30].ACLR
rst_n => fenzi[31].ACLR
rst_n => fenzi[32].ACLR
rst_n => fenzi[33].ACLR
rst_n => fenzi[34].ACLR
rst_n => fenzi[35].ACLR
rst_n => fenzi[36].ACLR
rst_n => fenzi[37].ACLR
rst_n => fenzi[38].ACLR
rst_n => fenzi[39].ACLR
rst_n => fgate_cnt[0].ACLR
rst_n => fgate_cnt[1].ACLR
rst_n => fgate_cnt[2].ACLR
rst_n => fgate_cnt[3].ACLR
rst_n => fgate_cnt[4].ACLR
rst_n => fgate_cnt[5].ACLR
rst_n => fgate_cnt[6].ACLR
rst_n => fgate_cnt[7].ACLR
rst_n => fgate_cnt[8].ACLR
rst_n => fgate_cnt[9].ACLR
rst_n => fgate_cnt[10].ACLR
rst_n => fgate_cnt[11].ACLR
rst_n => fgate_cnt[12].ACLR
rst_n => fgate_cnt[13].ACLR
rst_n => fgate_cnt[14].ACLR
rst_n => fgate_cnt[15].ACLR
rst_n => fgate_cnt[16].ACLR
rst_n => fgate_cnt[17].ACLR
rst_n => fgate_cnt[18].ACLR
rst_n => fgate_cnt[19].ACLR
rst_n => fgate_cnt[20].ACLR
rst_n => fgate_cnt[21].ACLR
rst_n => fgate_cnt[22].ACLR
rst_n => fgate_cnt[23].ACLR
rst_n => fgate_cnt[24].ACLR
rst_n => fgate_cnt[25].ACLR
rst_n => fgate_cnt[26].ACLR
rst_n => fgate_cnt[27].ACLR
rst_n => fgate_cnt[28].ACLR
rst_n => fgate_cnt[29].ACLR
rst_n => fgate_cnt[30].ACLR
rst_n => fgate_cnt[31].ACLR
rst_n => sig_in_buffer.ACLR
rst_n => fgate.ACLR
rst_n => fx_cnt_temp[0].ACLR
rst_n => fx_cnt_temp[1].ACLR
rst_n => fx_cnt_temp[2].ACLR
rst_n => fx_cnt_temp[3].ACLR
rst_n => fx_cnt_temp[4].ACLR
rst_n => fx_cnt_temp[5].ACLR
rst_n => fx_cnt_temp[6].ACLR
rst_n => fx_cnt_temp[7].ACLR
rst_n => fx_cnt_temp[8].ACLR
rst_n => fx_cnt_temp[9].ACLR
rst_n => fx_cnt_temp[10].ACLR
rst_n => fx_cnt_temp[11].ACLR
rst_n => fx_cnt_temp[12].ACLR
rst_n => fx_cnt_temp[13].ACLR
rst_n => fx_cnt_temp[14].ACLR
rst_n => fx_cnt_temp[15].ACLR
rst_n => fx_cnt_temp[16].ACLR
rst_n => fx_cnt_temp[17].ACLR
rst_n => fx_cnt_temp[18].ACLR
rst_n => fx_cnt_temp[19].ACLR
rst_n => fx_cnt_temp[20].ACLR
rst_n => fx_cnt_temp[21].ACLR
rst_n => fx_cnt_temp[22].ACLR
rst_n => fx_cnt_temp[23].ACLR
rst_n => fx_cnt_temp[24].ACLR
rst_n => fx_cnt_temp[25].ACLR
rst_n => fx_cnt_temp[26].ACLR
rst_n => fx_cnt_temp[27].ACLR
rst_n => fx_cnt_temp[28].ACLR
rst_n => fx_cnt_temp[29].ACLR
rst_n => fx_cnt_temp[30].ACLR
rst_n => fx_cnt_temp[31].ACLR
rst_n => sig0_in_buffer1.ACLR
rst_n => sig0_in_buffer.ACLR
rst_n => sig_in1_buffer1.ACLR
rst_n => sig_in1_buffer.ACLR
rst_n => cnt_cycle[0].ACLR
rst_n => cnt_cycle[1].ACLR
rst_n => cnt_cycle[2].ACLR
rst_n => cnt_cycle[3].ACLR
rst_n => cnt_cycle[4].ACLR
rst_n => cnt_cycle[5].ACLR
rst_n => cnt_cycle[6].ACLR
rst_n => cnt_cycle[7].ACLR
rst_n => cnt_cycle[8].ACLR
rst_n => cnt_cycle[9].ACLR
rst_n => cnt_cycle[10].ACLR
rst_n => cnt_cycle[11].ACLR
rst_n => cnt_cycle[12].ACLR
rst_n => cnt_cycle[13].ACLR
rst_n => cnt_cycle[14].ACLR
rst_n => cnt_cycle[15].ACLR
rst_n => cnt_cycle[16].ACLR
rst_n => cnt_cycle[17].ACLR
rst_n => cnt_cycle[18].ACLR
rst_n => cnt_cycle[19].ACLR
rst_n => cnt_cycle[20].ACLR
rst_n => cnt_cycle[21].ACLR
rst_n => cnt_cycle[22].ACLR
rst_n => cnt_cycle[23].ACLR
rst_n => cnt_cycle[24].ACLR
rst_n => cnt_cycle[25].ACLR
rst_n => cnt_cycle[26].ACLR
rst_n => cnt_cycle[27].ACLR
rst_n => cnt_cycle[28].ACLR
rst_n => cnt_cycle[29].ACLR
rst_n => cnt_cycle[30].ACLR
rst_n => cnt_cycle[31].ACLR
rst_n => cnt_cycle_temp[0].ACLR
rst_n => cnt_cycle_temp[1].ACLR
rst_n => cnt_cycle_temp[2].ACLR
rst_n => cnt_cycle_temp[3].ACLR
rst_n => cnt_cycle_temp[4].ACLR
rst_n => cnt_cycle_temp[5].ACLR
rst_n => cnt_cycle_temp[6].ACLR
rst_n => cnt_cycle_temp[7].ACLR
rst_n => cnt_cycle_temp[8].ACLR
rst_n => cnt_cycle_temp[9].ACLR
rst_n => cnt_cycle_temp[10].ACLR
rst_n => cnt_cycle_temp[11].ACLR
rst_n => cnt_cycle_temp[12].ACLR
rst_n => cnt_cycle_temp[13].ACLR
rst_n => cnt_cycle_temp[14].ACLR
rst_n => cnt_cycle_temp[15].ACLR
rst_n => cnt_cycle_temp[16].ACLR
rst_n => cnt_cycle_temp[17].ACLR
rst_n => cnt_cycle_temp[18].ACLR
rst_n => cnt_cycle_temp[19].ACLR
rst_n => cnt_cycle_temp[20].ACLR
rst_n => cnt_cycle_temp[21].ACLR
rst_n => cnt_cycle_temp[22].ACLR
rst_n => cnt_cycle_temp[23].ACLR
rst_n => cnt_cycle_temp[24].ACLR
rst_n => cnt_cycle_temp[25].ACLR
rst_n => cnt_cycle_temp[26].ACLR
rst_n => cnt_cycle_temp[27].ACLR
rst_n => cnt_cycle_temp[28].ACLR
rst_n => cnt_cycle_temp[29].ACLR
rst_n => cnt_cycle_temp[30].ACLR
rst_n => cnt_cycle_temp[31].ACLR
rst_n => cnt_al[0].ACLR
rst_n => cnt_al[1].ACLR
rst_n => cnt_al[2].ACLR
rst_n => cnt_al[3].ACLR
rst_n => cnt_al[4].ACLR
rst_n => cnt_al[5].ACLR
rst_n => cnt_al[6].ACLR
rst_n => cnt_al[7].ACLR
rst_n => cnt_al[8].ACLR
rst_n => cnt_al[9].ACLR
rst_n => cnt_al[10].ACLR
rst_n => cnt_al[11].ACLR
rst_n => cnt_al[12].ACLR
rst_n => cnt_al[13].ACLR
rst_n => cnt_al[14].ACLR
rst_n => cnt_al[15].ACLR
rst_n => cnt_al[16].ACLR
rst_n => cnt_al[17].ACLR
rst_n => cnt_al[18].ACLR
rst_n => cnt_al[19].ACLR
rst_n => cnt_al[20].ACLR
rst_n => cnt_al[21].ACLR
rst_n => cnt_al[22].ACLR
rst_n => cnt_al[23].ACLR
rst_n => cnt_al[24].ACLR
rst_n => cnt_al[25].ACLR
rst_n => cnt_al[26].ACLR
rst_n => cnt_al[27].ACLR
rst_n => cnt_al[28].ACLR
rst_n => cnt_al[29].ACLR
rst_n => cnt_al[30].ACLR
rst_n => cnt_al[31].ACLR
rst_n => cnt_al_temp[0].ACLR
rst_n => cnt_al_temp[1].ACLR
rst_n => cnt_al_temp[2].ACLR
rst_n => cnt_al_temp[3].ACLR
rst_n => cnt_al_temp[4].ACLR
rst_n => cnt_al_temp[5].ACLR
rst_n => cnt_al_temp[6].ACLR
rst_n => cnt_al_temp[7].ACLR
rst_n => cnt_al_temp[8].ACLR
rst_n => cnt_al_temp[9].ACLR
rst_n => cnt_al_temp[10].ACLR
rst_n => cnt_al_temp[11].ACLR
rst_n => cnt_al_temp[12].ACLR
rst_n => cnt_al_temp[13].ACLR
rst_n => cnt_al_temp[14].ACLR
rst_n => cnt_al_temp[15].ACLR
rst_n => cnt_al_temp[16].ACLR
rst_n => cnt_al_temp[17].ACLR
rst_n => cnt_al_temp[18].ACLR
rst_n => cnt_al_temp[19].ACLR
rst_n => cnt_al_temp[20].ACLR
rst_n => cnt_al_temp[21].ACLR
rst_n => cnt_al_temp[22].ACLR
rst_n => cnt_al_temp[23].ACLR
rst_n => cnt_al_temp[24].ACLR
rst_n => cnt_al_temp[25].ACLR
rst_n => cnt_al_temp[26].ACLR
rst_n => cnt_al_temp[27].ACLR
rst_n => cnt_al_temp[28].ACLR
rst_n => cnt_al_temp[29].ACLR
rst_n => cnt_al_temp[30].ACLR
rst_n => cnt_al_temp[31].ACLR
rst_n => cnt_fenmu[0].ACLR
rst_n => cnt_fenmu[1].ACLR
rst_n => cnt_fenmu[2].ACLR
rst_n => cnt_fenmu[3].ACLR
rst_n => cnt_fenmu[4].ACLR
rst_n => cnt_fenmu[5].ACLR
rst_n => cnt_fenmu[6].ACLR
rst_n => cnt_fenmu[7].ACLR
rst_n => fenmu_temp[0].ACLR
rst_n => fenmu_temp[1].ACLR
rst_n => fenmu_temp[2].ACLR
rst_n => fenmu_temp[3].ACLR
rst_n => fenmu_temp[4].ACLR
rst_n => fenmu_temp[5].ACLR
rst_n => fenmu_temp[6].ACLR
rst_n => fenmu_temp[7].ACLR
rst_n => fenmu_temp[8].ACLR
rst_n => fenmu_temp[9].ACLR
rst_n => fenmu_temp[10].ACLR
rst_n => fenmu_temp[11].ACLR
rst_n => fenmu_temp[12].ACLR
rst_n => fenmu_temp[13].ACLR
rst_n => fenmu_temp[14].ACLR
rst_n => fenmu_temp[15].ACLR
rst_n => fenmu_temp[16].ACLR
rst_n => fenmu_temp[17].ACLR
rst_n => fenmu_temp[18].ACLR
rst_n => fenmu_temp[19].ACLR
rst_n => fenmu_temp[20].ACLR
rst_n => fenmu_temp[21].ACLR
rst_n => fenmu_temp[22].ACLR
rst_n => fenmu_temp[23].ACLR
rst_n => fenmu_temp[24].ACLR
rst_n => fenmu_temp[25].ACLR
rst_n => fenmu_temp[26].ACLR
rst_n => fenmu_temp[27].ACLR
rst_n => fenmu_temp[28].ACLR
rst_n => fenmu_temp[29].ACLR
rst_n => fenmu_temp[30].ACLR
rst_n => fenmu_temp[31].ACLR
rst_n => fenmu[0].ACLR
rst_n => fenmu[1].ACLR
rst_n => fenmu[2].ACLR
rst_n => fenmu[3].ACLR
rst_n => fenmu[4].ACLR
rst_n => fenmu[5].ACLR
rst_n => fenmu[6].ACLR
rst_n => fenmu[7].ACLR
rst_n => fenmu[8].ACLR
rst_n => fenmu[9].ACLR
rst_n => fenmu[10].ACLR
rst_n => fenmu[11].ACLR
rst_n => fenmu[12].ACLR
rst_n => fenmu[13].ACLR
rst_n => fenmu[14].ACLR
rst_n => fenmu[15].ACLR
rst_n => fenmu[16].ACLR
rst_n => fenmu[17].ACLR
rst_n => fenmu[18].ACLR
rst_n => fenmu[19].ACLR
rst_n => fenmu[20].ACLR
rst_n => fenmu[21].ACLR
rst_n => fenmu[22].ACLR
rst_n => fenmu[23].ACLR
rst_n => fenmu[24].ACLR
rst_n => fenmu[25].ACLR
rst_n => fenmu[26].ACLR
rst_n => fenmu[27].ACLR
rst_n => fenmu[28].ACLR
rst_n => fenmu[29].ACLR
rst_n => fenmu[30].ACLR
rst_n => fenmu[31].ACLR
rst_n => cnt_fenzi[0].ACLR
rst_n => cnt_fenzi[1].ACLR
rst_n => cnt_fenzi[2].ACLR
rst_n => cnt_fenzi[3].ACLR
rst_n => cnt_fenzi[4].ACLR
rst_n => cnt_fenzi[5].ACLR
rst_n => cnt_fenzi[6].ACLR
rst_n => cnt_fenzi[7].ACLR
rst_n => fenzi_temp[0].ACLR
rst_n => fenzi_temp[1].ACLR
rst_n => fenzi_temp[2].ACLR
rst_n => fenzi_temp[3].ACLR
rst_n => fenzi_temp[4].ACLR
rst_n => fenzi_temp[5].ACLR
rst_n => fenzi_temp[6].ACLR
rst_n => fenzi_temp[7].ACLR
rst_n => fenzi_temp[8].ACLR
rst_n => fenzi_temp[9].ACLR
rst_n => fenzi_temp[10].ACLR
rst_n => fenzi_temp[11].ACLR
rst_n => fenzi_temp[12].ACLR
rst_n => fenzi_temp[13].ACLR
rst_n => fenzi_temp[14].ACLR
rst_n => fenzi_temp[15].ACLR
rst_n => fenzi_temp[16].ACLR
rst_n => fenzi_temp[17].ACLR
rst_n => fenzi_temp[18].ACLR
rst_n => fenzi_temp[19].ACLR
rst_n => fenzi_temp[20].ACLR
rst_n => fenzi_temp[21].ACLR
rst_n => fenzi_temp[22].ACLR
rst_n => fenzi_temp[23].ACLR
rst_n => fenzi_temp[24].ACLR
rst_n => fenzi_temp[25].ACLR
rst_n => fenzi_temp[26].ACLR
rst_n => fenzi_temp[27].ACLR
rst_n => fenzi_temp[28].ACLR
rst_n => fenzi_temp[29].ACLR
rst_n => fenzi_temp[30].ACLR
rst_n => fenzi_temp[31].ACLR
rst_n => sig_in_buffer1.ACLR
rst_n => state1~3.DATAIN
rst_n => state~3.DATAIN
sig_in => sig0_in_buffer.DATAIN
sig_in => fx_cnt_temp[0].CLK
sig_in => fx_cnt_temp[1].CLK
sig_in => fx_cnt_temp[2].CLK
sig_in => fx_cnt_temp[3].CLK
sig_in => fx_cnt_temp[4].CLK
sig_in => fx_cnt_temp[5].CLK
sig_in => fx_cnt_temp[6].CLK
sig_in => fx_cnt_temp[7].CLK
sig_in => fx_cnt_temp[8].CLK
sig_in => fx_cnt_temp[9].CLK
sig_in => fx_cnt_temp[10].CLK
sig_in => fx_cnt_temp[11].CLK
sig_in => fx_cnt_temp[12].CLK
sig_in => fx_cnt_temp[13].CLK
sig_in => fx_cnt_temp[14].CLK
sig_in => fx_cnt_temp[15].CLK
sig_in => fx_cnt_temp[16].CLK
sig_in => fx_cnt_temp[17].CLK
sig_in => fx_cnt_temp[18].CLK
sig_in => fx_cnt_temp[19].CLK
sig_in => fx_cnt_temp[20].CLK
sig_in => fx_cnt_temp[21].CLK
sig_in => fx_cnt_temp[22].CLK
sig_in => fx_cnt_temp[23].CLK
sig_in => fx_cnt_temp[24].CLK
sig_in => fx_cnt_temp[25].CLK
sig_in => fx_cnt_temp[26].CLK
sig_in => fx_cnt_temp[27].CLK
sig_in => fx_cnt_temp[28].CLK
sig_in => fx_cnt_temp[29].CLK
sig_in => fx_cnt_temp[30].CLK
sig_in => fx_cnt_temp[31].CLK
sig_in => start_cnt.CLK
sig_in1 => sig_in1_buffer.DATAIN
phase[0] <= div_32_32:div_32_32_inst.quotient
phase[1] <= div_32_32:div_32_32_inst.quotient
phase[2] <= div_32_32:div_32_32_inst.quotient
phase[3] <= div_32_32:div_32_32_inst.quotient
phase[4] <= div_32_32:div_32_32_inst.quotient
phase[5] <= div_32_32:div_32_32_inst.quotient
phase[6] <= div_32_32:div_32_32_inst.quotient
phase[7] <= div_32_32:div_32_32_inst.quotient
phase[8] <= div_32_32:div_32_32_inst.quotient
phase[9] <= div_32_32:div_32_32_inst.quotient
phase[10] <= div_32_32:div_32_32_inst.quotient
phase[11] <= div_32_32:div_32_32_inst.quotient
phase[12] <= div_32_32:div_32_32_inst.quotient
phase[13] <= div_32_32:div_32_32_inst.quotient
phase[14] <= div_32_32:div_32_32_inst.quotient
phase[15] <= div_32_32:div_32_32_inst.quotient
phase[16] <= div_32_32:div_32_32_inst.quotient
phase[17] <= div_32_32:div_32_32_inst.quotient
phase[18] <= div_32_32:div_32_32_inst.quotient
phase[19] <= div_32_32:div_32_32_inst.quotient
phase[20] <= div_32_32:div_32_32_inst.quotient
phase[21] <= div_32_32:div_32_32_inst.quotient
phase[22] <= div_32_32:div_32_32_inst.quotient
phase[23] <= div_32_32:div_32_32_inst.quotient
phase[24] <= div_32_32:div_32_32_inst.quotient
phase[25] <= div_32_32:div_32_32_inst.quotient
phase[26] <= div_32_32:div_32_32_inst.quotient
phase[27] <= div_32_32:div_32_32_inst.quotient
phase[28] <= div_32_32:div_32_32_inst.quotient
phase[29] <= div_32_32:div_32_32_inst.quotient
phase[30] <= div_32_32:div_32_32_inst.quotient
phase[31] <= div_32_32:div_32_32_inst.quotient
pinlv[0] <= pinlv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[1] <= pinlv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[2] <= pinlv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[3] <= pinlv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[4] <= pinlv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[5] <= pinlv[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[6] <= pinlv[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[7] <= pinlv[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[8] <= pinlv[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[9] <= pinlv[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[10] <= pinlv[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[11] <= pinlv[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[12] <= pinlv[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[13] <= pinlv[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[14] <= pinlv[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[15] <= pinlv[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[16] <= pinlv[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[17] <= pinlv[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[18] <= pinlv[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[19] <= pinlv[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[20] <= pinlv[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[21] <= pinlv[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[22] <= pinlv[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[23] <= pinlv[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[24] <= pinlv[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[25] <= pinlv[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[26] <= pinlv[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[27] <= pinlv[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[28] <= pinlv[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[29] <= pinlv[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[30] <= pinlv[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pinlv[31] <= pinlv[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_top|cepin:cepin_u5|div_32_32:div_32_32_inst
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
denom[8] => denom[8].IN1
denom[9] => denom[9].IN1
denom[10] => denom[10].IN1
denom[11] => denom[11].IN1
denom[12] => denom[12].IN1
denom[13] => denom[13].IN1
denom[14] => denom[14].IN1
denom[15] => denom[15].IN1
denom[16] => denom[16].IN1
denom[17] => denom[17].IN1
denom[18] => denom[18].IN1
denom[19] => denom[19].IN1
denom[20] => denom[20].IN1
denom[21] => denom[21].IN1
denom[22] => denom[22].IN1
denom[23] => denom[23].IN1
denom[24] => denom[24].IN1
denom[25] => denom[25].IN1
denom[26] => denom[26].IN1
denom[27] => denom[27].IN1
denom[28] => denom[28].IN1
denom[29] => denom[29].IN1
denom[30] => denom[30].IN1
denom[31] => denom[31].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
numer[16] => numer[16].IN1
numer[17] => numer[17].IN1
numer[18] => numer[18].IN1
numer[19] => numer[19].IN1
numer[20] => numer[20].IN1
numer[21] => numer[21].IN1
numer[22] => numer[22].IN1
numer[23] => numer[23].IN1
numer[24] => numer[24].IN1
numer[25] => numer[25].IN1
numer[26] => numer[26].IN1
numer[27] => numer[27].IN1
numer[28] => numer[28].IN1
numer[29] => numer[29].IN1
numer[30] => numer[30].IN1
numer[31] => numer[31].IN1
numer[32] => numer[32].IN1
numer[33] => numer[33].IN1
numer[34] => numer[34].IN1
numer[35] => numer[35].IN1
numer[36] => numer[36].IN1
numer[37] => numer[37].IN1
numer[38] => numer[38].IN1
numer[39] => numer[39].IN1
quotient[0] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[1] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[2] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[3] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[4] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[5] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[6] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[7] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[8] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[9] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[10] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[11] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[12] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[13] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[14] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[15] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[16] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[17] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[18] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[19] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[20] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[21] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[22] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[23] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[24] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[25] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[26] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[27] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[28] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[29] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[30] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[31] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[32] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[33] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[34] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[35] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[36] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[37] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[38] <= lpm_divide:LPM_DIVIDE_component.quotient
quotient[39] <= lpm_divide:LPM_DIVIDE_component.quotient
remain[0] <= lpm_divide:LPM_DIVIDE_component.remain
remain[1] <= lpm_divide:LPM_DIVIDE_component.remain
remain[2] <= lpm_divide:LPM_DIVIDE_component.remain
remain[3] <= lpm_divide:LPM_DIVIDE_component.remain
remain[4] <= lpm_divide:LPM_DIVIDE_component.remain
remain[5] <= lpm_divide:LPM_DIVIDE_component.remain
remain[6] <= lpm_divide:LPM_DIVIDE_component.remain
remain[7] <= lpm_divide:LPM_DIVIDE_component.remain
remain[8] <= lpm_divide:LPM_DIVIDE_component.remain
remain[9] <= lpm_divide:LPM_DIVIDE_component.remain
remain[10] <= lpm_divide:LPM_DIVIDE_component.remain
remain[11] <= lpm_divide:LPM_DIVIDE_component.remain
remain[12] <= lpm_divide:LPM_DIVIDE_component.remain
remain[13] <= lpm_divide:LPM_DIVIDE_component.remain
remain[14] <= lpm_divide:LPM_DIVIDE_component.remain
remain[15] <= lpm_divide:LPM_DIVIDE_component.remain
remain[16] <= lpm_divide:LPM_DIVIDE_component.remain
remain[17] <= lpm_divide:LPM_DIVIDE_component.remain
remain[18] <= lpm_divide:LPM_DIVIDE_component.remain
remain[19] <= lpm_divide:LPM_DIVIDE_component.remain
remain[20] <= lpm_divide:LPM_DIVIDE_component.remain
remain[21] <= lpm_divide:LPM_DIVIDE_component.remain
remain[22] <= lpm_divide:LPM_DIVIDE_component.remain
remain[23] <= lpm_divide:LPM_DIVIDE_component.remain
remain[24] <= lpm_divide:LPM_DIVIDE_component.remain
remain[25] <= lpm_divide:LPM_DIVIDE_component.remain
remain[26] <= lpm_divide:LPM_DIVIDE_component.remain
remain[27] <= lpm_divide:LPM_DIVIDE_component.remain
remain[28] <= lpm_divide:LPM_DIVIDE_component.remain
remain[29] <= lpm_divide:LPM_DIVIDE_component.remain
remain[30] <= lpm_divide:LPM_DIVIDE_component.remain
remain[31] <= lpm_divide:LPM_DIVIDE_component.remain


|vga_top|cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component
numer[0] => lpm_divide_dhs:auto_generated.numer[0]
numer[1] => lpm_divide_dhs:auto_generated.numer[1]
numer[2] => lpm_divide_dhs:auto_generated.numer[2]
numer[3] => lpm_divide_dhs:auto_generated.numer[3]
numer[4] => lpm_divide_dhs:auto_generated.numer[4]
numer[5] => lpm_divide_dhs:auto_generated.numer[5]
numer[6] => lpm_divide_dhs:auto_generated.numer[6]
numer[7] => lpm_divide_dhs:auto_generated.numer[7]
numer[8] => lpm_divide_dhs:auto_generated.numer[8]
numer[9] => lpm_divide_dhs:auto_generated.numer[9]
numer[10] => lpm_divide_dhs:auto_generated.numer[10]
numer[11] => lpm_divide_dhs:auto_generated.numer[11]
numer[12] => lpm_divide_dhs:auto_generated.numer[12]
numer[13] => lpm_divide_dhs:auto_generated.numer[13]
numer[14] => lpm_divide_dhs:auto_generated.numer[14]
numer[15] => lpm_divide_dhs:auto_generated.numer[15]
numer[16] => lpm_divide_dhs:auto_generated.numer[16]
numer[17] => lpm_divide_dhs:auto_generated.numer[17]
numer[18] => lpm_divide_dhs:auto_generated.numer[18]
numer[19] => lpm_divide_dhs:auto_generated.numer[19]
numer[20] => lpm_divide_dhs:auto_generated.numer[20]
numer[21] => lpm_divide_dhs:auto_generated.numer[21]
numer[22] => lpm_divide_dhs:auto_generated.numer[22]
numer[23] => lpm_divide_dhs:auto_generated.numer[23]
numer[24] => lpm_divide_dhs:auto_generated.numer[24]
numer[25] => lpm_divide_dhs:auto_generated.numer[25]
numer[26] => lpm_divide_dhs:auto_generated.numer[26]
numer[27] => lpm_divide_dhs:auto_generated.numer[27]
numer[28] => lpm_divide_dhs:auto_generated.numer[28]
numer[29] => lpm_divide_dhs:auto_generated.numer[29]
numer[30] => lpm_divide_dhs:auto_generated.numer[30]
numer[31] => lpm_divide_dhs:auto_generated.numer[31]
numer[32] => lpm_divide_dhs:auto_generated.numer[32]
numer[33] => lpm_divide_dhs:auto_generated.numer[33]
numer[34] => lpm_divide_dhs:auto_generated.numer[34]
numer[35] => lpm_divide_dhs:auto_generated.numer[35]
numer[36] => lpm_divide_dhs:auto_generated.numer[36]
numer[37] => lpm_divide_dhs:auto_generated.numer[37]
numer[38] => lpm_divide_dhs:auto_generated.numer[38]
numer[39] => lpm_divide_dhs:auto_generated.numer[39]
denom[0] => lpm_divide_dhs:auto_generated.denom[0]
denom[1] => lpm_divide_dhs:auto_generated.denom[1]
denom[2] => lpm_divide_dhs:auto_generated.denom[2]
denom[3] => lpm_divide_dhs:auto_generated.denom[3]
denom[4] => lpm_divide_dhs:auto_generated.denom[4]
denom[5] => lpm_divide_dhs:auto_generated.denom[5]
denom[6] => lpm_divide_dhs:auto_generated.denom[6]
denom[7] => lpm_divide_dhs:auto_generated.denom[7]
denom[8] => lpm_divide_dhs:auto_generated.denom[8]
denom[9] => lpm_divide_dhs:auto_generated.denom[9]
denom[10] => lpm_divide_dhs:auto_generated.denom[10]
denom[11] => lpm_divide_dhs:auto_generated.denom[11]
denom[12] => lpm_divide_dhs:auto_generated.denom[12]
denom[13] => lpm_divide_dhs:auto_generated.denom[13]
denom[14] => lpm_divide_dhs:auto_generated.denom[14]
denom[15] => lpm_divide_dhs:auto_generated.denom[15]
denom[16] => lpm_divide_dhs:auto_generated.denom[16]
denom[17] => lpm_divide_dhs:auto_generated.denom[17]
denom[18] => lpm_divide_dhs:auto_generated.denom[18]
denom[19] => lpm_divide_dhs:auto_generated.denom[19]
denom[20] => lpm_divide_dhs:auto_generated.denom[20]
denom[21] => lpm_divide_dhs:auto_generated.denom[21]
denom[22] => lpm_divide_dhs:auto_generated.denom[22]
denom[23] => lpm_divide_dhs:auto_generated.denom[23]
denom[24] => lpm_divide_dhs:auto_generated.denom[24]
denom[25] => lpm_divide_dhs:auto_generated.denom[25]
denom[26] => lpm_divide_dhs:auto_generated.denom[26]
denom[27] => lpm_divide_dhs:auto_generated.denom[27]
denom[28] => lpm_divide_dhs:auto_generated.denom[28]
denom[29] => lpm_divide_dhs:auto_generated.denom[29]
denom[30] => lpm_divide_dhs:auto_generated.denom[30]
denom[31] => lpm_divide_dhs:auto_generated.denom[31]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_dhs:auto_generated.quotient[0]
quotient[1] <= lpm_divide_dhs:auto_generated.quotient[1]
quotient[2] <= lpm_divide_dhs:auto_generated.quotient[2]
quotient[3] <= lpm_divide_dhs:auto_generated.quotient[3]
quotient[4] <= lpm_divide_dhs:auto_generated.quotient[4]
quotient[5] <= lpm_divide_dhs:auto_generated.quotient[5]
quotient[6] <= lpm_divide_dhs:auto_generated.quotient[6]
quotient[7] <= lpm_divide_dhs:auto_generated.quotient[7]
quotient[8] <= lpm_divide_dhs:auto_generated.quotient[8]
quotient[9] <= lpm_divide_dhs:auto_generated.quotient[9]
quotient[10] <= lpm_divide_dhs:auto_generated.quotient[10]
quotient[11] <= lpm_divide_dhs:auto_generated.quotient[11]
quotient[12] <= lpm_divide_dhs:auto_generated.quotient[12]
quotient[13] <= lpm_divide_dhs:auto_generated.quotient[13]
quotient[14] <= lpm_divide_dhs:auto_generated.quotient[14]
quotient[15] <= lpm_divide_dhs:auto_generated.quotient[15]
quotient[16] <= lpm_divide_dhs:auto_generated.quotient[16]
quotient[17] <= lpm_divide_dhs:auto_generated.quotient[17]
quotient[18] <= lpm_divide_dhs:auto_generated.quotient[18]
quotient[19] <= lpm_divide_dhs:auto_generated.quotient[19]
quotient[20] <= lpm_divide_dhs:auto_generated.quotient[20]
quotient[21] <= lpm_divide_dhs:auto_generated.quotient[21]
quotient[22] <= lpm_divide_dhs:auto_generated.quotient[22]
quotient[23] <= lpm_divide_dhs:auto_generated.quotient[23]
quotient[24] <= lpm_divide_dhs:auto_generated.quotient[24]
quotient[25] <= lpm_divide_dhs:auto_generated.quotient[25]
quotient[26] <= lpm_divide_dhs:auto_generated.quotient[26]
quotient[27] <= lpm_divide_dhs:auto_generated.quotient[27]
quotient[28] <= lpm_divide_dhs:auto_generated.quotient[28]
quotient[29] <= lpm_divide_dhs:auto_generated.quotient[29]
quotient[30] <= lpm_divide_dhs:auto_generated.quotient[30]
quotient[31] <= lpm_divide_dhs:auto_generated.quotient[31]
quotient[32] <= lpm_divide_dhs:auto_generated.quotient[32]
quotient[33] <= lpm_divide_dhs:auto_generated.quotient[33]
quotient[34] <= lpm_divide_dhs:auto_generated.quotient[34]
quotient[35] <= lpm_divide_dhs:auto_generated.quotient[35]
quotient[36] <= lpm_divide_dhs:auto_generated.quotient[36]
quotient[37] <= lpm_divide_dhs:auto_generated.quotient[37]
quotient[38] <= lpm_divide_dhs:auto_generated.quotient[38]
quotient[39] <= lpm_divide_dhs:auto_generated.quotient[39]
remain[0] <= lpm_divide_dhs:auto_generated.remain[0]
remain[1] <= lpm_divide_dhs:auto_generated.remain[1]
remain[2] <= lpm_divide_dhs:auto_generated.remain[2]
remain[3] <= lpm_divide_dhs:auto_generated.remain[3]
remain[4] <= lpm_divide_dhs:auto_generated.remain[4]
remain[5] <= lpm_divide_dhs:auto_generated.remain[5]
remain[6] <= lpm_divide_dhs:auto_generated.remain[6]
remain[7] <= lpm_divide_dhs:auto_generated.remain[7]
remain[8] <= lpm_divide_dhs:auto_generated.remain[8]
remain[9] <= lpm_divide_dhs:auto_generated.remain[9]
remain[10] <= lpm_divide_dhs:auto_generated.remain[10]
remain[11] <= lpm_divide_dhs:auto_generated.remain[11]
remain[12] <= lpm_divide_dhs:auto_generated.remain[12]
remain[13] <= lpm_divide_dhs:auto_generated.remain[13]
remain[14] <= lpm_divide_dhs:auto_generated.remain[14]
remain[15] <= lpm_divide_dhs:auto_generated.remain[15]
remain[16] <= lpm_divide_dhs:auto_generated.remain[16]
remain[17] <= lpm_divide_dhs:auto_generated.remain[17]
remain[18] <= lpm_divide_dhs:auto_generated.remain[18]
remain[19] <= lpm_divide_dhs:auto_generated.remain[19]
remain[20] <= lpm_divide_dhs:auto_generated.remain[20]
remain[21] <= lpm_divide_dhs:auto_generated.remain[21]
remain[22] <= lpm_divide_dhs:auto_generated.remain[22]
remain[23] <= lpm_divide_dhs:auto_generated.remain[23]
remain[24] <= lpm_divide_dhs:auto_generated.remain[24]
remain[25] <= lpm_divide_dhs:auto_generated.remain[25]
remain[26] <= lpm_divide_dhs:auto_generated.remain[26]
remain[27] <= lpm_divide_dhs:auto_generated.remain[27]
remain[28] <= lpm_divide_dhs:auto_generated.remain[28]
remain[29] <= lpm_divide_dhs:auto_generated.remain[29]
remain[30] <= lpm_divide_dhs:auto_generated.remain[30]
remain[31] <= lpm_divide_dhs:auto_generated.remain[31]


|vga_top|cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
denom[0] => sign_div_unsign_8nh:divider.denominator[0]
denom[1] => sign_div_unsign_8nh:divider.denominator[1]
denom[2] => sign_div_unsign_8nh:divider.denominator[2]
denom[3] => sign_div_unsign_8nh:divider.denominator[3]
denom[4] => sign_div_unsign_8nh:divider.denominator[4]
denom[5] => sign_div_unsign_8nh:divider.denominator[5]
denom[6] => sign_div_unsign_8nh:divider.denominator[6]
denom[7] => sign_div_unsign_8nh:divider.denominator[7]
denom[8] => sign_div_unsign_8nh:divider.denominator[8]
denom[9] => sign_div_unsign_8nh:divider.denominator[9]
denom[10] => sign_div_unsign_8nh:divider.denominator[10]
denom[11] => sign_div_unsign_8nh:divider.denominator[11]
denom[12] => sign_div_unsign_8nh:divider.denominator[12]
denom[13] => sign_div_unsign_8nh:divider.denominator[13]
denom[14] => sign_div_unsign_8nh:divider.denominator[14]
denom[15] => sign_div_unsign_8nh:divider.denominator[15]
denom[16] => sign_div_unsign_8nh:divider.denominator[16]
denom[17] => sign_div_unsign_8nh:divider.denominator[17]
denom[18] => sign_div_unsign_8nh:divider.denominator[18]
denom[19] => sign_div_unsign_8nh:divider.denominator[19]
denom[20] => sign_div_unsign_8nh:divider.denominator[20]
denom[21] => sign_div_unsign_8nh:divider.denominator[21]
denom[22] => sign_div_unsign_8nh:divider.denominator[22]
denom[23] => sign_div_unsign_8nh:divider.denominator[23]
denom[24] => sign_div_unsign_8nh:divider.denominator[24]
denom[25] => sign_div_unsign_8nh:divider.denominator[25]
denom[26] => sign_div_unsign_8nh:divider.denominator[26]
denom[27] => sign_div_unsign_8nh:divider.denominator[27]
denom[28] => sign_div_unsign_8nh:divider.denominator[28]
denom[29] => sign_div_unsign_8nh:divider.denominator[29]
denom[30] => sign_div_unsign_8nh:divider.denominator[30]
denom[31] => sign_div_unsign_8nh:divider.denominator[31]
numer[0] => sign_div_unsign_8nh:divider.numerator[0]
numer[1] => sign_div_unsign_8nh:divider.numerator[1]
numer[2] => sign_div_unsign_8nh:divider.numerator[2]
numer[3] => sign_div_unsign_8nh:divider.numerator[3]
numer[4] => sign_div_unsign_8nh:divider.numerator[4]
numer[5] => sign_div_unsign_8nh:divider.numerator[5]
numer[6] => sign_div_unsign_8nh:divider.numerator[6]
numer[7] => sign_div_unsign_8nh:divider.numerator[7]
numer[8] => sign_div_unsign_8nh:divider.numerator[8]
numer[9] => sign_div_unsign_8nh:divider.numerator[9]
numer[10] => sign_div_unsign_8nh:divider.numerator[10]
numer[11] => sign_div_unsign_8nh:divider.numerator[11]
numer[12] => sign_div_unsign_8nh:divider.numerator[12]
numer[13] => sign_div_unsign_8nh:divider.numerator[13]
numer[14] => sign_div_unsign_8nh:divider.numerator[14]
numer[15] => sign_div_unsign_8nh:divider.numerator[15]
numer[16] => sign_div_unsign_8nh:divider.numerator[16]
numer[17] => sign_div_unsign_8nh:divider.numerator[17]
numer[18] => sign_div_unsign_8nh:divider.numerator[18]
numer[19] => sign_div_unsign_8nh:divider.numerator[19]
numer[20] => sign_div_unsign_8nh:divider.numerator[20]
numer[21] => sign_div_unsign_8nh:divider.numerator[21]
numer[22] => sign_div_unsign_8nh:divider.numerator[22]
numer[23] => sign_div_unsign_8nh:divider.numerator[23]
numer[24] => sign_div_unsign_8nh:divider.numerator[24]
numer[25] => sign_div_unsign_8nh:divider.numerator[25]
numer[26] => sign_div_unsign_8nh:divider.numerator[26]
numer[27] => sign_div_unsign_8nh:divider.numerator[27]
numer[28] => sign_div_unsign_8nh:divider.numerator[28]
numer[29] => sign_div_unsign_8nh:divider.numerator[29]
numer[30] => sign_div_unsign_8nh:divider.numerator[30]
numer[31] => sign_div_unsign_8nh:divider.numerator[31]
numer[32] => sign_div_unsign_8nh:divider.numerator[32]
numer[33] => sign_div_unsign_8nh:divider.numerator[33]
numer[34] => sign_div_unsign_8nh:divider.numerator[34]
numer[35] => sign_div_unsign_8nh:divider.numerator[35]
numer[36] => sign_div_unsign_8nh:divider.numerator[36]
numer[37] => sign_div_unsign_8nh:divider.numerator[37]
numer[38] => sign_div_unsign_8nh:divider.numerator[38]
numer[39] => sign_div_unsign_8nh:divider.numerator[39]
quotient[0] <= sign_div_unsign_8nh:divider.quotient[0]
quotient[1] <= sign_div_unsign_8nh:divider.quotient[1]
quotient[2] <= sign_div_unsign_8nh:divider.quotient[2]
quotient[3] <= sign_div_unsign_8nh:divider.quotient[3]
quotient[4] <= sign_div_unsign_8nh:divider.quotient[4]
quotient[5] <= sign_div_unsign_8nh:divider.quotient[5]
quotient[6] <= sign_div_unsign_8nh:divider.quotient[6]
quotient[7] <= sign_div_unsign_8nh:divider.quotient[7]
quotient[8] <= sign_div_unsign_8nh:divider.quotient[8]
quotient[9] <= sign_div_unsign_8nh:divider.quotient[9]
quotient[10] <= sign_div_unsign_8nh:divider.quotient[10]
quotient[11] <= sign_div_unsign_8nh:divider.quotient[11]
quotient[12] <= sign_div_unsign_8nh:divider.quotient[12]
quotient[13] <= sign_div_unsign_8nh:divider.quotient[13]
quotient[14] <= sign_div_unsign_8nh:divider.quotient[14]
quotient[15] <= sign_div_unsign_8nh:divider.quotient[15]
quotient[16] <= sign_div_unsign_8nh:divider.quotient[16]
quotient[17] <= sign_div_unsign_8nh:divider.quotient[17]
quotient[18] <= sign_div_unsign_8nh:divider.quotient[18]
quotient[19] <= sign_div_unsign_8nh:divider.quotient[19]
quotient[20] <= sign_div_unsign_8nh:divider.quotient[20]
quotient[21] <= sign_div_unsign_8nh:divider.quotient[21]
quotient[22] <= sign_div_unsign_8nh:divider.quotient[22]
quotient[23] <= sign_div_unsign_8nh:divider.quotient[23]
quotient[24] <= sign_div_unsign_8nh:divider.quotient[24]
quotient[25] <= sign_div_unsign_8nh:divider.quotient[25]
quotient[26] <= sign_div_unsign_8nh:divider.quotient[26]
quotient[27] <= sign_div_unsign_8nh:divider.quotient[27]
quotient[28] <= sign_div_unsign_8nh:divider.quotient[28]
quotient[29] <= sign_div_unsign_8nh:divider.quotient[29]
quotient[30] <= sign_div_unsign_8nh:divider.quotient[30]
quotient[31] <= sign_div_unsign_8nh:divider.quotient[31]
quotient[32] <= sign_div_unsign_8nh:divider.quotient[32]
quotient[33] <= sign_div_unsign_8nh:divider.quotient[33]
quotient[34] <= sign_div_unsign_8nh:divider.quotient[34]
quotient[35] <= sign_div_unsign_8nh:divider.quotient[35]
quotient[36] <= sign_div_unsign_8nh:divider.quotient[36]
quotient[37] <= sign_div_unsign_8nh:divider.quotient[37]
quotient[38] <= sign_div_unsign_8nh:divider.quotient[38]
quotient[39] <= sign_div_unsign_8nh:divider.quotient[39]
remain[0] <= sign_div_unsign_8nh:divider.remainder[0]
remain[1] <= sign_div_unsign_8nh:divider.remainder[1]
remain[2] <= sign_div_unsign_8nh:divider.remainder[2]
remain[3] <= sign_div_unsign_8nh:divider.remainder[3]
remain[4] <= sign_div_unsign_8nh:divider.remainder[4]
remain[5] <= sign_div_unsign_8nh:divider.remainder[5]
remain[6] <= sign_div_unsign_8nh:divider.remainder[6]
remain[7] <= sign_div_unsign_8nh:divider.remainder[7]
remain[8] <= sign_div_unsign_8nh:divider.remainder[8]
remain[9] <= sign_div_unsign_8nh:divider.remainder[9]
remain[10] <= sign_div_unsign_8nh:divider.remainder[10]
remain[11] <= sign_div_unsign_8nh:divider.remainder[11]
remain[12] <= sign_div_unsign_8nh:divider.remainder[12]
remain[13] <= sign_div_unsign_8nh:divider.remainder[13]
remain[14] <= sign_div_unsign_8nh:divider.remainder[14]
remain[15] <= sign_div_unsign_8nh:divider.remainder[15]
remain[16] <= sign_div_unsign_8nh:divider.remainder[16]
remain[17] <= sign_div_unsign_8nh:divider.remainder[17]
remain[18] <= sign_div_unsign_8nh:divider.remainder[18]
remain[19] <= sign_div_unsign_8nh:divider.remainder[19]
remain[20] <= sign_div_unsign_8nh:divider.remainder[20]
remain[21] <= sign_div_unsign_8nh:divider.remainder[21]
remain[22] <= sign_div_unsign_8nh:divider.remainder[22]
remain[23] <= sign_div_unsign_8nh:divider.remainder[23]
remain[24] <= sign_div_unsign_8nh:divider.remainder[24]
remain[25] <= sign_div_unsign_8nh:divider.remainder[25]
remain[26] <= sign_div_unsign_8nh:divider.remainder[26]
remain[27] <= sign_div_unsign_8nh:divider.remainder[27]
remain[28] <= sign_div_unsign_8nh:divider.remainder[28]
remain[29] <= sign_div_unsign_8nh:divider.remainder[29]
remain[30] <= sign_div_unsign_8nh:divider.remainder[30]
remain[31] <= sign_div_unsign_8nh:divider.remainder[31]


|vga_top|cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider
denominator[0] => alt_u_div_m2f:divider.denominator[0]
denominator[1] => alt_u_div_m2f:divider.denominator[1]
denominator[2] => alt_u_div_m2f:divider.denominator[2]
denominator[3] => alt_u_div_m2f:divider.denominator[3]
denominator[4] => alt_u_div_m2f:divider.denominator[4]
denominator[5] => alt_u_div_m2f:divider.denominator[5]
denominator[6] => alt_u_div_m2f:divider.denominator[6]
denominator[7] => alt_u_div_m2f:divider.denominator[7]
denominator[8] => alt_u_div_m2f:divider.denominator[8]
denominator[9] => alt_u_div_m2f:divider.denominator[9]
denominator[10] => alt_u_div_m2f:divider.denominator[10]
denominator[11] => alt_u_div_m2f:divider.denominator[11]
denominator[12] => alt_u_div_m2f:divider.denominator[12]
denominator[13] => alt_u_div_m2f:divider.denominator[13]
denominator[14] => alt_u_div_m2f:divider.denominator[14]
denominator[15] => alt_u_div_m2f:divider.denominator[15]
denominator[16] => alt_u_div_m2f:divider.denominator[16]
denominator[17] => alt_u_div_m2f:divider.denominator[17]
denominator[18] => alt_u_div_m2f:divider.denominator[18]
denominator[19] => alt_u_div_m2f:divider.denominator[19]
denominator[20] => alt_u_div_m2f:divider.denominator[20]
denominator[21] => alt_u_div_m2f:divider.denominator[21]
denominator[22] => alt_u_div_m2f:divider.denominator[22]
denominator[23] => alt_u_div_m2f:divider.denominator[23]
denominator[24] => alt_u_div_m2f:divider.denominator[24]
denominator[25] => alt_u_div_m2f:divider.denominator[25]
denominator[26] => alt_u_div_m2f:divider.denominator[26]
denominator[27] => alt_u_div_m2f:divider.denominator[27]
denominator[28] => alt_u_div_m2f:divider.denominator[28]
denominator[29] => alt_u_div_m2f:divider.denominator[29]
denominator[30] => alt_u_div_m2f:divider.denominator[30]
denominator[31] => alt_u_div_m2f:divider.denominator[31]
numerator[0] => alt_u_div_m2f:divider.numerator[0]
numerator[1] => alt_u_div_m2f:divider.numerator[1]
numerator[2] => alt_u_div_m2f:divider.numerator[2]
numerator[3] => alt_u_div_m2f:divider.numerator[3]
numerator[4] => alt_u_div_m2f:divider.numerator[4]
numerator[5] => alt_u_div_m2f:divider.numerator[5]
numerator[6] => alt_u_div_m2f:divider.numerator[6]
numerator[7] => alt_u_div_m2f:divider.numerator[7]
numerator[8] => alt_u_div_m2f:divider.numerator[8]
numerator[9] => alt_u_div_m2f:divider.numerator[9]
numerator[10] => alt_u_div_m2f:divider.numerator[10]
numerator[11] => alt_u_div_m2f:divider.numerator[11]
numerator[12] => alt_u_div_m2f:divider.numerator[12]
numerator[13] => alt_u_div_m2f:divider.numerator[13]
numerator[14] => alt_u_div_m2f:divider.numerator[14]
numerator[15] => alt_u_div_m2f:divider.numerator[15]
numerator[16] => alt_u_div_m2f:divider.numerator[16]
numerator[17] => alt_u_div_m2f:divider.numerator[17]
numerator[18] => alt_u_div_m2f:divider.numerator[18]
numerator[19] => alt_u_div_m2f:divider.numerator[19]
numerator[20] => alt_u_div_m2f:divider.numerator[20]
numerator[21] => alt_u_div_m2f:divider.numerator[21]
numerator[22] => alt_u_div_m2f:divider.numerator[22]
numerator[23] => alt_u_div_m2f:divider.numerator[23]
numerator[24] => alt_u_div_m2f:divider.numerator[24]
numerator[25] => alt_u_div_m2f:divider.numerator[25]
numerator[26] => alt_u_div_m2f:divider.numerator[26]
numerator[27] => alt_u_div_m2f:divider.numerator[27]
numerator[28] => alt_u_div_m2f:divider.numerator[28]
numerator[29] => alt_u_div_m2f:divider.numerator[29]
numerator[30] => alt_u_div_m2f:divider.numerator[30]
numerator[31] => alt_u_div_m2f:divider.numerator[31]
numerator[32] => alt_u_div_m2f:divider.numerator[32]
numerator[33] => alt_u_div_m2f:divider.numerator[33]
numerator[34] => alt_u_div_m2f:divider.numerator[34]
numerator[35] => alt_u_div_m2f:divider.numerator[35]
numerator[36] => alt_u_div_m2f:divider.numerator[36]
numerator[37] => alt_u_div_m2f:divider.numerator[37]
numerator[38] => alt_u_div_m2f:divider.numerator[38]
numerator[39] => alt_u_div_m2f:divider.numerator[39]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= protect_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= protect_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= protect_quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= protect_quotient[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= protect_quotient[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= protect_quotient[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= protect_quotient[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= protect_quotient[31].DB_MAX_OUTPUT_PORT_TYPE
quotient[32] <= protect_quotient[32].DB_MAX_OUTPUT_PORT_TYPE
quotient[33] <= protect_quotient[33].DB_MAX_OUTPUT_PORT_TYPE
quotient[34] <= protect_quotient[34].DB_MAX_OUTPUT_PORT_TYPE
quotient[35] <= protect_quotient[35].DB_MAX_OUTPUT_PORT_TYPE
quotient[36] <= protect_quotient[36].DB_MAX_OUTPUT_PORT_TYPE
quotient[37] <= protect_quotient[37].DB_MAX_OUTPUT_PORT_TYPE
quotient[38] <= protect_quotient[38].DB_MAX_OUTPUT_PORT_TYPE
quotient[39] <= protect_quotient[39].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= protect_remainder[13].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= protect_remainder[14].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= protect_remainder[15].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= protect_remainder[16].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= protect_remainder[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= protect_remainder[18].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= protect_remainder[19].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= protect_remainder[20].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= protect_remainder[21].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= protect_remainder[22].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= protect_remainder[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= protect_remainder[24].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= protect_remainder[25].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= protect_remainder[26].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= protect_remainder[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= protect_remainder[28].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= protect_remainder[29].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= protect_remainder[30].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= protect_remainder[31].DB_MAX_OUTPUT_PORT_TYPE


|vga_top|cepin:cepin_u5|div_32_32:div_32_32_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_dhs:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider
denominator[0] => op_1.IN4
denominator[0] => op_2.IN6
denominator[0] => op_13.IN8
denominator[0] => op_24.IN10
denominator[0] => op_35.IN12
denominator[0] => op_36.IN14
denominator[0] => op_37.IN16
denominator[0] => op_38.IN18
denominator[0] => op_39.IN20
denominator[0] => op_40.IN22
denominator[0] => op_3.IN24
denominator[0] => op_4.IN26
denominator[0] => op_5.IN28
denominator[0] => op_6.IN30
denominator[0] => op_7.IN32
denominator[0] => op_8.IN34
denominator[0] => op_9.IN36
denominator[0] => op_10.IN38
denominator[0] => op_11.IN40
denominator[0] => op_12.IN42
denominator[0] => op_14.IN44
denominator[0] => op_15.IN46
denominator[0] => op_16.IN48
denominator[0] => op_17.IN50
denominator[0] => op_18.IN52
denominator[0] => op_19.IN54
denominator[0] => op_20.IN56
denominator[0] => op_21.IN58
denominator[0] => op_22.IN60
denominator[0] => op_23.IN62
denominator[0] => op_25.IN64
denominator[0] => op_26.IN66
denominator[0] => op_27.IN68
denominator[0] => op_28.IN68
denominator[0] => op_29.IN68
denominator[0] => op_30.IN68
denominator[0] => op_31.IN68
denominator[0] => op_32.IN68
denominator[0] => op_33.IN68
denominator[0] => op_34.IN68
denominator[1] => sel[0].IN1
denominator[1] => sel[32].IN1
denominator[1] => op_2.IN4
denominator[1] => sel[64].IN1
denominator[1] => op_13.IN6
denominator[1] => sel[96].IN1
denominator[1] => op_24.IN8
denominator[1] => sel[128].IN1
denominator[1] => op_35.IN10
denominator[1] => sel[160].IN1
denominator[1] => op_36.IN12
denominator[1] => sel[192].IN1
denominator[1] => op_37.IN14
denominator[1] => sel[224].IN1
denominator[1] => op_38.IN16
denominator[1] => sel[256].IN1
denominator[1] => op_39.IN18
denominator[1] => sel[288].IN1
denominator[1] => op_40.IN20
denominator[1] => sel[320].IN1
denominator[1] => op_3.IN22
denominator[1] => sel[352].IN1
denominator[1] => op_4.IN24
denominator[1] => sel[384].IN1
denominator[1] => op_5.IN26
denominator[1] => sel[416].IN1
denominator[1] => op_6.IN28
denominator[1] => sel[448].IN1
denominator[1] => op_7.IN30
denominator[1] => sel[480].IN1
denominator[1] => op_8.IN32
denominator[1] => sel[512].IN1
denominator[1] => op_9.IN34
denominator[1] => sel[544].IN1
denominator[1] => op_10.IN36
denominator[1] => sel[576].IN1
denominator[1] => op_11.IN38
denominator[1] => sel[608].IN1
denominator[1] => op_12.IN40
denominator[1] => sel[640].IN1
denominator[1] => op_14.IN42
denominator[1] => sel[672].IN1
denominator[1] => op_15.IN44
denominator[1] => sel[704].IN1
denominator[1] => op_16.IN46
denominator[1] => sel[736].IN1
denominator[1] => op_17.IN48
denominator[1] => sel[768].IN1
denominator[1] => op_18.IN50
denominator[1] => sel[800].IN1
denominator[1] => op_19.IN52
denominator[1] => sel[832].IN1
denominator[1] => op_20.IN54
denominator[1] => sel[864].IN1
denominator[1] => op_21.IN56
denominator[1] => sel[896].IN1
denominator[1] => op_22.IN58
denominator[1] => sel[928].IN1
denominator[1] => op_23.IN60
denominator[1] => sel[960].IN1
denominator[1] => op_25.IN62
denominator[1] => sel[992].IN1
denominator[1] => op_26.IN64
denominator[1] => sel[1024].IN1
denominator[1] => op_27.IN66
denominator[1] => sel[1056].IN1
denominator[1] => op_28.IN66
denominator[1] => sel[1088].IN1
denominator[1] => op_29.IN66
denominator[1] => sel[1120].IN1
denominator[1] => op_30.IN66
denominator[1] => sel[1152].IN1
denominator[1] => op_31.IN66
denominator[1] => sel[1184].IN1
denominator[1] => op_32.IN66
denominator[1] => sel[1216].IN1
denominator[1] => op_33.IN66
denominator[1] => sel[1248].IN1
denominator[1] => op_34.IN66
denominator[1] => sel[1280].IN1
denominator[2] => sel[1].IN1
denominator[2] => sel[33].IN1
denominator[2] => sel[65].IN1
denominator[2] => op_13.IN4
denominator[2] => sel[97].IN1
denominator[2] => op_24.IN6
denominator[2] => sel[129].IN1
denominator[2] => op_35.IN8
denominator[2] => sel[161].IN1
denominator[2] => op_36.IN10
denominator[2] => sel[193].IN1
denominator[2] => op_37.IN12
denominator[2] => sel[225].IN1
denominator[2] => op_38.IN14
denominator[2] => sel[257].IN1
denominator[2] => op_39.IN16
denominator[2] => sel[289].IN1
denominator[2] => op_40.IN18
denominator[2] => sel[321].IN1
denominator[2] => op_3.IN20
denominator[2] => sel[353].IN1
denominator[2] => op_4.IN22
denominator[2] => sel[385].IN1
denominator[2] => op_5.IN24
denominator[2] => sel[417].IN1
denominator[2] => op_6.IN26
denominator[2] => sel[449].IN1
denominator[2] => op_7.IN28
denominator[2] => sel[481].IN1
denominator[2] => op_8.IN30
denominator[2] => sel[513].IN1
denominator[2] => op_9.IN32
denominator[2] => sel[545].IN1
denominator[2] => op_10.IN34
denominator[2] => sel[577].IN1
denominator[2] => op_11.IN36
denominator[2] => sel[609].IN1
denominator[2] => op_12.IN38
denominator[2] => sel[641].IN1
denominator[2] => op_14.IN40
denominator[2] => sel[673].IN1
denominator[2] => op_15.IN42
denominator[2] => sel[705].IN1
denominator[2] => op_16.IN44
denominator[2] => sel[737].IN1
denominator[2] => op_17.IN46
denominator[2] => sel[769].IN1
denominator[2] => op_18.IN48
denominator[2] => sel[801].IN1
denominator[2] => op_19.IN50
denominator[2] => sel[833].IN1
denominator[2] => op_20.IN52
denominator[2] => sel[865].IN1
denominator[2] => op_21.IN54
denominator[2] => sel[897].IN1
denominator[2] => op_22.IN56
denominator[2] => sel[929].IN1
denominator[2] => op_23.IN58
denominator[2] => sel[961].IN1
denominator[2] => op_25.IN60
denominator[2] => sel[993].IN1
denominator[2] => op_26.IN62
denominator[2] => sel[1025].IN1
denominator[2] => op_27.IN64
denominator[2] => sel[1057].IN1
denominator[2] => op_28.IN64
denominator[2] => sel[1089].IN1
denominator[2] => op_29.IN64
denominator[2] => sel[1121].IN1
denominator[2] => op_30.IN64
denominator[2] => sel[1153].IN1
denominator[2] => op_31.IN64
denominator[2] => sel[1185].IN1
denominator[2] => op_32.IN64
denominator[2] => sel[1217].IN1
denominator[2] => op_33.IN64
denominator[2] => sel[1249].IN1
denominator[2] => op_34.IN64
denominator[2] => sel[1281].IN1
denominator[3] => sel[2].IN1
denominator[3] => sel[34].IN1
denominator[3] => sel[66].IN1
denominator[3] => sel[98].IN1
denominator[3] => op_24.IN4
denominator[3] => sel[130].IN1
denominator[3] => op_35.IN6
denominator[3] => sel[162].IN1
denominator[3] => op_36.IN8
denominator[3] => sel[194].IN1
denominator[3] => op_37.IN10
denominator[3] => sel[226].IN1
denominator[3] => op_38.IN12
denominator[3] => sel[258].IN1
denominator[3] => op_39.IN14
denominator[3] => sel[290].IN1
denominator[3] => op_40.IN16
denominator[3] => sel[322].IN1
denominator[3] => op_3.IN18
denominator[3] => sel[354].IN1
denominator[3] => op_4.IN20
denominator[3] => sel[386].IN1
denominator[3] => op_5.IN22
denominator[3] => sel[418].IN1
denominator[3] => op_6.IN24
denominator[3] => sel[450].IN1
denominator[3] => op_7.IN26
denominator[3] => sel[482].IN1
denominator[3] => op_8.IN28
denominator[3] => sel[514].IN1
denominator[3] => op_9.IN30
denominator[3] => sel[546].IN1
denominator[3] => op_10.IN32
denominator[3] => sel[578].IN1
denominator[3] => op_11.IN34
denominator[3] => sel[610].IN1
denominator[3] => op_12.IN36
denominator[3] => sel[642].IN1
denominator[3] => op_14.IN38
denominator[3] => sel[674].IN1
denominator[3] => op_15.IN40
denominator[3] => sel[706].IN1
denominator[3] => op_16.IN42
denominator[3] => sel[738].IN1
denominator[3] => op_17.IN44
denominator[3] => sel[770].IN1
denominator[3] => op_18.IN46
denominator[3] => sel[802].IN1
denominator[3] => op_19.IN48
denominator[3] => sel[834].IN1
denominator[3] => op_20.IN50
denominator[3] => sel[866].IN1
denominator[3] => op_21.IN52
denominator[3] => sel[898].IN1
denominator[3] => op_22.IN54
denominator[3] => sel[930].IN1
denominator[3] => op_23.IN56
denominator[3] => sel[962].IN1
denominator[3] => op_25.IN58
denominator[3] => sel[994].IN1
denominator[3] => op_26.IN60
denominator[3] => sel[1026].IN1
denominator[3] => op_27.IN62
denominator[3] => sel[1058].IN1
denominator[3] => op_28.IN62
denominator[3] => sel[1090].IN1
denominator[3] => op_29.IN62
denominator[3] => sel[1122].IN1
denominator[3] => op_30.IN62
denominator[3] => sel[1154].IN1
denominator[3] => op_31.IN62
denominator[3] => sel[1186].IN1
denominator[3] => op_32.IN62
denominator[3] => sel[1218].IN1
denominator[3] => op_33.IN62
denominator[3] => sel[1250].IN1
denominator[3] => op_34.IN62
denominator[3] => sel[1282].IN1
denominator[4] => sel[3].IN1
denominator[4] => sel[35].IN1
denominator[4] => sel[67].IN1
denominator[4] => sel[99].IN1
denominator[4] => sel[131].IN1
denominator[4] => op_35.IN4
denominator[4] => sel[163].IN1
denominator[4] => op_36.IN6
denominator[4] => sel[195].IN1
denominator[4] => op_37.IN8
denominator[4] => sel[227].IN1
denominator[4] => op_38.IN10
denominator[4] => sel[259].IN1
denominator[4] => op_39.IN12
denominator[4] => sel[291].IN1
denominator[4] => op_40.IN14
denominator[4] => sel[323].IN1
denominator[4] => op_3.IN16
denominator[4] => sel[355].IN1
denominator[4] => op_4.IN18
denominator[4] => sel[387].IN1
denominator[4] => op_5.IN20
denominator[4] => sel[419].IN1
denominator[4] => op_6.IN22
denominator[4] => sel[451].IN1
denominator[4] => op_7.IN24
denominator[4] => sel[483].IN1
denominator[4] => op_8.IN26
denominator[4] => sel[515].IN1
denominator[4] => op_9.IN28
denominator[4] => sel[547].IN1
denominator[4] => op_10.IN30
denominator[4] => sel[579].IN1
denominator[4] => op_11.IN32
denominator[4] => sel[611].IN1
denominator[4] => op_12.IN34
denominator[4] => sel[643].IN1
denominator[4] => op_14.IN36
denominator[4] => sel[675].IN1
denominator[4] => op_15.IN38
denominator[4] => sel[707].IN1
denominator[4] => op_16.IN40
denominator[4] => sel[739].IN1
denominator[4] => op_17.IN42
denominator[4] => sel[771].IN1
denominator[4] => op_18.IN44
denominator[4] => sel[803].IN1
denominator[4] => op_19.IN46
denominator[4] => sel[835].IN1
denominator[4] => op_20.IN48
denominator[4] => sel[867].IN1
denominator[4] => op_21.IN50
denominator[4] => sel[899].IN1
denominator[4] => op_22.IN52
denominator[4] => sel[931].IN1
denominator[4] => op_23.IN54
denominator[4] => sel[963].IN1
denominator[4] => op_25.IN56
denominator[4] => sel[995].IN1
denominator[4] => op_26.IN58
denominator[4] => sel[1027].IN1
denominator[4] => op_27.IN60
denominator[4] => sel[1059].IN1
denominator[4] => op_28.IN60
denominator[4] => sel[1091].IN1
denominator[4] => op_29.IN60
denominator[4] => sel[1123].IN1
denominator[4] => op_30.IN60
denominator[4] => sel[1155].IN1
denominator[4] => op_31.IN60
denominator[4] => sel[1187].IN1
denominator[4] => op_32.IN60
denominator[4] => sel[1219].IN1
denominator[4] => op_33.IN60
denominator[4] => sel[1251].IN1
denominator[4] => op_34.IN60
denominator[4] => sel[1283].IN1
denominator[5] => sel[4].IN1
denominator[5] => sel[36].IN1
denominator[5] => sel[68].IN1
denominator[5] => sel[100].IN1
denominator[5] => sel[132].IN1
denominator[5] => sel[164].IN1
denominator[5] => op_36.IN4
denominator[5] => sel[196].IN1
denominator[5] => op_37.IN6
denominator[5] => sel[228].IN1
denominator[5] => op_38.IN8
denominator[5] => sel[260].IN1
denominator[5] => op_39.IN10
denominator[5] => sel[292].IN1
denominator[5] => op_40.IN12
denominator[5] => sel[324].IN1
denominator[5] => op_3.IN14
denominator[5] => sel[356].IN1
denominator[5] => op_4.IN16
denominator[5] => sel[388].IN1
denominator[5] => op_5.IN18
denominator[5] => sel[420].IN1
denominator[5] => op_6.IN20
denominator[5] => sel[452].IN1
denominator[5] => op_7.IN22
denominator[5] => sel[484].IN1
denominator[5] => op_8.IN24
denominator[5] => sel[516].IN1
denominator[5] => op_9.IN26
denominator[5] => sel[548].IN1
denominator[5] => op_10.IN28
denominator[5] => sel[580].IN1
denominator[5] => op_11.IN30
denominator[5] => sel[612].IN1
denominator[5] => op_12.IN32
denominator[5] => sel[644].IN1
denominator[5] => op_14.IN34
denominator[5] => sel[676].IN1
denominator[5] => op_15.IN36
denominator[5] => sel[708].IN1
denominator[5] => op_16.IN38
denominator[5] => sel[740].IN1
denominator[5] => op_17.IN40
denominator[5] => sel[772].IN1
denominator[5] => op_18.IN42
denominator[5] => sel[804].IN1
denominator[5] => op_19.IN44
denominator[5] => sel[836].IN1
denominator[5] => op_20.IN46
denominator[5] => sel[868].IN1
denominator[5] => op_21.IN48
denominator[5] => sel[900].IN1
denominator[5] => op_22.IN50
denominator[5] => sel[932].IN1
denominator[5] => op_23.IN52
denominator[5] => sel[964].IN1
denominator[5] => op_25.IN54
denominator[5] => sel[996].IN1
denominator[5] => op_26.IN56
denominator[5] => sel[1028].IN1
denominator[5] => op_27.IN58
denominator[5] => sel[1060].IN1
denominator[5] => op_28.IN58
denominator[5] => sel[1092].IN1
denominator[5] => op_29.IN58
denominator[5] => sel[1124].IN1
denominator[5] => op_30.IN58
denominator[5] => sel[1156].IN1
denominator[5] => op_31.IN58
denominator[5] => sel[1188].IN1
denominator[5] => op_32.IN58
denominator[5] => sel[1220].IN1
denominator[5] => op_33.IN58
denominator[5] => sel[1252].IN1
denominator[5] => op_34.IN58
denominator[5] => sel[1284].IN1
denominator[6] => sel[5].IN1
denominator[6] => sel[37].IN1
denominator[6] => sel[69].IN1
denominator[6] => sel[101].IN1
denominator[6] => sel[133].IN1
denominator[6] => sel[165].IN1
denominator[6] => sel[197].IN1
denominator[6] => op_37.IN4
denominator[6] => sel[229].IN1
denominator[6] => op_38.IN6
denominator[6] => sel[261].IN1
denominator[6] => op_39.IN8
denominator[6] => sel[293].IN1
denominator[6] => op_40.IN10
denominator[6] => sel[325].IN1
denominator[6] => op_3.IN12
denominator[6] => sel[357].IN1
denominator[6] => op_4.IN14
denominator[6] => sel[389].IN1
denominator[6] => op_5.IN16
denominator[6] => sel[421].IN1
denominator[6] => op_6.IN18
denominator[6] => sel[453].IN1
denominator[6] => op_7.IN20
denominator[6] => sel[485].IN1
denominator[6] => op_8.IN22
denominator[6] => sel[517].IN1
denominator[6] => op_9.IN24
denominator[6] => sel[549].IN1
denominator[6] => op_10.IN26
denominator[6] => sel[581].IN1
denominator[6] => op_11.IN28
denominator[6] => sel[613].IN1
denominator[6] => op_12.IN30
denominator[6] => sel[645].IN1
denominator[6] => op_14.IN32
denominator[6] => sel[677].IN1
denominator[6] => op_15.IN34
denominator[6] => sel[709].IN1
denominator[6] => op_16.IN36
denominator[6] => sel[741].IN1
denominator[6] => op_17.IN38
denominator[6] => sel[773].IN1
denominator[6] => op_18.IN40
denominator[6] => sel[805].IN1
denominator[6] => op_19.IN42
denominator[6] => sel[837].IN1
denominator[6] => op_20.IN44
denominator[6] => sel[869].IN1
denominator[6] => op_21.IN46
denominator[6] => sel[901].IN1
denominator[6] => op_22.IN48
denominator[6] => sel[933].IN1
denominator[6] => op_23.IN50
denominator[6] => sel[965].IN1
denominator[6] => op_25.IN52
denominator[6] => sel[997].IN1
denominator[6] => op_26.IN54
denominator[6] => sel[1029].IN1
denominator[6] => op_27.IN56
denominator[6] => sel[1061].IN1
denominator[6] => op_28.IN56
denominator[6] => sel[1093].IN1
denominator[6] => op_29.IN56
denominator[6] => sel[1125].IN1
denominator[6] => op_30.IN56
denominator[6] => sel[1157].IN1
denominator[6] => op_31.IN56
denominator[6] => sel[1189].IN1
denominator[6] => op_32.IN56
denominator[6] => sel[1221].IN1
denominator[6] => op_33.IN56
denominator[6] => sel[1253].IN1
denominator[6] => op_34.IN56
denominator[6] => sel[1285].IN1
denominator[7] => sel[6].IN1
denominator[7] => sel[38].IN1
denominator[7] => sel[70].IN1
denominator[7] => sel[102].IN1
denominator[7] => sel[134].IN1
denominator[7] => sel[166].IN1
denominator[7] => sel[198].IN1
denominator[7] => sel[230].IN1
denominator[7] => op_38.IN4
denominator[7] => sel[262].IN1
denominator[7] => op_39.IN6
denominator[7] => sel[294].IN1
denominator[7] => op_40.IN8
denominator[7] => sel[326].IN1
denominator[7] => op_3.IN10
denominator[7] => sel[358].IN1
denominator[7] => op_4.IN12
denominator[7] => sel[390].IN1
denominator[7] => op_5.IN14
denominator[7] => sel[422].IN1
denominator[7] => op_6.IN16
denominator[7] => sel[454].IN1
denominator[7] => op_7.IN18
denominator[7] => sel[486].IN1
denominator[7] => op_8.IN20
denominator[7] => sel[518].IN1
denominator[7] => op_9.IN22
denominator[7] => sel[550].IN1
denominator[7] => op_10.IN24
denominator[7] => sel[582].IN1
denominator[7] => op_11.IN26
denominator[7] => sel[614].IN1
denominator[7] => op_12.IN28
denominator[7] => sel[646].IN1
denominator[7] => op_14.IN30
denominator[7] => sel[678].IN1
denominator[7] => op_15.IN32
denominator[7] => sel[710].IN1
denominator[7] => op_16.IN34
denominator[7] => sel[742].IN1
denominator[7] => op_17.IN36
denominator[7] => sel[774].IN1
denominator[7] => op_18.IN38
denominator[7] => sel[806].IN1
denominator[7] => op_19.IN40
denominator[7] => sel[838].IN1
denominator[7] => op_20.IN42
denominator[7] => sel[870].IN1
denominator[7] => op_21.IN44
denominator[7] => sel[902].IN1
denominator[7] => op_22.IN46
denominator[7] => sel[934].IN1
denominator[7] => op_23.IN48
denominator[7] => sel[966].IN1
denominator[7] => op_25.IN50
denominator[7] => sel[998].IN1
denominator[7] => op_26.IN52
denominator[7] => sel[1030].IN1
denominator[7] => op_27.IN54
denominator[7] => sel[1062].IN1
denominator[7] => op_28.IN54
denominator[7] => sel[1094].IN1
denominator[7] => op_29.IN54
denominator[7] => sel[1126].IN1
denominator[7] => op_30.IN54
denominator[7] => sel[1158].IN1
denominator[7] => op_31.IN54
denominator[7] => sel[1190].IN1
denominator[7] => op_32.IN54
denominator[7] => sel[1222].IN1
denominator[7] => op_33.IN54
denominator[7] => sel[1254].IN1
denominator[7] => op_34.IN54
denominator[7] => sel[1286].IN1
denominator[8] => sel[7].IN1
denominator[8] => sel[39].IN1
denominator[8] => sel[71].IN1
denominator[8] => sel[103].IN1
denominator[8] => sel[135].IN1
denominator[8] => sel[167].IN1
denominator[8] => sel[199].IN1
denominator[8] => sel[231].IN1
denominator[8] => sel[263].IN1
denominator[8] => op_39.IN4
denominator[8] => sel[295].IN1
denominator[8] => op_40.IN6
denominator[8] => sel[327].IN1
denominator[8] => op_3.IN8
denominator[8] => sel[359].IN1
denominator[8] => op_4.IN10
denominator[8] => sel[391].IN1
denominator[8] => op_5.IN12
denominator[8] => sel[423].IN1
denominator[8] => op_6.IN14
denominator[8] => sel[455].IN1
denominator[8] => op_7.IN16
denominator[8] => sel[487].IN1
denominator[8] => op_8.IN18
denominator[8] => sel[519].IN1
denominator[8] => op_9.IN20
denominator[8] => sel[551].IN1
denominator[8] => op_10.IN22
denominator[8] => sel[583].IN1
denominator[8] => op_11.IN24
denominator[8] => sel[615].IN1
denominator[8] => op_12.IN26
denominator[8] => sel[647].IN1
denominator[8] => op_14.IN28
denominator[8] => sel[679].IN1
denominator[8] => op_15.IN30
denominator[8] => sel[711].IN1
denominator[8] => op_16.IN32
denominator[8] => sel[743].IN1
denominator[8] => op_17.IN34
denominator[8] => sel[775].IN1
denominator[8] => op_18.IN36
denominator[8] => sel[807].IN1
denominator[8] => op_19.IN38
denominator[8] => sel[839].IN1
denominator[8] => op_20.IN40
denominator[8] => sel[871].IN1
denominator[8] => op_21.IN42
denominator[8] => sel[903].IN1
denominator[8] => op_22.IN44
denominator[8] => sel[935].IN1
denominator[8] => op_23.IN46
denominator[8] => sel[967].IN1
denominator[8] => op_25.IN48
denominator[8] => sel[999].IN1
denominator[8] => op_26.IN50
denominator[8] => sel[1031].IN1
denominator[8] => op_27.IN52
denominator[8] => sel[1063].IN1
denominator[8] => op_28.IN52
denominator[8] => sel[1095].IN1
denominator[8] => op_29.IN52
denominator[8] => sel[1127].IN1
denominator[8] => op_30.IN52
denominator[8] => sel[1159].IN1
denominator[8] => op_31.IN52
denominator[8] => sel[1191].IN1
denominator[8] => op_32.IN52
denominator[8] => sel[1223].IN1
denominator[8] => op_33.IN52
denominator[8] => sel[1255].IN1
denominator[8] => op_34.IN52
denominator[8] => sel[1287].IN1
denominator[9] => sel[8].IN1
denominator[9] => sel[40].IN1
denominator[9] => sel[72].IN1
denominator[9] => sel[104].IN1
denominator[9] => sel[136].IN1
denominator[9] => sel[168].IN1
denominator[9] => sel[200].IN1
denominator[9] => sel[232].IN1
denominator[9] => sel[264].IN1
denominator[9] => sel[296].IN1
denominator[9] => op_40.IN4
denominator[9] => sel[328].IN1
denominator[9] => op_3.IN6
denominator[9] => sel[360].IN1
denominator[9] => op_4.IN8
denominator[9] => sel[392].IN1
denominator[9] => op_5.IN10
denominator[9] => sel[424].IN1
denominator[9] => op_6.IN12
denominator[9] => sel[456].IN1
denominator[9] => op_7.IN14
denominator[9] => sel[488].IN1
denominator[9] => op_8.IN16
denominator[9] => sel[520].IN1
denominator[9] => op_9.IN18
denominator[9] => sel[552].IN1
denominator[9] => op_10.IN20
denominator[9] => sel[584].IN1
denominator[9] => op_11.IN22
denominator[9] => sel[616].IN1
denominator[9] => op_12.IN24
denominator[9] => sel[648].IN1
denominator[9] => op_14.IN26
denominator[9] => sel[680].IN1
denominator[9] => op_15.IN28
denominator[9] => sel[712].IN1
denominator[9] => op_16.IN30
denominator[9] => sel[744].IN1
denominator[9] => op_17.IN32
denominator[9] => sel[776].IN1
denominator[9] => op_18.IN34
denominator[9] => sel[808].IN1
denominator[9] => op_19.IN36
denominator[9] => sel[840].IN1
denominator[9] => op_20.IN38
denominator[9] => sel[872].IN1
denominator[9] => op_21.IN40
denominator[9] => sel[904].IN1
denominator[9] => op_22.IN42
denominator[9] => sel[936].IN1
denominator[9] => op_23.IN44
denominator[9] => sel[968].IN1
denominator[9] => op_25.IN46
denominator[9] => sel[1000].IN1
denominator[9] => op_26.IN48
denominator[9] => sel[1032].IN1
denominator[9] => op_27.IN50
denominator[9] => sel[1064].IN1
denominator[9] => op_28.IN50
denominator[9] => sel[1096].IN1
denominator[9] => op_29.IN50
denominator[9] => sel[1128].IN1
denominator[9] => op_30.IN50
denominator[9] => sel[1160].IN1
denominator[9] => op_31.IN50
denominator[9] => sel[1192].IN1
denominator[9] => op_32.IN50
denominator[9] => sel[1224].IN1
denominator[9] => op_33.IN50
denominator[9] => sel[1256].IN1
denominator[9] => op_34.IN50
denominator[9] => sel[1288].IN1
denominator[10] => sel[9].IN1
denominator[10] => sel[41].IN1
denominator[10] => sel[73].IN1
denominator[10] => sel[105].IN1
denominator[10] => sel[137].IN1
denominator[10] => sel[169].IN1
denominator[10] => sel[201].IN1
denominator[10] => sel[233].IN1
denominator[10] => sel[265].IN1
denominator[10] => sel[297].IN1
denominator[10] => sel[329].IN1
denominator[10] => op_3.IN4
denominator[10] => sel[361].IN1
denominator[10] => op_4.IN6
denominator[10] => sel[393].IN1
denominator[10] => op_5.IN8
denominator[10] => sel[425].IN1
denominator[10] => op_6.IN10
denominator[10] => sel[457].IN1
denominator[10] => op_7.IN12
denominator[10] => sel[489].IN1
denominator[10] => op_8.IN14
denominator[10] => sel[521].IN1
denominator[10] => op_9.IN16
denominator[10] => sel[553].IN1
denominator[10] => op_10.IN18
denominator[10] => sel[585].IN1
denominator[10] => op_11.IN20
denominator[10] => sel[617].IN1
denominator[10] => op_12.IN22
denominator[10] => sel[649].IN1
denominator[10] => op_14.IN24
denominator[10] => sel[681].IN1
denominator[10] => op_15.IN26
denominator[10] => sel[713].IN1
denominator[10] => op_16.IN28
denominator[10] => sel[745].IN1
denominator[10] => op_17.IN30
denominator[10] => sel[777].IN1
denominator[10] => op_18.IN32
denominator[10] => sel[809].IN1
denominator[10] => op_19.IN34
denominator[10] => sel[841].IN1
denominator[10] => op_20.IN36
denominator[10] => sel[873].IN1
denominator[10] => op_21.IN38
denominator[10] => sel[905].IN1
denominator[10] => op_22.IN40
denominator[10] => sel[937].IN1
denominator[10] => op_23.IN42
denominator[10] => sel[969].IN1
denominator[10] => op_25.IN44
denominator[10] => sel[1001].IN1
denominator[10] => op_26.IN46
denominator[10] => sel[1033].IN1
denominator[10] => op_27.IN48
denominator[10] => sel[1065].IN1
denominator[10] => op_28.IN48
denominator[10] => sel[1097].IN1
denominator[10] => op_29.IN48
denominator[10] => sel[1129].IN1
denominator[10] => op_30.IN48
denominator[10] => sel[1161].IN1
denominator[10] => op_31.IN48
denominator[10] => sel[1193].IN1
denominator[10] => op_32.IN48
denominator[10] => sel[1225].IN1
denominator[10] => op_33.IN48
denominator[10] => sel[1257].IN1
denominator[10] => op_34.IN48
denominator[10] => sel[1289].IN1
denominator[11] => sel[10].IN1
denominator[11] => sel[42].IN1
denominator[11] => sel[74].IN1
denominator[11] => sel[106].IN1
denominator[11] => sel[138].IN1
denominator[11] => sel[170].IN1
denominator[11] => sel[202].IN1
denominator[11] => sel[234].IN1
denominator[11] => sel[266].IN1
denominator[11] => sel[298].IN1
denominator[11] => sel[330].IN1
denominator[11] => sel[362].IN1
denominator[11] => op_4.IN4
denominator[11] => sel[394].IN1
denominator[11] => op_5.IN6
denominator[11] => sel[426].IN1
denominator[11] => op_6.IN8
denominator[11] => sel[458].IN1
denominator[11] => op_7.IN10
denominator[11] => sel[490].IN1
denominator[11] => op_8.IN12
denominator[11] => sel[522].IN1
denominator[11] => op_9.IN14
denominator[11] => sel[554].IN1
denominator[11] => op_10.IN16
denominator[11] => sel[586].IN1
denominator[11] => op_11.IN18
denominator[11] => sel[618].IN1
denominator[11] => op_12.IN20
denominator[11] => sel[650].IN1
denominator[11] => op_14.IN22
denominator[11] => sel[682].IN1
denominator[11] => op_15.IN24
denominator[11] => sel[714].IN1
denominator[11] => op_16.IN26
denominator[11] => sel[746].IN1
denominator[11] => op_17.IN28
denominator[11] => sel[778].IN1
denominator[11] => op_18.IN30
denominator[11] => sel[810].IN1
denominator[11] => op_19.IN32
denominator[11] => sel[842].IN1
denominator[11] => op_20.IN34
denominator[11] => sel[874].IN1
denominator[11] => op_21.IN36
denominator[11] => sel[906].IN1
denominator[11] => op_22.IN38
denominator[11] => sel[938].IN1
denominator[11] => op_23.IN40
denominator[11] => sel[970].IN1
denominator[11] => op_25.IN42
denominator[11] => sel[1002].IN1
denominator[11] => op_26.IN44
denominator[11] => sel[1034].IN1
denominator[11] => op_27.IN46
denominator[11] => sel[1066].IN1
denominator[11] => op_28.IN46
denominator[11] => sel[1098].IN1
denominator[11] => op_29.IN46
denominator[11] => sel[1130].IN1
denominator[11] => op_30.IN46
denominator[11] => sel[1162].IN1
denominator[11] => op_31.IN46
denominator[11] => sel[1194].IN1
denominator[11] => op_32.IN46
denominator[11] => sel[1226].IN1
denominator[11] => op_33.IN46
denominator[11] => sel[1258].IN1
denominator[11] => op_34.IN46
denominator[11] => sel[1290].IN1
denominator[12] => sel[11].IN1
denominator[12] => sel[43].IN1
denominator[12] => sel[75].IN1
denominator[12] => sel[107].IN1
denominator[12] => sel[139].IN1
denominator[12] => sel[171].IN1
denominator[12] => sel[203].IN1
denominator[12] => sel[235].IN1
denominator[12] => sel[267].IN1
denominator[12] => sel[299].IN1
denominator[12] => sel[331].IN1
denominator[12] => sel[363].IN1
denominator[12] => sel[395].IN1
denominator[12] => op_5.IN4
denominator[12] => sel[427].IN1
denominator[12] => op_6.IN6
denominator[12] => sel[459].IN1
denominator[12] => op_7.IN8
denominator[12] => sel[491].IN1
denominator[12] => op_8.IN10
denominator[12] => sel[523].IN1
denominator[12] => op_9.IN12
denominator[12] => sel[555].IN1
denominator[12] => op_10.IN14
denominator[12] => sel[587].IN1
denominator[12] => op_11.IN16
denominator[12] => sel[619].IN1
denominator[12] => op_12.IN18
denominator[12] => sel[651].IN1
denominator[12] => op_14.IN20
denominator[12] => sel[683].IN1
denominator[12] => op_15.IN22
denominator[12] => sel[715].IN1
denominator[12] => op_16.IN24
denominator[12] => sel[747].IN1
denominator[12] => op_17.IN26
denominator[12] => sel[779].IN1
denominator[12] => op_18.IN28
denominator[12] => sel[811].IN1
denominator[12] => op_19.IN30
denominator[12] => sel[843].IN1
denominator[12] => op_20.IN32
denominator[12] => sel[875].IN1
denominator[12] => op_21.IN34
denominator[12] => sel[907].IN1
denominator[12] => op_22.IN36
denominator[12] => sel[939].IN1
denominator[12] => op_23.IN38
denominator[12] => sel[971].IN1
denominator[12] => op_25.IN40
denominator[12] => sel[1003].IN1
denominator[12] => op_26.IN42
denominator[12] => sel[1035].IN1
denominator[12] => op_27.IN44
denominator[12] => sel[1067].IN1
denominator[12] => op_28.IN44
denominator[12] => sel[1099].IN1
denominator[12] => op_29.IN44
denominator[12] => sel[1131].IN1
denominator[12] => op_30.IN44
denominator[12] => sel[1163].IN1
denominator[12] => op_31.IN44
denominator[12] => sel[1195].IN1
denominator[12] => op_32.IN44
denominator[12] => sel[1227].IN1
denominator[12] => op_33.IN44
denominator[12] => sel[1259].IN1
denominator[12] => op_34.IN44
denominator[12] => sel[1291].IN1
denominator[13] => sel[12].IN1
denominator[13] => sel[44].IN1
denominator[13] => sel[76].IN1
denominator[13] => sel[108].IN1
denominator[13] => sel[140].IN1
denominator[13] => sel[172].IN1
denominator[13] => sel[204].IN1
denominator[13] => sel[236].IN1
denominator[13] => sel[268].IN1
denominator[13] => sel[300].IN1
denominator[13] => sel[332].IN1
denominator[13] => sel[364].IN1
denominator[13] => sel[396].IN1
denominator[13] => sel[428].IN1
denominator[13] => op_6.IN4
denominator[13] => sel[460].IN1
denominator[13] => op_7.IN6
denominator[13] => sel[492].IN1
denominator[13] => op_8.IN8
denominator[13] => sel[524].IN1
denominator[13] => op_9.IN10
denominator[13] => sel[556].IN1
denominator[13] => op_10.IN12
denominator[13] => sel[588].IN1
denominator[13] => op_11.IN14
denominator[13] => sel[620].IN1
denominator[13] => op_12.IN16
denominator[13] => sel[652].IN1
denominator[13] => op_14.IN18
denominator[13] => sel[684].IN1
denominator[13] => op_15.IN20
denominator[13] => sel[716].IN1
denominator[13] => op_16.IN22
denominator[13] => sel[748].IN1
denominator[13] => op_17.IN24
denominator[13] => sel[780].IN1
denominator[13] => op_18.IN26
denominator[13] => sel[812].IN1
denominator[13] => op_19.IN28
denominator[13] => sel[844].IN1
denominator[13] => op_20.IN30
denominator[13] => sel[876].IN1
denominator[13] => op_21.IN32
denominator[13] => sel[908].IN1
denominator[13] => op_22.IN34
denominator[13] => sel[940].IN1
denominator[13] => op_23.IN36
denominator[13] => sel[972].IN1
denominator[13] => op_25.IN38
denominator[13] => sel[1004].IN1
denominator[13] => op_26.IN40
denominator[13] => sel[1036].IN1
denominator[13] => op_27.IN42
denominator[13] => sel[1068].IN1
denominator[13] => op_28.IN42
denominator[13] => sel[1100].IN1
denominator[13] => op_29.IN42
denominator[13] => sel[1132].IN1
denominator[13] => op_30.IN42
denominator[13] => sel[1164].IN1
denominator[13] => op_31.IN42
denominator[13] => sel[1196].IN1
denominator[13] => op_32.IN42
denominator[13] => sel[1228].IN1
denominator[13] => op_33.IN42
denominator[13] => sel[1260].IN1
denominator[13] => op_34.IN42
denominator[13] => sel[1292].IN1
denominator[14] => sel[13].IN1
denominator[14] => sel[45].IN1
denominator[14] => sel[77].IN1
denominator[14] => sel[109].IN1
denominator[14] => sel[141].IN1
denominator[14] => sel[173].IN1
denominator[14] => sel[205].IN1
denominator[14] => sel[237].IN1
denominator[14] => sel[269].IN1
denominator[14] => sel[301].IN1
denominator[14] => sel[333].IN1
denominator[14] => sel[365].IN1
denominator[14] => sel[397].IN1
denominator[14] => sel[429].IN1
denominator[14] => sel[461].IN1
denominator[14] => op_7.IN4
denominator[14] => sel[493].IN1
denominator[14] => op_8.IN6
denominator[14] => sel[525].IN1
denominator[14] => op_9.IN8
denominator[14] => sel[557].IN1
denominator[14] => op_10.IN10
denominator[14] => sel[589].IN1
denominator[14] => op_11.IN12
denominator[14] => sel[621].IN1
denominator[14] => op_12.IN14
denominator[14] => sel[653].IN1
denominator[14] => op_14.IN16
denominator[14] => sel[685].IN1
denominator[14] => op_15.IN18
denominator[14] => sel[717].IN1
denominator[14] => op_16.IN20
denominator[14] => sel[749].IN1
denominator[14] => op_17.IN22
denominator[14] => sel[781].IN1
denominator[14] => op_18.IN24
denominator[14] => sel[813].IN1
denominator[14] => op_19.IN26
denominator[14] => sel[845].IN1
denominator[14] => op_20.IN28
denominator[14] => sel[877].IN1
denominator[14] => op_21.IN30
denominator[14] => sel[909].IN1
denominator[14] => op_22.IN32
denominator[14] => sel[941].IN1
denominator[14] => op_23.IN34
denominator[14] => sel[973].IN1
denominator[14] => op_25.IN36
denominator[14] => sel[1005].IN1
denominator[14] => op_26.IN38
denominator[14] => sel[1037].IN1
denominator[14] => op_27.IN40
denominator[14] => sel[1069].IN1
denominator[14] => op_28.IN40
denominator[14] => sel[1101].IN1
denominator[14] => op_29.IN40
denominator[14] => sel[1133].IN1
denominator[14] => op_30.IN40
denominator[14] => sel[1165].IN1
denominator[14] => op_31.IN40
denominator[14] => sel[1197].IN1
denominator[14] => op_32.IN40
denominator[14] => sel[1229].IN1
denominator[14] => op_33.IN40
denominator[14] => sel[1261].IN1
denominator[14] => op_34.IN40
denominator[14] => sel[1293].IN1
denominator[15] => sel[14].IN1
denominator[15] => sel[46].IN1
denominator[15] => sel[78].IN1
denominator[15] => sel[110].IN1
denominator[15] => sel[142].IN1
denominator[15] => sel[174].IN1
denominator[15] => sel[206].IN1
denominator[15] => sel[238].IN1
denominator[15] => sel[270].IN1
denominator[15] => sel[302].IN1
denominator[15] => sel[334].IN1
denominator[15] => sel[366].IN1
denominator[15] => sel[398].IN1
denominator[15] => sel[430].IN1
denominator[15] => sel[462].IN1
denominator[15] => sel[494].IN1
denominator[15] => op_8.IN4
denominator[15] => sel[526].IN1
denominator[15] => op_9.IN6
denominator[15] => sel[558].IN1
denominator[15] => op_10.IN8
denominator[15] => sel[590].IN1
denominator[15] => op_11.IN10
denominator[15] => sel[622].IN1
denominator[15] => op_12.IN12
denominator[15] => sel[654].IN1
denominator[15] => op_14.IN14
denominator[15] => sel[686].IN1
denominator[15] => op_15.IN16
denominator[15] => sel[718].IN1
denominator[15] => op_16.IN18
denominator[15] => sel[750].IN1
denominator[15] => op_17.IN20
denominator[15] => sel[782].IN1
denominator[15] => op_18.IN22
denominator[15] => sel[814].IN1
denominator[15] => op_19.IN24
denominator[15] => sel[846].IN1
denominator[15] => op_20.IN26
denominator[15] => sel[878].IN1
denominator[15] => op_21.IN28
denominator[15] => sel[910].IN1
denominator[15] => op_22.IN30
denominator[15] => sel[942].IN1
denominator[15] => op_23.IN32
denominator[15] => sel[974].IN1
denominator[15] => op_25.IN34
denominator[15] => sel[1006].IN1
denominator[15] => op_26.IN36
denominator[15] => sel[1038].IN1
denominator[15] => op_27.IN38
denominator[15] => sel[1070].IN1
denominator[15] => op_28.IN38
denominator[15] => sel[1102].IN1
denominator[15] => op_29.IN38
denominator[15] => sel[1134].IN1
denominator[15] => op_30.IN38
denominator[15] => sel[1166].IN1
denominator[15] => op_31.IN38
denominator[15] => sel[1198].IN1
denominator[15] => op_32.IN38
denominator[15] => sel[1230].IN1
denominator[15] => op_33.IN38
denominator[15] => sel[1262].IN1
denominator[15] => op_34.IN38
denominator[15] => sel[1294].IN1
denominator[16] => sel[15].IN1
denominator[16] => sel[47].IN1
denominator[16] => sel[79].IN1
denominator[16] => sel[111].IN1
denominator[16] => sel[143].IN1
denominator[16] => sel[175].IN1
denominator[16] => sel[207].IN1
denominator[16] => sel[239].IN1
denominator[16] => sel[271].IN1
denominator[16] => sel[303].IN1
denominator[16] => sel[335].IN1
denominator[16] => sel[367].IN1
denominator[16] => sel[399].IN1
denominator[16] => sel[431].IN1
denominator[16] => sel[463].IN1
denominator[16] => sel[495].IN1
denominator[16] => sel[527].IN1
denominator[16] => op_9.IN4
denominator[16] => sel[559].IN1
denominator[16] => op_10.IN6
denominator[16] => sel[591].IN1
denominator[16] => op_11.IN8
denominator[16] => sel[623].IN1
denominator[16] => op_12.IN10
denominator[16] => sel[655].IN1
denominator[16] => op_14.IN12
denominator[16] => sel[687].IN1
denominator[16] => op_15.IN14
denominator[16] => sel[719].IN1
denominator[16] => op_16.IN16
denominator[16] => sel[751].IN1
denominator[16] => op_17.IN18
denominator[16] => sel[783].IN1
denominator[16] => op_18.IN20
denominator[16] => sel[815].IN1
denominator[16] => op_19.IN22
denominator[16] => sel[847].IN1
denominator[16] => op_20.IN24
denominator[16] => sel[879].IN1
denominator[16] => op_21.IN26
denominator[16] => sel[911].IN1
denominator[16] => op_22.IN28
denominator[16] => sel[943].IN1
denominator[16] => op_23.IN30
denominator[16] => sel[975].IN1
denominator[16] => op_25.IN32
denominator[16] => sel[1007].IN1
denominator[16] => op_26.IN34
denominator[16] => sel[1039].IN1
denominator[16] => op_27.IN36
denominator[16] => sel[1071].IN1
denominator[16] => op_28.IN36
denominator[16] => sel[1103].IN1
denominator[16] => op_29.IN36
denominator[16] => sel[1135].IN1
denominator[16] => op_30.IN36
denominator[16] => sel[1167].IN1
denominator[16] => op_31.IN36
denominator[16] => sel[1199].IN1
denominator[16] => op_32.IN36
denominator[16] => sel[1231].IN1
denominator[16] => op_33.IN36
denominator[16] => sel[1263].IN1
denominator[16] => op_34.IN36
denominator[16] => sel[1295].IN1
denominator[17] => sel[16].IN1
denominator[17] => sel[48].IN1
denominator[17] => sel[80].IN1
denominator[17] => sel[112].IN1
denominator[17] => sel[144].IN1
denominator[17] => sel[176].IN1
denominator[17] => sel[208].IN1
denominator[17] => sel[240].IN1
denominator[17] => sel[272].IN1
denominator[17] => sel[304].IN1
denominator[17] => sel[336].IN1
denominator[17] => sel[368].IN1
denominator[17] => sel[400].IN1
denominator[17] => sel[432].IN1
denominator[17] => sel[464].IN1
denominator[17] => sel[496].IN1
denominator[17] => sel[528].IN1
denominator[17] => sel[560].IN1
denominator[17] => op_10.IN4
denominator[17] => sel[592].IN1
denominator[17] => op_11.IN6
denominator[17] => sel[624].IN1
denominator[17] => op_12.IN8
denominator[17] => sel[656].IN1
denominator[17] => op_14.IN10
denominator[17] => sel[688].IN1
denominator[17] => op_15.IN12
denominator[17] => sel[720].IN1
denominator[17] => op_16.IN14
denominator[17] => sel[752].IN1
denominator[17] => op_17.IN16
denominator[17] => sel[784].IN1
denominator[17] => op_18.IN18
denominator[17] => sel[816].IN1
denominator[17] => op_19.IN20
denominator[17] => sel[848].IN1
denominator[17] => op_20.IN22
denominator[17] => sel[880].IN1
denominator[17] => op_21.IN24
denominator[17] => sel[912].IN1
denominator[17] => op_22.IN26
denominator[17] => sel[944].IN1
denominator[17] => op_23.IN28
denominator[17] => sel[976].IN1
denominator[17] => op_25.IN30
denominator[17] => sel[1008].IN1
denominator[17] => op_26.IN32
denominator[17] => sel[1040].IN1
denominator[17] => op_27.IN34
denominator[17] => sel[1072].IN1
denominator[17] => op_28.IN34
denominator[17] => sel[1104].IN1
denominator[17] => op_29.IN34
denominator[17] => sel[1136].IN1
denominator[17] => op_30.IN34
denominator[17] => sel[1168].IN1
denominator[17] => op_31.IN34
denominator[17] => sel[1200].IN1
denominator[17] => op_32.IN34
denominator[17] => sel[1232].IN1
denominator[17] => op_33.IN34
denominator[17] => sel[1264].IN1
denominator[17] => op_34.IN34
denominator[17] => sel[1296].IN1
denominator[18] => sel[17].IN1
denominator[18] => sel[49].IN1
denominator[18] => sel[81].IN1
denominator[18] => sel[113].IN1
denominator[18] => sel[145].IN1
denominator[18] => sel[177].IN1
denominator[18] => sel[209].IN1
denominator[18] => sel[241].IN1
denominator[18] => sel[273].IN1
denominator[18] => sel[305].IN1
denominator[18] => sel[337].IN1
denominator[18] => sel[369].IN1
denominator[18] => sel[401].IN1
denominator[18] => sel[433].IN1
denominator[18] => sel[465].IN1
denominator[18] => sel[497].IN1
denominator[18] => sel[529].IN1
denominator[18] => sel[561].IN1
denominator[18] => sel[593].IN1
denominator[18] => op_11.IN4
denominator[18] => sel[625].IN1
denominator[18] => op_12.IN6
denominator[18] => sel[657].IN1
denominator[18] => op_14.IN8
denominator[18] => sel[689].IN1
denominator[18] => op_15.IN10
denominator[18] => sel[721].IN1
denominator[18] => op_16.IN12
denominator[18] => sel[753].IN1
denominator[18] => op_17.IN14
denominator[18] => sel[785].IN1
denominator[18] => op_18.IN16
denominator[18] => sel[817].IN1
denominator[18] => op_19.IN18
denominator[18] => sel[849].IN1
denominator[18] => op_20.IN20
denominator[18] => sel[881].IN1
denominator[18] => op_21.IN22
denominator[18] => sel[913].IN1
denominator[18] => op_22.IN24
denominator[18] => sel[945].IN1
denominator[18] => op_23.IN26
denominator[18] => sel[977].IN1
denominator[18] => op_25.IN28
denominator[18] => sel[1009].IN1
denominator[18] => op_26.IN30
denominator[18] => sel[1041].IN1
denominator[18] => op_27.IN32
denominator[18] => sel[1073].IN1
denominator[18] => op_28.IN32
denominator[18] => sel[1105].IN1
denominator[18] => op_29.IN32
denominator[18] => sel[1137].IN1
denominator[18] => op_30.IN32
denominator[18] => sel[1169].IN1
denominator[18] => op_31.IN32
denominator[18] => sel[1201].IN1
denominator[18] => op_32.IN32
denominator[18] => sel[1233].IN1
denominator[18] => op_33.IN32
denominator[18] => sel[1265].IN1
denominator[18] => op_34.IN32
denominator[18] => sel[1297].IN1
denominator[19] => sel[18].IN1
denominator[19] => sel[50].IN1
denominator[19] => sel[82].IN1
denominator[19] => sel[114].IN1
denominator[19] => sel[146].IN1
denominator[19] => sel[178].IN1
denominator[19] => sel[210].IN1
denominator[19] => sel[242].IN1
denominator[19] => sel[274].IN1
denominator[19] => sel[306].IN1
denominator[19] => sel[338].IN1
denominator[19] => sel[370].IN1
denominator[19] => sel[402].IN1
denominator[19] => sel[434].IN1
denominator[19] => sel[466].IN1
denominator[19] => sel[498].IN1
denominator[19] => sel[530].IN1
denominator[19] => sel[562].IN1
denominator[19] => sel[594].IN1
denominator[19] => sel[626].IN1
denominator[19] => op_12.IN4
denominator[19] => sel[658].IN1
denominator[19] => op_14.IN6
denominator[19] => sel[690].IN1
denominator[19] => op_15.IN8
denominator[19] => sel[722].IN1
denominator[19] => op_16.IN10
denominator[19] => sel[754].IN1
denominator[19] => op_17.IN12
denominator[19] => sel[786].IN1
denominator[19] => op_18.IN14
denominator[19] => sel[818].IN1
denominator[19] => op_19.IN16
denominator[19] => sel[850].IN1
denominator[19] => op_20.IN18
denominator[19] => sel[882].IN1
denominator[19] => op_21.IN20
denominator[19] => sel[914].IN1
denominator[19] => op_22.IN22
denominator[19] => sel[946].IN1
denominator[19] => op_23.IN24
denominator[19] => sel[978].IN1
denominator[19] => op_25.IN26
denominator[19] => sel[1010].IN1
denominator[19] => op_26.IN28
denominator[19] => sel[1042].IN1
denominator[19] => op_27.IN30
denominator[19] => sel[1074].IN1
denominator[19] => op_28.IN30
denominator[19] => sel[1106].IN1
denominator[19] => op_29.IN30
denominator[19] => sel[1138].IN1
denominator[19] => op_30.IN30
denominator[19] => sel[1170].IN1
denominator[19] => op_31.IN30
denominator[19] => sel[1202].IN1
denominator[19] => op_32.IN30
denominator[19] => sel[1234].IN1
denominator[19] => op_33.IN30
denominator[19] => sel[1266].IN1
denominator[19] => op_34.IN30
denominator[19] => sel[1298].IN1
denominator[20] => sel[19].IN1
denominator[20] => sel[51].IN1
denominator[20] => sel[83].IN1
denominator[20] => sel[115].IN1
denominator[20] => sel[147].IN1
denominator[20] => sel[179].IN1
denominator[20] => sel[211].IN1
denominator[20] => sel[243].IN1
denominator[20] => sel[275].IN1
denominator[20] => sel[307].IN1
denominator[20] => sel[339].IN1
denominator[20] => sel[371].IN1
denominator[20] => sel[403].IN1
denominator[20] => sel[435].IN1
denominator[20] => sel[467].IN1
denominator[20] => sel[499].IN1
denominator[20] => sel[531].IN1
denominator[20] => sel[563].IN1
denominator[20] => sel[595].IN1
denominator[20] => sel[627].IN1
denominator[20] => sel[659].IN1
denominator[20] => op_14.IN4
denominator[20] => sel[691].IN1
denominator[20] => op_15.IN6
denominator[20] => sel[723].IN1
denominator[20] => op_16.IN8
denominator[20] => sel[755].IN1
denominator[20] => op_17.IN10
denominator[20] => sel[787].IN1
denominator[20] => op_18.IN12
denominator[20] => sel[819].IN1
denominator[20] => op_19.IN14
denominator[20] => sel[851].IN1
denominator[20] => op_20.IN16
denominator[20] => sel[883].IN1
denominator[20] => op_21.IN18
denominator[20] => sel[915].IN1
denominator[20] => op_22.IN20
denominator[20] => sel[947].IN1
denominator[20] => op_23.IN22
denominator[20] => sel[979].IN1
denominator[20] => op_25.IN24
denominator[20] => sel[1011].IN1
denominator[20] => op_26.IN26
denominator[20] => sel[1043].IN1
denominator[20] => op_27.IN28
denominator[20] => sel[1075].IN1
denominator[20] => op_28.IN28
denominator[20] => sel[1107].IN1
denominator[20] => op_29.IN28
denominator[20] => sel[1139].IN1
denominator[20] => op_30.IN28
denominator[20] => sel[1171].IN1
denominator[20] => op_31.IN28
denominator[20] => sel[1203].IN1
denominator[20] => op_32.IN28
denominator[20] => sel[1235].IN1
denominator[20] => op_33.IN28
denominator[20] => sel[1267].IN1
denominator[20] => op_34.IN28
denominator[20] => sel[1299].IN1
denominator[21] => sel[20].IN1
denominator[21] => sel[52].IN1
denominator[21] => sel[84].IN1
denominator[21] => sel[116].IN1
denominator[21] => sel[148].IN1
denominator[21] => sel[180].IN1
denominator[21] => sel[212].IN1
denominator[21] => sel[244].IN1
denominator[21] => sel[276].IN1
denominator[21] => sel[308].IN1
denominator[21] => sel[340].IN1
denominator[21] => sel[372].IN1
denominator[21] => sel[404].IN1
denominator[21] => sel[436].IN1
denominator[21] => sel[468].IN1
denominator[21] => sel[500].IN1
denominator[21] => sel[532].IN1
denominator[21] => sel[564].IN1
denominator[21] => sel[596].IN1
denominator[21] => sel[628].IN1
denominator[21] => sel[660].IN1
denominator[21] => sel[692].IN1
denominator[21] => op_15.IN4
denominator[21] => sel[724].IN1
denominator[21] => op_16.IN6
denominator[21] => sel[756].IN1
denominator[21] => op_17.IN8
denominator[21] => sel[788].IN1
denominator[21] => op_18.IN10
denominator[21] => sel[820].IN1
denominator[21] => op_19.IN12
denominator[21] => sel[852].IN1
denominator[21] => op_20.IN14
denominator[21] => sel[884].IN1
denominator[21] => op_21.IN16
denominator[21] => sel[916].IN1
denominator[21] => op_22.IN18
denominator[21] => sel[948].IN1
denominator[21] => op_23.IN20
denominator[21] => sel[980].IN1
denominator[21] => op_25.IN22
denominator[21] => sel[1012].IN1
denominator[21] => op_26.IN24
denominator[21] => sel[1044].IN1
denominator[21] => op_27.IN26
denominator[21] => sel[1076].IN1
denominator[21] => op_28.IN26
denominator[21] => sel[1108].IN1
denominator[21] => op_29.IN26
denominator[21] => sel[1140].IN1
denominator[21] => op_30.IN26
denominator[21] => sel[1172].IN1
denominator[21] => op_31.IN26
denominator[21] => sel[1204].IN1
denominator[21] => op_32.IN26
denominator[21] => sel[1236].IN1
denominator[21] => op_33.IN26
denominator[21] => sel[1268].IN1
denominator[21] => op_34.IN26
denominator[21] => sel[1300].IN1
denominator[22] => sel[21].IN1
denominator[22] => sel[53].IN1
denominator[22] => sel[85].IN1
denominator[22] => sel[117].IN1
denominator[22] => sel[149].IN1
denominator[22] => sel[181].IN1
denominator[22] => sel[213].IN1
denominator[22] => sel[245].IN1
denominator[22] => sel[277].IN1
denominator[22] => sel[309].IN1
denominator[22] => sel[341].IN1
denominator[22] => sel[373].IN1
denominator[22] => sel[405].IN1
denominator[22] => sel[437].IN1
denominator[22] => sel[469].IN1
denominator[22] => sel[501].IN1
denominator[22] => sel[533].IN1
denominator[22] => sel[565].IN1
denominator[22] => sel[597].IN1
denominator[22] => sel[629].IN1
denominator[22] => sel[661].IN1
denominator[22] => sel[693].IN1
denominator[22] => sel[725].IN1
denominator[22] => op_16.IN4
denominator[22] => sel[757].IN1
denominator[22] => op_17.IN6
denominator[22] => sel[789].IN1
denominator[22] => op_18.IN8
denominator[22] => sel[821].IN1
denominator[22] => op_19.IN10
denominator[22] => sel[853].IN1
denominator[22] => op_20.IN12
denominator[22] => sel[885].IN1
denominator[22] => op_21.IN14
denominator[22] => sel[917].IN1
denominator[22] => op_22.IN16
denominator[22] => sel[949].IN1
denominator[22] => op_23.IN18
denominator[22] => sel[981].IN1
denominator[22] => op_25.IN20
denominator[22] => sel[1013].IN1
denominator[22] => op_26.IN22
denominator[22] => sel[1045].IN1
denominator[22] => op_27.IN24
denominator[22] => sel[1077].IN1
denominator[22] => op_28.IN24
denominator[22] => sel[1109].IN1
denominator[22] => op_29.IN24
denominator[22] => sel[1141].IN1
denominator[22] => op_30.IN24
denominator[22] => sel[1173].IN1
denominator[22] => op_31.IN24
denominator[22] => sel[1205].IN1
denominator[22] => op_32.IN24
denominator[22] => sel[1237].IN1
denominator[22] => op_33.IN24
denominator[22] => sel[1269].IN1
denominator[22] => op_34.IN24
denominator[22] => sel[1301].IN1
denominator[23] => sel[22].IN1
denominator[23] => sel[54].IN1
denominator[23] => sel[86].IN1
denominator[23] => sel[118].IN1
denominator[23] => sel[150].IN1
denominator[23] => sel[182].IN1
denominator[23] => sel[214].IN1
denominator[23] => sel[246].IN1
denominator[23] => sel[278].IN1
denominator[23] => sel[310].IN1
denominator[23] => sel[342].IN1
denominator[23] => sel[374].IN1
denominator[23] => sel[406].IN1
denominator[23] => sel[438].IN1
denominator[23] => sel[470].IN1
denominator[23] => sel[502].IN1
denominator[23] => sel[534].IN1
denominator[23] => sel[566].IN1
denominator[23] => sel[598].IN1
denominator[23] => sel[630].IN1
denominator[23] => sel[662].IN1
denominator[23] => sel[694].IN1
denominator[23] => sel[726].IN1
denominator[23] => sel[758].IN1
denominator[23] => op_17.IN4
denominator[23] => sel[790].IN1
denominator[23] => op_18.IN6
denominator[23] => sel[822].IN1
denominator[23] => op_19.IN8
denominator[23] => sel[854].IN1
denominator[23] => op_20.IN10
denominator[23] => sel[886].IN1
denominator[23] => op_21.IN12
denominator[23] => sel[918].IN1
denominator[23] => op_22.IN14
denominator[23] => sel[950].IN1
denominator[23] => op_23.IN16
denominator[23] => sel[982].IN1
denominator[23] => op_25.IN18
denominator[23] => sel[1014].IN1
denominator[23] => op_26.IN20
denominator[23] => sel[1046].IN1
denominator[23] => op_27.IN22
denominator[23] => sel[1078].IN1
denominator[23] => op_28.IN22
denominator[23] => sel[1110].IN1
denominator[23] => op_29.IN22
denominator[23] => sel[1142].IN1
denominator[23] => op_30.IN22
denominator[23] => sel[1174].IN1
denominator[23] => op_31.IN22
denominator[23] => sel[1206].IN1
denominator[23] => op_32.IN22
denominator[23] => sel[1238].IN1
denominator[23] => op_33.IN22
denominator[23] => sel[1270].IN1
denominator[23] => op_34.IN22
denominator[23] => sel[1302].IN1
denominator[24] => sel[23].IN1
denominator[24] => sel[55].IN1
denominator[24] => sel[87].IN1
denominator[24] => sel[119].IN1
denominator[24] => sel[151].IN1
denominator[24] => sel[183].IN1
denominator[24] => sel[215].IN1
denominator[24] => sel[247].IN1
denominator[24] => sel[279].IN1
denominator[24] => sel[311].IN1
denominator[24] => sel[343].IN1
denominator[24] => sel[375].IN1
denominator[24] => sel[407].IN1
denominator[24] => sel[439].IN1
denominator[24] => sel[471].IN1
denominator[24] => sel[503].IN1
denominator[24] => sel[535].IN1
denominator[24] => sel[567].IN1
denominator[24] => sel[599].IN1
denominator[24] => sel[631].IN1
denominator[24] => sel[663].IN1
denominator[24] => sel[695].IN1
denominator[24] => sel[727].IN1
denominator[24] => sel[759].IN1
denominator[24] => sel[791].IN1
denominator[24] => op_18.IN4
denominator[24] => sel[823].IN1
denominator[24] => op_19.IN6
denominator[24] => sel[855].IN1
denominator[24] => op_20.IN8
denominator[24] => sel[887].IN1
denominator[24] => op_21.IN10
denominator[24] => sel[919].IN1
denominator[24] => op_22.IN12
denominator[24] => sel[951].IN1
denominator[24] => op_23.IN14
denominator[24] => sel[983].IN1
denominator[24] => op_25.IN16
denominator[24] => sel[1015].IN1
denominator[24] => op_26.IN18
denominator[24] => sel[1047].IN1
denominator[24] => op_27.IN20
denominator[24] => sel[1079].IN1
denominator[24] => op_28.IN20
denominator[24] => sel[1111].IN1
denominator[24] => op_29.IN20
denominator[24] => sel[1143].IN1
denominator[24] => op_30.IN20
denominator[24] => sel[1175].IN1
denominator[24] => op_31.IN20
denominator[24] => sel[1207].IN1
denominator[24] => op_32.IN20
denominator[24] => sel[1239].IN1
denominator[24] => op_33.IN20
denominator[24] => sel[1271].IN1
denominator[24] => op_34.IN20
denominator[24] => sel[1303].IN1
denominator[25] => sel[24].IN1
denominator[25] => sel[56].IN1
denominator[25] => sel[88].IN1
denominator[25] => sel[120].IN1
denominator[25] => sel[152].IN1
denominator[25] => sel[184].IN1
denominator[25] => sel[216].IN1
denominator[25] => sel[248].IN1
denominator[25] => sel[280].IN1
denominator[25] => sel[312].IN1
denominator[25] => sel[344].IN1
denominator[25] => sel[376].IN1
denominator[25] => sel[408].IN1
denominator[25] => sel[440].IN1
denominator[25] => sel[472].IN1
denominator[25] => sel[504].IN1
denominator[25] => sel[536].IN1
denominator[25] => sel[568].IN1
denominator[25] => sel[600].IN1
denominator[25] => sel[632].IN1
denominator[25] => sel[664].IN1
denominator[25] => sel[696].IN1
denominator[25] => sel[728].IN1
denominator[25] => sel[760].IN1
denominator[25] => sel[792].IN1
denominator[25] => sel[824].IN1
denominator[25] => op_19.IN4
denominator[25] => sel[856].IN1
denominator[25] => op_20.IN6
denominator[25] => sel[888].IN1
denominator[25] => op_21.IN8
denominator[25] => sel[920].IN1
denominator[25] => op_22.IN10
denominator[25] => sel[952].IN1
denominator[25] => op_23.IN12
denominator[25] => sel[984].IN1
denominator[25] => op_25.IN14
denominator[25] => sel[1016].IN1
denominator[25] => op_26.IN16
denominator[25] => sel[1048].IN1
denominator[25] => op_27.IN18
denominator[25] => sel[1080].IN1
denominator[25] => op_28.IN18
denominator[25] => sel[1112].IN1
denominator[25] => op_29.IN18
denominator[25] => sel[1144].IN1
denominator[25] => op_30.IN18
denominator[25] => sel[1176].IN1
denominator[25] => op_31.IN18
denominator[25] => sel[1208].IN1
denominator[25] => op_32.IN18
denominator[25] => sel[1240].IN1
denominator[25] => op_33.IN18
denominator[25] => sel[1272].IN1
denominator[25] => op_34.IN18
denominator[25] => sel[1304].IN1
denominator[26] => sel[25].IN1
denominator[26] => sel[57].IN1
denominator[26] => sel[89].IN1
denominator[26] => sel[121].IN1
denominator[26] => sel[153].IN1
denominator[26] => sel[185].IN1
denominator[26] => sel[217].IN1
denominator[26] => sel[249].IN1
denominator[26] => sel[281].IN1
denominator[26] => sel[313].IN1
denominator[26] => sel[345].IN1
denominator[26] => sel[377].IN1
denominator[26] => sel[409].IN1
denominator[26] => sel[441].IN1
denominator[26] => sel[473].IN1
denominator[26] => sel[505].IN1
denominator[26] => sel[537].IN1
denominator[26] => sel[569].IN1
denominator[26] => sel[601].IN1
denominator[26] => sel[633].IN1
denominator[26] => sel[665].IN1
denominator[26] => sel[697].IN1
denominator[26] => sel[729].IN1
denominator[26] => sel[761].IN1
denominator[26] => sel[793].IN1
denominator[26] => sel[825].IN1
denominator[26] => sel[857].IN1
denominator[26] => op_20.IN4
denominator[26] => sel[889].IN1
denominator[26] => op_21.IN6
denominator[26] => sel[921].IN1
denominator[26] => op_22.IN8
denominator[26] => sel[953].IN1
denominator[26] => op_23.IN10
denominator[26] => sel[985].IN1
denominator[26] => op_25.IN12
denominator[26] => sel[1017].IN1
denominator[26] => op_26.IN14
denominator[26] => sel[1049].IN1
denominator[26] => op_27.IN16
denominator[26] => sel[1081].IN1
denominator[26] => op_28.IN16
denominator[26] => sel[1113].IN1
denominator[26] => op_29.IN16
denominator[26] => sel[1145].IN1
denominator[26] => op_30.IN16
denominator[26] => sel[1177].IN1
denominator[26] => op_31.IN16
denominator[26] => sel[1209].IN1
denominator[26] => op_32.IN16
denominator[26] => sel[1241].IN1
denominator[26] => op_33.IN16
denominator[26] => sel[1273].IN1
denominator[26] => op_34.IN16
denominator[26] => sel[1305].IN1
denominator[27] => sel[26].IN1
denominator[27] => sel[58].IN1
denominator[27] => sel[90].IN1
denominator[27] => sel[122].IN1
denominator[27] => sel[154].IN1
denominator[27] => sel[186].IN1
denominator[27] => sel[218].IN1
denominator[27] => sel[250].IN1
denominator[27] => sel[282].IN1
denominator[27] => sel[314].IN1
denominator[27] => sel[346].IN1
denominator[27] => sel[378].IN1
denominator[27] => sel[410].IN1
denominator[27] => sel[442].IN1
denominator[27] => sel[474].IN1
denominator[27] => sel[506].IN1
denominator[27] => sel[538].IN1
denominator[27] => sel[570].IN1
denominator[27] => sel[602].IN1
denominator[27] => sel[634].IN1
denominator[27] => sel[666].IN1
denominator[27] => sel[698].IN1
denominator[27] => sel[730].IN1
denominator[27] => sel[762].IN1
denominator[27] => sel[794].IN1
denominator[27] => sel[826].IN1
denominator[27] => sel[858].IN1
denominator[27] => sel[890].IN1
denominator[27] => op_21.IN4
denominator[27] => sel[922].IN1
denominator[27] => op_22.IN6
denominator[27] => sel[954].IN1
denominator[27] => op_23.IN8
denominator[27] => sel[986].IN1
denominator[27] => op_25.IN10
denominator[27] => sel[1018].IN1
denominator[27] => op_26.IN12
denominator[27] => sel[1050].IN1
denominator[27] => op_27.IN14
denominator[27] => sel[1082].IN1
denominator[27] => op_28.IN14
denominator[27] => sel[1114].IN1
denominator[27] => op_29.IN14
denominator[27] => sel[1146].IN1
denominator[27] => op_30.IN14
denominator[27] => sel[1178].IN1
denominator[27] => op_31.IN14
denominator[27] => sel[1210].IN1
denominator[27] => op_32.IN14
denominator[27] => sel[1242].IN1
denominator[27] => op_33.IN14
denominator[27] => sel[1274].IN1
denominator[27] => op_34.IN14
denominator[27] => sel[1306].IN1
denominator[28] => sel[27].IN1
denominator[28] => sel[59].IN1
denominator[28] => sel[91].IN1
denominator[28] => sel[123].IN1
denominator[28] => sel[155].IN1
denominator[28] => sel[187].IN1
denominator[28] => sel[219].IN1
denominator[28] => sel[251].IN1
denominator[28] => sel[283].IN1
denominator[28] => sel[315].IN1
denominator[28] => sel[347].IN1
denominator[28] => sel[379].IN1
denominator[28] => sel[411].IN1
denominator[28] => sel[443].IN1
denominator[28] => sel[475].IN1
denominator[28] => sel[507].IN1
denominator[28] => sel[539].IN1
denominator[28] => sel[571].IN1
denominator[28] => sel[603].IN1
denominator[28] => sel[635].IN1
denominator[28] => sel[667].IN1
denominator[28] => sel[699].IN1
denominator[28] => sel[731].IN1
denominator[28] => sel[763].IN1
denominator[28] => sel[795].IN1
denominator[28] => sel[827].IN1
denominator[28] => sel[859].IN1
denominator[28] => sel[891].IN1
denominator[28] => sel[923].IN1
denominator[28] => op_22.IN4
denominator[28] => sel[955].IN1
denominator[28] => op_23.IN6
denominator[28] => sel[987].IN1
denominator[28] => op_25.IN8
denominator[28] => sel[1019].IN1
denominator[28] => op_26.IN10
denominator[28] => sel[1051].IN1
denominator[28] => op_27.IN12
denominator[28] => sel[1083].IN1
denominator[28] => op_28.IN12
denominator[28] => sel[1115].IN1
denominator[28] => op_29.IN12
denominator[28] => sel[1147].IN1
denominator[28] => op_30.IN12
denominator[28] => sel[1179].IN1
denominator[28] => op_31.IN12
denominator[28] => sel[1211].IN1
denominator[28] => op_32.IN12
denominator[28] => sel[1243].IN1
denominator[28] => op_33.IN12
denominator[28] => sel[1275].IN1
denominator[28] => op_34.IN12
denominator[28] => sel[1307].IN1
denominator[29] => sel[28].IN1
denominator[29] => sel[60].IN1
denominator[29] => sel[92].IN1
denominator[29] => sel[124].IN1
denominator[29] => sel[156].IN1
denominator[29] => sel[188].IN1
denominator[29] => sel[220].IN1
denominator[29] => sel[252].IN1
denominator[29] => sel[284].IN1
denominator[29] => sel[316].IN1
denominator[29] => sel[348].IN1
denominator[29] => sel[380].IN1
denominator[29] => sel[412].IN1
denominator[29] => sel[444].IN1
denominator[29] => sel[476].IN1
denominator[29] => sel[508].IN1
denominator[29] => sel[540].IN1
denominator[29] => sel[572].IN1
denominator[29] => sel[604].IN1
denominator[29] => sel[636].IN1
denominator[29] => sel[668].IN1
denominator[29] => sel[700].IN1
denominator[29] => sel[732].IN1
denominator[29] => sel[764].IN1
denominator[29] => sel[796].IN1
denominator[29] => sel[828].IN1
denominator[29] => sel[860].IN1
denominator[29] => sel[892].IN1
denominator[29] => sel[924].IN1
denominator[29] => sel[956].IN1
denominator[29] => op_23.IN4
denominator[29] => sel[988].IN1
denominator[29] => op_25.IN6
denominator[29] => sel[1020].IN1
denominator[29] => op_26.IN8
denominator[29] => sel[1052].IN1
denominator[29] => op_27.IN10
denominator[29] => sel[1084].IN1
denominator[29] => op_28.IN10
denominator[29] => sel[1116].IN1
denominator[29] => op_29.IN10
denominator[29] => sel[1148].IN1
denominator[29] => op_30.IN10
denominator[29] => sel[1180].IN1
denominator[29] => op_31.IN10
denominator[29] => sel[1212].IN1
denominator[29] => op_32.IN10
denominator[29] => sel[1244].IN1
denominator[29] => op_33.IN10
denominator[29] => sel[1276].IN1
denominator[29] => op_34.IN10
denominator[29] => sel[1308].IN1
denominator[30] => sel[29].IN1
denominator[30] => sel[61].IN1
denominator[30] => sel[93].IN1
denominator[30] => sel[125].IN1
denominator[30] => sel[157].IN1
denominator[30] => sel[189].IN1
denominator[30] => sel[221].IN1
denominator[30] => sel[253].IN1
denominator[30] => sel[285].IN1
denominator[30] => sel[317].IN1
denominator[30] => sel[349].IN1
denominator[30] => sel[381].IN1
denominator[30] => sel[413].IN1
denominator[30] => sel[445].IN1
denominator[30] => sel[477].IN1
denominator[30] => sel[509].IN1
denominator[30] => sel[541].IN1
denominator[30] => sel[573].IN1
denominator[30] => sel[605].IN1
denominator[30] => sel[637].IN1
denominator[30] => sel[669].IN1
denominator[30] => sel[701].IN1
denominator[30] => sel[733].IN1
denominator[30] => sel[765].IN1
denominator[30] => sel[797].IN1
denominator[30] => sel[829].IN1
denominator[30] => sel[861].IN1
denominator[30] => sel[893].IN1
denominator[30] => sel[925].IN1
denominator[30] => sel[957].IN1
denominator[30] => sel[989].IN1
denominator[30] => op_25.IN4
denominator[30] => sel[1021].IN1
denominator[30] => op_26.IN6
denominator[30] => sel[1053].IN1
denominator[30] => op_27.IN8
denominator[30] => sel[1085].IN1
denominator[30] => op_28.IN8
denominator[30] => sel[1117].IN1
denominator[30] => op_29.IN8
denominator[30] => sel[1149].IN1
denominator[30] => op_30.IN8
denominator[30] => sel[1181].IN1
denominator[30] => op_31.IN8
denominator[30] => sel[1213].IN1
denominator[30] => op_32.IN8
denominator[30] => sel[1245].IN1
denominator[30] => op_33.IN8
denominator[30] => sel[1277].IN1
denominator[30] => op_34.IN8
denominator[30] => sel[1309].IN1
denominator[31] => sel[30].IN1
denominator[31] => sel[62].IN1
denominator[31] => sel[94].IN1
denominator[31] => sel[126].IN1
denominator[31] => sel[158].IN1
denominator[31] => sel[190].IN1
denominator[31] => sel[222].IN1
denominator[31] => sel[254].IN1
denominator[31] => sel[286].IN1
denominator[31] => sel[318].IN1
denominator[31] => sel[350].IN1
denominator[31] => sel[382].IN1
denominator[31] => sel[414].IN1
denominator[31] => sel[446].IN1
denominator[31] => sel[478].IN1
denominator[31] => sel[510].IN1
denominator[31] => sel[542].IN1
denominator[31] => sel[574].IN1
denominator[31] => sel[606].IN1
denominator[31] => sel[638].IN1
denominator[31] => sel[670].IN1
denominator[31] => sel[702].IN1
denominator[31] => sel[734].IN1
denominator[31] => sel[766].IN1
denominator[31] => sel[798].IN1
denominator[31] => sel[830].IN1
denominator[31] => sel[862].IN1
denominator[31] => sel[894].IN1
denominator[31] => sel[926].IN1
denominator[31] => sel[958].IN1
denominator[31] => sel[990].IN1
denominator[31] => sel[1022].IN1
denominator[31] => op_26.IN4
denominator[31] => sel[1054].IN1
denominator[31] => op_27.IN6
denominator[31] => sel[1086].IN1
denominator[31] => op_28.IN6
denominator[31] => sel[1118].IN1
denominator[31] => op_29.IN6
denominator[31] => sel[1150].IN1
denominator[31] => op_30.IN6
denominator[31] => sel[1182].IN1
denominator[31] => op_31.IN6
denominator[31] => sel[1214].IN1
denominator[31] => op_32.IN6
denominator[31] => sel[1246].IN1
denominator[31] => op_33.IN6
denominator[31] => sel[1278].IN1
denominator[31] => op_34.IN6
denominator[31] => sel[1310].IN1
numerator[0] => StageOut[1287].IN0
numerator[0] => op_34.IN67
numerator[1] => StageOut[1254].IN0
numerator[1] => op_33.IN67
numerator[2] => StageOut[1221].IN0
numerator[2] => op_32.IN67
numerator[3] => StageOut[1188].IN0
numerator[3] => op_31.IN67
numerator[4] => StageOut[1155].IN0
numerator[4] => op_30.IN67
numerator[5] => StageOut[1122].IN0
numerator[5] => op_29.IN67
numerator[6] => StageOut[1089].IN0
numerator[6] => op_28.IN67
numerator[7] => StageOut[1056].IN0
numerator[7] => op_27.IN67
numerator[8] => StageOut[1023].IN0
numerator[8] => op_26.IN65
numerator[9] => StageOut[990].IN0
numerator[9] => op_25.IN63
numerator[10] => StageOut[957].IN0
numerator[10] => op_23.IN61
numerator[11] => StageOut[924].IN0
numerator[11] => op_22.IN59
numerator[12] => StageOut[891].IN0
numerator[12] => op_21.IN57
numerator[13] => StageOut[858].IN0
numerator[13] => op_20.IN55
numerator[14] => StageOut[825].IN0
numerator[14] => op_19.IN53
numerator[15] => StageOut[792].IN0
numerator[15] => op_18.IN51
numerator[16] => StageOut[759].IN0
numerator[16] => op_17.IN49
numerator[17] => StageOut[726].IN0
numerator[17] => op_16.IN47
numerator[18] => StageOut[693].IN0
numerator[18] => op_15.IN45
numerator[19] => StageOut[660].IN0
numerator[19] => op_14.IN43
numerator[20] => StageOut[627].IN0
numerator[20] => op_12.IN41
numerator[21] => StageOut[594].IN0
numerator[21] => op_11.IN39
numerator[22] => StageOut[561].IN0
numerator[22] => op_10.IN37
numerator[23] => StageOut[528].IN0
numerator[23] => op_9.IN35
numerator[24] => StageOut[495].IN0
numerator[24] => op_8.IN33
numerator[25] => StageOut[462].IN0
numerator[25] => op_7.IN31
numerator[26] => StageOut[429].IN0
numerator[26] => op_6.IN29
numerator[27] => StageOut[396].IN0
numerator[27] => op_5.IN27
numerator[28] => StageOut[363].IN0
numerator[28] => op_4.IN25
numerator[29] => StageOut[330].IN0
numerator[29] => op_3.IN23
numerator[30] => StageOut[297].IN0
numerator[30] => op_40.IN21
numerator[31] => StageOut[264].IN0
numerator[31] => op_39.IN19
numerator[32] => StageOut[231].IN0
numerator[32] => op_38.IN17
numerator[33] => StageOut[198].IN0
numerator[33] => op_37.IN15
numerator[34] => StageOut[165].IN0
numerator[34] => op_36.IN13
numerator[35] => StageOut[132].IN0
numerator[35] => op_35.IN11
numerator[36] => StageOut[99].IN0
numerator[36] => op_24.IN9
numerator[37] => StageOut[66].IN0
numerator[37] => op_13.IN7
numerator[38] => StageOut[33].IN0
numerator[38] => op_2.IN5
numerator[39] => StageOut[0].IN0
numerator[39] => op_1.IN3
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= quotient_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= quotient_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= quotient_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= quotient_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= quotient_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= quotient_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= quotient_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= quotient_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= quotient_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= quotient_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= quotient_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= quotient_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= quotient_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= quotient_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= quotient_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= quotient_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= quotient_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= quotient_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= quotient_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= quotient_tmp[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= quotient_tmp[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= quotient_tmp[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= quotient_tmp[31].DB_MAX_OUTPUT_PORT_TYPE
quotient[32] <= quotient_tmp[32].DB_MAX_OUTPUT_PORT_TYPE
quotient[33] <= quotient_tmp[33].DB_MAX_OUTPUT_PORT_TYPE
quotient[34] <= quotient_tmp[34].DB_MAX_OUTPUT_PORT_TYPE
quotient[35] <= quotient_tmp[35].DB_MAX_OUTPUT_PORT_TYPE
quotient[36] <= quotient_tmp[36].DB_MAX_OUTPUT_PORT_TYPE
quotient[37] <= quotient_tmp[37].DB_MAX_OUTPUT_PORT_TYPE
quotient[38] <= quotient_tmp[38].DB_MAX_OUTPUT_PORT_TYPE
quotient[39] <= quotient_tmp[39].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[1287].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[1288].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[1289].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[1290].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[1291].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[1292].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[1293].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[1294].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[1295].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[1296].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[1297].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[1298].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[1299].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[1300].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= StageOut[1301].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= StageOut[1302].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= StageOut[1303].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= StageOut[1304].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= StageOut[1305].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= StageOut[1306].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= StageOut[1307].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= StageOut[1308].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= StageOut[1309].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= StageOut[1310].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= StageOut[1311].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= StageOut[1312].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= StageOut[1313].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= StageOut[1314].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= StageOut[1315].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= StageOut[1316].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= StageOut[1317].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= StageOut[1318].DB_MAX_OUTPUT_PORT_TYPE


|vga_top|vga_control:vga_control
clk => clk.IN6
rst_n => add6[0].ACLR
rst_n => add6[1].ACLR
rst_n => add6[2].ACLR
rst_n => add6[3].ACLR
rst_n => add6[4].ACLR
rst_n => add6[5].ACLR
rst_n => add6[6].ACLR
rst_n => add6[7].ACLR
rst_n => add6[8].ACLR
rst_n => add6[9].ACLR
rst_n => add5[0].ACLR
rst_n => add5[1].ACLR
rst_n => add5[2].ACLR
rst_n => add5[3].ACLR
rst_n => add5[4].ACLR
rst_n => add5[5].ACLR
rst_n => add5[6].ACLR
rst_n => add5[7].ACLR
rst_n => add5[8].ACLR
rst_n => add5[9].ACLR
rst_n => add4[0].ACLR
rst_n => add4[1].ACLR
rst_n => add4[2].ACLR
rst_n => add4[3].ACLR
rst_n => add4[4].ACLR
rst_n => add4[5].ACLR
rst_n => add4[6].ACLR
rst_n => add4[7].ACLR
rst_n => add4[8].ACLR
rst_n => add4[9].ACLR
rst_n => add3[0].ACLR
rst_n => add3[1].ACLR
rst_n => add3[2].ACLR
rst_n => add3[3].ACLR
rst_n => add3[4].ACLR
rst_n => add3[5].ACLR
rst_n => add3[6].ACLR
rst_n => add3[7].ACLR
rst_n => add3[8].ACLR
rst_n => add3[9].ACLR
rst_n => add2[0].ACLR
rst_n => add2[1].ACLR
rst_n => add2[2].ACLR
rst_n => add2[3].ACLR
rst_n => add2[4].ACLR
rst_n => add2[5].ACLR
rst_n => add2[6].ACLR
rst_n => add2[7].ACLR
rst_n => add2[8].ACLR
rst_n => add2[9].ACLR
rst_n => add[0].ACLR
rst_n => add[1].ACLR
rst_n => add[2].ACLR
rst_n => add[3].ACLR
rst_n => add[4].ACLR
rst_n => add[5].ACLR
rst_n => add[6].ACLR
rst_n => add[7].ACLR
rst_n => add[8].ACLR
rst_n => add[9].ACLR
rst_n => b[0].ACLR
rst_n => b[1].ACLR
rst_n => b[2].ACLR
rst_n => b[3].ACLR
rst_n => b[4].ACLR
rst_n => b[5].ACLR
rst_n => b[6].ACLR
rst_n => b[7].ACLR
rst_n => g[0].ACLR
rst_n => g[1].ACLR
rst_n => g[2].ACLR
rst_n => g[3].ACLR
rst_n => g[4].ACLR
rst_n => g[5].ACLR
rst_n => g[6].ACLR
rst_n => g[7].ACLR
rst_n => r[0].ACLR
rst_n => r[1].ACLR
rst_n => r[2].ACLR
rst_n => r[3].ACLR
rst_n => r[4].ACLR
rst_n => r[5].ACLR
rst_n => r[6].ACLR
rst_n => r[7].ACLR
born_pinlv[0] => Div0.IN51
born_pinlv[0] => Div1.IN48
born_pinlv[0] => Div2.IN45
born_pinlv[0] => Div3.IN41
born_pinlv[0] => Div4.IN38
born_pinlv[0] => Div5.IN35
born_pinlv[0] => Mod9.IN35
born_pinlv[1] => Div0.IN50
born_pinlv[1] => Div1.IN47
born_pinlv[1] => Div2.IN44
born_pinlv[1] => Div3.IN40
born_pinlv[1] => Div4.IN37
born_pinlv[1] => Div5.IN34
born_pinlv[1] => Mod9.IN34
born_pinlv[2] => Div0.IN49
born_pinlv[2] => Div1.IN46
born_pinlv[2] => Div2.IN43
born_pinlv[2] => Div3.IN39
born_pinlv[2] => Div4.IN36
born_pinlv[2] => Div5.IN33
born_pinlv[2] => Mod9.IN33
born_pinlv[3] => Div0.IN48
born_pinlv[3] => Div1.IN45
born_pinlv[3] => Div2.IN42
born_pinlv[3] => Div3.IN38
born_pinlv[3] => Div4.IN35
born_pinlv[3] => Div5.IN32
born_pinlv[3] => Mod9.IN32
born_pinlv[4] => Div0.IN47
born_pinlv[4] => Div1.IN44
born_pinlv[4] => Div2.IN41
born_pinlv[4] => Div3.IN37
born_pinlv[4] => Div4.IN34
born_pinlv[4] => Div5.IN31
born_pinlv[4] => Mod9.IN31
born_pinlv[5] => Div0.IN46
born_pinlv[5] => Div1.IN43
born_pinlv[5] => Div2.IN40
born_pinlv[5] => Div3.IN36
born_pinlv[5] => Div4.IN33
born_pinlv[5] => Div5.IN30
born_pinlv[5] => Mod9.IN30
born_pinlv[6] => Div0.IN45
born_pinlv[6] => Div1.IN42
born_pinlv[6] => Div2.IN39
born_pinlv[6] => Div3.IN35
born_pinlv[6] => Div4.IN32
born_pinlv[6] => Div5.IN29
born_pinlv[6] => Mod9.IN29
born_pinlv[7] => Div0.IN44
born_pinlv[7] => Div1.IN41
born_pinlv[7] => Div2.IN38
born_pinlv[7] => Div3.IN34
born_pinlv[7] => Div4.IN31
born_pinlv[7] => Div5.IN28
born_pinlv[7] => Mod9.IN28
born_pinlv[8] => Div0.IN43
born_pinlv[8] => Div1.IN40
born_pinlv[8] => Div2.IN37
born_pinlv[8] => Div3.IN33
born_pinlv[8] => Div4.IN30
born_pinlv[8] => Div5.IN27
born_pinlv[8] => Mod9.IN27
born_pinlv[9] => Div0.IN42
born_pinlv[9] => Div1.IN39
born_pinlv[9] => Div2.IN36
born_pinlv[9] => Div3.IN32
born_pinlv[9] => Div4.IN29
born_pinlv[9] => Div5.IN26
born_pinlv[9] => Mod9.IN26
born_pinlv[10] => Div0.IN41
born_pinlv[10] => Div1.IN38
born_pinlv[10] => Div2.IN35
born_pinlv[10] => Div3.IN31
born_pinlv[10] => Div4.IN28
born_pinlv[10] => Div5.IN25
born_pinlv[10] => Mod9.IN25
born_pinlv[11] => Div0.IN40
born_pinlv[11] => Div1.IN37
born_pinlv[11] => Div2.IN34
born_pinlv[11] => Div3.IN30
born_pinlv[11] => Div4.IN27
born_pinlv[11] => Div5.IN24
born_pinlv[11] => Mod9.IN24
born_pinlv[12] => Div0.IN39
born_pinlv[12] => Div1.IN36
born_pinlv[12] => Div2.IN33
born_pinlv[12] => Div3.IN29
born_pinlv[12] => Div4.IN26
born_pinlv[12] => Div5.IN23
born_pinlv[12] => Mod9.IN23
born_pinlv[13] => Div0.IN38
born_pinlv[13] => Div1.IN35
born_pinlv[13] => Div2.IN32
born_pinlv[13] => Div3.IN28
born_pinlv[13] => Div4.IN25
born_pinlv[13] => Div5.IN22
born_pinlv[13] => Mod9.IN22
born_pinlv[14] => Div0.IN37
born_pinlv[14] => Div1.IN34
born_pinlv[14] => Div2.IN31
born_pinlv[14] => Div3.IN27
born_pinlv[14] => Div4.IN24
born_pinlv[14] => Div5.IN21
born_pinlv[14] => Mod9.IN21
born_pinlv[15] => Div0.IN36
born_pinlv[15] => Div1.IN33
born_pinlv[15] => Div2.IN30
born_pinlv[15] => Div3.IN26
born_pinlv[15] => Div4.IN23
born_pinlv[15] => Div5.IN20
born_pinlv[15] => Mod9.IN20
born_pinlv[16] => Div0.IN35
born_pinlv[16] => Div1.IN32
born_pinlv[16] => Div2.IN29
born_pinlv[16] => Div3.IN25
born_pinlv[16] => Div4.IN22
born_pinlv[16] => Div5.IN19
born_pinlv[16] => Mod9.IN19
born_pinlv[17] => Div0.IN34
born_pinlv[17] => Div1.IN31
born_pinlv[17] => Div2.IN28
born_pinlv[17] => Div3.IN24
born_pinlv[17] => Div4.IN21
born_pinlv[17] => Div5.IN18
born_pinlv[17] => Mod9.IN18
born_pinlv[18] => Div0.IN33
born_pinlv[18] => Div1.IN30
born_pinlv[18] => Div2.IN27
born_pinlv[18] => Div3.IN23
born_pinlv[18] => Div4.IN20
born_pinlv[18] => Div5.IN17
born_pinlv[18] => Mod9.IN17
born_pinlv[19] => Div0.IN32
born_pinlv[19] => Div1.IN29
born_pinlv[19] => Div2.IN26
born_pinlv[19] => Div3.IN22
born_pinlv[19] => Div4.IN19
born_pinlv[19] => Div5.IN16
born_pinlv[19] => Mod9.IN16
born_pinlv[20] => Div0.IN31
born_pinlv[20] => Div1.IN28
born_pinlv[20] => Div2.IN25
born_pinlv[20] => Div3.IN21
born_pinlv[20] => Div4.IN18
born_pinlv[20] => Div5.IN15
born_pinlv[20] => Mod9.IN15
born_pinlv[21] => Div0.IN30
born_pinlv[21] => Div1.IN27
born_pinlv[21] => Div2.IN24
born_pinlv[21] => Div3.IN20
born_pinlv[21] => Div4.IN17
born_pinlv[21] => Div5.IN14
born_pinlv[21] => Mod9.IN14
born_pinlv[22] => Div0.IN29
born_pinlv[22] => Div1.IN26
born_pinlv[22] => Div2.IN23
born_pinlv[22] => Div3.IN19
born_pinlv[22] => Div4.IN16
born_pinlv[22] => Div5.IN13
born_pinlv[22] => Mod9.IN13
born_pinlv[23] => Div0.IN28
born_pinlv[23] => Div1.IN25
born_pinlv[23] => Div2.IN22
born_pinlv[23] => Div3.IN18
born_pinlv[23] => Div4.IN15
born_pinlv[23] => Div5.IN12
born_pinlv[23] => Mod9.IN12
born_pinlv[24] => Div0.IN27
born_pinlv[24] => Div1.IN24
born_pinlv[24] => Div2.IN21
born_pinlv[24] => Div3.IN17
born_pinlv[24] => Div4.IN14
born_pinlv[24] => Div5.IN11
born_pinlv[24] => Mod9.IN11
born_pinlv[25] => Div0.IN26
born_pinlv[25] => Div1.IN23
born_pinlv[25] => Div2.IN20
born_pinlv[25] => Div3.IN16
born_pinlv[25] => Div4.IN13
born_pinlv[25] => Div5.IN10
born_pinlv[25] => Mod9.IN10
born_pinlv[26] => Div0.IN25
born_pinlv[26] => Div1.IN22
born_pinlv[26] => Div2.IN19
born_pinlv[26] => Div3.IN15
born_pinlv[26] => Div4.IN12
born_pinlv[26] => Div5.IN9
born_pinlv[26] => Mod9.IN9
born_pinlv[27] => Div0.IN24
born_pinlv[27] => Div1.IN21
born_pinlv[27] => Div2.IN18
born_pinlv[27] => Div3.IN14
born_pinlv[27] => Div4.IN11
born_pinlv[27] => Div5.IN8
born_pinlv[27] => Mod9.IN8
born_pinlv[28] => Div0.IN23
born_pinlv[28] => Div1.IN20
born_pinlv[28] => Div2.IN17
born_pinlv[28] => Div3.IN13
born_pinlv[28] => Div4.IN10
born_pinlv[28] => Div5.IN7
born_pinlv[28] => Mod9.IN7
born_pinlv[29] => Div0.IN22
born_pinlv[29] => Div1.IN19
born_pinlv[29] => Div2.IN16
born_pinlv[29] => Div3.IN12
born_pinlv[29] => Div4.IN9
born_pinlv[29] => Div5.IN6
born_pinlv[29] => Mod9.IN6
born_pinlv[30] => Div0.IN21
born_pinlv[30] => Div1.IN18
born_pinlv[30] => Div2.IN15
born_pinlv[30] => Div3.IN11
born_pinlv[30] => Div4.IN8
born_pinlv[30] => Div5.IN5
born_pinlv[30] => Mod9.IN5
born_pinlv[31] => Div0.IN20
born_pinlv[31] => Div1.IN17
born_pinlv[31] => Div2.IN14
born_pinlv[31] => Div3.IN10
born_pinlv[31] => Div4.IN7
born_pinlv[31] => Div5.IN4
born_pinlv[31] => Mod9.IN4
born_phase[0] => Div6.IN51
born_phase[0] => Div7.IN48
born_phase[0] => Div8.IN45
born_phase[0] => Div9.IN41
born_phase[0] => Div10.IN38
born_phase[0] => Div11.IN35
born_phase[0] => Mod15.IN35
born_phase[1] => Div6.IN50
born_phase[1] => Div7.IN47
born_phase[1] => Div8.IN44
born_phase[1] => Div9.IN40
born_phase[1] => Div10.IN37
born_phase[1] => Div11.IN34
born_phase[1] => Mod15.IN34
born_phase[2] => Div6.IN49
born_phase[2] => Div7.IN46
born_phase[2] => Div8.IN43
born_phase[2] => Div9.IN39
born_phase[2] => Div10.IN36
born_phase[2] => Div11.IN33
born_phase[2] => Mod15.IN33
born_phase[3] => Div6.IN48
born_phase[3] => Div7.IN45
born_phase[3] => Div8.IN42
born_phase[3] => Div9.IN38
born_phase[3] => Div10.IN35
born_phase[3] => Div11.IN32
born_phase[3] => Mod15.IN32
born_phase[4] => Div6.IN47
born_phase[4] => Div7.IN44
born_phase[4] => Div8.IN41
born_phase[4] => Div9.IN37
born_phase[4] => Div10.IN34
born_phase[4] => Div11.IN31
born_phase[4] => Mod15.IN31
born_phase[5] => Div6.IN46
born_phase[5] => Div7.IN43
born_phase[5] => Div8.IN40
born_phase[5] => Div9.IN36
born_phase[5] => Div10.IN33
born_phase[5] => Div11.IN30
born_phase[5] => Mod15.IN30
born_phase[6] => Div6.IN45
born_phase[6] => Div7.IN42
born_phase[6] => Div8.IN39
born_phase[6] => Div9.IN35
born_phase[6] => Div10.IN32
born_phase[6] => Div11.IN29
born_phase[6] => Mod15.IN29
born_phase[7] => Div6.IN44
born_phase[7] => Div7.IN41
born_phase[7] => Div8.IN38
born_phase[7] => Div9.IN34
born_phase[7] => Div10.IN31
born_phase[7] => Div11.IN28
born_phase[7] => Mod15.IN28
born_phase[8] => Div6.IN43
born_phase[8] => Div7.IN40
born_phase[8] => Div8.IN37
born_phase[8] => Div9.IN33
born_phase[8] => Div10.IN30
born_phase[8] => Div11.IN27
born_phase[8] => Mod15.IN27
born_phase[9] => Div6.IN42
born_phase[9] => Div7.IN39
born_phase[9] => Div8.IN36
born_phase[9] => Div9.IN32
born_phase[9] => Div10.IN29
born_phase[9] => Div11.IN26
born_phase[9] => Mod15.IN26
born_phase[10] => Div6.IN41
born_phase[10] => Div7.IN38
born_phase[10] => Div8.IN35
born_phase[10] => Div9.IN31
born_phase[10] => Div10.IN28
born_phase[10] => Div11.IN25
born_phase[10] => Mod15.IN25
born_phase[11] => Div6.IN40
born_phase[11] => Div7.IN37
born_phase[11] => Div8.IN34
born_phase[11] => Div9.IN30
born_phase[11] => Div10.IN27
born_phase[11] => Div11.IN24
born_phase[11] => Mod15.IN24
born_phase[12] => Div6.IN39
born_phase[12] => Div7.IN36
born_phase[12] => Div8.IN33
born_phase[12] => Div9.IN29
born_phase[12] => Div10.IN26
born_phase[12] => Div11.IN23
born_phase[12] => Mod15.IN23
born_phase[13] => Div6.IN38
born_phase[13] => Div7.IN35
born_phase[13] => Div8.IN32
born_phase[13] => Div9.IN28
born_phase[13] => Div10.IN25
born_phase[13] => Div11.IN22
born_phase[13] => Mod15.IN22
born_phase[14] => Div6.IN37
born_phase[14] => Div7.IN34
born_phase[14] => Div8.IN31
born_phase[14] => Div9.IN27
born_phase[14] => Div10.IN24
born_phase[14] => Div11.IN21
born_phase[14] => Mod15.IN21
born_phase[15] => Div6.IN36
born_phase[15] => Div7.IN33
born_phase[15] => Div8.IN30
born_phase[15] => Div9.IN26
born_phase[15] => Div10.IN23
born_phase[15] => Div11.IN20
born_phase[15] => Mod15.IN20
born_phase[16] => Div6.IN35
born_phase[16] => Div7.IN32
born_phase[16] => Div8.IN29
born_phase[16] => Div9.IN25
born_phase[16] => Div10.IN22
born_phase[16] => Div11.IN19
born_phase[16] => Mod15.IN19
born_phase[17] => Div6.IN34
born_phase[17] => Div7.IN31
born_phase[17] => Div8.IN28
born_phase[17] => Div9.IN24
born_phase[17] => Div10.IN21
born_phase[17] => Div11.IN18
born_phase[17] => Mod15.IN18
born_phase[18] => Div6.IN33
born_phase[18] => Div7.IN30
born_phase[18] => Div8.IN27
born_phase[18] => Div9.IN23
born_phase[18] => Div10.IN20
born_phase[18] => Div11.IN17
born_phase[18] => Mod15.IN17
born_phase[19] => Div6.IN32
born_phase[19] => Div7.IN29
born_phase[19] => Div8.IN26
born_phase[19] => Div9.IN22
born_phase[19] => Div10.IN19
born_phase[19] => Div11.IN16
born_phase[19] => Mod15.IN16
born_phase[20] => Div6.IN31
born_phase[20] => Div7.IN28
born_phase[20] => Div8.IN25
born_phase[20] => Div9.IN21
born_phase[20] => Div10.IN18
born_phase[20] => Div11.IN15
born_phase[20] => Mod15.IN15
born_phase[21] => Div6.IN30
born_phase[21] => Div7.IN27
born_phase[21] => Div8.IN24
born_phase[21] => Div9.IN20
born_phase[21] => Div10.IN17
born_phase[21] => Div11.IN14
born_phase[21] => Mod15.IN14
born_phase[22] => Div6.IN29
born_phase[22] => Div7.IN26
born_phase[22] => Div8.IN23
born_phase[22] => Div9.IN19
born_phase[22] => Div10.IN16
born_phase[22] => Div11.IN13
born_phase[22] => Mod15.IN13
born_phase[23] => Div6.IN28
born_phase[23] => Div7.IN25
born_phase[23] => Div8.IN22
born_phase[23] => Div9.IN18
born_phase[23] => Div10.IN15
born_phase[23] => Div11.IN12
born_phase[23] => Mod15.IN12
born_phase[24] => Div6.IN27
born_phase[24] => Div7.IN24
born_phase[24] => Div8.IN21
born_phase[24] => Div9.IN17
born_phase[24] => Div10.IN14
born_phase[24] => Div11.IN11
born_phase[24] => Mod15.IN11
born_phase[25] => Div6.IN26
born_phase[25] => Div7.IN23
born_phase[25] => Div8.IN20
born_phase[25] => Div9.IN16
born_phase[25] => Div10.IN13
born_phase[25] => Div11.IN10
born_phase[25] => Mod15.IN10
born_phase[26] => Div6.IN25
born_phase[26] => Div7.IN22
born_phase[26] => Div8.IN19
born_phase[26] => Div9.IN15
born_phase[26] => Div10.IN12
born_phase[26] => Div11.IN9
born_phase[26] => Mod15.IN9
born_phase[27] => Div6.IN24
born_phase[27] => Div7.IN21
born_phase[27] => Div8.IN18
born_phase[27] => Div9.IN14
born_phase[27] => Div10.IN11
born_phase[27] => Div11.IN8
born_phase[27] => Mod15.IN8
born_phase[28] => Div6.IN23
born_phase[28] => Div7.IN20
born_phase[28] => Div8.IN17
born_phase[28] => Div9.IN13
born_phase[28] => Div10.IN10
born_phase[28] => Div11.IN7
born_phase[28] => Mod15.IN7
born_phase[29] => Div6.IN22
born_phase[29] => Div7.IN19
born_phase[29] => Div8.IN16
born_phase[29] => Div9.IN12
born_phase[29] => Div10.IN9
born_phase[29] => Div11.IN6
born_phase[29] => Mod15.IN6
born_phase[30] => Div6.IN21
born_phase[30] => Div7.IN18
born_phase[30] => Div8.IN15
born_phase[30] => Div9.IN11
born_phase[30] => Div10.IN8
born_phase[30] => Div11.IN5
born_phase[30] => Mod15.IN5
born_phase[31] => Div6.IN20
born_phase[31] => Div7.IN17
born_phase[31] => Div8.IN14
born_phase[31] => Div9.IN10
born_phase[31] => Div10.IN7
born_phase[31] => Div11.IN4
born_phase[31] => Mod15.IN4
pinlv[0] => Div12.IN51
pinlv[0] => Div13.IN48
pinlv[0] => Div14.IN45
pinlv[0] => Div15.IN41
pinlv[0] => Div16.IN38
pinlv[0] => Div17.IN35
pinlv[0] => Mod21.IN35
pinlv[1] => Div12.IN50
pinlv[1] => Div13.IN47
pinlv[1] => Div14.IN44
pinlv[1] => Div15.IN40
pinlv[1] => Div16.IN37
pinlv[1] => Div17.IN34
pinlv[1] => Mod21.IN34
pinlv[2] => Div12.IN49
pinlv[2] => Div13.IN46
pinlv[2] => Div14.IN43
pinlv[2] => Div15.IN39
pinlv[2] => Div16.IN36
pinlv[2] => Div17.IN33
pinlv[2] => Mod21.IN33
pinlv[3] => Div12.IN48
pinlv[3] => Div13.IN45
pinlv[3] => Div14.IN42
pinlv[3] => Div15.IN38
pinlv[3] => Div16.IN35
pinlv[3] => Div17.IN32
pinlv[3] => Mod21.IN32
pinlv[4] => Div12.IN47
pinlv[4] => Div13.IN44
pinlv[4] => Div14.IN41
pinlv[4] => Div15.IN37
pinlv[4] => Div16.IN34
pinlv[4] => Div17.IN31
pinlv[4] => Mod21.IN31
pinlv[5] => Div12.IN46
pinlv[5] => Div13.IN43
pinlv[5] => Div14.IN40
pinlv[5] => Div15.IN36
pinlv[5] => Div16.IN33
pinlv[5] => Div17.IN30
pinlv[5] => Mod21.IN30
pinlv[6] => Div12.IN45
pinlv[6] => Div13.IN42
pinlv[6] => Div14.IN39
pinlv[6] => Div15.IN35
pinlv[6] => Div16.IN32
pinlv[6] => Div17.IN29
pinlv[6] => Mod21.IN29
pinlv[7] => Div12.IN44
pinlv[7] => Div13.IN41
pinlv[7] => Div14.IN38
pinlv[7] => Div15.IN34
pinlv[7] => Div16.IN31
pinlv[7] => Div17.IN28
pinlv[7] => Mod21.IN28
pinlv[8] => Div12.IN43
pinlv[8] => Div13.IN40
pinlv[8] => Div14.IN37
pinlv[8] => Div15.IN33
pinlv[8] => Div16.IN30
pinlv[8] => Div17.IN27
pinlv[8] => Mod21.IN27
pinlv[9] => Div12.IN42
pinlv[9] => Div13.IN39
pinlv[9] => Div14.IN36
pinlv[9] => Div15.IN32
pinlv[9] => Div16.IN29
pinlv[9] => Div17.IN26
pinlv[9] => Mod21.IN26
pinlv[10] => Div12.IN41
pinlv[10] => Div13.IN38
pinlv[10] => Div14.IN35
pinlv[10] => Div15.IN31
pinlv[10] => Div16.IN28
pinlv[10] => Div17.IN25
pinlv[10] => Mod21.IN25
pinlv[11] => Div12.IN40
pinlv[11] => Div13.IN37
pinlv[11] => Div14.IN34
pinlv[11] => Div15.IN30
pinlv[11] => Div16.IN27
pinlv[11] => Div17.IN24
pinlv[11] => Mod21.IN24
pinlv[12] => Div12.IN39
pinlv[12] => Div13.IN36
pinlv[12] => Div14.IN33
pinlv[12] => Div15.IN29
pinlv[12] => Div16.IN26
pinlv[12] => Div17.IN23
pinlv[12] => Mod21.IN23
pinlv[13] => Div12.IN38
pinlv[13] => Div13.IN35
pinlv[13] => Div14.IN32
pinlv[13] => Div15.IN28
pinlv[13] => Div16.IN25
pinlv[13] => Div17.IN22
pinlv[13] => Mod21.IN22
pinlv[14] => Div12.IN37
pinlv[14] => Div13.IN34
pinlv[14] => Div14.IN31
pinlv[14] => Div15.IN27
pinlv[14] => Div16.IN24
pinlv[14] => Div17.IN21
pinlv[14] => Mod21.IN21
pinlv[15] => Div12.IN36
pinlv[15] => Div13.IN33
pinlv[15] => Div14.IN30
pinlv[15] => Div15.IN26
pinlv[15] => Div16.IN23
pinlv[15] => Div17.IN20
pinlv[15] => Mod21.IN20
pinlv[16] => Div12.IN35
pinlv[16] => Div13.IN32
pinlv[16] => Div14.IN29
pinlv[16] => Div15.IN25
pinlv[16] => Div16.IN22
pinlv[16] => Div17.IN19
pinlv[16] => Mod21.IN19
pinlv[17] => Div12.IN34
pinlv[17] => Div13.IN31
pinlv[17] => Div14.IN28
pinlv[17] => Div15.IN24
pinlv[17] => Div16.IN21
pinlv[17] => Div17.IN18
pinlv[17] => Mod21.IN18
pinlv[18] => Div12.IN33
pinlv[18] => Div13.IN30
pinlv[18] => Div14.IN27
pinlv[18] => Div15.IN23
pinlv[18] => Div16.IN20
pinlv[18] => Div17.IN17
pinlv[18] => Mod21.IN17
pinlv[19] => Div12.IN32
pinlv[19] => Div13.IN29
pinlv[19] => Div14.IN26
pinlv[19] => Div15.IN22
pinlv[19] => Div16.IN19
pinlv[19] => Div17.IN16
pinlv[19] => Mod21.IN16
pinlv[20] => Div12.IN31
pinlv[20] => Div13.IN28
pinlv[20] => Div14.IN25
pinlv[20] => Div15.IN21
pinlv[20] => Div16.IN18
pinlv[20] => Div17.IN15
pinlv[20] => Mod21.IN15
pinlv[21] => Div12.IN30
pinlv[21] => Div13.IN27
pinlv[21] => Div14.IN24
pinlv[21] => Div15.IN20
pinlv[21] => Div16.IN17
pinlv[21] => Div17.IN14
pinlv[21] => Mod21.IN14
pinlv[22] => Div12.IN29
pinlv[22] => Div13.IN26
pinlv[22] => Div14.IN23
pinlv[22] => Div15.IN19
pinlv[22] => Div16.IN16
pinlv[22] => Div17.IN13
pinlv[22] => Mod21.IN13
pinlv[23] => Div12.IN28
pinlv[23] => Div13.IN25
pinlv[23] => Div14.IN22
pinlv[23] => Div15.IN18
pinlv[23] => Div16.IN15
pinlv[23] => Div17.IN12
pinlv[23] => Mod21.IN12
pinlv[24] => Div12.IN27
pinlv[24] => Div13.IN24
pinlv[24] => Div14.IN21
pinlv[24] => Div15.IN17
pinlv[24] => Div16.IN14
pinlv[24] => Div17.IN11
pinlv[24] => Mod21.IN11
pinlv[25] => Div12.IN26
pinlv[25] => Div13.IN23
pinlv[25] => Div14.IN20
pinlv[25] => Div15.IN16
pinlv[25] => Div16.IN13
pinlv[25] => Div17.IN10
pinlv[25] => Mod21.IN10
pinlv[26] => Div12.IN25
pinlv[26] => Div13.IN22
pinlv[26] => Div14.IN19
pinlv[26] => Div15.IN15
pinlv[26] => Div16.IN12
pinlv[26] => Div17.IN9
pinlv[26] => Mod21.IN9
pinlv[27] => Div12.IN24
pinlv[27] => Div13.IN21
pinlv[27] => Div14.IN18
pinlv[27] => Div15.IN14
pinlv[27] => Div16.IN11
pinlv[27] => Div17.IN8
pinlv[27] => Mod21.IN8
pinlv[28] => Div12.IN23
pinlv[28] => Div13.IN20
pinlv[28] => Div14.IN17
pinlv[28] => Div15.IN13
pinlv[28] => Div16.IN10
pinlv[28] => Div17.IN7
pinlv[28] => Mod21.IN7
pinlv[29] => Div12.IN22
pinlv[29] => Div13.IN19
pinlv[29] => Div14.IN16
pinlv[29] => Div15.IN12
pinlv[29] => Div16.IN9
pinlv[29] => Div17.IN6
pinlv[29] => Mod21.IN6
pinlv[30] => Div12.IN21
pinlv[30] => Div13.IN18
pinlv[30] => Div14.IN15
pinlv[30] => Div15.IN11
pinlv[30] => Div16.IN8
pinlv[30] => Div17.IN5
pinlv[30] => Mod21.IN5
pinlv[31] => Div12.IN20
pinlv[31] => Div13.IN17
pinlv[31] => Div14.IN14
pinlv[31] => Div15.IN10
pinlv[31] => Div16.IN7
pinlv[31] => Div17.IN4
pinlv[31] => Mod21.IN4
phrase[0] => Div18.IN51
phrase[0] => Div19.IN48
phrase[0] => Div20.IN45
phrase[0] => Div21.IN41
phrase[0] => Div22.IN38
phrase[0] => Div23.IN35
phrase[0] => Mod27.IN35
phrase[1] => Div18.IN50
phrase[1] => Div19.IN47
phrase[1] => Div20.IN44
phrase[1] => Div21.IN40
phrase[1] => Div22.IN37
phrase[1] => Div23.IN34
phrase[1] => Mod27.IN34
phrase[2] => Div18.IN49
phrase[2] => Div19.IN46
phrase[2] => Div20.IN43
phrase[2] => Div21.IN39
phrase[2] => Div22.IN36
phrase[2] => Div23.IN33
phrase[2] => Mod27.IN33
phrase[3] => Div18.IN48
phrase[3] => Div19.IN45
phrase[3] => Div20.IN42
phrase[3] => Div21.IN38
phrase[3] => Div22.IN35
phrase[3] => Div23.IN32
phrase[3] => Mod27.IN32
phrase[4] => Div18.IN47
phrase[4] => Div19.IN44
phrase[4] => Div20.IN41
phrase[4] => Div21.IN37
phrase[4] => Div22.IN34
phrase[4] => Div23.IN31
phrase[4] => Mod27.IN31
phrase[5] => Div18.IN46
phrase[5] => Div19.IN43
phrase[5] => Div20.IN40
phrase[5] => Div21.IN36
phrase[5] => Div22.IN33
phrase[5] => Div23.IN30
phrase[5] => Mod27.IN30
phrase[6] => Div18.IN45
phrase[6] => Div19.IN42
phrase[6] => Div20.IN39
phrase[6] => Div21.IN35
phrase[6] => Div22.IN32
phrase[6] => Div23.IN29
phrase[6] => Mod27.IN29
phrase[7] => Div18.IN44
phrase[7] => Div19.IN41
phrase[7] => Div20.IN38
phrase[7] => Div21.IN34
phrase[7] => Div22.IN31
phrase[7] => Div23.IN28
phrase[7] => Mod27.IN28
phrase[8] => Div18.IN43
phrase[8] => Div19.IN40
phrase[8] => Div20.IN37
phrase[8] => Div21.IN33
phrase[8] => Div22.IN30
phrase[8] => Div23.IN27
phrase[8] => Mod27.IN27
phrase[9] => Div18.IN42
phrase[9] => Div19.IN39
phrase[9] => Div20.IN36
phrase[9] => Div21.IN32
phrase[9] => Div22.IN29
phrase[9] => Div23.IN26
phrase[9] => Mod27.IN26
phrase[10] => Div18.IN41
phrase[10] => Div19.IN38
phrase[10] => Div20.IN35
phrase[10] => Div21.IN31
phrase[10] => Div22.IN28
phrase[10] => Div23.IN25
phrase[10] => Mod27.IN25
phrase[11] => Div18.IN40
phrase[11] => Div19.IN37
phrase[11] => Div20.IN34
phrase[11] => Div21.IN30
phrase[11] => Div22.IN27
phrase[11] => Div23.IN24
phrase[11] => Mod27.IN24
phrase[12] => Div18.IN39
phrase[12] => Div19.IN36
phrase[12] => Div20.IN33
phrase[12] => Div21.IN29
phrase[12] => Div22.IN26
phrase[12] => Div23.IN23
phrase[12] => Mod27.IN23
phrase[13] => Div18.IN38
phrase[13] => Div19.IN35
phrase[13] => Div20.IN32
phrase[13] => Div21.IN28
phrase[13] => Div22.IN25
phrase[13] => Div23.IN22
phrase[13] => Mod27.IN22
phrase[14] => Div18.IN37
phrase[14] => Div19.IN34
phrase[14] => Div20.IN31
phrase[14] => Div21.IN27
phrase[14] => Div22.IN24
phrase[14] => Div23.IN21
phrase[14] => Mod27.IN21
phrase[15] => Div18.IN36
phrase[15] => Div19.IN33
phrase[15] => Div20.IN30
phrase[15] => Div21.IN26
phrase[15] => Div22.IN23
phrase[15] => Div23.IN20
phrase[15] => Mod27.IN20
phrase[16] => Div18.IN35
phrase[16] => Div19.IN32
phrase[16] => Div20.IN29
phrase[16] => Div21.IN25
phrase[16] => Div22.IN22
phrase[16] => Div23.IN19
phrase[16] => Mod27.IN19
phrase[17] => Div18.IN34
phrase[17] => Div19.IN31
phrase[17] => Div20.IN28
phrase[17] => Div21.IN24
phrase[17] => Div22.IN21
phrase[17] => Div23.IN18
phrase[17] => Mod27.IN18
phrase[18] => Div18.IN33
phrase[18] => Div19.IN30
phrase[18] => Div20.IN27
phrase[18] => Div21.IN23
phrase[18] => Div22.IN20
phrase[18] => Div23.IN17
phrase[18] => Mod27.IN17
phrase[19] => Div18.IN32
phrase[19] => Div19.IN29
phrase[19] => Div20.IN26
phrase[19] => Div21.IN22
phrase[19] => Div22.IN19
phrase[19] => Div23.IN16
phrase[19] => Mod27.IN16
phrase[20] => Div18.IN31
phrase[20] => Div19.IN28
phrase[20] => Div20.IN25
phrase[20] => Div21.IN21
phrase[20] => Div22.IN18
phrase[20] => Div23.IN15
phrase[20] => Mod27.IN15
phrase[21] => Div18.IN30
phrase[21] => Div19.IN27
phrase[21] => Div20.IN24
phrase[21] => Div21.IN20
phrase[21] => Div22.IN17
phrase[21] => Div23.IN14
phrase[21] => Mod27.IN14
phrase[22] => Div18.IN29
phrase[22] => Div19.IN26
phrase[22] => Div20.IN23
phrase[22] => Div21.IN19
phrase[22] => Div22.IN16
phrase[22] => Div23.IN13
phrase[22] => Mod27.IN13
phrase[23] => Div18.IN28
phrase[23] => Div19.IN25
phrase[23] => Div20.IN22
phrase[23] => Div21.IN18
phrase[23] => Div22.IN15
phrase[23] => Div23.IN12
phrase[23] => Mod27.IN12
phrase[24] => Div18.IN27
phrase[24] => Div19.IN24
phrase[24] => Div20.IN21
phrase[24] => Div21.IN17
phrase[24] => Div22.IN14
phrase[24] => Div23.IN11
phrase[24] => Mod27.IN11
phrase[25] => Div18.IN26
phrase[25] => Div19.IN23
phrase[25] => Div20.IN20
phrase[25] => Div21.IN16
phrase[25] => Div22.IN13
phrase[25] => Div23.IN10
phrase[25] => Mod27.IN10
phrase[26] => Div18.IN25
phrase[26] => Div19.IN22
phrase[26] => Div20.IN19
phrase[26] => Div21.IN15
phrase[26] => Div22.IN12
phrase[26] => Div23.IN9
phrase[26] => Mod27.IN9
phrase[27] => Div18.IN24
phrase[27] => Div19.IN21
phrase[27] => Div20.IN18
phrase[27] => Div21.IN14
phrase[27] => Div22.IN11
phrase[27] => Div23.IN8
phrase[27] => Mod27.IN8
phrase[28] => Div18.IN23
phrase[28] => Div19.IN20
phrase[28] => Div20.IN17
phrase[28] => Div21.IN13
phrase[28] => Div22.IN10
phrase[28] => Div23.IN7
phrase[28] => Mod27.IN7
phrase[29] => Div18.IN22
phrase[29] => Div19.IN19
phrase[29] => Div20.IN16
phrase[29] => Div21.IN12
phrase[29] => Div22.IN9
phrase[29] => Div23.IN6
phrase[29] => Mod27.IN6
phrase[30] => Div18.IN21
phrase[30] => Div19.IN18
phrase[30] => Div20.IN15
phrase[30] => Div21.IN11
phrase[30] => Div22.IN8
phrase[30] => Div23.IN5
phrase[30] => Mod27.IN5
phrase[31] => Div18.IN20
phrase[31] => Div19.IN17
phrase[31] => Div20.IN14
phrase[31] => Div21.IN10
phrase[31] => Div22.IN7
phrase[31] => Div23.IN4
phrase[31] => Mod27.IN4
hx[0] => LessThan2.IN20
hx[0] => LessThan3.IN20
hx[0] => Mod0.IN15
hx[0] => Mod3.IN11
hx[0] => LessThan4.IN20
hx[0] => LessThan5.IN20
hx[0] => LessThan6.IN20
hx[0] => LessThan7.IN20
hx[0] => LessThan8.IN20
hx[0] => LessThan9.IN20
hx[0] => LessThan10.IN20
hx[0] => LessThan11.IN20
hx[0] => LessThan12.IN20
hx[0] => LessThan13.IN20
hx[0] => LessThan14.IN20
hx[0] => LessThan15.IN20
hx[0] => LessThan18.IN20
hx[0] => LessThan19.IN20
hx[0] => LessThan22.IN20
hx[0] => LessThan23.IN20
hx[0] => LessThan24.IN20
hx[0] => LessThan25.IN20
hx[0] => LessThan26.IN20
hx[0] => LessThan27.IN20
hx[0] => LessThan28.IN20
hx[0] => LessThan29.IN20
hx[0] => LessThan34.IN20
hx[0] => LessThan35.IN20
hx[0] => LessThan36.IN20
hx[0] => LessThan37.IN20
hx[0] => LessThan38.IN20
hx[0] => LessThan39.IN20
hx[0] => LessThan40.IN20
hx[0] => LessThan41.IN20
hx[0] => LessThan42.IN20
hx[0] => LessThan43.IN20
hx[0] => LessThan44.IN20
hx[0] => LessThan45.IN20
hx[0] => LessThan46.IN20
hx[0] => LessThan47.IN20
hx[0] => LessThan48.IN20
hx[0] => LessThan49.IN20
hx[0] => LessThan50.IN20
hx[0] => LessThan51.IN20
hx[0] => LessThan52.IN20
hx[0] => LessThan53.IN20
hx[0] => LessThan56.IN20
hx[0] => LessThan57.IN20
hx[0] => Equal1.IN0
hx[0] => Mux32.IN0
hx[0] => Mux31.IN3
hx[0] => Mux30.IN3
hx[0] => Mux29.IN3
hx[0] => Mux28.IN3
hx[0] => Mux27.IN3
hx[0] => Mux26.IN3
hx[0] => Mux25.IN3
hx[0] => Mux24.IN7
hx[0] => Mux23.IN7
hx[0] => Mux22.IN7
hx[0] => Mux21.IN7
hx[0] => Mux20.IN7
hx[0] => Mux19.IN7
hx[0] => Mux18.IN7
hx[0] => Mux17.IN7
hx[0] => Mux16.IN7
hx[0] => Mux15.IN7
hx[0] => Mux14.IN7
hx[0] => Mux13.IN7
hx[0] => Mux12.IN7
hx[0] => Mux11.IN7
hx[0] => Mux10.IN7
hx[0] => Mux9.IN7
hx[0] => Mux8.IN7
hx[0] => Mux7.IN7
hx[0] => Mux6.IN7
hx[0] => Mux5.IN7
hx[0] => Mux4.IN7
hx[0] => Mux3.IN7
hx[0] => Mux2.IN7
hx[0] => Mux1.IN7
hx[0] => Mux0.IN7
hx[1] => LessThan2.IN19
hx[1] => LessThan3.IN19
hx[1] => Mod0.IN14
hx[1] => Mod3.IN10
hx[1] => LessThan4.IN19
hx[1] => LessThan5.IN19
hx[1] => LessThan6.IN19
hx[1] => LessThan7.IN19
hx[1] => LessThan8.IN19
hx[1] => LessThan9.IN19
hx[1] => LessThan10.IN19
hx[1] => LessThan11.IN19
hx[1] => LessThan12.IN19
hx[1] => LessThan13.IN19
hx[1] => LessThan14.IN19
hx[1] => LessThan15.IN19
hx[1] => LessThan18.IN19
hx[1] => LessThan19.IN19
hx[1] => LessThan22.IN19
hx[1] => LessThan23.IN19
hx[1] => LessThan24.IN19
hx[1] => LessThan25.IN19
hx[1] => LessThan26.IN19
hx[1] => LessThan27.IN19
hx[1] => LessThan28.IN19
hx[1] => LessThan29.IN19
hx[1] => LessThan34.IN19
hx[1] => LessThan35.IN19
hx[1] => LessThan36.IN19
hx[1] => LessThan37.IN19
hx[1] => LessThan38.IN19
hx[1] => LessThan39.IN19
hx[1] => LessThan40.IN19
hx[1] => LessThan41.IN19
hx[1] => LessThan42.IN19
hx[1] => LessThan43.IN19
hx[1] => LessThan44.IN19
hx[1] => LessThan45.IN19
hx[1] => LessThan46.IN19
hx[1] => LessThan47.IN19
hx[1] => LessThan48.IN19
hx[1] => LessThan49.IN19
hx[1] => LessThan50.IN19
hx[1] => LessThan51.IN19
hx[1] => LessThan52.IN19
hx[1] => LessThan53.IN19
hx[1] => LessThan56.IN19
hx[1] => LessThan57.IN19
hx[1] => Equal1.IN9
hx[1] => Mux6.IN6
hx[1] => Mux5.IN6
hx[1] => Mux4.IN6
hx[1] => Mux3.IN6
hx[1] => Mux2.IN6
hx[1] => Mux1.IN6
hx[1] => Mux0.IN6
hx[1] => Add65.IN9
hx[1] => Add66.IN9
hx[1] => Add67.IN9
hx[1] => Add68.IN9
hx[1] => Add69.IN9
hx[1] => Add70.IN9
hx[1] => Add71.IN9
hx[1] => Add72.IN9
hx[1] => Add73.IN9
hx[1] => Add74.IN9
hx[1] => Add75.IN9
hx[1] => Add76.IN9
hx[1] => Add77.IN9
hx[1] => Add78.IN9
hx[1] => Add79.IN9
hx[2] => LessThan2.IN18
hx[2] => LessThan3.IN18
hx[2] => Mod0.IN13
hx[2] => Mod3.IN9
hx[2] => LessThan4.IN18
hx[2] => LessThan5.IN18
hx[2] => LessThan6.IN18
hx[2] => LessThan7.IN18
hx[2] => LessThan8.IN18
hx[2] => LessThan9.IN18
hx[2] => LessThan10.IN18
hx[2] => LessThan11.IN18
hx[2] => LessThan12.IN18
hx[2] => LessThan13.IN18
hx[2] => LessThan14.IN18
hx[2] => LessThan15.IN18
hx[2] => LessThan18.IN18
hx[2] => LessThan19.IN18
hx[2] => LessThan22.IN18
hx[2] => LessThan23.IN18
hx[2] => LessThan24.IN18
hx[2] => LessThan25.IN18
hx[2] => LessThan26.IN18
hx[2] => LessThan27.IN18
hx[2] => LessThan28.IN18
hx[2] => LessThan29.IN18
hx[2] => LessThan34.IN18
hx[2] => LessThan35.IN18
hx[2] => LessThan36.IN18
hx[2] => LessThan37.IN18
hx[2] => LessThan38.IN18
hx[2] => LessThan39.IN18
hx[2] => LessThan40.IN18
hx[2] => LessThan41.IN18
hx[2] => LessThan42.IN18
hx[2] => LessThan43.IN18
hx[2] => LessThan44.IN18
hx[2] => LessThan45.IN18
hx[2] => LessThan46.IN18
hx[2] => LessThan47.IN18
hx[2] => LessThan48.IN18
hx[2] => LessThan49.IN18
hx[2] => LessThan50.IN18
hx[2] => LessThan51.IN18
hx[2] => LessThan52.IN18
hx[2] => LessThan53.IN18
hx[2] => LessThan56.IN18
hx[2] => LessThan57.IN18
hx[2] => Equal1.IN8
hx[2] => Mux6.IN5
hx[2] => Mux5.IN5
hx[2] => Mux4.IN5
hx[2] => Mux3.IN5
hx[2] => Mux2.IN5
hx[2] => Mux1.IN5
hx[2] => Mux0.IN5
hx[2] => Add65.IN8
hx[2] => Add66.IN8
hx[2] => Add67.IN8
hx[2] => Add68.IN8
hx[2] => Add69.IN8
hx[2] => Add70.IN8
hx[2] => Add71.IN8
hx[2] => Add72.IN8
hx[2] => Add73.IN8
hx[2] => Add74.IN8
hx[2] => Add75.IN8
hx[2] => Add76.IN8
hx[2] => Add77.IN8
hx[2] => Add78.IN8
hx[2] => Add79.IN8
hx[3] => LessThan2.IN17
hx[3] => LessThan3.IN17
hx[3] => Mod0.IN12
hx[3] => Mod3.IN8
hx[3] => LessThan4.IN17
hx[3] => LessThan5.IN17
hx[3] => LessThan6.IN17
hx[3] => LessThan7.IN17
hx[3] => LessThan8.IN17
hx[3] => LessThan9.IN17
hx[3] => LessThan10.IN17
hx[3] => LessThan11.IN17
hx[3] => LessThan12.IN17
hx[3] => LessThan13.IN17
hx[3] => LessThan14.IN17
hx[3] => LessThan15.IN17
hx[3] => LessThan18.IN17
hx[3] => LessThan19.IN17
hx[3] => LessThan22.IN17
hx[3] => LessThan23.IN17
hx[3] => LessThan24.IN17
hx[3] => LessThan25.IN17
hx[3] => LessThan26.IN17
hx[3] => LessThan27.IN17
hx[3] => LessThan28.IN17
hx[3] => LessThan29.IN17
hx[3] => LessThan34.IN17
hx[3] => LessThan35.IN17
hx[3] => LessThan36.IN17
hx[3] => LessThan37.IN17
hx[3] => LessThan38.IN17
hx[3] => LessThan39.IN17
hx[3] => LessThan40.IN17
hx[3] => LessThan41.IN17
hx[3] => LessThan42.IN17
hx[3] => LessThan43.IN17
hx[3] => LessThan44.IN17
hx[3] => LessThan45.IN17
hx[3] => LessThan46.IN17
hx[3] => LessThan47.IN17
hx[3] => LessThan48.IN17
hx[3] => LessThan49.IN17
hx[3] => LessThan50.IN17
hx[3] => LessThan51.IN17
hx[3] => LessThan52.IN17
hx[3] => LessThan53.IN17
hx[3] => LessThan56.IN17
hx[3] => LessThan57.IN17
hx[3] => Equal1.IN7
hx[3] => Mux6.IN4
hx[3] => Mux5.IN4
hx[3] => Mux4.IN4
hx[3] => Mux3.IN4
hx[3] => Mux2.IN4
hx[3] => Mux1.IN4
hx[3] => Mux0.IN4
hx[3] => Add65.IN7
hx[3] => Add66.IN7
hx[3] => Add67.IN7
hx[3] => Add68.IN7
hx[3] => Add69.IN7
hx[3] => Add70.IN7
hx[3] => Add71.IN7
hx[3] => Add72.IN7
hx[3] => Add73.IN7
hx[3] => Add74.IN7
hx[3] => Add75.IN7
hx[3] => Add76.IN7
hx[3] => Add77.IN7
hx[3] => Add78.IN7
hx[3] => Add79.IN7
hx[4] => LessThan2.IN16
hx[4] => LessThan3.IN16
hx[4] => Mod0.IN11
hx[4] => Mod3.IN7
hx[4] => LessThan4.IN16
hx[4] => LessThan5.IN16
hx[4] => LessThan6.IN16
hx[4] => LessThan7.IN16
hx[4] => LessThan8.IN16
hx[4] => LessThan9.IN16
hx[4] => LessThan10.IN16
hx[4] => LessThan11.IN16
hx[4] => LessThan12.IN16
hx[4] => LessThan13.IN16
hx[4] => LessThan14.IN16
hx[4] => LessThan15.IN16
hx[4] => LessThan18.IN16
hx[4] => LessThan19.IN16
hx[4] => LessThan22.IN16
hx[4] => LessThan23.IN16
hx[4] => LessThan24.IN16
hx[4] => LessThan25.IN16
hx[4] => LessThan26.IN16
hx[4] => LessThan27.IN16
hx[4] => LessThan28.IN16
hx[4] => LessThan29.IN16
hx[4] => LessThan34.IN16
hx[4] => LessThan35.IN16
hx[4] => LessThan36.IN16
hx[4] => LessThan37.IN16
hx[4] => LessThan38.IN16
hx[4] => LessThan39.IN16
hx[4] => LessThan40.IN16
hx[4] => LessThan41.IN16
hx[4] => LessThan42.IN16
hx[4] => LessThan43.IN16
hx[4] => LessThan44.IN16
hx[4] => LessThan45.IN16
hx[4] => LessThan46.IN16
hx[4] => LessThan47.IN16
hx[4] => LessThan48.IN16
hx[4] => LessThan49.IN16
hx[4] => LessThan50.IN16
hx[4] => LessThan51.IN16
hx[4] => LessThan52.IN16
hx[4] => LessThan53.IN16
hx[4] => LessThan56.IN16
hx[4] => LessThan57.IN16
hx[4] => Equal1.IN6
hx[4] => Add58.IN6
hx[4] => Add59.IN6
hx[4] => Add60.IN6
hx[4] => Add61.IN6
hx[4] => Add62.IN6
hx[4] => Add63.IN6
hx[4] => Add64.IN6
hx[4] => Add65.IN2
hx[4] => Add66.IN3
hx[4] => Add67.IN2
hx[4] => Add68.IN2
hx[4] => Add69.IN3
hx[4] => Add70.IN3
hx[4] => Add71.IN4
hx[4] => Add72.IN6
hx[4] => Add73.IN3
hx[4] => Add74.IN6
hx[4] => Add75.IN4
hx[4] => Add76.IN6
hx[4] => Add77.IN3
hx[4] => Add78.IN6
hx[4] => Add79.IN4
hx[5] => LessThan2.IN15
hx[5] => LessThan3.IN15
hx[5] => Mod0.IN10
hx[5] => Mod3.IN6
hx[5] => LessThan4.IN15
hx[5] => LessThan5.IN15
hx[5] => LessThan6.IN15
hx[5] => LessThan7.IN15
hx[5] => LessThan8.IN15
hx[5] => LessThan9.IN15
hx[5] => LessThan10.IN15
hx[5] => LessThan11.IN15
hx[5] => LessThan12.IN15
hx[5] => LessThan13.IN15
hx[5] => LessThan14.IN15
hx[5] => LessThan15.IN15
hx[5] => LessThan18.IN15
hx[5] => LessThan19.IN15
hx[5] => LessThan22.IN15
hx[5] => LessThan23.IN15
hx[5] => LessThan24.IN15
hx[5] => LessThan25.IN15
hx[5] => LessThan26.IN15
hx[5] => LessThan27.IN15
hx[5] => LessThan28.IN15
hx[5] => LessThan29.IN15
hx[5] => LessThan34.IN15
hx[5] => LessThan35.IN15
hx[5] => LessThan36.IN15
hx[5] => LessThan37.IN15
hx[5] => LessThan38.IN15
hx[5] => LessThan39.IN15
hx[5] => LessThan40.IN15
hx[5] => LessThan41.IN15
hx[5] => LessThan42.IN15
hx[5] => LessThan43.IN15
hx[5] => LessThan44.IN15
hx[5] => LessThan45.IN15
hx[5] => LessThan46.IN15
hx[5] => LessThan47.IN15
hx[5] => LessThan48.IN15
hx[5] => LessThan49.IN15
hx[5] => LessThan50.IN15
hx[5] => LessThan51.IN15
hx[5] => LessThan52.IN15
hx[5] => LessThan53.IN15
hx[5] => LessThan56.IN15
hx[5] => LessThan57.IN15
hx[5] => Equal1.IN5
hx[5] => Add58.IN3
hx[5] => Add59.IN2
hx[5] => Add60.IN3
hx[5] => Add61.IN3
hx[5] => Add62.IN4
hx[5] => Add63.IN2
hx[5] => Add64.IN3
hx[5] => Add65.IN6
hx[5] => Add66.IN2
hx[5] => Add67.IN6
hx[5] => Add68.IN6
hx[5] => Add69.IN2
hx[5] => Add70.IN6
hx[5] => Add71.IN3
hx[5] => Add72.IN5
hx[5] => Add73.IN6
hx[5] => Add74.IN3
hx[5] => Add75.IN3
hx[5] => Add76.IN5
hx[5] => Add77.IN6
hx[5] => Add78.IN3
hx[5] => Add79.IN3
hx[6] => LessThan2.IN14
hx[6] => LessThan3.IN14
hx[6] => Mod0.IN9
hx[6] => Mod3.IN5
hx[6] => LessThan4.IN14
hx[6] => LessThan5.IN14
hx[6] => LessThan6.IN14
hx[6] => LessThan7.IN14
hx[6] => LessThan8.IN14
hx[6] => LessThan9.IN14
hx[6] => LessThan10.IN14
hx[6] => LessThan11.IN14
hx[6] => LessThan12.IN14
hx[6] => LessThan13.IN14
hx[6] => LessThan14.IN14
hx[6] => LessThan15.IN14
hx[6] => LessThan18.IN14
hx[6] => LessThan19.IN14
hx[6] => LessThan22.IN14
hx[6] => LessThan23.IN14
hx[6] => LessThan24.IN14
hx[6] => LessThan25.IN14
hx[6] => LessThan26.IN14
hx[6] => LessThan27.IN14
hx[6] => LessThan28.IN14
hx[6] => LessThan29.IN14
hx[6] => LessThan34.IN14
hx[6] => LessThan35.IN14
hx[6] => LessThan36.IN14
hx[6] => LessThan37.IN14
hx[6] => LessThan38.IN14
hx[6] => LessThan39.IN14
hx[6] => LessThan40.IN14
hx[6] => LessThan41.IN14
hx[6] => LessThan42.IN14
hx[6] => LessThan43.IN14
hx[6] => LessThan44.IN14
hx[6] => LessThan45.IN14
hx[6] => LessThan46.IN14
hx[6] => LessThan47.IN14
hx[6] => LessThan48.IN14
hx[6] => LessThan49.IN14
hx[6] => LessThan50.IN14
hx[6] => LessThan51.IN14
hx[6] => LessThan52.IN14
hx[6] => LessThan53.IN14
hx[6] => LessThan56.IN14
hx[6] => LessThan57.IN14
hx[6] => Equal1.IN4
hx[6] => Add58.IN2
hx[6] => Add59.IN5
hx[6] => Add60.IN2
hx[6] => Add61.IN5
hx[6] => Add62.IN3
hx[6] => Add63.IN5
hx[6] => Add64.IN2
hx[6] => Add65.IN1
hx[6] => Add66.IN1
hx[6] => Add67.IN5
hx[6] => Add68.IN5
hx[6] => Add69.IN6
hx[6] => Add70.IN2
hx[6] => Add71.IN2
hx[6] => Add72.IN2
hx[6] => Add73.IN2
hx[6] => Add74.IN2
hx[6] => Add75.IN2
hx[6] => Add76.IN4
hx[6] => Add77.IN5
hx[6] => Add78.IN5
hx[6] => Add79.IN6
hx[7] => LessThan2.IN13
hx[7] => LessThan3.IN13
hx[7] => Mod0.IN8
hx[7] => Mod3.IN4
hx[7] => LessThan4.IN13
hx[7] => LessThan5.IN13
hx[7] => LessThan6.IN13
hx[7] => LessThan7.IN13
hx[7] => LessThan8.IN13
hx[7] => LessThan9.IN13
hx[7] => LessThan10.IN13
hx[7] => LessThan11.IN13
hx[7] => LessThan12.IN13
hx[7] => LessThan13.IN13
hx[7] => LessThan14.IN13
hx[7] => LessThan15.IN13
hx[7] => LessThan18.IN13
hx[7] => LessThan19.IN13
hx[7] => LessThan22.IN13
hx[7] => LessThan23.IN13
hx[7] => LessThan24.IN13
hx[7] => LessThan25.IN13
hx[7] => LessThan26.IN13
hx[7] => LessThan27.IN13
hx[7] => LessThan28.IN13
hx[7] => LessThan29.IN13
hx[7] => LessThan34.IN13
hx[7] => LessThan35.IN13
hx[7] => LessThan36.IN13
hx[7] => LessThan37.IN13
hx[7] => LessThan38.IN13
hx[7] => LessThan39.IN13
hx[7] => LessThan40.IN13
hx[7] => LessThan41.IN13
hx[7] => LessThan42.IN13
hx[7] => LessThan43.IN13
hx[7] => LessThan44.IN13
hx[7] => LessThan45.IN13
hx[7] => LessThan46.IN13
hx[7] => LessThan47.IN13
hx[7] => LessThan48.IN13
hx[7] => LessThan49.IN13
hx[7] => LessThan50.IN13
hx[7] => LessThan51.IN13
hx[7] => LessThan52.IN13
hx[7] => LessThan53.IN13
hx[7] => LessThan56.IN13
hx[7] => LessThan57.IN13
hx[7] => Equal1.IN3
hx[7] => Add58.IN1
hx[7] => Add59.IN4
hx[7] => Add60.IN5
hx[7] => Add61.IN2
hx[7] => Add62.IN2
hx[7] => Add63.IN4
hx[7] => Add64.IN5
hx[7] => Add65.IN5
hx[7] => Add66.IN6
hx[7] => Add67.IN1
hx[7] => Add68.IN4
hx[7] => Add69.IN1
hx[7] => Add70.IN1
hx[7] => Add71.IN1
hx[7] => Add72.IN4
hx[7] => Add73.IN5
hx[7] => Add74.IN5
hx[7] => Add75.IN6
hx[7] => Add76.IN2
hx[7] => Add77.IN2
hx[7] => Add78.IN2
hx[7] => Add79.IN2
hx[8] => LessThan2.IN12
hx[8] => LessThan3.IN12
hx[8] => Mod0.IN7
hx[8] => Mod3.IN3
hx[8] => LessThan4.IN12
hx[8] => LessThan5.IN12
hx[8] => LessThan6.IN12
hx[8] => LessThan7.IN12
hx[8] => LessThan8.IN12
hx[8] => LessThan9.IN12
hx[8] => LessThan10.IN12
hx[8] => LessThan11.IN12
hx[8] => LessThan12.IN12
hx[8] => LessThan13.IN12
hx[8] => LessThan14.IN12
hx[8] => LessThan15.IN12
hx[8] => LessThan18.IN12
hx[8] => LessThan19.IN12
hx[8] => LessThan22.IN12
hx[8] => LessThan23.IN12
hx[8] => LessThan24.IN12
hx[8] => LessThan25.IN12
hx[8] => LessThan26.IN12
hx[8] => LessThan27.IN12
hx[8] => LessThan28.IN12
hx[8] => LessThan29.IN12
hx[8] => LessThan34.IN12
hx[8] => LessThan35.IN12
hx[8] => LessThan36.IN12
hx[8] => LessThan37.IN12
hx[8] => LessThan38.IN12
hx[8] => LessThan39.IN12
hx[8] => LessThan40.IN12
hx[8] => LessThan41.IN12
hx[8] => LessThan42.IN12
hx[8] => LessThan43.IN12
hx[8] => LessThan44.IN12
hx[8] => LessThan45.IN12
hx[8] => LessThan46.IN12
hx[8] => LessThan47.IN12
hx[8] => LessThan48.IN12
hx[8] => LessThan49.IN12
hx[8] => LessThan50.IN12
hx[8] => LessThan51.IN12
hx[8] => LessThan52.IN12
hx[8] => LessThan53.IN12
hx[8] => LessThan56.IN12
hx[8] => LessThan57.IN12
hx[8] => Equal1.IN2
hx[8] => Add58.IN5
hx[8] => Add59.IN1
hx[8] => Add60.IN1
hx[8] => Add61.IN1
hx[8] => Add62.IN1
hx[8] => Add63.IN3
hx[8] => Add64.IN4
hx[8] => Add65.IN4
hx[8] => Add66.IN5
hx[8] => Add67.IN4
hx[8] => Add68.IN1
hx[8] => Add69.IN5
hx[8] => Add70.IN5
hx[8] => Add71.IN6
hx[8] => Add72.IN1
hx[8] => Add73.IN1
hx[8] => Add74.IN1
hx[8] => Add75.IN1
hx[8] => Add76.IN1
hx[8] => Add77.IN1
hx[8] => Add78.IN1
hx[8] => Add79.IN1
hx[9] => LessThan2.IN11
hx[9] => LessThan3.IN11
hx[9] => Mod0.IN6
hx[9] => Mod3.IN2
hx[9] => LessThan4.IN11
hx[9] => LessThan5.IN11
hx[9] => LessThan6.IN11
hx[9] => LessThan7.IN11
hx[9] => LessThan8.IN11
hx[9] => LessThan9.IN11
hx[9] => LessThan10.IN11
hx[9] => LessThan11.IN11
hx[9] => LessThan12.IN11
hx[9] => LessThan13.IN11
hx[9] => LessThan14.IN11
hx[9] => LessThan15.IN11
hx[9] => LessThan18.IN11
hx[9] => LessThan19.IN11
hx[9] => LessThan22.IN11
hx[9] => LessThan23.IN11
hx[9] => LessThan24.IN11
hx[9] => LessThan25.IN11
hx[9] => LessThan26.IN11
hx[9] => LessThan27.IN11
hx[9] => LessThan28.IN11
hx[9] => LessThan29.IN11
hx[9] => LessThan34.IN11
hx[9] => LessThan35.IN11
hx[9] => LessThan36.IN11
hx[9] => LessThan37.IN11
hx[9] => LessThan38.IN11
hx[9] => LessThan39.IN11
hx[9] => LessThan40.IN11
hx[9] => LessThan41.IN11
hx[9] => LessThan42.IN11
hx[9] => LessThan43.IN11
hx[9] => LessThan44.IN11
hx[9] => LessThan45.IN11
hx[9] => LessThan46.IN11
hx[9] => LessThan47.IN11
hx[9] => LessThan48.IN11
hx[9] => LessThan49.IN11
hx[9] => LessThan50.IN11
hx[9] => LessThan51.IN11
hx[9] => LessThan52.IN11
hx[9] => LessThan53.IN11
hx[9] => LessThan56.IN11
hx[9] => LessThan57.IN11
hx[9] => Equal1.IN1
hx[9] => Add58.IN4
hx[9] => Add59.IN3
hx[9] => Add60.IN4
hx[9] => Add61.IN4
hx[9] => Add62.IN5
hx[9] => Add63.IN1
hx[9] => Add64.IN1
hx[9] => Add65.IN3
hx[9] => Add66.IN4
hx[9] => Add67.IN3
hx[9] => Add68.IN3
hx[9] => Add69.IN4
hx[9] => Add70.IN4
hx[9] => Add71.IN5
hx[9] => Add72.IN3
hx[9] => Add73.IN4
hx[9] => Add74.IN4
hx[9] => Add75.IN5
hx[9] => Add76.IN3
hx[9] => Add77.IN4
hx[9] => Add78.IN4
hx[9] => Add79.IN5
vy[0] => LessThan0.IN20
vy[0] => LessThan1.IN20
vy[0] => Mod1.IN11
vy[0] => Mod2.IN15
vy[0] => LessThan16.IN20
vy[0] => LessThan17.IN20
vy[0] => LessThan20.IN20
vy[0] => LessThan21.IN20
vy[0] => LessThan30.IN20
vy[0] => LessThan31.IN20
vy[0] => LessThan32.IN20
vy[0] => LessThan33.IN20
vy[0] => LessThan54.IN20
vy[0] => LessThan55.IN20
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add6.DATAB
vy[0] => add6.DATAB
vy[0] => add6.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add5.DATAB
vy[0] => add5.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add4.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add.DATAB
vy[0] => add3.DATAB
vy[0] => add3.DATAB
vy[0] => add3.DATAB
vy[0] => add3.DATAB
vy[0] => add3.DATAB
vy[0] => add3.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[0] => add2.DATAB
vy[1] => LessThan0.IN19
vy[1] => LessThan1.IN19
vy[1] => Mod1.IN10
vy[1] => Mod2.IN14
vy[1] => LessThan16.IN19
vy[1] => LessThan17.IN19
vy[1] => LessThan20.IN19
vy[1] => LessThan21.IN19
vy[1] => LessThan30.IN19
vy[1] => LessThan31.IN19
vy[1] => LessThan32.IN19
vy[1] => LessThan33.IN19
vy[1] => LessThan54.IN19
vy[1] => LessThan55.IN19
vy[1] => Add6.IN18
vy[1] => Add20.IN18
vy[1] => Add45.IN18
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add6.DATAB
vy[1] => add6.DATAB
vy[1] => add6.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[1] => add4.DATAB
vy[2] => LessThan0.IN18
vy[2] => LessThan1.IN18
vy[2] => Mod1.IN9
vy[2] => Mod2.IN13
vy[2] => LessThan16.IN18
vy[2] => LessThan17.IN18
vy[2] => LessThan20.IN18
vy[2] => LessThan21.IN18
vy[2] => LessThan30.IN18
vy[2] => LessThan31.IN18
vy[2] => LessThan32.IN18
vy[2] => LessThan33.IN18
vy[2] => LessThan54.IN18
vy[2] => LessThan55.IN18
vy[2] => Add6.IN17
vy[2] => Add20.IN17
vy[2] => Add45.IN17
vy[2] => Add56.IN16
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[2] => add4.DATAB
vy[3] => LessThan0.IN17
vy[3] => LessThan1.IN17
vy[3] => Mod1.IN8
vy[3] => Mod2.IN12
vy[3] => LessThan16.IN17
vy[3] => LessThan17.IN17
vy[3] => LessThan20.IN17
vy[3] => LessThan21.IN17
vy[3] => LessThan30.IN17
vy[3] => LessThan31.IN17
vy[3] => LessThan32.IN17
vy[3] => LessThan33.IN17
vy[3] => LessThan54.IN17
vy[3] => LessThan55.IN17
vy[3] => Add6.IN16
vy[3] => Add20.IN16
vy[3] => Add35.IN14
vy[3] => Add45.IN16
vy[3] => Add56.IN15
vy[4] => LessThan0.IN16
vy[4] => LessThan1.IN16
vy[4] => Mod1.IN7
vy[4] => Mod2.IN11
vy[4] => LessThan16.IN16
vy[4] => LessThan17.IN16
vy[4] => LessThan20.IN16
vy[4] => LessThan21.IN16
vy[4] => LessThan30.IN16
vy[4] => LessThan31.IN16
vy[4] => LessThan32.IN16
vy[4] => LessThan33.IN16
vy[4] => LessThan54.IN16
vy[4] => LessThan55.IN16
vy[4] => Add6.IN15
vy[4] => Add20.IN15
vy[4] => Add35.IN13
vy[4] => Add45.IN15
vy[4] => Add56.IN14
vy[5] => LessThan0.IN15
vy[5] => LessThan1.IN15
vy[5] => Mod1.IN6
vy[5] => Mod2.IN10
vy[5] => LessThan16.IN15
vy[5] => LessThan17.IN15
vy[5] => LessThan20.IN15
vy[5] => LessThan21.IN15
vy[5] => LessThan30.IN15
vy[5] => LessThan31.IN15
vy[5] => LessThan32.IN15
vy[5] => LessThan33.IN15
vy[5] => LessThan54.IN15
vy[5] => LessThan55.IN15
vy[5] => Add6.IN14
vy[5] => Add20.IN14
vy[5] => Add35.IN12
vy[5] => Add45.IN14
vy[5] => Add56.IN13
vy[6] => LessThan0.IN14
vy[6] => LessThan1.IN14
vy[6] => Mod1.IN5
vy[6] => Add0.IN8
vy[6] => LessThan16.IN14
vy[6] => LessThan17.IN14
vy[6] => LessThan20.IN14
vy[6] => LessThan21.IN14
vy[6] => LessThan30.IN14
vy[6] => LessThan31.IN14
vy[6] => LessThan32.IN14
vy[6] => LessThan33.IN14
vy[6] => LessThan54.IN14
vy[6] => LessThan55.IN14
vy[6] => Add6.IN13
vy[6] => Add20.IN13
vy[6] => Add35.IN11
vy[6] => Add45.IN13
vy[6] => Add56.IN12
vy[7] => LessThan0.IN13
vy[7] => LessThan1.IN13
vy[7] => Mod1.IN4
vy[7] => Add0.IN7
vy[7] => LessThan16.IN13
vy[7] => LessThan17.IN13
vy[7] => LessThan20.IN13
vy[7] => LessThan21.IN13
vy[7] => LessThan30.IN13
vy[7] => LessThan31.IN13
vy[7] => LessThan32.IN13
vy[7] => LessThan33.IN13
vy[7] => LessThan54.IN13
vy[7] => LessThan55.IN13
vy[7] => Add6.IN12
vy[7] => Add20.IN12
vy[7] => Add35.IN10
vy[7] => Add45.IN12
vy[7] => Add56.IN11
vy[8] => LessThan0.IN12
vy[8] => LessThan1.IN12
vy[8] => Mod1.IN3
vy[8] => Add0.IN6
vy[8] => LessThan16.IN12
vy[8] => LessThan17.IN12
vy[8] => LessThan20.IN12
vy[8] => LessThan21.IN12
vy[8] => LessThan30.IN12
vy[8] => LessThan31.IN12
vy[8] => LessThan32.IN12
vy[8] => LessThan33.IN12
vy[8] => LessThan54.IN12
vy[8] => LessThan55.IN12
vy[8] => Add6.IN11
vy[8] => Add20.IN11
vy[8] => Add35.IN9
vy[8] => Add45.IN11
vy[8] => Add56.IN10
vy[9] => LessThan0.IN11
vy[9] => LessThan1.IN11
vy[9] => Mod1.IN2
vy[9] => Add0.IN5
vy[9] => LessThan16.IN11
vy[9] => LessThan17.IN11
vy[9] => LessThan20.IN11
vy[9] => LessThan21.IN11
vy[9] => LessThan30.IN11
vy[9] => LessThan31.IN11
vy[9] => LessThan32.IN11
vy[9] => LessThan33.IN11
vy[9] => LessThan54.IN11
vy[9] => LessThan55.IN11
vy[9] => Add6.IN10
vy[9] => Add20.IN10
vy[9] => Add35.IN8
vy[9] => Add45.IN10
vy[9] => Add56.IN9
RGB[0] <= b[0].DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= b[1].DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= b[2].DB_MAX_OUTPUT_PORT_TYPE
RGB[3] <= b[3].DB_MAX_OUTPUT_PORT_TYPE
RGB[4] <= b[4].DB_MAX_OUTPUT_PORT_TYPE
RGB[5] <= b[5].DB_MAX_OUTPUT_PORT_TYPE
RGB[6] <= b[6].DB_MAX_OUTPUT_PORT_TYPE
RGB[7] <= b[7].DB_MAX_OUTPUT_PORT_TYPE
RGB[8] <= g[0].DB_MAX_OUTPUT_PORT_TYPE
RGB[9] <= g[1].DB_MAX_OUTPUT_PORT_TYPE
RGB[10] <= g[2].DB_MAX_OUTPUT_PORT_TYPE
RGB[11] <= g[3].DB_MAX_OUTPUT_PORT_TYPE
RGB[12] <= g[4].DB_MAX_OUTPUT_PORT_TYPE
RGB[13] <= g[5].DB_MAX_OUTPUT_PORT_TYPE
RGB[14] <= g[6].DB_MAX_OUTPUT_PORT_TYPE
RGB[15] <= g[7].DB_MAX_OUTPUT_PORT_TYPE
RGB[16] <= r[0].DB_MAX_OUTPUT_PORT_TYPE
RGB[17] <= r[1].DB_MAX_OUTPUT_PORT_TYPE
RGB[18] <= r[2].DB_MAX_OUTPUT_PORT_TYPE
RGB[19] <= r[3].DB_MAX_OUTPUT_PORT_TYPE
RGB[20] <= r[4].DB_MAX_OUTPUT_PORT_TYPE
RGB[21] <= r[5].DB_MAX_OUTPUT_PORT_TYPE
RGB[22] <= r[6].DB_MAX_OUTPUT_PORT_TYPE
RGB[23] <= r[7].DB_MAX_OUTPUT_PORT_TYPE


|vga_top|vga_control:vga_control|rom_title:U5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j0g1:auto_generated.address_a[0]
address_a[1] => altsyncram_j0g1:auto_generated.address_a[1]
address_a[2] => altsyncram_j0g1:auto_generated.address_a[2]
address_a[3] => altsyncram_j0g1:auto_generated.address_a[3]
address_a[4] => altsyncram_j0g1:auto_generated.address_a[4]
address_a[5] => altsyncram_j0g1:auto_generated.address_a[5]
address_a[6] => altsyncram_j0g1:auto_generated.address_a[6]
address_a[7] => altsyncram_j0g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j0g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j0g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j0g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_j0g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_j0g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_j0g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_j0g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_j0g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_j0g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_j0g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_j0g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_j0g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_j0g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_j0g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_j0g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_j0g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_j0g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_j0g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_j0g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_j0g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_j0g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_j0g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_j0g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_j0g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_j0g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_j0g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_j0g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_j0g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_j0g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_j0g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_j0g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_j0g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_j0g1:auto_generated.q_a[31]
q_a[32] <= altsyncram_j0g1:auto_generated.q_a[32]
q_a[33] <= altsyncram_j0g1:auto_generated.q_a[33]
q_a[34] <= altsyncram_j0g1:auto_generated.q_a[34]
q_a[35] <= altsyncram_j0g1:auto_generated.q_a[35]
q_a[36] <= altsyncram_j0g1:auto_generated.q_a[36]
q_a[37] <= altsyncram_j0g1:auto_generated.q_a[37]
q_a[38] <= altsyncram_j0g1:auto_generated.q_a[38]
q_a[39] <= altsyncram_j0g1:auto_generated.q_a[39]
q_a[40] <= altsyncram_j0g1:auto_generated.q_a[40]
q_a[41] <= altsyncram_j0g1:auto_generated.q_a[41]
q_a[42] <= altsyncram_j0g1:auto_generated.q_a[42]
q_a[43] <= altsyncram_j0g1:auto_generated.q_a[43]
q_a[44] <= altsyncram_j0g1:auto_generated.q_a[44]
q_a[45] <= altsyncram_j0g1:auto_generated.q_a[45]
q_a[46] <= altsyncram_j0g1:auto_generated.q_a[46]
q_a[47] <= altsyncram_j0g1:auto_generated.q_a[47]
q_a[48] <= altsyncram_j0g1:auto_generated.q_a[48]
q_a[49] <= altsyncram_j0g1:auto_generated.q_a[49]
q_a[50] <= altsyncram_j0g1:auto_generated.q_a[50]
q_a[51] <= altsyncram_j0g1:auto_generated.q_a[51]
q_a[52] <= altsyncram_j0g1:auto_generated.q_a[52]
q_a[53] <= altsyncram_j0g1:auto_generated.q_a[53]
q_a[54] <= altsyncram_j0g1:auto_generated.q_a[54]
q_a[55] <= altsyncram_j0g1:auto_generated.q_a[55]
q_a[56] <= altsyncram_j0g1:auto_generated.q_a[56]
q_a[57] <= altsyncram_j0g1:auto_generated.q_a[57]
q_a[58] <= altsyncram_j0g1:auto_generated.q_a[58]
q_a[59] <= altsyncram_j0g1:auto_generated.q_a[59]
q_a[60] <= altsyncram_j0g1:auto_generated.q_a[60]
q_a[61] <= altsyncram_j0g1:auto_generated.q_a[61]
q_a[62] <= altsyncram_j0g1:auto_generated.q_a[62]
q_a[63] <= altsyncram_j0g1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|rom_title:U5|altsyncram:altsyncram_component|altsyncram_j0g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


|vga_top|vga_control:vga_control|rom_freq:U6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ggg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ggg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ggg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ggg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ggg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ggg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ggg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ggg1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ggg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ggg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ggg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ggg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ggg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ggg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ggg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ggg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ggg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ggg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ggg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ggg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ggg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ggg1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ggg1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ggg1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ggg1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ggg1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ggg1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ggg1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ggg1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ggg1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ggg1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ggg1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ggg1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ggg1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ggg1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ggg1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ggg1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ggg1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ggg1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ggg1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ggg1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|rom_freq:U6|altsyncram:altsyncram_component|altsyncram_ggg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|vga_top|vga_control:vga_control|display_rom:U7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g9g1:auto_generated.address_a[0]
address_a[1] => altsyncram_g9g1:auto_generated.address_a[1]
address_a[2] => altsyncram_g9g1:auto_generated.address_a[2]
address_a[3] => altsyncram_g9g1:auto_generated.address_a[3]
address_a[4] => altsyncram_g9g1:auto_generated.address_a[4]
address_a[5] => altsyncram_g9g1:auto_generated.address_a[5]
address_a[6] => altsyncram_g9g1:auto_generated.address_a[6]
address_a[7] => altsyncram_g9g1:auto_generated.address_a[7]
address_a[8] => altsyncram_g9g1:auto_generated.address_a[8]
address_a[9] => altsyncram_g9g1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g9g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g9g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_g9g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_g9g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_g9g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_g9g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_g9g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_g9g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_g9g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_g9g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_g9g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_g9g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_g9g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_g9g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_g9g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_g9g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_g9g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|display_rom:U7|altsyncram:altsyncram_component|altsyncram_g9g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|vga_top|vga_control:vga_control|rom_phrase:U10
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5ng1:auto_generated.address_a[0]
address_a[1] => altsyncram_5ng1:auto_generated.address_a[1]
address_a[2] => altsyncram_5ng1:auto_generated.address_a[2]
address_a[3] => altsyncram_5ng1:auto_generated.address_a[3]
address_a[4] => altsyncram_5ng1:auto_generated.address_a[4]
address_a[5] => altsyncram_5ng1:auto_generated.address_a[5]
address_a[6] => altsyncram_5ng1:auto_generated.address_a[6]
address_a[7] => altsyncram_5ng1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5ng1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5ng1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5ng1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5ng1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5ng1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5ng1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5ng1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5ng1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5ng1:auto_generated.q_a[7]
q_a[8] <= altsyncram_5ng1:auto_generated.q_a[8]
q_a[9] <= altsyncram_5ng1:auto_generated.q_a[9]
q_a[10] <= altsyncram_5ng1:auto_generated.q_a[10]
q_a[11] <= altsyncram_5ng1:auto_generated.q_a[11]
q_a[12] <= altsyncram_5ng1:auto_generated.q_a[12]
q_a[13] <= altsyncram_5ng1:auto_generated.q_a[13]
q_a[14] <= altsyncram_5ng1:auto_generated.q_a[14]
q_a[15] <= altsyncram_5ng1:auto_generated.q_a[15]
q_a[16] <= altsyncram_5ng1:auto_generated.q_a[16]
q_a[17] <= altsyncram_5ng1:auto_generated.q_a[17]
q_a[18] <= altsyncram_5ng1:auto_generated.q_a[18]
q_a[19] <= altsyncram_5ng1:auto_generated.q_a[19]
q_a[20] <= altsyncram_5ng1:auto_generated.q_a[20]
q_a[21] <= altsyncram_5ng1:auto_generated.q_a[21]
q_a[22] <= altsyncram_5ng1:auto_generated.q_a[22]
q_a[23] <= altsyncram_5ng1:auto_generated.q_a[23]
q_a[24] <= altsyncram_5ng1:auto_generated.q_a[24]
q_a[25] <= altsyncram_5ng1:auto_generated.q_a[25]
q_a[26] <= altsyncram_5ng1:auto_generated.q_a[26]
q_a[27] <= altsyncram_5ng1:auto_generated.q_a[27]
q_a[28] <= altsyncram_5ng1:auto_generated.q_a[28]
q_a[29] <= altsyncram_5ng1:auto_generated.q_a[29]
q_a[30] <= altsyncram_5ng1:auto_generated.q_a[30]
q_a[31] <= altsyncram_5ng1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|rom_phrase:U10|altsyncram:altsyncram_component|altsyncram_5ng1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|vga_top|vga_control:vga_control|phrase_rom:U11
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_l6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_l6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_l6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_l6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_l6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_l6g1:auto_generated.address_a[6]
address_a[7] => altsyncram_l6g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_l6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_l6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_l6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_l6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_l6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_l6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_l6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_l6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_l6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_l6g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_l6g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_l6g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_l6g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_l6g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_l6g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_l6g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_l6g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_l6g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_l6g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_l6g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_l6g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_l6g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_l6g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_l6g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_l6g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_l6g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_l6g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_l6g1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|phrase_rom:U11|altsyncram:altsyncram_component|altsyncram_l6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|vga_top|vga_control:vga_control|freq_rom:U12
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|vga_top|vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_00g1:auto_generated.address_a[0]
address_a[1] => altsyncram_00g1:auto_generated.address_a[1]
address_a[2] => altsyncram_00g1:auto_generated.address_a[2]
address_a[3] => altsyncram_00g1:auto_generated.address_a[3]
address_a[4] => altsyncram_00g1:auto_generated.address_a[4]
address_a[5] => altsyncram_00g1:auto_generated.address_a[5]
address_a[6] => altsyncram_00g1:auto_generated.address_a[6]
address_a[7] => altsyncram_00g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_00g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_00g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_00g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_00g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_00g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_00g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_00g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_00g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_00g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_00g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_00g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_00g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_00g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_00g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_00g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_00g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_00g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_00g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_00g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_00g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_00g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_00g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_00g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_00g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_00g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_00g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_00g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_00g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_00g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_00g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_00g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_00g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_00g1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vga_top|vga_control:vga_control|freq_rom:U12|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|vga_top|vga_drive:vga_drive
clk => isReady.CLK
clk => vs_count[0].CLK
clk => vs_count[1].CLK
clk => vs_count[2].CLK
clk => vs_count[3].CLK
clk => vs_count[4].CLK
clk => vs_count[5].CLK
clk => vs_count[6].CLK
clk => vs_count[7].CLK
clk => vs_count[8].CLK
clk => vs_count[9].CLK
clk => vs_count[10].CLK
clk => hs_count[0].CLK
clk => hs_count[1].CLK
clk => hs_count[2].CLK
clk => hs_count[3].CLK
clk => hs_count[4].CLK
clk => hs_count[5].CLK
clk => hs_count[6].CLK
clk => hs_count[7].CLK
clk => hs_count[8].CLK
clk => hs_count[9].CLK
clk => hs_count[10].CLK
clk => VGA_CLK.DATAIN
rst_n => hs_count[0].ACLR
rst_n => hs_count[1].ACLR
rst_n => hs_count[2].ACLR
rst_n => hs_count[3].ACLR
rst_n => hs_count[4].ACLR
rst_n => hs_count[5].ACLR
rst_n => hs_count[6].ACLR
rst_n => hs_count[7].ACLR
rst_n => hs_count[8].ACLR
rst_n => hs_count[9].ACLR
rst_n => hs_count[10].ACLR
rst_n => vs_count[0].ACLR
rst_n => vs_count[1].ACLR
rst_n => vs_count[2].ACLR
rst_n => vs_count[3].ACLR
rst_n => vs_count[4].ACLR
rst_n => vs_count[5].ACLR
rst_n => vs_count[6].ACLR
rst_n => vs_count[7].ACLR
rst_n => vs_count[8].ACLR
rst_n => vs_count[9].ACLR
rst_n => vs_count[10].ACLR
rst_n => isReady.ACLR
RGB[0] => VGA_B[0].DATAIN
RGB[1] => VGA_B[1].DATAIN
RGB[2] => VGA_B[2].DATAIN
RGB[3] => VGA_B[3].DATAIN
RGB[4] => VGA_B[4].DATAIN
RGB[5] => VGA_B[5].DATAIN
RGB[6] => VGA_B[6].DATAIN
RGB[7] => VGA_B[7].DATAIN
RGB[8] => VGA_G[0].DATAIN
RGB[9] => VGA_G[1].DATAIN
RGB[10] => VGA_G[2].DATAIN
RGB[11] => VGA_G[3].DATAIN
RGB[12] => VGA_G[4].DATAIN
RGB[13] => VGA_G[5].DATAIN
RGB[14] => VGA_G[6].DATAIN
RGB[15] => VGA_G[7].DATAIN
RGB[16] => VGA_R[0].DATAIN
RGB[17] => VGA_R[1].DATAIN
RGB[18] => VGA_R[2].DATAIN
RGB[19] => VGA_R[3].DATAIN
RGB[20] => VGA_R[4].DATAIN
RGB[21] => VGA_R[5].DATAIN
RGB[22] => VGA_R[6].DATAIN
RGB[23] => VGA_R[7].DATAIN
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= LessThan5.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= RGB[16].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= RGB[17].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= RGB[18].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= RGB[19].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= RGB[20].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= RGB[21].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= RGB[22].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= RGB[23].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= RGB[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= RGB[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= RGB[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= RGB[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= RGB[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= RGB[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= RGB[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= RGB[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= RGB[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= RGB[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= RGB[10].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= RGB[11].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= RGB[12].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= RGB[13].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= RGB[14].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= RGB[15].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= LessThan5.DB_MAX_OUTPUT_PORT_TYPE
hx[0] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[1] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[2] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[3] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[4] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[5] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[6] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[7] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[8] <= hx.DB_MAX_OUTPUT_PORT_TYPE
hx[9] <= hx.DB_MAX_OUTPUT_PORT_TYPE
vy[0] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[1] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[2] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[3] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[4] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[5] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[6] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[7] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[8] <= vy.DB_MAX_OUTPUT_PORT_TYPE
vy[9] <= vy.DB_MAX_OUTPUT_PORT_TYPE


