

================================================================
== Vivado HLS Report for 'Filter2D102'
================================================================
* Date:           Fri Jul 12 17:42:36 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        edge_detector
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z015clg485-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     5.827|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2086097|  2086097|  2086097|  2086097|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2086096|  2086096|      1928|          -|          -|  1082|    no    |
        | + loop_width  |     1925|     1925|         5|          1|          1|  1922|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	8  / (exitcond460_i)
	6  / (!exitcond460_i)
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str219, i32 0, i32 0, [1 x i8]* @p_str220, [1 x i8]* @p_str221, [1 x i8]* @p_str222, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str223, [1 x i8]* @p_str224)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str191, i32 0, i32 0, [1 x i8]* @p_str192, [1 x i8]* @p_str193, [1 x i8]* @p_str194, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str195, [1 x i8]* @p_str196)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.77ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 23 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 24 [1/1] (2.77ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 24 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 25 [1/1] (2.77ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 25 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 26 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 27 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "br label %0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.68>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 29 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.88ns)   --->   "%exitcond461_i = icmp eq i11 %t_V, -966" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 30 'icmp' 'exitcond461_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 1082)"   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.48ns)   --->   "%i_V = add i11 %t_V, 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 32 'add' 'i_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i, label %"filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>.exit", label %1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 34 'specloopname' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 35 'specregionbegin' 'tmp' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.88ns)   --->   "%tmp_s = icmp ult i11 %t_V, -968" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 36 'icmp' 'tmp_s' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%tmp_98_0_not = xor i1 %tmp_s, true" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 37 'xor' 'tmp_98_0_not' <Predicate = (!exitcond461_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 38 'partselect' 'tmp_7' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.94ns)   --->   "%icmp = icmp ne i10 %tmp_7, 0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 39 'icmp' 'icmp' <Predicate = (!exitcond461_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.88ns)   --->   "%tmp_3 = icmp eq i11 %t_V, 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 40 'icmp' 'tmp_3' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.88ns)   --->   "%tmp_142_1 = icmp eq i11 %t_V, 0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 41 'icmp' 'tmp_142_1' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.88ns)   --->   "%tmp_5 = icmp ugt i11 %t_V, -968" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 42 'icmp' 'tmp_5' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i11 %t_V to i2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 43 'trunc' 'tmp_8' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.80ns)   --->   "%row_assign_8_1_t = xor i2 %tmp_8, 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 44 'xor' 'row_assign_8_1_t' <Predicate = (!exitcond461_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.63ns)   --->   "%row_assign_8_2_t = sub i2 -2, %tmp_8" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 45 'sub' 'row_assign_8_2_t' <Predicate = (!exitcond461_i)> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.46ns)   --->   "br label %2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 46 'br' <Predicate = (!exitcond461_i)> <Delay = 0.46>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1306]   --->   Operation 47 'ret' <Predicate = (exitcond461_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge485.i ]"   --->   Operation 48 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%t_V_3_cast = zext i11 %t_V_2 to i12" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 49 'zext' 't_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.88ns)   --->   "%exitcond460_i = icmp eq i11 %t_V_2, -126" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 50 'icmp' 'exitcond460_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.48ns)   --->   "%j_V = add i11 %t_V_2, 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 51 'add' 'j_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 52 'partselect' 'tmp_9' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.94ns)   --->   "%icmp1 = icmp ne i10 %tmp_9, 0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 53 'icmp' 'icmp1' <Predicate = (!exitcond460_i)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.48ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_3_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 54 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 55 'bitselect' 'tmp_10' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev = xor i1 %tmp_10, true" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 56 'xor' 'rev' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.82ns)   --->   "%tmp_1 = icmp slt i12 %ImagLoc_x, 1920" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 57 'icmp' 'tmp_1' <Predicate = (!exitcond460_i)> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_1, %rev" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 58 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 59 'bitselect' 'tmp_11' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.48ns)   --->   "%p_assign_1 = sub i12 1, %t_V_3_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 60 'sub' 'p_assign_1' <Predicate = (!exitcond460_i)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.59ns)   --->   "%p_p2_i_i = select i1 %tmp_11, i12 %p_assign_1, i12 %ImagLoc_x" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 61 'select' 'p_p2_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.82ns)   --->   "%tmp_2 = icmp slt i12 %p_p2_i_i, 1920" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 62 'icmp' 'tmp_2' <Predicate = (!exitcond460_i)> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.54ns)   --->   "%p_assign_2 = sub i12 -258, %p_p2_i_i" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 63 'sub' 'p_assign_2' <Predicate = (!exitcond460_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i, i12 %ImagLoc_x, i12 %p_assign_2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 64 'select' 'p_assign_3' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_11_not = xor i1 %tmp_1, true" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 65 'xor' 'tmp_11_not' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_10, %tmp_11_not" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 66 'or' 'sel_tmp7' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_2, %sel_tmp7" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 67 'and' 'sel_tmp8' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.59ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i12 %p_p2_i_i, i12 %p_assign_3" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 68 'select' 'x' <Predicate = (!exitcond460_i)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i12 %x to i2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 69 'trunc' 'tmp_12' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.80ns)   --->   "%brmerge = or i1 %tmp_1, %tmp_98_0_not" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 70 'or' 'brmerge' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge478.i_ifconv" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 71 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit495.i.0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 72 'br' <Predicate = (!exitcond460_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %"operator().exit538.i.0", label %._crit_edge480.i.0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 73 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_142_1, label %"operator().exit538.i.1", label %._crit_edge480.i.1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 74 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %"operator().exit538.i.2", label %._crit_edge480.i.2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 75 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv"   --->   Operation 76 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader462.i.preheader.0, label %._crit_edge478.i_ifconv" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 77 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.80ns)   --->   "%or_cond_i = and i1 %icmp, %icmp1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 78 'and' 'or_cond_i' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %.preheader.0, label %._crit_edge485.i" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 79 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i, label %5, label %.critedge.i_ifconv" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%col_assign_cast8 = sext i12 %x to i32" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:634->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 81 'sext' 'col_assign_cast8' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4 = zext i32 %col_assign_cast8 to i64" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 82 'zext' 'tmp_4' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_4" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 83 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (2.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 84 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_4" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 85 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (2.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 86 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_4" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 87 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (2.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 88 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i & brmerge)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 89 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 1922)"   --->   Operation 90 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 91 'load' 'right_border_buf_0_7' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 92 'load' 'right_border_buf_0_8' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 93 'load' 'right_border_buf_0_9' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 94 'load' 'right_border_buf_0_10' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 95 'load' 'right_border_buf_0_11' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.80ns)   --->   "%col_assign_1 = xor i2 %tmp_12, -1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 96 'xor' 'col_assign_1' <Predicate = (!exitcond460_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/2] (2.77ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 97 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 98 [1/1] (1.35ns)   --->   "%tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %col_assign_1)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 98 'mux' 'tmp_13' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.44ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_13" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 99 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/2] (2.77ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 100 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 101 [1/1] (1.35ns)   --->   "%tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_1)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 101 'mux' 'tmp_14' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.44ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_14" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 102 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/2] (2.77ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 103 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i & brmerge)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 104 [1/1] (1.35ns)   --->   "%tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_1)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 104 'mux' 'tmp_15' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.44ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_15" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 105 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (2.91ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 106 'read' 'tmp_26' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 107 [1/1] (2.77ns)   --->   "store i8 %tmp_26, i8* %k_buf_0_val_5_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 107 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 108 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_3)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (2.77ns)   --->   "store i8 %tmp_26, i8* %k_buf_0_val_4_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 109 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_142_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 110 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_142_1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (2.77ns)   --->   "store i8 %tmp_26, i8* %k_buf_0_val_3_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 111 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 112 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_3)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 113 'load' 'right_border_buf_0_12' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 114 'load' 'right_border_buf_0_13' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (2.77ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 115 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 116 [1/1] (2.77ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 116 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 117 [1/1] (2.91ns)   --->   "%tmp_17 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 117 'read' 'tmp_17' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 118 [1/1] (2.77ns)   --->   "store i8 %tmp_17, i8* %k_buf_0_val_3_addr, align 1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 118 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 119 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 120 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 121 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 122 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 123 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 124 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 125 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.35ns)   --->   "%tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_8)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 126 'mux' 'tmp_16' <Predicate = (!exitcond460_i & tmp_5)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_5, i8 %tmp_16, i8 %col_buf_0_val_0_0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 127 'select' 'src_kernel_win_0_va_6' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.35ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_1_t)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 128 'mux' 'tmp_18' <Predicate = (!exitcond460_i & tmp_5)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_5, i8 %tmp_18, i8 %col_buf_0_val_1_0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 129 'select' 'src_kernel_win_0_va_7' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.35ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_2_t)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 130 'mux' 'tmp_19' <Predicate = (!exitcond460_i & tmp_5)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.44ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_5, i8 %tmp_19, i8 %col_buf_0_val_2_0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 131 'select' 'src_kernel_win_0_va_8' <Predicate = (!exitcond460_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.82>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 133 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 134 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str32) nounwind" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 135 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va_1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 136 'load' 'src_kernel_win_0_va_9' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_3"   --->   Operation 137 'load' 'src_kernel_win_0_va_10' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_5" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 138 'load' 'src_kernel_win_0_va_11' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_184_0_cast = zext i8 %src_kernel_win_0_va_11 to i9" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 139 'zext' 'tmp_184_0_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%r_V_0_2_cast = zext i8 %src_kernel_win_0_va_8 to i9" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 140 'zext' 'r_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.30ns)   --->   "%sum_V_0_2 = sub i9 %tmp_184_0_cast, %r_V_0_2_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 141 'sub' 'sum_V_0_2' <Predicate = (or_cond_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sum_V_0_2_cast = sext i9 %sum_V_0_2 to i11" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 142 'sext' 'sum_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%r_V_10_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_10, i1 false)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 143 'bitconcatenate' 'r_V_10_1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_184_1_cast_cast = zext i9 %r_V_10_1 to i10" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 144 'zext' 'tmp_184_1_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp22)   --->   "%tmp_20 = trunc i9 %sum_V_0_2 to i8" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 145 'trunc' 'tmp_20' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp22)   --->   "%tmp_21 = shl i8 %src_kernel_win_0_va_10, 1"   --->   Operation 146 'shl' 'tmp_21' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_7, i1 false)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 147 'bitconcatenate' 'p_shl' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %p_shl to i10" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 148 'zext' 'p_shl_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (1.36ns)   --->   "%r_V_10_1_2 = sub i10 0, %p_shl_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 149 'sub' 'r_V_10_1_2' <Predicate = (or_cond_i)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_184_1_2_cast = sext i10 %r_V_10_1_2 to i11" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 150 'sext' 'tmp_184_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i10 %r_V_10_1_2 to i8" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 151 'trunc' 'tmp_22' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_184_2_cast_cast = zext i8 %src_kernel_win_0_va_9 to i10" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 152 'zext' 'tmp_184_2_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%r_V_2_2_cast = zext i8 %src_kernel_win_0_va_6 to i9" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 153 'zext' 'r_V_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (1.30ns)   --->   "%r_V_10_2_2 = sub i9 0, %r_V_2_2_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 154 'sub' 'r_V_10_2_2' <Predicate = (or_cond_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_184_2_2_cast = sext i9 %r_V_10_2_2 to i11" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 155 'sext' 'tmp_184_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i9 %r_V_10_2_2 to i8" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 156 'trunc' 'tmp_23' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.41ns)   --->   "%tmp19 = add i11 %sum_V_0_2_cast, %tmp_184_1_2_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 157 'add' 'tmp19' <Predicate = (or_cond_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (1.36ns)   --->   "%tmp21 = add i10 %tmp_184_2_cast_cast, %tmp_184_1_cast_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 158 'add' 'tmp21' <Predicate = (or_cond_i)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%tmp21_cast = zext i10 %tmp21 to i11" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 159 'zext' 'tmp21_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i11 %tmp_184_2_2_cast, %tmp21_cast" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 160 'add' 'tmp20' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i11 %tmp19, %tmp20" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 161 'add' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 3.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 162 'bitselect' 'p_Result_s' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp22 = add i8 %tmp_21, %tmp_20" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 163 'add' 'tmp22' <Predicate = (or_cond_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (1.30ns)   --->   "%tmp24 = add i8 %tmp_23, %src_kernel_win_0_va_9" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 164 'add' 'tmp24' <Predicate = (or_cond_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp23 = add i8 %tmp_22, %tmp24" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 165 'add' 'tmp23' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %tmp22, %tmp23" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 166 'add' 'p_Val2_1' <Predicate = (or_cond_i)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_24 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 167 'partselect' 'tmp_24' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 168 'load' 'src_kernel_win_0_va_12' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 169 'load' 'src_kernel_win_0_va_13' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_4" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 170 'load' 'src_kernel_win_0_va_14' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_6)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 171 'specregionend' 'empty' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_14, i8* %src_kernel_win_0_va_5" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 172 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 173 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_13, i8* %src_kernel_win_0_va_3" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 174 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 175 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_12, i8* %src_kernel_win_0_va_1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 176 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 177 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "br label %2" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 178 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.70>
ST_7 : Operation 179 [1/1] (0.80ns)   --->   "%tmp_i_i = xor i1 %p_Result_s, true" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 179 'xor' 'tmp_i_i' <Predicate = (or_cond_i)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.98ns)   --->   "%not_i_i = icmp ne i3 %tmp_24, 0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 180 'icmp' 'not_i_i' <Predicate = (or_cond_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%overflow = and i1 %not_i_i, %tmp_i_i" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 181 'and' 'overflow' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 182 'select' 'p_mux_i_i_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_8_i_i = or i1 %p_Result_s, %overflow" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 183 'or' 'tmp_8_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.81ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %tmp_8_i_i, i8 %p_mux_i_i_cast, i8 %p_Val2_1" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 184 'select' 'p_Val2_3' <Predicate = (or_cond_i)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_3)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 185 'write' <Predicate = (or_cond_i)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 186 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 187 'specregionend' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "br label %0" [E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->E:/vivado/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 001111111]
src_kernel_win_0_va_1  (alloca           ) [ 001111111]
src_kernel_win_0_va_2  (alloca           ) [ 001111111]
src_kernel_win_0_va_3  (alloca           ) [ 001111111]
src_kernel_win_0_va_4  (alloca           ) [ 001111111]
src_kernel_win_0_va_5  (alloca           ) [ 001111111]
right_border_buf_0_s   (alloca           ) [ 001111111]
right_border_buf_0_1   (alloca           ) [ 001111111]
right_border_buf_0_2   (alloca           ) [ 001111111]
right_border_buf_0_3   (alloca           ) [ 001111111]
right_border_buf_0_4   (alloca           ) [ 001111111]
right_border_buf_0_5   (alloca           ) [ 001111111]
StgValue_21            (specinterface    ) [ 000000000]
StgValue_22            (specinterface    ) [ 000000000]
k_buf_0_val_3          (alloca           ) [ 001111111]
k_buf_0_val_4          (alloca           ) [ 001111111]
k_buf_0_val_5          (alloca           ) [ 001111111]
rbegin_i_i             (specregionbegin  ) [ 000000000]
rend_i_i_0             (specregionend    ) [ 000000000]
StgValue_28            (br               ) [ 011111111]
t_V                    (phi              ) [ 001000000]
exitcond461_i          (icmp             ) [ 001111111]
StgValue_31            (speclooptripcount) [ 000000000]
i_V                    (add              ) [ 011111111]
StgValue_33            (br               ) [ 000000000]
StgValue_34            (specloopname     ) [ 000000000]
tmp                    (specregionbegin  ) [ 000111111]
tmp_s                  (icmp             ) [ 000111110]
tmp_98_0_not           (xor              ) [ 000111110]
tmp_7                  (partselect       ) [ 000000000]
icmp                   (icmp             ) [ 000111110]
tmp_3                  (icmp             ) [ 000111110]
tmp_142_1              (icmp             ) [ 000111110]
tmp_5                  (icmp             ) [ 000111110]
tmp_8                  (trunc            ) [ 000111110]
row_assign_8_1_t       (xor              ) [ 000111110]
row_assign_8_2_t       (sub              ) [ 000111110]
StgValue_46            (br               ) [ 001111111]
StgValue_47            (ret              ) [ 000000000]
t_V_2                  (phi              ) [ 000100010]
t_V_3_cast             (zext             ) [ 000000000]
exitcond460_i          (icmp             ) [ 001111111]
j_V                    (add              ) [ 001111111]
tmp_9                  (partselect       ) [ 000000000]
icmp1                  (icmp             ) [ 000000000]
ImagLoc_x              (add              ) [ 000000000]
tmp_10                 (bitselect        ) [ 000000000]
rev                    (xor              ) [ 000000000]
tmp_1                  (icmp             ) [ 000000000]
or_cond_i_i            (and              ) [ 001111111]
tmp_11                 (bitselect        ) [ 000000000]
p_assign_1             (sub              ) [ 000000000]
p_p2_i_i               (select           ) [ 000000000]
tmp_2                  (icmp             ) [ 000000000]
p_assign_2             (sub              ) [ 000000000]
p_assign_3             (select           ) [ 000000000]
tmp_11_not             (xor              ) [ 000000000]
sel_tmp7               (or               ) [ 000000000]
sel_tmp8               (and              ) [ 000000000]
x                      (select           ) [ 000110000]
tmp_12                 (trunc            ) [ 000111000]
brmerge                (or               ) [ 000111000]
StgValue_71            (br               ) [ 000000000]
StgValue_72            (br               ) [ 000000000]
StgValue_73            (br               ) [ 000000000]
StgValue_74            (br               ) [ 000000000]
StgValue_75            (br               ) [ 000000000]
StgValue_76            (br               ) [ 000000000]
StgValue_77            (br               ) [ 000000000]
or_cond_i              (and              ) [ 000111110]
StgValue_79            (br               ) [ 000000000]
StgValue_80            (br               ) [ 000000000]
col_assign_cast8       (sext             ) [ 000000000]
tmp_4                  (zext             ) [ 000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 000101000]
k_buf_0_val_4_addr     (getelementptr    ) [ 000101000]
k_buf_0_val_5_addr     (getelementptr    ) [ 000101000]
right_border_buf_0_6   (load             ) [ 000000000]
StgValue_90            (speclooptripcount) [ 000000000]
right_border_buf_0_7   (load             ) [ 000000000]
right_border_buf_0_8   (load             ) [ 000000000]
right_border_buf_0_9   (load             ) [ 000000000]
right_border_buf_0_10  (load             ) [ 000000000]
right_border_buf_0_11  (load             ) [ 000000000]
col_assign_1           (xor              ) [ 000000000]
k_buf_0_val_3_load     (load             ) [ 000000000]
tmp_13                 (mux              ) [ 000000000]
col_buf_0_val_0_0      (select           ) [ 000000000]
k_buf_0_val_4_load     (load             ) [ 000000000]
tmp_14                 (mux              ) [ 000000000]
col_buf_0_val_1_0      (select           ) [ 000000000]
k_buf_0_val_5_load     (load             ) [ 000000000]
tmp_15                 (mux              ) [ 000000000]
col_buf_0_val_2_0      (select           ) [ 000000000]
tmp_26                 (read             ) [ 000000000]
StgValue_107           (store            ) [ 000000000]
StgValue_108           (br               ) [ 000000000]
StgValue_109           (store            ) [ 000000000]
StgValue_110           (br               ) [ 000000000]
StgValue_111           (store            ) [ 000000000]
StgValue_112           (br               ) [ 000000000]
right_border_buf_0_12  (load             ) [ 000000000]
right_border_buf_0_13  (load             ) [ 000000000]
StgValue_115           (store            ) [ 000000000]
StgValue_116           (store            ) [ 000000000]
tmp_17                 (read             ) [ 000000000]
StgValue_118           (store            ) [ 000000000]
StgValue_119           (store            ) [ 000000000]
StgValue_120           (store            ) [ 000000000]
StgValue_121           (store            ) [ 000000000]
StgValue_122           (store            ) [ 000000000]
StgValue_123           (store            ) [ 000000000]
StgValue_124           (store            ) [ 000000000]
StgValue_125           (br               ) [ 000000000]
tmp_16                 (mux              ) [ 000000000]
src_kernel_win_0_va_6  (select           ) [ 000100100]
tmp_18                 (mux              ) [ 000000000]
src_kernel_win_0_va_7  (select           ) [ 000100100]
tmp_19                 (mux              ) [ 000000000]
src_kernel_win_0_va_8  (select           ) [ 000100100]
StgValue_132           (specloopname     ) [ 000000000]
tmp_6                  (specregionbegin  ) [ 000000000]
StgValue_134           (specpipeline     ) [ 000000000]
StgValue_135           (specloopname     ) [ 000000000]
src_kernel_win_0_va_9  (load             ) [ 000000000]
src_kernel_win_0_va_10 (load             ) [ 000000000]
src_kernel_win_0_va_11 (load             ) [ 000000000]
tmp_184_0_cast         (zext             ) [ 000000000]
r_V_0_2_cast           (zext             ) [ 000000000]
sum_V_0_2              (sub              ) [ 000000000]
sum_V_0_2_cast         (sext             ) [ 000000000]
r_V_10_1               (bitconcatenate   ) [ 000000000]
tmp_184_1_cast_cast    (zext             ) [ 000000000]
tmp_20                 (trunc            ) [ 000000000]
tmp_21                 (shl              ) [ 000000000]
p_shl                  (bitconcatenate   ) [ 000000000]
p_shl_cast             (zext             ) [ 000000000]
r_V_10_1_2             (sub              ) [ 000000000]
tmp_184_1_2_cast       (sext             ) [ 000000000]
tmp_22                 (trunc            ) [ 000000000]
tmp_184_2_cast_cast    (zext             ) [ 000000000]
r_V_2_2_cast           (zext             ) [ 000000000]
r_V_10_2_2             (sub              ) [ 000000000]
tmp_184_2_2_cast       (sext             ) [ 000000000]
tmp_23                 (trunc            ) [ 000000000]
tmp19                  (add              ) [ 000000000]
tmp21                  (add              ) [ 000000000]
tmp21_cast             (zext             ) [ 000000000]
tmp20                  (add              ) [ 000000000]
p_Val2_s               (add              ) [ 000000000]
p_Result_s             (bitselect        ) [ 000100010]
tmp22                  (add              ) [ 000000000]
tmp24                  (add              ) [ 000000000]
tmp23                  (add              ) [ 000000000]
p_Val2_1               (add              ) [ 000100010]
tmp_24                 (partselect       ) [ 000100010]
src_kernel_win_0_va_12 (load             ) [ 000000000]
src_kernel_win_0_va_13 (load             ) [ 000000000]
src_kernel_win_0_va_14 (load             ) [ 000000000]
empty                  (specregionend    ) [ 000000000]
StgValue_172           (store            ) [ 000000000]
StgValue_173           (store            ) [ 000000000]
StgValue_174           (store            ) [ 000000000]
StgValue_175           (store            ) [ 000000000]
StgValue_176           (store            ) [ 000000000]
StgValue_177           (store            ) [ 000000000]
StgValue_178           (br               ) [ 001111111]
tmp_i_i                (xor              ) [ 000000000]
not_i_i                (icmp             ) [ 000000000]
overflow               (and              ) [ 000000000]
p_mux_i_i_cast         (select           ) [ 000000000]
tmp_8_i_i              (or               ) [ 000000000]
p_Val2_3               (select           ) [ 000000000]
StgValue_185           (write            ) [ 000000000]
StgValue_186           (br               ) [ 000000000]
empty_84               (specregionend    ) [ 000000000]
StgValue_188           (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str192"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str193"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str194"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str195"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str196"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="src_kernel_win_0_va_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="src_kernel_win_0_va_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="src_kernel_win_0_va_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="src_kernel_win_0_va_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="src_kernel_win_0_va_4_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="src_kernel_win_0_va_5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="right_border_buf_0_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="right_border_buf_0_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="right_border_buf_0_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="right_border_buf_0_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="right_border_buf_0_4_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_border_buf_0_5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="k_buf_0_val_3_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="k_buf_0_val_4_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="k_buf_0_val_5_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_26/5 tmp_17/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_185_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_185/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="k_buf_0_val_3_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="1"/>
<pin id="253" dir="0" index="4" bw="11" slack="0"/>
<pin id="254" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
<pin id="256" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_111/5 StgValue_118/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="k_buf_0_val_4_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="1"/>
<pin id="248" dir="0" index="4" bw="11" slack="0"/>
<pin id="249" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="250" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
<pin id="251" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_109/5 StgValue_116/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="k_buf_0_val_5_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="1"/>
<pin id="243" dir="0" index="4" bw="11" slack="0"/>
<pin id="244" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
<pin id="246" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_107/5 StgValue_115/5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="t_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="1"/>
<pin id="262" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="t_V_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="271" class="1005" name="t_V_2_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="1"/>
<pin id="273" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="t_V_2_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="11" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="exitcond461_i_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_98_0_not_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_98_0_not/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="0" index="3" bw="5" slack="0"/>
<pin id="311" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_142_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_142_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="11" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_8_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="row_assign_8_1_t_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_8_1_t/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="row_assign_8_2_t_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="2" slack="0"/>
<pin id="353" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_8_2_t/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="t_V_3_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_3_cast/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exitcond460_i_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond460_i/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="j_V_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_9_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="0" index="3" bw="5" slack="0"/>
<pin id="377" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ImagLoc_x_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="11" slack="0"/>
<pin id="391" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_10_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="12" slack="0"/>
<pin id="397" dir="0" index="2" bw="5" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="rev_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="0" index="1" bw="12" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_cond_i_i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_11_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="12" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_assign_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="11" slack="0"/>
<pin id="431" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_p2_i_i_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="12" slack="0"/>
<pin id="437" dir="0" index="2" bw="12" slack="0"/>
<pin id="438" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="12" slack="0"/>
<pin id="444" dir="0" index="1" bw="12" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_assign_2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="0" index="1" bw="12" slack="0"/>
<pin id="451" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_assign_3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="12" slack="0"/>
<pin id="457" dir="0" index="2" bw="12" slack="0"/>
<pin id="458" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_11_not_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_11_not/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sel_tmp7_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sel_tmp8_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="x_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="12" slack="0"/>
<pin id="483" dir="0" index="2" bw="12" slack="0"/>
<pin id="484" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_12_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="0"/>
<pin id="490" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="brmerge_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="1"/>
<pin id="495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_cond_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="col_assign_cast8_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast8/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="12" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="right_border_buf_0_6_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="4"/>
<pin id="514" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="right_border_buf_0_7_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="4"/>
<pin id="517" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="right_border_buf_0_8_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="4"/>
<pin id="520" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="right_border_buf_0_9_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="4"/>
<pin id="523" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="right_border_buf_0_10_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="4"/>
<pin id="526" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="right_border_buf_0_11_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="4"/>
<pin id="529" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="col_assign_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="2"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_1/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_13_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="0" index="2" bw="8" slack="0"/>
<pin id="539" dir="0" index="3" bw="1" slack="0"/>
<pin id="540" dir="0" index="4" bw="2" slack="0"/>
<pin id="541" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="col_buf_0_val_0_0_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="2"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="0" index="2" bw="8" slack="0"/>
<pin id="551" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_14_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="0"/>
<pin id="557" dir="0" index="2" bw="8" slack="0"/>
<pin id="558" dir="0" index="3" bw="1" slack="0"/>
<pin id="559" dir="0" index="4" bw="2" slack="0"/>
<pin id="560" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="col_buf_0_val_1_0_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="2"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="0" index="2" bw="8" slack="0"/>
<pin id="570" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_15_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="0" index="2" bw="8" slack="0"/>
<pin id="577" dir="0" index="3" bw="1" slack="0"/>
<pin id="578" dir="0" index="4" bw="2" slack="0"/>
<pin id="579" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="col_buf_0_val_2_0_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="2"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="0" index="2" bw="8" slack="0"/>
<pin id="589" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="right_border_buf_0_12_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="4"/>
<pin id="594" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="right_border_buf_0_13_load_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="4"/>
<pin id="597" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="StgValue_119_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="4"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="StgValue_120_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="4"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="StgValue_121_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="4"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="StgValue_122_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="4"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="StgValue_123_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="4"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="StgValue_124_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="4"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_16_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="0" index="2" bw="8" slack="0"/>
<pin id="632" dir="0" index="3" bw="8" slack="0"/>
<pin id="633" dir="0" index="4" bw="2" slack="3"/>
<pin id="634" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="src_kernel_win_0_va_6_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="3"/>
<pin id="641" dir="0" index="1" bw="8" slack="0"/>
<pin id="642" dir="0" index="2" bw="8" slack="0"/>
<pin id="643" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_18_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="0" index="2" bw="8" slack="0"/>
<pin id="650" dir="0" index="3" bw="8" slack="0"/>
<pin id="651" dir="0" index="4" bw="2" slack="3"/>
<pin id="652" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="src_kernel_win_0_va_7_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="3"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="0" index="2" bw="8" slack="0"/>
<pin id="661" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_19_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="0" index="2" bw="8" slack="0"/>
<pin id="668" dir="0" index="3" bw="8" slack="0"/>
<pin id="669" dir="0" index="4" bw="2" slack="3"/>
<pin id="670" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="src_kernel_win_0_va_8_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="3"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="0" index="2" bw="8" slack="0"/>
<pin id="679" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="src_kernel_win_0_va_9_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="5"/>
<pin id="684" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="src_kernel_win_0_va_10_load_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="5"/>
<pin id="687" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="src_kernel_win_0_va_11_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="5"/>
<pin id="690" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_184_0_cast_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_184_0_cast/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="r_V_0_2_cast_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_2_cast/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sum_V_0_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="0"/>
<pin id="701" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sum_V_0_2/6 "/>
</bind>
</comp>

<comp id="704" class="1004" name="sum_V_0_2_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="0"/>
<pin id="706" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_V_0_2_cast/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="r_V_10_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_10_1/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_184_1_cast_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="9" slack="0"/>
<pin id="718" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_184_1_cast_cast/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_20_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="0"/>
<pin id="722" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_21_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_shl_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="1"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="p_shl_cast_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="9" slack="0"/>
<pin id="739" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="r_V_10_1_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="9" slack="0"/>
<pin id="744" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_1_2/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_184_1_2_cast_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="10" slack="0"/>
<pin id="749" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_184_1_2_cast/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_22_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="0"/>
<pin id="753" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_184_2_cast_cast_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_184_2_cast_cast/6 "/>
</bind>
</comp>

<comp id="759" class="1004" name="r_V_2_2_cast_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="1"/>
<pin id="761" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_2_cast/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="r_V_10_2_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="0"/>
<pin id="765" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_2_2/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_184_2_2_cast_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="9" slack="0"/>
<pin id="770" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_184_2_2_cast/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_23_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="9" slack="0"/>
<pin id="774" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp19_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="9" slack="0"/>
<pin id="778" dir="0" index="1" bw="10" slack="0"/>
<pin id="779" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp19/6 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp21_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="0" index="1" bw="9" slack="0"/>
<pin id="785" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp21_cast_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="0"/>
<pin id="790" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp21_cast/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp20_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="9" slack="0"/>
<pin id="794" dir="0" index="1" bw="10" slack="0"/>
<pin id="795" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp20/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="p_Val2_s_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="11" slack="0"/>
<pin id="800" dir="0" index="1" bw="11" slack="0"/>
<pin id="801" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="p_Result_s_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="11" slack="0"/>
<pin id="807" dir="0" index="2" bw="5" slack="0"/>
<pin id="808" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp22_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="8" slack="0"/>
<pin id="815" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp22/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp24_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="8" slack="0"/>
<pin id="821" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp24/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp23_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="0"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp23/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="p_Val2_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_24_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="0"/>
<pin id="838" dir="0" index="1" bw="11" slack="0"/>
<pin id="839" dir="0" index="2" bw="5" slack="0"/>
<pin id="840" dir="0" index="3" bw="5" slack="0"/>
<pin id="841" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="846" class="1004" name="src_kernel_win_0_va_12_load_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="5"/>
<pin id="848" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/6 "/>
</bind>
</comp>

<comp id="849" class="1004" name="src_kernel_win_0_va_13_load_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="5"/>
<pin id="851" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/6 "/>
</bind>
</comp>

<comp id="852" class="1004" name="src_kernel_win_0_va_14_load_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="5"/>
<pin id="854" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/6 "/>
</bind>
</comp>

<comp id="855" class="1004" name="StgValue_172_store_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="5"/>
<pin id="858" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_172/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="StgValue_173_store_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="1"/>
<pin id="862" dir="0" index="1" bw="8" slack="5"/>
<pin id="863" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="StgValue_174_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="5"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="StgValue_175_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="1"/>
<pin id="871" dir="0" index="1" bw="8" slack="5"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="StgValue_176_store_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="5"/>
<pin id="876" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="StgValue_177_store_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="1"/>
<pin id="880" dir="0" index="1" bw="8" slack="5"/>
<pin id="881" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/6 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_i_i_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="1"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/7 "/>
</bind>
</comp>

<comp id="887" class="1004" name="not_i_i_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="3" slack="1"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i/7 "/>
</bind>
</comp>

<comp id="892" class="1004" name="overflow_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="898" class="1004" name="p_mux_i_i_cast_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="0" index="2" bw="1" slack="0"/>
<pin id="902" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/7 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_8_i_i_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="1"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8_i_i/7 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_Val2_3_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="0" index="2" bw="8" slack="1"/>
<pin id="915" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/7 "/>
</bind>
</comp>

<comp id="919" class="1005" name="src_kernel_win_0_va_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="5"/>
<pin id="921" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="925" class="1005" name="src_kernel_win_0_va_1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="5"/>
<pin id="927" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="src_kernel_win_0_va_2_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="5"/>
<pin id="933" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="937" class="1005" name="src_kernel_win_0_va_3_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="5"/>
<pin id="939" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="943" class="1005" name="src_kernel_win_0_va_4_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="5"/>
<pin id="945" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="949" class="1005" name="src_kernel_win_0_va_5_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="5"/>
<pin id="951" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="955" class="1005" name="right_border_buf_0_s_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="4"/>
<pin id="957" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="962" class="1005" name="right_border_buf_0_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="4"/>
<pin id="964" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="right_border_buf_0_2_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="4"/>
<pin id="970" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="974" class="1005" name="right_border_buf_0_3_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="4"/>
<pin id="976" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="981" class="1005" name="right_border_buf_0_4_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="4"/>
<pin id="983" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="987" class="1005" name="right_border_buf_0_5_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="4"/>
<pin id="989" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="993" class="1005" name="exitcond461_i_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="1"/>
<pin id="995" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i "/>
</bind>
</comp>

<comp id="997" class="1005" name="i_V_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="11" slack="0"/>
<pin id="999" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_s_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1006" class="1005" name="tmp_98_0_not_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98_0_not "/>
</bind>
</comp>

<comp id="1011" class="1005" name="icmp_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="1"/>
<pin id="1013" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_3_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="tmp_142_1_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_142_1 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_5_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="3"/>
<pin id="1026" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="tmp_8_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="2" slack="3"/>
<pin id="1033" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="row_assign_8_1_t_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="2" slack="3"/>
<pin id="1038" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_8_1_t "/>
</bind>
</comp>

<comp id="1041" class="1005" name="row_assign_8_2_t_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="2" slack="3"/>
<pin id="1043" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_8_2_t "/>
</bind>
</comp>

<comp id="1046" class="1005" name="exitcond460_i_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond460_i "/>
</bind>
</comp>

<comp id="1050" class="1005" name="j_V_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="11" slack="0"/>
<pin id="1052" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1055" class="1005" name="or_cond_i_i_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="2"/>
<pin id="1057" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1059" class="1005" name="x_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="12" slack="1"/>
<pin id="1061" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1064" class="1005" name="tmp_12_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="2" slack="2"/>
<pin id="1066" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="brmerge_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="1"/>
<pin id="1071" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1076" class="1005" name="or_cond_i_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="3"/>
<pin id="1078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1080" class="1005" name="k_buf_0_val_3_addr_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="11" slack="1"/>
<pin id="1082" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1086" class="1005" name="k_buf_0_val_4_addr_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="11" slack="1"/>
<pin id="1088" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1092" class="1005" name="k_buf_0_val_5_addr_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="11" slack="1"/>
<pin id="1094" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1098" class="1005" name="src_kernel_win_0_va_6_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="1"/>
<pin id="1100" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="src_kernel_win_0_va_7_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="1"/>
<pin id="1106" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="src_kernel_win_0_va_8_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="1"/>
<pin id="1112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="p_Result_s_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="1"/>
<pin id="1118" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1122" class="1005" name="p_Val2_1_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="1"/>
<pin id="1124" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp_24_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="3" slack="1"/>
<pin id="1129" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="100" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="132" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="90" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="90" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="90" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="194" pin="2"/><net_sink comp="237" pin=4"/></net>

<net id="252"><net_src comp="194" pin="2"/><net_sink comp="225" pin=4"/></net>

<net id="257"><net_src comp="194" pin="2"/><net_sink comp="213" pin=4"/></net>

<net id="258"><net_src comp="225" pin="3"/><net_sink comp="237" pin=4"/></net>

<net id="259"><net_src comp="213" pin="3"/><net_sink comp="225" pin=4"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="264" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="264" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="264" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="62" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="64" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="66" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="264" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="4" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="320"><net_src comp="306" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="70" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="264" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="264" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="264" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="62" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="264" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="72" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="74" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="340" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="275" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="275" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="76" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="275" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="275" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="4" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="386"><net_src comp="372" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="70" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="78" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="356" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="80" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="82" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="64" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="388" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="84" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="402" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="80" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="388" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="82" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="86" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="356" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="420" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="388" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="84" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="88" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="434" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="414" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="388" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="448" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="466"><net_src comp="408" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="394" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="442" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="434" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="454" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="408" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="382" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="534"><net_src comp="94" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="96" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="515" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="518" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="545"><net_src comp="98" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="546"><net_src comp="530" pin="2"/><net_sink comp="535" pin=4"/></net>

<net id="552"><net_src comp="213" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="535" pin="5"/><net_sink comp="547" pin=2"/></net>

<net id="561"><net_src comp="96" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="524" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="527" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="564"><net_src comp="98" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="565"><net_src comp="530" pin="2"/><net_sink comp="554" pin=4"/></net>

<net id="571"><net_src comp="225" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="554" pin="5"/><net_sink comp="566" pin=2"/></net>

<net id="580"><net_src comp="96" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="512" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="521" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="583"><net_src comp="98" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="584"><net_src comp="530" pin="2"/><net_sink comp="573" pin=4"/></net>

<net id="590"><net_src comp="237" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="573" pin="5"/><net_sink comp="585" pin=2"/></net>

<net id="602"><net_src comp="585" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="595" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="566" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="512" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="592" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="547" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="635"><net_src comp="96" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="547" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="566" pin="3"/><net_sink comp="628" pin=2"/></net>

<net id="638"><net_src comp="585" pin="3"/><net_sink comp="628" pin=3"/></net>

<net id="644"><net_src comp="628" pin="5"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="547" pin="3"/><net_sink comp="639" pin=2"/></net>

<net id="653"><net_src comp="96" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="547" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="566" pin="3"/><net_sink comp="646" pin=2"/></net>

<net id="656"><net_src comp="585" pin="3"/><net_sink comp="646" pin=3"/></net>

<net id="662"><net_src comp="646" pin="5"/><net_sink comp="657" pin=1"/></net>

<net id="663"><net_src comp="566" pin="3"/><net_sink comp="657" pin=2"/></net>

<net id="671"><net_src comp="96" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="547" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="566" pin="3"/><net_sink comp="664" pin=2"/></net>

<net id="674"><net_src comp="585" pin="3"/><net_sink comp="664" pin=3"/></net>

<net id="680"><net_src comp="664" pin="5"/><net_sink comp="675" pin=1"/></net>

<net id="681"><net_src comp="585" pin="3"/><net_sink comp="675" pin=2"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="702"><net_src comp="691" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="695" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="112" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="685" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="114" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="719"><net_src comp="708" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="698" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="685" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="116" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="112" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="114" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="740"><net_src comp="730" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="70" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="741" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="682" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="766"><net_src comp="118" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="762" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="704" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="747" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="755" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="716" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="768" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="776" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="792" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="809"><net_src comp="120" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="798" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="68" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="816"><net_src comp="724" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="720" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="772" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="682" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="751" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="818" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="812" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="842"><net_src comp="122" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="798" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="124" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="845"><net_src comp="68" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="859"><net_src comp="852" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="868"><net_src comp="849" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="877"><net_src comp="846" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="886"><net_src comp="64" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="891"><net_src comp="126" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="887" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="882" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="903"><net_src comp="882" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="128" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="130" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="910"><net_src comp="892" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="906" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="898" pin="3"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="911" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="922"><net_src comp="134" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="928"><net_src comp="138" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="934"><net_src comp="142" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="940"><net_src comp="146" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="946"><net_src comp="150" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="952"><net_src comp="154" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="958"><net_src comp="158" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="961"><net_src comp="955" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="965"><net_src comp="162" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="971"><net_src comp="166" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="977"><net_src comp="170" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="980"><net_src comp="974" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="984"><net_src comp="174" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="990"><net_src comp="178" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="996"><net_src comp="282" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="288" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1005"><net_src comp="294" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="300" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1014"><net_src comp="316" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1019"><net_src comp="322" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="328" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="334" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1034"><net_src comp="340" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="628" pin=4"/></net>

<net id="1039"><net_src comp="344" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="646" pin=4"/></net>

<net id="1044"><net_src comp="350" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="664" pin=4"/></net>

<net id="1049"><net_src comp="360" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="366" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1058"><net_src comp="414" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="480" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1067"><net_src comp="488" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1072"><net_src comp="492" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1075"><net_src comp="1069" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1079"><net_src comp="497" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="207" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1089"><net_src comp="219" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1095"><net_src comp="231" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1101"><net_src comp="639" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1107"><net_src comp="657" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1113"><net_src comp="675" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1119"><net_src comp="804" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1125"><net_src comp="830" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="1130"><net_src comp="836" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="887" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {7 }
 - Input state : 
	Port: Filter2D102 : p_src_data_stream_V | {5 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		exitcond461_i : 1
		i_V : 1
		StgValue_33 : 2
		tmp_s : 1
		tmp_98_0_not : 2
		tmp_7 : 1
		icmp : 2
		tmp_3 : 1
		tmp_142_1 : 1
		tmp_5 : 1
		tmp_8 : 1
		row_assign_8_1_t : 2
		row_assign_8_2_t : 2
	State 3
		t_V_3_cast : 1
		exitcond460_i : 1
		j_V : 1
		tmp_9 : 1
		icmp1 : 2
		ImagLoc_x : 2
		tmp_10 : 3
		rev : 4
		tmp_1 : 3
		or_cond_i_i : 4
		tmp_11 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		tmp_2 : 5
		p_assign_2 : 5
		p_assign_3 : 6
		tmp_11_not : 4
		sel_tmp7 : 4
		sel_tmp8 : 6
		x : 7
		tmp_12 : 8
		brmerge : 4
		StgValue_71 : 4
		or_cond_i : 3
		StgValue_79 : 3
	State 4
		tmp_4 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
	State 5
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_115 : 1
		StgValue_116 : 1
		StgValue_119 : 2
		StgValue_120 : 1
		StgValue_121 : 2
		StgValue_122 : 1
		StgValue_123 : 1
		StgValue_124 : 2
		tmp_16 : 2
		src_kernel_win_0_va_6 : 3
		tmp_18 : 2
		src_kernel_win_0_va_7 : 3
		tmp_19 : 2
		src_kernel_win_0_va_8 : 3
	State 6
		tmp_184_0_cast : 1
		sum_V_0_2 : 2
		sum_V_0_2_cast : 3
		r_V_10_1 : 1
		tmp_184_1_cast_cast : 2
		tmp_20 : 3
		tmp_21 : 1
		p_shl_cast : 1
		r_V_10_1_2 : 2
		tmp_184_1_2_cast : 3
		tmp_22 : 3
		tmp_184_2_cast_cast : 1
		r_V_10_2_2 : 1
		tmp_184_2_2_cast : 2
		tmp_23 : 2
		tmp19 : 4
		tmp21 : 3
		tmp21_cast : 4
		tmp20 : 5
		p_Val2_s : 6
		p_Result_s : 7
		tmp22 : 4
		tmp24 : 3
		tmp23 : 4
		p_Val2_1 : 5
		tmp_24 : 7
		empty : 1
		StgValue_172 : 1
		StgValue_174 : 1
		StgValue_176 : 1
	State 7
		overflow : 1
		tmp_8_i_i : 1
		p_Val2_3 : 1
		StgValue_185 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          i_V_fu_288          |    0    |    11   |
|          |          j_V_fu_366          |    0    |    11   |
|          |       ImagLoc_x_fu_388       |    0    |    11   |
|          |         tmp19_fu_776         |    0    |    10   |
|          |         tmp21_fu_782         |    0    |    9    |
|    add   |         tmp20_fu_792         |    0    |    8    |
|          |        p_Val2_s_fu_798       |    0    |    8    |
|          |         tmp22_fu_812         |    0    |    8    |
|          |         tmp24_fu_818         |    0    |    8    |
|          |         tmp23_fu_824         |    0    |    8    |
|          |        p_Val2_1_fu_830       |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |        p_p2_i_i_fu_434       |    0    |    12   |
|          |       p_assign_3_fu_454      |    0    |    12   |
|          |           x_fu_480           |    0    |    12   |
|          |   col_buf_0_val_0_0_fu_547   |    0    |    8    |
|          |   col_buf_0_val_1_0_fu_566   |    0    |    8    |
|  select  |   col_buf_0_val_2_0_fu_585   |    0    |    8    |
|          | src_kernel_win_0_va_6_fu_639 |    0    |    8    |
|          | src_kernel_win_0_va_7_fu_657 |    0    |    8    |
|          | src_kernel_win_0_va_8_fu_675 |    0    |    8    |
|          |     p_mux_i_i_cast_fu_898    |    0    |    2    |
|          |        p_Val2_3_fu_911       |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |         tmp_13_fu_535        |    0    |    13   |
|          |         tmp_14_fu_554        |    0    |    13   |
|    mux   |         tmp_15_fu_573        |    0    |    13   |
|          |         tmp_16_fu_628        |    0    |    13   |
|          |         tmp_18_fu_646        |    0    |    13   |
|          |         tmp_19_fu_664        |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |     exitcond461_i_fu_282     |    0    |    5    |
|          |         tmp_s_fu_294         |    0    |    5    |
|          |          icmp_fu_316         |    0    |    5    |
|          |         tmp_3_fu_322         |    0    |    5    |
|          |       tmp_142_1_fu_328       |    0    |    5    |
|   icmp   |         tmp_5_fu_334         |    0    |    5    |
|          |     exitcond460_i_fu_360     |    0    |    5    |
|          |         icmp1_fu_382         |    0    |    5    |
|          |         tmp_1_fu_408         |    0    |    5    |
|          |         tmp_2_fu_442         |    0    |    5    |
|          |        not_i_i_fu_887        |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |    row_assign_8_2_t_fu_350   |    0    |    3    |
|          |       p_assign_1_fu_428      |    0    |    11   |
|    sub   |       p_assign_2_fu_448      |    0    |    12   |
|          |       sum_V_0_2_fu_698       |    0    |    8    |
|          |       r_V_10_1_2_fu_741      |    0    |    9    |
|          |       r_V_10_2_2_fu_762      |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |      tmp_98_0_not_fu_300     |    0    |    1    |
|          |    row_assign_8_1_t_fu_344   |    0    |    2    |
|    xor   |          rev_fu_402          |    0    |    1    |
|          |       tmp_11_not_fu_462      |    0    |    1    |
|          |      col_assign_1_fu_530     |    0    |    2    |
|          |        tmp_i_i_fu_882        |    0    |    1    |
|----------|------------------------------|---------|---------|
|          |      or_cond_i_i_fu_414      |    0    |    1    |
|    and   |        sel_tmp8_fu_474       |    0    |    1    |
|          |       or_cond_i_fu_497       |    0    |    1    |
|          |        overflow_fu_892       |    0    |    1    |
|----------|------------------------------|---------|---------|
|          |        sel_tmp7_fu_468       |    0    |    1    |
|    or    |        brmerge_fu_492        |    0    |    1    |
|          |       tmp_8_i_i_fu_906       |    0    |    1    |
|----------|------------------------------|---------|---------|
|   read   |        grp_read_fu_194       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   StgValue_185_write_fu_200  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_7_fu_306         |    0    |    0    |
|partselect|         tmp_9_fu_372         |    0    |    0    |
|          |         tmp_24_fu_836        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_8_fu_340         |    0    |    0    |
|          |         tmp_12_fu_488        |    0    |    0    |
|   trunc  |         tmp_20_fu_720        |    0    |    0    |
|          |         tmp_22_fu_751        |    0    |    0    |
|          |         tmp_23_fu_772        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       t_V_3_cast_fu_356      |    0    |    0    |
|          |         tmp_4_fu_505         |    0    |    0    |
|          |     tmp_184_0_cast_fu_691    |    0    |    0    |
|          |      r_V_0_2_cast_fu_695     |    0    |    0    |
|   zext   |  tmp_184_1_cast_cast_fu_716  |    0    |    0    |
|          |       p_shl_cast_fu_737      |    0    |    0    |
|          |  tmp_184_2_cast_cast_fu_755  |    0    |    0    |
|          |      r_V_2_2_cast_fu_759     |    0    |    0    |
|          |       tmp21_cast_fu_788      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_10_fu_394        |    0    |    0    |
| bitselect|         tmp_11_fu_420        |    0    |    0    |
|          |       p_Result_s_fu_804      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    col_assign_cast8_fu_502   |    0    |    0    |
|   sext   |     sum_V_0_2_cast_fu_704    |    0    |    0    |
|          |    tmp_184_1_2_cast_fu_747   |    0    |    0    |
|          |    tmp_184_2_2_cast_fu_768   |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        r_V_10_1_fu_708       |    0    |    0    |
|          |         p_shl_fu_730         |    0    |    0    |
|----------|------------------------------|---------|---------|
|    shl   |         tmp_21_fu_724        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   390   |
|----------|------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       brmerge_reg_1069       |    1   |
|    exitcond460_i_reg_1046    |    1   |
|     exitcond461_i_reg_993    |    1   |
|          i_V_reg_997         |   11   |
|         icmp_reg_1011        |    1   |
|         j_V_reg_1050         |   11   |
|  k_buf_0_val_3_addr_reg_1080 |   11   |
|  k_buf_0_val_4_addr_reg_1086 |   11   |
|  k_buf_0_val_5_addr_reg_1092 |   11   |
|     or_cond_i_i_reg_1055     |    1   |
|      or_cond_i_reg_1076      |    1   |
|      p_Result_s_reg_1116     |    1   |
|       p_Val2_1_reg_1122      |    8   |
| right_border_buf_0_1_reg_962 |    8   |
| right_border_buf_0_2_reg_968 |    8   |
| right_border_buf_0_3_reg_974 |    8   |
| right_border_buf_0_4_reg_981 |    8   |
| right_border_buf_0_5_reg_987 |    8   |
| right_border_buf_0_s_reg_955 |    8   |
|   row_assign_8_1_t_reg_1036  |    2   |
|   row_assign_8_2_t_reg_1041  |    2   |
| src_kernel_win_0_va_1_reg_925|    8   |
| src_kernel_win_0_va_2_reg_931|    8   |
| src_kernel_win_0_va_3_reg_937|    8   |
| src_kernel_win_0_va_4_reg_943|    8   |
| src_kernel_win_0_va_5_reg_949|    8   |
|src_kernel_win_0_va_6_reg_1098|    8   |
|src_kernel_win_0_va_7_reg_1104|    8   |
|src_kernel_win_0_va_8_reg_1110|    8   |
|  src_kernel_win_0_va_reg_919 |    8   |
|         t_V_2_reg_271        |   11   |
|          t_V_reg_260         |   11   |
|        tmp_12_reg_1064       |    2   |
|      tmp_142_1_reg_1020      |    1   |
|        tmp_24_reg_1127       |    3   |
|        tmp_3_reg_1016        |    1   |
|        tmp_5_reg_1024        |    1   |
|        tmp_8_reg_1031        |    2   |
|     tmp_98_0_not_reg_1006    |    1   |
|        tmp_s_reg_1002        |    1   |
|          x_reg_1059          |   12   |
+------------------------------+--------+
|             Total            |   240  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_213 |  p0  |   2  |  11  |   22   ||    3    |
| grp_access_fu_225 |  p0  |   2  |  11  |   22   ||    3    |
| grp_access_fu_225 |  p4  |   2  |  11  |   22   ||    3    |
| grp_access_fu_237 |  p0  |   2  |  11  |   22   ||    3    |
| grp_access_fu_237 |  p4  |   2  |  11  |   22   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   110  ||   2.33  ||    15   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   390  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   15   |
|  Register |    -   |    -   |   240  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   240  |   405  |
+-----------+--------+--------+--------+--------+
