
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001351                       # Number of seconds simulated
sim_ticks                                  1350681000                       # Number of ticks simulated
final_tick                                 1350681000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139536                       # Simulator instruction rate (inst/s)
host_op_rate                                   272931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               88377079                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449648                       # Number of bytes of host memory used
host_seconds                                    15.28                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1350681000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         105088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1622592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1727680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       105088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        105088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       188800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          188800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           25353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2950                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2950                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          77803715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1201314004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1279117719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     77803715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         77803715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      139781340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139781340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      139781340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         77803715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1201314004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1418899059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     24242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000856997250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          189                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          189                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               55141                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2905                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       26996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4079                       # Number of write requests accepted
system.mem_ctrls.readBursts                     26996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4079                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1653504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   74240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  197504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1727744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               261056                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1160                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   966                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1350679000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 26996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4079                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    552.071727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   354.063130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.777235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          621     18.56%     18.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          542     16.20%     34.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          326      9.74%     44.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          229      6.84%     51.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          127      3.80%     55.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          107      3.20%     58.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          102      3.05%     61.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           79      2.36%     63.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1213     36.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3346                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     136.634921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.643732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    191.480372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             82     43.39%     43.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            44     23.28%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      5.29%     71.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            5      2.65%     74.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.53%     75.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.53%     75.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.53%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      2.65%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            7      3.70%     82.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            6      3.17%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      1.59%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            4      2.12%     89.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      2.12%     91.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      1.59%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      1.06%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            4      2.12%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      1.06%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      1.06%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.53%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           189                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.309370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.811032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              161     85.19%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23     12.17%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.12%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           189                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       102016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1551488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       197504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 75529307.068064182997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1148670929.701387643814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 146225496.619853228331                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1643                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        25353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4079                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     63841250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    766140250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  33721796750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38856.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30218.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8267172.53                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    345556500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               829981500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  129180000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13375.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32125.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1224.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       146.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1279.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    22979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2581                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43465.13                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 14487060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  7669695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                90163920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               11901600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         105718080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            181981050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2569440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       417920580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         8839680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          1847340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              843098445                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            624.202491                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            944872250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1255000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      44720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      5396000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     23029750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     359678250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    916602000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  9517620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  5028375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                94297980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4207320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         105718080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            187575030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4506720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       397513440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        19566240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          2281080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              830211885                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            614.661704                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            927617500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5093250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      44720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      4902750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     50939500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     373250250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    871775250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1350681000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  218011                       # Number of BP lookups
system.cpu.branchPred.condPredicted            218011                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11308                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                82791                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23074                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                303                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           82791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              78048                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4743                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1459                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1350681000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      831744                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      139573                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1810                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           151                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1350681000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1350681000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      244212                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           598                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1350681000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2701363                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             292166                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2489047                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      218011                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             101122                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2308074                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23526                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  400                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3489                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          350                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    243725                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3289                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2616387                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.847348                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.182306                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1887432     72.14%     72.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14253      0.54%     72.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    46984      1.80%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    50347      1.92%     76.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    27043      1.03%     77.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    61692      2.36%     79.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18162      0.69%     80.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35280      1.35%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   475194     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2616387                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.080704                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.921404                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   229350                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1711699                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    580918                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 82657                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11763                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4710254                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11763                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   272183                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  678203                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7552                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    614451                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1032235                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4656160                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5105                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  88092                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 851798                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  80042                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5265874                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10250329                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4309438                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3656861                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   568788                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                184                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            144                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    494641                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               826268                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              147615                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             55556                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16086                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4565788                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 346                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4446037                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3891                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          394883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       576708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            282                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2616387                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.699304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.527982                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1583916     60.54%     60.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              106389      4.07%     64.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              183184      7.00%     71.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              128853      4.92%     76.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              153190      5.86%     82.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              129438      4.95%     87.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              123840      4.73%     92.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               76885      2.94%     95.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              130692      5.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2616387                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14948     12.46%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1994      1.66%     14.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     14.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    332      0.28%     14.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     14.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     57      0.05%     14.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 18512     15.43%     29.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     29.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     29.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     29.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     29.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     29.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             32509     27.10%     56.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            23174     19.32%     76.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     76.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     76.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     76.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     76.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     76.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     76.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     76.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     76.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     76.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     76.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2937      2.45%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1329      1.11%     79.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             24065     20.06%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               80      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11385      0.26%      0.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1915008     43.07%     43.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10080      0.23%     43.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1606      0.04%     43.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              552414     12.42%     56.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  735      0.02%     56.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21854      0.49%     56.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1993      0.04%     56.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381417      8.58%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1060      0.02%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317504      7.14%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7519      0.17%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.85%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               266341      5.99%     84.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              105058      2.36%     86.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          556079     12.51%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35920      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4446037                       # Type of FU issued
system.cpu.iq.rate                           1.645850                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      119942                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.026977                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6224908                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2289424                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1754171                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5407386                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2671686                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2640367                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1799428                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2755166                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109622                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56957                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        16345                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2513                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          7909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11763                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  421432                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                135916                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4566134                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1463                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                826268                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               147615                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   8518                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                124409                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             97                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1925                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13273                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15198                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4422427                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                816451                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23610                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       956015                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   159465                       # Number of branches executed
system.cpu.iew.exec_stores                     139564                       # Number of stores executed
system.cpu.iew.exec_rate                     1.637109                       # Inst execution rate
system.cpu.iew.wb_sent                        4401406                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4394538                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2854156                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4566217                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.626785                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.625059                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          394983                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11685                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2553266                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.633692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.993701                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1810131     70.89%     70.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       109359      4.28%     75.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        86969      3.41%     78.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        52048      2.04%     80.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27128      1.06%     81.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        25219      0.99%     82.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        12191      0.48%     83.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        17712      0.69%     83.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       412509     16.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2553266                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                412509                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6706990                       # The number of ROB reads
system.cpu.rob.rob_writes                     9196652                       # The number of ROB writes
system.cpu.timesIdled                             882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.266734                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.266734                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.789431                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.789431                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3913052                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1500013                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3629691                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2604080                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    687173                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   844409                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1290729                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1350681000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.557810                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              796571                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.578632                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.557810                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996545                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996545                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1708725                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1708725                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1350681000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       646544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          646544                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       129796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         129796                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       776340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           776340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       776340                       # number of overall hits
system.cpu.dcache.overall_hits::total          776340                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        63869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         63869                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1477                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        65346                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65346                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65346                       # number of overall misses
system.cpu.dcache.overall_misses::total         65346                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3695045500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3695045500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     85358986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     85358986                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3780404486                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3780404486                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3780404486                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3780404486                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       710413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       710413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       841686                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       841686                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       841686                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       841686                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.089904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.089904                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011251                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011251                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.077637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077637                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.077637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077637                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57853.504830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57853.504830                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57792.136764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57792.136764                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57852.117742                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57852.117742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57852.117742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57852.117742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        77539                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          435                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1217                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.713229                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.142857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2950                       # number of writebacks
system.cpu.dcache.writebacks::total              2950                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        39803                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        39803                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          190                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        39993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39993                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39993                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24066                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1287                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1287                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        25353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        25353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25353                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1479516500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1479516500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     79298991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     79298991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1558815491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1558815491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1558815491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1558815491                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61477.457824                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61477.457824                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61615.377622                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61615.377622                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61484.459078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61484.459078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61484.459078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61484.459078                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25225                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1350681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.974237                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               88487                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1131                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             78.237843                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.974237                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            489093                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           489093                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1350681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       241398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          241398                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       241398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           241398                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       241398                       # number of overall hits
system.cpu.icache.overall_hits::total          241398                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2327                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2327                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2327                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2327                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2327                       # number of overall misses
system.cpu.icache.overall_misses::total          2327                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    151623000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    151623000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    151623000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    151623000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    151623000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    151623000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       243725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       243725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       243725                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       243725                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       243725                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       243725                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009548                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009548                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009548                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009548                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009548                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009548                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65158.143532                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65158.143532                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65158.143532                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65158.143532                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65158.143532                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65158.143532                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1538                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.869565                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1131                       # number of writebacks
system.cpu.icache.writebacks::total              1131                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          683                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          683                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          683                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          683                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          683                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          683                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1644                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1644                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1644                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1644                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1644                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    116574500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    116574500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    116574500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    116574500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    116574500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    116574500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006745                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006745                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006745                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006745                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70909.063260                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70909.063260                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70909.063260                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70909.063260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70909.063260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70909.063260                       # average overall mshr miss latency
system.cpu.icache.replacements                   1131                       # number of replacements
system.membus.snoop_filter.tot_requests         53353                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        26357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1350681000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25708                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2950                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1131                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22275                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1288                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1288                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24065                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        75931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        75931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  80348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       177472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       177472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1811392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1811392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1988864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26997                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000482                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021939                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26984     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               26997                       # Request fanout histogram
system.membus.reqLayer2.occupancy            75820000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8730745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy          132520497                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
