// Seed: 4108420412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always_ff @(negedge id_4) id_4 = id_4;
  wire id_5;
  always @(*) begin
    id_4 = id_4;
  end
endmodule
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply0 id_2,
    output wand id_3,
    output wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wand id_7
);
  genvar id_9;
  always #1 begin
    cover (id_5);
  end
  module_0(
      id_9, id_9, id_9, id_9
  );
  tri0 module_1 = 1'b0;
  wire id_10;
endmodule
