<div id="pf110" class="pf w0 h0" data-page-no="110"><div class="pc pc110 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg110.png"/><div class="t m0 x9 he y1c7 ff1 fs1 fc0 sc0 ls0 ws18f">17.1.1 Overview</div><div class="t m0 x9 hf y1c8 ff3 fs5 fc0 sc0 ls0 ws0">The following figure is a generic block diagram of the processor core and platform for</div><div class="t m0 x9 hf y9de ff3 fs5 fc0 sc0 ls0 ws0">this class of ultra low-end microcontrollers.</div><div class="c x60 y182e w28 h8b"><div class="t m15 x51 h8c y182f ff1 fs44 fc0 sc0 ls0 ws2bd">AXBS</div><div class="t m16 x131 h8d y1830 ff1 fs45 fc0 sc0 ls0 ws0">CM0+ Core Platform</div><div class="t m15 x43 h8c y1831 ff1 fs44 fc0 sc0 ls0 ws2bd">FMC</div><div class="t m15 x3e h8e y1832 ff1 fs46 fc0 sc0 ls40 ws2be">LD/ST</div><div class="t m15 x2e h8f y1833 ff1 fs46 fc0 sc0 ls0 ws2bf">Dbg<span class="ff3 fs47 ws0 v0"> </span></div><div class="t m15 x2e h90 y1834 ff1 fs46 fc0 sc0 ls0 ws2bf">NVIC<span class="ff3 fs47 ws0"> </span></div><div class="t m15 x10c h8e y1835 ff1 fs46 fc0 sc0 ls0 ws2bf">Fetch</div><div class="t m17 x45 h91 y1836 ff1 fs48 fc0 sc0 ls1c8 ws0">Cortex-M0+ Core</div><div class="t m18 x47 h92 y1837 ff1 fs49 fc0 sc0 ls1c9 ws0">MTB Port<span class="ff3 fs4a ls0 v0"> </span></div><div class="t m18 x37 h93 y1838 ff1 fs49 fc0 sc0 ls0 ws0">AHB Bus</div><div class="t m19 xad h94 y1839 ff1 fs46 fc0 sc0 ls0 ws2bf">AGU<span class="ff3 fs47 ws0 v0"> </span></div><div class="t m19 x51 h8e y183a ff1 fs46 fc0 sc0 ls0 ws2bf">MUL</div><div class="t m1a xef h95 y183b ff1 fs4b fc0 sc0 ls0 ws2c0">RAM</div><div class="t m1b xef h96 y183c ff1 fs4c fc0 sc0 ls31 ws2c1">Array</div><div class="t m1b x7d h97 y183d ff2 fs4c fc0 sc0 ls0 ws2c2">32</div><div class="t m19 xbd h8e y1839 ff1 fs46 fc0 sc0 ls0 ws0">Dec <span class="_ _6"> </span>Rn</div><div class="t m19 x13e h94 y183e ff1 fs46 fc0 sc0 ls0 ws2bf">SHFT<span class="ff3 fs47 ws0 v0"> </span></div><div class="t m19 x3c h8e y183f ff1 fs46 fc0 sc0 ls0 ws2bf">ALU</div><div class="t m1c x37 h98 y1840 ff1 fs4d fc0 sc0 ls0 ws190">DMA_4ch</div><div class="t m1b x140 h99 y1841 ff1 fs4c fc0 sc0 ls0 ws2c2">NVM<span class="ff3 fs4e ws0"> </span></div><div class="t m1b xef h96 y1842 ff1 fs4c fc0 sc0 ls31 ws2c1">Array</div><div class="t m15 x100 h8c y1843 ff1 fs44 fc0 sc0 ls0 ws2bd">PRAM</div><div class="t m1b xb3 h97 y1844 ff2 fs4c fc0 sc0 ls0 ws2c2">32</div><div class="t m15 x13a h8c y1845 ff1 fs44 fc0 sc0 ls0 ws2bd">RGPIO</div><div class="t m1c xff h98 y1846 ff1 fs4d fc0 sc0 ls0 ws190">PBRIDGE</div><div class="t m1b x105 h96 y1847 ff1 fs4c fc0 sc0 ls31 ws2c1">BME</div><div class="t m1b x7d h97 y1848 ff2 fs4c fc0 sc0 ls0 ws2c2">32</div><div class="t m18 x5 h93 y1849 ff1 fs49 fc0 sc0 ls0 ws0">IO Port</div><div class="t m1b x7 h99 y184a ff1 fs4c fc0 sc0 ls31 ws2c1">Slave<span class="ff3 fs4e ls0 ws0"> </span></div><div class="t m1b x54 h96 y184b ff1 fs4c fc0 sc0 ls1ca ws2c3">Peripherals</div><div class="t m1c x35 h98 y184c ff1 fs4d fc0 sc0 ls0 ws190">Alt-Master</div><div class="t m15 xe8 h8c y184d ff1 fs44 fc0 sc0 ls0 ws2bd">-Lite</div><div class="t m0 xb8 h9a y184e ff8 fs32 fc0 sc0 ls0 ws2c4">m0 <span class="v11">s1</span></div><div class="t m0 x1c h9a y184f ff8 fs32 fc0 sc0 ls0">s2</div><div class="t m0 x1c h9a y1850 ff8 fs32 fc0 sc0 ls0">s0</div><div class="t m0 xb8 h9a y184f ff8 fs32 fc0 sc0 ls0">m3</div><div class="t m0 xb8 h9a y1850 ff8 fs32 fc0 sc0 ls0">m2</div><div class="t m0 x10c h9b y1851 ff1 fs10 fc0 sc0 ls0 ws0">Note: BME can  be accessed only by the core. </div></div><div class="t m0 x83 h9 y1852 ff1 fs2 fc0 sc0 ls0 ws0">Figure 17-1. Generic Cortex-M0+ core platform block diagram</div><div class="t m0 x9 hf y1853 ff3 fs5 fc0 sc0 ls0 ws0">As shown in the block diagram, the BME module interfaces to a crossbar switch AHB</div><div class="t m0 x9 hf y1854 ff3 fs5 fc0 sc0 ls0 ws0">slave port as its primary input and sources an AHB bus output to the Peripheral Bridge</div><div class="t m0 x9 hf y1855 ff3 fs5 fc0 sc0 ls0 ws0">(PBRIDGE) controller. The BME hardware microarchitecture is a 2-stage pipeline design</div><div class="t m0 x9 hf y1856 ff3 fs5 fc0 sc0 ls0 ws0">matching the protocol of the AMBA-AHB system bus interfaces. The PBRIDGE module</div><div class="t m0 x9 hf y1857 ff3 fs5 fc0 sc0 ls0 ws0">converts the AHB system bus protocol into the IPS/APB protocol used by the attached</div><div class="t m0 x9 hf y1858 ff3 fs5 fc0 sc0 ls0 ws0">slave peripherals.</div><div class="t m0 x9 he y1859 ff1 fs1 fc0 sc0 ls0 ws18f">17.1.2 Features</div><div class="t m0 x9 hf y185a ff3 fs5 fc0 sc0 ls0 ws0">The key features of the BME include:</div><div class="t m0 x33 hf y185b ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Lightweight implementation of decorated storage for peripheral address space</div><div class="t m0 x33 hf y185c ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Additional access semantics encoded into the reference address</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Introduction</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">272<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
