// Seed: 579181706
module module_0 ();
  logic id_0;
  reg   id_2;
  logic id_3;
  initial begin
    if (id_3) begin
      SystemTFIdentifier;
      id_2 = #1 id_2;
      id_1 = id_1 | id_0;
    end
    if (id_3) begin
      if (id_1 * id_1 - 1) begin
        SystemTFIdentifier(1);
      end else begin
        id_1 <= 1;
      end
    end
  end
  assign id_3 = id_2 * id_1;
  assign id_3 = 1'b0;
  logic id_4;
endmodule
