-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cpu is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cpu is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cpu_cpu,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=15.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.530000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=10181,HLS_SYN_LUT=24892,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal instruction_memory_i_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal instruction_memory_i_ce0 : STD_LOGIC;
    signal instruction_memory_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal final_register_file_o_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal final_register_file_o_ce0 : STD_LOGIC;
    signal final_register_file_o_we0 : STD_LOGIC;
    signal rf_reg_stat_0_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_1_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_2_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_3_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_4_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_5_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_6_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_7_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_8_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_9_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_10_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_11_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_12_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_13_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_14_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_15_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_16_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_17_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_18_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_19_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_20_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_21_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_22_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_23_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_24_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_25_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_26_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_27_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_28_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_29_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_30_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal rf_reg_stat_31_constprop : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    signal cycle_1_fu_1120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cycle_1_reg_1395 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal and_ln48_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal instruction_memory_i_load_reg_1409 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal PC_1_fu_1295_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln33_fu_1303_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_every_cycle_fu_694_ap_start : STD_LOGIC;
    signal grp_every_cycle_fu_694_ap_done : STD_LOGIC;
    signal grp_every_cycle_fu_694_ap_idle : STD_LOGIC;
    signal grp_every_cycle_fu_694_ap_ready : STD_LOGIC;
    signal grp_every_cycle_fu_694_adder_to_front_end_read : STD_LOGIC;
    signal grp_every_cycle_fu_694_adder_to_front_end_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_every_cycle_fu_694_adder_to_front_end_write : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_0_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_0_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_1_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_1_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_2_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_2_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_3_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_3_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_4_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_4_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_5_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_5_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_6_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_6_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_7_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_7_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_8_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_8_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_9_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_9_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_10_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_10_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_11_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_11_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_12_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_12_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_13_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_13_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_14_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_14_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_15_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_15_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_16_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_16_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_17_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_17_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_18_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_18_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_19_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_19_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_20_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_20_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_21_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_21_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_22_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_22_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_23_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_23_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_24_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_24_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_25_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_25_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_26_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_26_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_27_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_27_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_28_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_28_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_29_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_29_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_30_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_30_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_rf_reg_stat_31_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_rf_reg_stat_31_constprop_o_ap_vld : STD_LOGIC;
    signal grp_every_cycle_fu_694_multiplier_to_frontend_read : STD_LOGIC;
    signal grp_every_cycle_fu_694_multiplier_to_frontend_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_every_cycle_fu_694_multiplier_to_frontend_write : STD_LOGIC;
    signal grp_every_cycle_fu_694_front_end_to_adder_read : STD_LOGIC;
    signal grp_every_cycle_fu_694_front_end_to_adder_din : STD_LOGIC_VECTOR (159 downto 0);
    signal grp_every_cycle_fu_694_front_end_to_adder_write : STD_LOGIC;
    signal grp_every_cycle_fu_694_front_end_to_multiplier_read : STD_LOGIC;
    signal grp_every_cycle_fu_694_front_end_to_multiplier_din : STD_LOGIC_VECTOR (159 downto 0);
    signal grp_every_cycle_fu_694_front_end_to_multiplier_write : STD_LOGIC;
    signal grp_every_cycle_fu_694_ap_return_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_every_cycle_fu_694_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_31 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_every_cycle_fu_694_ap_return_32 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_31_0_reg_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_30_0_reg_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_29_0_reg_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_28_0_reg_312 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_27_0_reg_324 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_26_0_reg_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_25_0_reg_348 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_24_0_reg_360 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_23_0_reg_372 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_22_0_reg_384 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_21_0_reg_396 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_20_0_reg_408 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_19_0_reg_420 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_18_0_reg_432 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_17_0_reg_444 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_16_0_reg_456 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_15_0_reg_468 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_14_0_reg_480 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_13_0_reg_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_12_0_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_11_0_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_10_0_reg_528 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_9_0_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_8_0_reg_552 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_7_0_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_6_0_reg_576 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_5_0_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_4_0_reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_3_0_reg_612 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_2_0_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_1_0_reg_636 : STD_LOGIC_VECTOR (31 downto 0);
    signal rf_reg_value_0_0_reg_648 : STD_LOGIC_VECTOR (31 downto 0);
    signal cycle_reg_660 : STD_LOGIC_VECTOR (31 downto 0);
    signal PC_reg_671 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_683 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln33_fu_1309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_every_cycle_fu_694_ap_start_reg : STD_LOGIC := '0';
    signal adder_to_front_end_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal adder_to_front_end_empty_n : STD_LOGIC;
    signal adder_to_front_end_read : STD_LOGIC;
    signal adder_to_front_end_full_n : STD_LOGIC;
    signal adder_to_front_end_write : STD_LOGIC;
    signal multiplier_to_frontend_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal multiplier_to_frontend_empty_n : STD_LOGIC;
    signal multiplier_to_frontend_read : STD_LOGIC;
    signal multiplier_to_frontend_full_n : STD_LOGIC;
    signal multiplier_to_frontend_write : STD_LOGIC;
    signal front_end_to_adder_dout : STD_LOGIC_VECTOR (159 downto 0);
    signal front_end_to_adder_empty_n : STD_LOGIC;
    signal front_end_to_adder_read : STD_LOGIC;
    signal front_end_to_adder_full_n : STD_LOGIC;
    signal front_end_to_adder_write : STD_LOGIC;
    signal front_end_to_multiplier_dout : STD_LOGIC_VECTOR (159 downto 0);
    signal front_end_to_multiplier_empty_n : STD_LOGIC;
    signal front_end_to_multiplier_read : STD_LOGIC;
    signal front_end_to_multiplier_full_n : STD_LOGIC;
    signal front_end_to_multiplier_write : STD_LOGIC;
    signal zext_ln56_fu_1152_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_cast_fu_1315_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_1324_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1126_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln48_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln48_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln63_fu_1289_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_1324_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component cpu_every_cycle IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        instruction_i : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_to_front_end_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        adder_to_front_end_empty_n : IN STD_LOGIC;
        adder_to_front_end_read : OUT STD_LOGIC;
        adder_to_front_end_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        adder_to_front_end_full_n : IN STD_LOGIC;
        adder_to_front_end_write : OUT STD_LOGIC;
        rf_reg_stat_0_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_0_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_0_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_1_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_1_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_1_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_2_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_2_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_2_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_3_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_3_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_3_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_4_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_4_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_4_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_5_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_5_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_5_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_6_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_6_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_6_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_7_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_7_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_7_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_8_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_8_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_8_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_9_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_9_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_9_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_10_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_10_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_10_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_11_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_11_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_11_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_12_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_12_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_12_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_13_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_13_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_13_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_14_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_14_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_14_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_15_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_15_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_15_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_16_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_16_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_16_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_17_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_17_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_17_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_18_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_18_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_18_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_19_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_19_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_19_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_20_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_20_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_20_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_21_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_21_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_21_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_22_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_22_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_22_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_23_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_23_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_23_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_24_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_24_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_24_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_25_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_25_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_25_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_26_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_26_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_26_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_27_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_27_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_27_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_28_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_28_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_28_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_29_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_29_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_29_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_30_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_30_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_30_constprop_o_ap_vld : OUT STD_LOGIC;
        rf_reg_stat_31_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_31_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rf_reg_stat_31_constprop_o_ap_vld : OUT STD_LOGIC;
        multiplier_to_frontend_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        multiplier_to_frontend_empty_n : IN STD_LOGIC;
        multiplier_to_frontend_read : OUT STD_LOGIC;
        multiplier_to_frontend_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        multiplier_to_frontend_full_n : IN STD_LOGIC;
        multiplier_to_frontend_write : OUT STD_LOGIC;
        front_end_to_adder_dout : IN STD_LOGIC_VECTOR (159 downto 0);
        front_end_to_adder_empty_n : IN STD_LOGIC;
        front_end_to_adder_read : OUT STD_LOGIC;
        front_end_to_adder_din : OUT STD_LOGIC_VECTOR (159 downto 0);
        front_end_to_adder_full_n : IN STD_LOGIC;
        front_end_to_adder_write : OUT STD_LOGIC;
        front_end_to_multiplier_dout : IN STD_LOGIC_VECTOR (159 downto 0);
        front_end_to_multiplier_empty_n : IN STD_LOGIC;
        front_end_to_multiplier_read : OUT STD_LOGIC;
        front_end_to_multiplier_din : OUT STD_LOGIC_VECTOR (159 downto 0);
        front_end_to_multiplier_full_n : IN STD_LOGIC;
        front_end_to_multiplier_write : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cpu_mux_325_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cpu_fifo_w64_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cpu_fifo_w160_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (159 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (159 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cpu_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        instruction_memory_i_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        instruction_memory_i_ce0 : IN STD_LOGIC;
        instruction_memory_i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        final_register_file_o_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        final_register_file_o_ce0 : IN STD_LOGIC;
        final_register_file_o_we0 : IN STD_LOGIC;
        final_register_file_o_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component cpu_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        instruction_memory_i_address0 => instruction_memory_i_address0,
        instruction_memory_i_ce0 => instruction_memory_i_ce0,
        instruction_memory_i_q0 => instruction_memory_i_q0,
        final_register_file_o_address0 => final_register_file_o_address0,
        final_register_file_o_ce0 => final_register_file_o_ce0,
        final_register_file_o_we0 => final_register_file_o_we0,
        final_register_file_o_d0 => tmp_fu_1324_p34,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    grp_every_cycle_fu_694 : component cpu_every_cycle
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_every_cycle_fu_694_ap_start,
        ap_done => grp_every_cycle_fu_694_ap_done,
        ap_idle => grp_every_cycle_fu_694_ap_idle,
        ap_ready => grp_every_cycle_fu_694_ap_ready,
        instruction_i => instruction_memory_i_load_reg_1409,
        p_read => rf_reg_value_0_0_reg_648,
        p_read1 => rf_reg_value_1_0_reg_636,
        p_read2 => rf_reg_value_2_0_reg_624,
        p_read3 => rf_reg_value_3_0_reg_612,
        p_read4 => rf_reg_value_4_0_reg_600,
        p_read5 => rf_reg_value_5_0_reg_588,
        p_read6 => rf_reg_value_6_0_reg_576,
        p_read7 => rf_reg_value_7_0_reg_564,
        p_read8 => rf_reg_value_8_0_reg_552,
        p_read9 => rf_reg_value_9_0_reg_540,
        p_read10 => rf_reg_value_10_0_reg_528,
        p_read11 => rf_reg_value_11_0_reg_516,
        p_read12 => rf_reg_value_12_0_reg_504,
        p_read13 => rf_reg_value_13_0_reg_492,
        p_read14 => rf_reg_value_14_0_reg_480,
        p_read15 => rf_reg_value_15_0_reg_468,
        p_read16 => rf_reg_value_16_0_reg_456,
        p_read17 => rf_reg_value_17_0_reg_444,
        p_read18 => rf_reg_value_18_0_reg_432,
        p_read19 => rf_reg_value_19_0_reg_420,
        p_read20 => rf_reg_value_20_0_reg_408,
        p_read21 => rf_reg_value_21_0_reg_396,
        p_read22 => rf_reg_value_22_0_reg_384,
        p_read23 => rf_reg_value_23_0_reg_372,
        p_read24 => rf_reg_value_24_0_reg_360,
        p_read25 => rf_reg_value_25_0_reg_348,
        p_read26 => rf_reg_value_26_0_reg_336,
        p_read27 => rf_reg_value_27_0_reg_324,
        p_read28 => rf_reg_value_28_0_reg_312,
        p_read29 => rf_reg_value_29_0_reg_300,
        p_read30 => rf_reg_value_30_0_reg_288,
        p_read31 => rf_reg_value_31_0_reg_276,
        adder_to_front_end_dout => adder_to_front_end_dout,
        adder_to_front_end_empty_n => adder_to_front_end_empty_n,
        adder_to_front_end_read => grp_every_cycle_fu_694_adder_to_front_end_read,
        adder_to_front_end_din => grp_every_cycle_fu_694_adder_to_front_end_din,
        adder_to_front_end_full_n => adder_to_front_end_full_n,
        adder_to_front_end_write => grp_every_cycle_fu_694_adder_to_front_end_write,
        rf_reg_stat_0_constprop_i => rf_reg_stat_0_constprop,
        rf_reg_stat_0_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_0_constprop_o,
        rf_reg_stat_0_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_0_constprop_o_ap_vld,
        rf_reg_stat_1_constprop_i => rf_reg_stat_1_constprop,
        rf_reg_stat_1_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_1_constprop_o,
        rf_reg_stat_1_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_1_constprop_o_ap_vld,
        rf_reg_stat_2_constprop_i => rf_reg_stat_2_constprop,
        rf_reg_stat_2_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_2_constprop_o,
        rf_reg_stat_2_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_2_constprop_o_ap_vld,
        rf_reg_stat_3_constprop_i => rf_reg_stat_3_constprop,
        rf_reg_stat_3_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_3_constprop_o,
        rf_reg_stat_3_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_3_constprop_o_ap_vld,
        rf_reg_stat_4_constprop_i => rf_reg_stat_4_constprop,
        rf_reg_stat_4_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_4_constprop_o,
        rf_reg_stat_4_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_4_constprop_o_ap_vld,
        rf_reg_stat_5_constprop_i => rf_reg_stat_5_constprop,
        rf_reg_stat_5_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_5_constprop_o,
        rf_reg_stat_5_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_5_constprop_o_ap_vld,
        rf_reg_stat_6_constprop_i => rf_reg_stat_6_constprop,
        rf_reg_stat_6_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_6_constprop_o,
        rf_reg_stat_6_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_6_constprop_o_ap_vld,
        rf_reg_stat_7_constprop_i => rf_reg_stat_7_constprop,
        rf_reg_stat_7_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_7_constprop_o,
        rf_reg_stat_7_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_7_constprop_o_ap_vld,
        rf_reg_stat_8_constprop_i => rf_reg_stat_8_constprop,
        rf_reg_stat_8_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_8_constprop_o,
        rf_reg_stat_8_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_8_constprop_o_ap_vld,
        rf_reg_stat_9_constprop_i => rf_reg_stat_9_constprop,
        rf_reg_stat_9_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_9_constprop_o,
        rf_reg_stat_9_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_9_constprop_o_ap_vld,
        rf_reg_stat_10_constprop_i => rf_reg_stat_10_constprop,
        rf_reg_stat_10_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_10_constprop_o,
        rf_reg_stat_10_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_10_constprop_o_ap_vld,
        rf_reg_stat_11_constprop_i => rf_reg_stat_11_constprop,
        rf_reg_stat_11_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_11_constprop_o,
        rf_reg_stat_11_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_11_constprop_o_ap_vld,
        rf_reg_stat_12_constprop_i => rf_reg_stat_12_constprop,
        rf_reg_stat_12_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_12_constprop_o,
        rf_reg_stat_12_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_12_constprop_o_ap_vld,
        rf_reg_stat_13_constprop_i => rf_reg_stat_13_constprop,
        rf_reg_stat_13_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_13_constprop_o,
        rf_reg_stat_13_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_13_constprop_o_ap_vld,
        rf_reg_stat_14_constprop_i => rf_reg_stat_14_constprop,
        rf_reg_stat_14_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_14_constprop_o,
        rf_reg_stat_14_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_14_constprop_o_ap_vld,
        rf_reg_stat_15_constprop_i => rf_reg_stat_15_constprop,
        rf_reg_stat_15_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_15_constprop_o,
        rf_reg_stat_15_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_15_constprop_o_ap_vld,
        rf_reg_stat_16_constprop_i => rf_reg_stat_16_constprop,
        rf_reg_stat_16_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_16_constprop_o,
        rf_reg_stat_16_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_16_constprop_o_ap_vld,
        rf_reg_stat_17_constprop_i => rf_reg_stat_17_constprop,
        rf_reg_stat_17_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_17_constprop_o,
        rf_reg_stat_17_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_17_constprop_o_ap_vld,
        rf_reg_stat_18_constprop_i => rf_reg_stat_18_constprop,
        rf_reg_stat_18_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_18_constprop_o,
        rf_reg_stat_18_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_18_constprop_o_ap_vld,
        rf_reg_stat_19_constprop_i => rf_reg_stat_19_constprop,
        rf_reg_stat_19_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_19_constprop_o,
        rf_reg_stat_19_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_19_constprop_o_ap_vld,
        rf_reg_stat_20_constprop_i => rf_reg_stat_20_constprop,
        rf_reg_stat_20_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_20_constprop_o,
        rf_reg_stat_20_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_20_constprop_o_ap_vld,
        rf_reg_stat_21_constprop_i => rf_reg_stat_21_constprop,
        rf_reg_stat_21_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_21_constprop_o,
        rf_reg_stat_21_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_21_constprop_o_ap_vld,
        rf_reg_stat_22_constprop_i => rf_reg_stat_22_constprop,
        rf_reg_stat_22_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_22_constprop_o,
        rf_reg_stat_22_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_22_constprop_o_ap_vld,
        rf_reg_stat_23_constprop_i => rf_reg_stat_23_constprop,
        rf_reg_stat_23_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_23_constprop_o,
        rf_reg_stat_23_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_23_constprop_o_ap_vld,
        rf_reg_stat_24_constprop_i => rf_reg_stat_24_constprop,
        rf_reg_stat_24_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_24_constprop_o,
        rf_reg_stat_24_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_24_constprop_o_ap_vld,
        rf_reg_stat_25_constprop_i => rf_reg_stat_25_constprop,
        rf_reg_stat_25_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_25_constprop_o,
        rf_reg_stat_25_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_25_constprop_o_ap_vld,
        rf_reg_stat_26_constprop_i => rf_reg_stat_26_constprop,
        rf_reg_stat_26_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_26_constprop_o,
        rf_reg_stat_26_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_26_constprop_o_ap_vld,
        rf_reg_stat_27_constprop_i => rf_reg_stat_27_constprop,
        rf_reg_stat_27_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_27_constprop_o,
        rf_reg_stat_27_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_27_constprop_o_ap_vld,
        rf_reg_stat_28_constprop_i => rf_reg_stat_28_constprop,
        rf_reg_stat_28_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_28_constprop_o,
        rf_reg_stat_28_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_28_constprop_o_ap_vld,
        rf_reg_stat_29_constprop_i => rf_reg_stat_29_constprop,
        rf_reg_stat_29_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_29_constprop_o,
        rf_reg_stat_29_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_29_constprop_o_ap_vld,
        rf_reg_stat_30_constprop_i => rf_reg_stat_30_constprop,
        rf_reg_stat_30_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_30_constprop_o,
        rf_reg_stat_30_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_30_constprop_o_ap_vld,
        rf_reg_stat_31_constprop_i => rf_reg_stat_31_constprop,
        rf_reg_stat_31_constprop_o => grp_every_cycle_fu_694_rf_reg_stat_31_constprop_o,
        rf_reg_stat_31_constprop_o_ap_vld => grp_every_cycle_fu_694_rf_reg_stat_31_constprop_o_ap_vld,
        multiplier_to_frontend_dout => multiplier_to_frontend_dout,
        multiplier_to_frontend_empty_n => multiplier_to_frontend_empty_n,
        multiplier_to_frontend_read => grp_every_cycle_fu_694_multiplier_to_frontend_read,
        multiplier_to_frontend_din => grp_every_cycle_fu_694_multiplier_to_frontend_din,
        multiplier_to_frontend_full_n => multiplier_to_frontend_full_n,
        multiplier_to_frontend_write => grp_every_cycle_fu_694_multiplier_to_frontend_write,
        front_end_to_adder_dout => front_end_to_adder_dout,
        front_end_to_adder_empty_n => front_end_to_adder_empty_n,
        front_end_to_adder_read => grp_every_cycle_fu_694_front_end_to_adder_read,
        front_end_to_adder_din => grp_every_cycle_fu_694_front_end_to_adder_din,
        front_end_to_adder_full_n => front_end_to_adder_full_n,
        front_end_to_adder_write => grp_every_cycle_fu_694_front_end_to_adder_write,
        front_end_to_multiplier_dout => front_end_to_multiplier_dout,
        front_end_to_multiplier_empty_n => front_end_to_multiplier_empty_n,
        front_end_to_multiplier_read => grp_every_cycle_fu_694_front_end_to_multiplier_read,
        front_end_to_multiplier_din => grp_every_cycle_fu_694_front_end_to_multiplier_din,
        front_end_to_multiplier_full_n => front_end_to_multiplier_full_n,
        front_end_to_multiplier_write => grp_every_cycle_fu_694_front_end_to_multiplier_write,
        ap_return_0 => grp_every_cycle_fu_694_ap_return_0,
        ap_return_1 => grp_every_cycle_fu_694_ap_return_1,
        ap_return_2 => grp_every_cycle_fu_694_ap_return_2,
        ap_return_3 => grp_every_cycle_fu_694_ap_return_3,
        ap_return_4 => grp_every_cycle_fu_694_ap_return_4,
        ap_return_5 => grp_every_cycle_fu_694_ap_return_5,
        ap_return_6 => grp_every_cycle_fu_694_ap_return_6,
        ap_return_7 => grp_every_cycle_fu_694_ap_return_7,
        ap_return_8 => grp_every_cycle_fu_694_ap_return_8,
        ap_return_9 => grp_every_cycle_fu_694_ap_return_9,
        ap_return_10 => grp_every_cycle_fu_694_ap_return_10,
        ap_return_11 => grp_every_cycle_fu_694_ap_return_11,
        ap_return_12 => grp_every_cycle_fu_694_ap_return_12,
        ap_return_13 => grp_every_cycle_fu_694_ap_return_13,
        ap_return_14 => grp_every_cycle_fu_694_ap_return_14,
        ap_return_15 => grp_every_cycle_fu_694_ap_return_15,
        ap_return_16 => grp_every_cycle_fu_694_ap_return_16,
        ap_return_17 => grp_every_cycle_fu_694_ap_return_17,
        ap_return_18 => grp_every_cycle_fu_694_ap_return_18,
        ap_return_19 => grp_every_cycle_fu_694_ap_return_19,
        ap_return_20 => grp_every_cycle_fu_694_ap_return_20,
        ap_return_21 => grp_every_cycle_fu_694_ap_return_21,
        ap_return_22 => grp_every_cycle_fu_694_ap_return_22,
        ap_return_23 => grp_every_cycle_fu_694_ap_return_23,
        ap_return_24 => grp_every_cycle_fu_694_ap_return_24,
        ap_return_25 => grp_every_cycle_fu_694_ap_return_25,
        ap_return_26 => grp_every_cycle_fu_694_ap_return_26,
        ap_return_27 => grp_every_cycle_fu_694_ap_return_27,
        ap_return_28 => grp_every_cycle_fu_694_ap_return_28,
        ap_return_29 => grp_every_cycle_fu_694_ap_return_29,
        ap_return_30 => grp_every_cycle_fu_694_ap_return_30,
        ap_return_31 => grp_every_cycle_fu_694_ap_return_31,
        ap_return_32 => grp_every_cycle_fu_694_ap_return_32);

    mux_325_32_1_1_U435 : component cpu_mux_325_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => rf_reg_value_0_0_reg_648,
        din1 => rf_reg_value_1_0_reg_636,
        din2 => rf_reg_value_2_0_reg_624,
        din3 => rf_reg_value_3_0_reg_612,
        din4 => rf_reg_value_4_0_reg_600,
        din5 => rf_reg_value_5_0_reg_588,
        din6 => rf_reg_value_6_0_reg_576,
        din7 => rf_reg_value_7_0_reg_564,
        din8 => rf_reg_value_8_0_reg_552,
        din9 => rf_reg_value_9_0_reg_540,
        din10 => rf_reg_value_10_0_reg_528,
        din11 => rf_reg_value_11_0_reg_516,
        din12 => rf_reg_value_12_0_reg_504,
        din13 => rf_reg_value_13_0_reg_492,
        din14 => rf_reg_value_14_0_reg_480,
        din15 => rf_reg_value_15_0_reg_468,
        din16 => rf_reg_value_16_0_reg_456,
        din17 => rf_reg_value_17_0_reg_444,
        din18 => rf_reg_value_18_0_reg_432,
        din19 => rf_reg_value_19_0_reg_420,
        din20 => rf_reg_value_20_0_reg_408,
        din21 => rf_reg_value_21_0_reg_396,
        din22 => rf_reg_value_22_0_reg_384,
        din23 => rf_reg_value_23_0_reg_372,
        din24 => rf_reg_value_24_0_reg_360,
        din25 => rf_reg_value_25_0_reg_348,
        din26 => rf_reg_value_26_0_reg_336,
        din27 => rf_reg_value_27_0_reg_324,
        din28 => rf_reg_value_28_0_reg_312,
        din29 => rf_reg_value_29_0_reg_300,
        din30 => rf_reg_value_30_0_reg_288,
        din31 => rf_reg_value_31_0_reg_276,
        din32 => tmp_fu_1324_p33,
        dout => tmp_fu_1324_p34);

    adder_to_front_end_fifo_U : component cpu_fifo_w64_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_every_cycle_fu_694_adder_to_front_end_din,
        if_full_n => adder_to_front_end_full_n,
        if_write => adder_to_front_end_write,
        if_dout => adder_to_front_end_dout,
        if_empty_n => adder_to_front_end_empty_n,
        if_read => adder_to_front_end_read);

    front_end_to_adder_fifo_U : component cpu_fifo_w160_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_every_cycle_fu_694_front_end_to_adder_din,
        if_full_n => front_end_to_adder_full_n,
        if_write => front_end_to_adder_write,
        if_dout => front_end_to_adder_dout,
        if_empty_n => front_end_to_adder_empty_n,
        if_read => front_end_to_adder_read);

    front_end_to_multiplier_fifo_U : component cpu_fifo_w160_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_every_cycle_fu_694_front_end_to_multiplier_din,
        if_full_n => front_end_to_multiplier_full_n,
        if_write => front_end_to_multiplier_write,
        if_dout => front_end_to_multiplier_dout,
        if_empty_n => front_end_to_multiplier_empty_n,
        if_read => front_end_to_multiplier_read);

    multiplier_to_frontend_fifo_U : component cpu_fifo_w64_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_every_cycle_fu_694_multiplier_to_frontend_din,
        if_full_n => multiplier_to_frontend_full_n,
        if_write => multiplier_to_frontend_write,
        if_dout => multiplier_to_frontend_dout,
        if_empty_n => multiplier_to_frontend_empty_n,
        if_read => multiplier_to_frontend_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_every_cycle_fu_694_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_every_cycle_fu_694_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_every_cycle_fu_694_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_every_cycle_fu_694_ap_ready = ap_const_logic_1)) then 
                    grp_every_cycle_fu_694_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    PC_reg_671_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                PC_reg_671 <= PC_1_fu_1295_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                PC_reg_671 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    cycle_reg_660_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                cycle_reg_660 <= cycle_1_reg_1395;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                cycle_reg_660 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_reg_683_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln48_fu_1146_p2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_reg_683 <= ap_const_lv6_0;
            elsif (((icmp_ln33_fu_1309_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_reg_683 <= add_ln33_fu_1303_p2;
            end if; 
        end if;
    end process;

    rf_reg_stat_0_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_0_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_0_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_0_constprop <= grp_every_cycle_fu_694_rf_reg_stat_0_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_10_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_10_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_10_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_10_constprop <= grp_every_cycle_fu_694_rf_reg_stat_10_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_11_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_11_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_11_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_11_constprop <= grp_every_cycle_fu_694_rf_reg_stat_11_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_12_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_12_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_12_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_12_constprop <= grp_every_cycle_fu_694_rf_reg_stat_12_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_13_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_13_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_13_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_13_constprop <= grp_every_cycle_fu_694_rf_reg_stat_13_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_14_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_14_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_14_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_14_constprop <= grp_every_cycle_fu_694_rf_reg_stat_14_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_15_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_15_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_15_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_15_constprop <= grp_every_cycle_fu_694_rf_reg_stat_15_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_16_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_16_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_16_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_16_constprop <= grp_every_cycle_fu_694_rf_reg_stat_16_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_17_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_17_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_17_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_17_constprop <= grp_every_cycle_fu_694_rf_reg_stat_17_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_18_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_18_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_18_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_18_constprop <= grp_every_cycle_fu_694_rf_reg_stat_18_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_19_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_19_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_19_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_19_constprop <= grp_every_cycle_fu_694_rf_reg_stat_19_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_1_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_1_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_1_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_1_constprop <= grp_every_cycle_fu_694_rf_reg_stat_1_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_20_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_20_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_20_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_20_constprop <= grp_every_cycle_fu_694_rf_reg_stat_20_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_21_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_21_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_21_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_21_constprop <= grp_every_cycle_fu_694_rf_reg_stat_21_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_22_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_22_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_22_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_22_constprop <= grp_every_cycle_fu_694_rf_reg_stat_22_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_23_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_23_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_23_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_23_constprop <= grp_every_cycle_fu_694_rf_reg_stat_23_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_24_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_24_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_24_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_24_constprop <= grp_every_cycle_fu_694_rf_reg_stat_24_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_25_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_25_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_25_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_25_constprop <= grp_every_cycle_fu_694_rf_reg_stat_25_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_26_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_26_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_26_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_26_constprop <= grp_every_cycle_fu_694_rf_reg_stat_26_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_27_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_27_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_27_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_27_constprop <= grp_every_cycle_fu_694_rf_reg_stat_27_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_28_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_28_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_28_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_28_constprop <= grp_every_cycle_fu_694_rf_reg_stat_28_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_29_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_29_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_29_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_29_constprop <= grp_every_cycle_fu_694_rf_reg_stat_29_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_2_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_2_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_2_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_2_constprop <= grp_every_cycle_fu_694_rf_reg_stat_2_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_30_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_30_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_30_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_30_constprop <= grp_every_cycle_fu_694_rf_reg_stat_30_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_31_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_31_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_31_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_31_constprop <= grp_every_cycle_fu_694_rf_reg_stat_31_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_3_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_3_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_3_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_3_constprop <= grp_every_cycle_fu_694_rf_reg_stat_3_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_4_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_4_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_4_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_4_constprop <= grp_every_cycle_fu_694_rf_reg_stat_4_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_5_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_5_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_5_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_5_constprop <= grp_every_cycle_fu_694_rf_reg_stat_5_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_6_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_6_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_6_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_6_constprop <= grp_every_cycle_fu_694_rf_reg_stat_6_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_7_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_7_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_7_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_7_constprop <= grp_every_cycle_fu_694_rf_reg_stat_7_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_8_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_8_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_8_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_8_constprop <= grp_every_cycle_fu_694_rf_reg_stat_8_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_stat_9_constprop_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_stat_9_constprop <= ap_const_lv32_1;
            elsif (((grp_every_cycle_fu_694_rf_reg_stat_9_constprop_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_stat_9_constprop <= grp_every_cycle_fu_694_rf_reg_stat_9_constprop_o;
            end if; 
        end if;
    end process;

    rf_reg_value_0_0_reg_648_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_0_0_reg_648 <= grp_every_cycle_fu_694_ap_return_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_0_0_reg_648 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_10_0_reg_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_10_0_reg_528 <= grp_every_cycle_fu_694_ap_return_11;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_10_0_reg_528 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_11_0_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_11_0_reg_516 <= grp_every_cycle_fu_694_ap_return_12;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_11_0_reg_516 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_12_0_reg_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_12_0_reg_504 <= grp_every_cycle_fu_694_ap_return_13;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_12_0_reg_504 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_13_0_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_13_0_reg_492 <= grp_every_cycle_fu_694_ap_return_14;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_13_0_reg_492 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_14_0_reg_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_14_0_reg_480 <= grp_every_cycle_fu_694_ap_return_15;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_14_0_reg_480 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_15_0_reg_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_15_0_reg_468 <= grp_every_cycle_fu_694_ap_return_16;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_15_0_reg_468 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_16_0_reg_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_16_0_reg_456 <= grp_every_cycle_fu_694_ap_return_17;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_16_0_reg_456 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_17_0_reg_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_17_0_reg_444 <= grp_every_cycle_fu_694_ap_return_18;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_17_0_reg_444 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_18_0_reg_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_18_0_reg_432 <= grp_every_cycle_fu_694_ap_return_19;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_18_0_reg_432 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_19_0_reg_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_19_0_reg_420 <= grp_every_cycle_fu_694_ap_return_20;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_19_0_reg_420 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_1_0_reg_636_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_1_0_reg_636 <= grp_every_cycle_fu_694_ap_return_2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_1_0_reg_636 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_20_0_reg_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_20_0_reg_408 <= grp_every_cycle_fu_694_ap_return_21;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_20_0_reg_408 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_21_0_reg_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_21_0_reg_396 <= grp_every_cycle_fu_694_ap_return_22;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_21_0_reg_396 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_22_0_reg_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_22_0_reg_384 <= grp_every_cycle_fu_694_ap_return_23;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_22_0_reg_384 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_23_0_reg_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_23_0_reg_372 <= grp_every_cycle_fu_694_ap_return_24;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_23_0_reg_372 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_24_0_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_24_0_reg_360 <= grp_every_cycle_fu_694_ap_return_25;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_24_0_reg_360 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_25_0_reg_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_25_0_reg_348 <= grp_every_cycle_fu_694_ap_return_26;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_25_0_reg_348 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_26_0_reg_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_26_0_reg_336 <= grp_every_cycle_fu_694_ap_return_27;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_26_0_reg_336 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_27_0_reg_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_27_0_reg_324 <= grp_every_cycle_fu_694_ap_return_28;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_27_0_reg_324 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_28_0_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_28_0_reg_312 <= grp_every_cycle_fu_694_ap_return_29;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_28_0_reg_312 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_29_0_reg_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_29_0_reg_300 <= grp_every_cycle_fu_694_ap_return_30;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_29_0_reg_300 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_2_0_reg_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_2_0_reg_624 <= grp_every_cycle_fu_694_ap_return_3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_2_0_reg_624 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_30_0_reg_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_30_0_reg_288 <= grp_every_cycle_fu_694_ap_return_31;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_30_0_reg_288 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_31_0_reg_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_31_0_reg_276 <= grp_every_cycle_fu_694_ap_return_32;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_31_0_reg_276 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_3_0_reg_612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_3_0_reg_612 <= grp_every_cycle_fu_694_ap_return_4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_3_0_reg_612 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_4_0_reg_600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_4_0_reg_600 <= grp_every_cycle_fu_694_ap_return_5;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_4_0_reg_600 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_5_0_reg_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_5_0_reg_588 <= grp_every_cycle_fu_694_ap_return_6;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_5_0_reg_588 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_6_0_reg_576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_6_0_reg_576 <= grp_every_cycle_fu_694_ap_return_7;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_6_0_reg_576 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_7_0_reg_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_7_0_reg_564 <= grp_every_cycle_fu_694_ap_return_8;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_7_0_reg_564 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_8_0_reg_552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_8_0_reg_552 <= grp_every_cycle_fu_694_ap_return_9;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_8_0_reg_552 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    rf_reg_value_9_0_reg_540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rf_reg_value_9_0_reg_540 <= grp_every_cycle_fu_694_ap_return_10;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                rf_reg_value_9_0_reg_540 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                cycle_1_reg_1395 <= cycle_1_fu_1120_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                instruction_memory_i_load_reg_1409 <= instruction_memory_i_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, and_ln48_fu_1146_p2, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_every_cycle_fu_694_ap_done, icmp_ln33_fu_1309_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_lv1_0 = and_ln48_fu_1146_p2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_every_cycle_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln33_fu_1309_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    PC_1_fu_1295_p3 <= 
        add_ln63_fu_1289_p2 when (grp_every_cycle_fu_694_ap_return_0(0) = '1') else 
        PC_reg_671;
    add_ln33_fu_1303_p2 <= std_logic_vector(unsigned(i_reg_683) + unsigned(ap_const_lv6_1));
    add_ln63_fu_1289_p2 <= std_logic_vector(unsigned(PC_reg_671) + unsigned(ap_const_lv5_1));

    adder_to_front_end_read_assign_proc : process(ap_CS_fsm_state4, grp_every_cycle_fu_694_adder_to_front_end_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            adder_to_front_end_read <= grp_every_cycle_fu_694_adder_to_front_end_read;
        else 
            adder_to_front_end_read <= ap_const_logic_0;
        end if; 
    end process;


    adder_to_front_end_write_assign_proc : process(ap_CS_fsm_state4, grp_every_cycle_fu_694_adder_to_front_end_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            adder_to_front_end_write <= grp_every_cycle_fu_694_adder_to_front_end_write;
        else 
            adder_to_front_end_write <= ap_const_logic_0;
        end if; 
    end process;

    and_ln48_fu_1146_p2 <= (xor_ln48_fu_1134_p2 and icmp_ln48_fu_1140_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_done_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cycle_1_fu_1120_p2 <= std_logic_vector(unsigned(cycle_reg_660) + unsigned(ap_const_lv32_1));
    final_register_file_o_address0 <= i_cast_fu_1315_p1(5 - 1 downto 0);

    final_register_file_o_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            final_register_file_o_ce0 <= ap_const_logic_1;
        else 
            final_register_file_o_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    final_register_file_o_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln33_fu_1309_p2)
    begin
        if (((icmp_ln33_fu_1309_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            final_register_file_o_we0 <= ap_const_logic_1;
        else 
            final_register_file_o_we0 <= ap_const_logic_0;
        end if; 
    end process;


    front_end_to_adder_read_assign_proc : process(ap_CS_fsm_state4, grp_every_cycle_fu_694_front_end_to_adder_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            front_end_to_adder_read <= grp_every_cycle_fu_694_front_end_to_adder_read;
        else 
            front_end_to_adder_read <= ap_const_logic_0;
        end if; 
    end process;


    front_end_to_adder_write_assign_proc : process(ap_CS_fsm_state4, grp_every_cycle_fu_694_front_end_to_adder_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            front_end_to_adder_write <= grp_every_cycle_fu_694_front_end_to_adder_write;
        else 
            front_end_to_adder_write <= ap_const_logic_0;
        end if; 
    end process;


    front_end_to_multiplier_read_assign_proc : process(ap_CS_fsm_state4, grp_every_cycle_fu_694_front_end_to_multiplier_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            front_end_to_multiplier_read <= grp_every_cycle_fu_694_front_end_to_multiplier_read;
        else 
            front_end_to_multiplier_read <= ap_const_logic_0;
        end if; 
    end process;


    front_end_to_multiplier_write_assign_proc : process(ap_CS_fsm_state4, grp_every_cycle_fu_694_front_end_to_multiplier_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            front_end_to_multiplier_write <= grp_every_cycle_fu_694_front_end_to_multiplier_write;
        else 
            front_end_to_multiplier_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_every_cycle_fu_694_ap_start <= grp_every_cycle_fu_694_ap_start_reg;
    i_cast_fu_1315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_683),64));
    icmp_ln33_fu_1309_p2 <= "1" when (i_reg_683 = ap_const_lv6_20) else "0";
    icmp_ln48_fu_1140_p2 <= "1" when (signed(cycle_reg_660) < signed(ap_const_lv32_28)) else "0";
    instruction_memory_i_address0 <= zext_ln56_fu_1152_p1(4 - 1 downto 0);

    instruction_memory_i_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            instruction_memory_i_ce0 <= ap_const_logic_1;
        else 
            instruction_memory_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multiplier_to_frontend_read_assign_proc : process(ap_CS_fsm_state4, grp_every_cycle_fu_694_multiplier_to_frontend_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multiplier_to_frontend_read <= grp_every_cycle_fu_694_multiplier_to_frontend_read;
        else 
            multiplier_to_frontend_read <= ap_const_logic_0;
        end if; 
    end process;


    multiplier_to_frontend_write_assign_proc : process(ap_CS_fsm_state4, grp_every_cycle_fu_694_multiplier_to_frontend_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multiplier_to_frontend_write <= grp_every_cycle_fu_694_multiplier_to_frontend_write;
        else 
            multiplier_to_frontend_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_1126_p3 <= PC_reg_671(4 downto 4);
    tmp_fu_1324_p33 <= i_reg_683(5 - 1 downto 0);
    xor_ln48_fu_1134_p2 <= (tmp_11_fu_1126_p3 xor ap_const_lv1_1);
    zext_ln56_fu_1152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(PC_reg_671),64));
end behav;
