$date
	Sat Sep 30 21:01:29 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module RegSal_TB $end
$scope module DUT $end
$var wire 18 ! DATA [17:0] $end
$var wire 1 " LOAD $end
$var wire 1 # RESET $end
$var reg 18 $ D_OUT [17:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
1#
0"
b101010101010101010 !
$end
#5
0#
#10
b101010101010101010 $
1"
#20
0"
#26
b111111111000000000 !
#30
b111111111000000000 $
1"
#40
0"
#47
b111111100000 !
#50
b111111100000 $
1"
#60
0"
#70
1"
#75
b111000111000111000 !
#80
0"
#90
b111000111000111000 $
1"
#100
0"
#105
1#
#110
b0 $
1"
#120
0"
#130
1"
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
#210
1"
#220
0"
#230
1"
#240
0"
#250
1"
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
