Analysis & Synthesis report for finalMasterHardware
Thu Mar 16 14:46:44 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|DRsize
 12. State Machine - |top|finalHardware:u0|finalHardware_dram:dram|m_next
 13. State Machine - |top|finalHardware:u0|finalHardware_dram:dram|m_state
 14. State Machine - |top|finalHardware:u0|finalHardware_dram:dram|i_next
 15. State Machine - |top|finalHardware:u0|finalHardware_dram:dram|i_state
 16. State Machine - |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|s_serial_transfer
 17. State Machine - |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for finalHardware:u0|finalHardware_dram:dram
 25. Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax
 26. Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare
 27. Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply
 28. Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub
 29. Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float
 30. Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int
 31. Source assignments for finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 32. Source assignments for finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 33. Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 34. Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 35. Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 36. Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 37. Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 38. Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 39. Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 40. Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 41. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux:cmd_demux
 42. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 43. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux
 44. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_001
 45. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 46. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 47. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_004
 48. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_005
 49. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_006
 50. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_007
 51. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_008
 52. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_009
 53. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_010
 54. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_011
 55. Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_012
 56. Source assignments for finalHardware:u0|altera_reset_controller:rst_controller
 57. Source assignments for finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 58. Source assignments for finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 59. Source assignments for finalHardware:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 60. Source assignments for finalHardware:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 61. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi
 62. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller
 63. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller
 64. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator
 65. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2
 66. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi
 67. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi
 68. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath
 69. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
 70. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
 71. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
 72. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
 73. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
 74. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
 75. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
 76. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
 77. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
 78. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
 79. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
 80. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
 81. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
 82. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
 83. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
 84. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
 85. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
 86. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
 87. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
 88. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
 89. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
 90. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
 91. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
 92. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
 93. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
 94. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
 95. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
 96. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
 97. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
 98. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
 99. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
100. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
101. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
102. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
103. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
104. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
105. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
106. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
107. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
108. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
109. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
110. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
111. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
112. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
113. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
114. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
115. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
116. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
117. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
118. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
119. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
120. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
121. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
122. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
123. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
124. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
125. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
126. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
127. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo
128. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo
129. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a
130. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram
131. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b
132. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b|altsyncram:the_altsyncram
133. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
134. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram
135. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram
136. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
137. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
138. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
139. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
140. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy
141. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll
142. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards
143. Parameter Settings for User Entity Instance: finalHardware:u0|altera_customins_master_translator:nios2_custom_instruction_master_translator
144. Parameter Settings for User Entity Instance: finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_comb_slave_translator0
145. Parameter Settings for User Entity Instance: finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0
146. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator
147. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator
148. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator
149. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
150. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator
151. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_s1_translator
152. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_s1_translator
153. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator
154. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_0_s1_translator
155. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_s1_translator
156. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_2_s1_translator
157. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_s1_translator
158. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_4_s1_translator
159. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_s1_translator
160. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esp32_spi_spi_control_port_translator
161. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent
162. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent
163. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent
164. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
167. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent
170. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent
173. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo
176. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent
177. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent|altera_merlin_burst_uncompressor:uncompressor
178. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo
179. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent
180. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
181. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo
182. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent
183. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
184. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo
185. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent
186. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
187. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo
188. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent
189. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
190. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo
191. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent
192. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
193. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo
194. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent
195. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor
196. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo
197. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent
198. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor
199. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo
200. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent
201. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
202. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo
203. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router:router|finalHardware_mm_interconnect_0_router_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_001:router_001|finalHardware_mm_interconnect_0_router_001_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_002:router_002|finalHardware_mm_interconnect_0_router_002_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_003|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_004:router_004|finalHardware_mm_interconnect_0_router_004_default_decode:the_default_decode
208. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_005:router_005|finalHardware_mm_interconnect_0_router_005_default_decode:the_default_decode
209. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_006|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode
210. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_007|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode
211. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_008|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode
212. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_009|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode
213. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_010|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode
214. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_011|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode
215. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_012|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode
216. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_013|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode
217. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_014|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode
218. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter
219. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
220. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_s1_burst_adapter
221. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
222. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
223. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
224. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
225. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
226. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
227. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
228. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
229. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
230. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter
231. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
232. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter
233. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
234. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter
235. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter
236. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
237. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
238. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
239. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003
240. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
241. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005
242. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006
243. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007
244. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008
245. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009
246. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010
247. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011
248. Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012
249. Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller
250. Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
251. Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
252. Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller_001
253. Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
254. Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
255. lpm_mult Parameter Settings by Entity Instance
256. scfifo Parameter Settings by Entity Instance
257. altsyncram Parameter Settings by Entity Instance
258. altpll Parameter Settings by Entity Instance
259. Port Connectivity Checks: "finalHardware:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
260. Port Connectivity Checks: "finalHardware:u0|altera_reset_controller:rst_controller_001"
261. Port Connectivity Checks: "finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
262. Port Connectivity Checks: "finalHardware:u0|altera_reset_controller:rst_controller"
263. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter"
264. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"
265. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
266. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter"
267. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
268. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"
269. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
270. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
271. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
272. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_005:router_005|finalHardware_mm_interconnect_0_router_005_default_decode:the_default_decode"
273. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_004:router_004|finalHardware_mm_interconnect_0_router_004_default_decode:the_default_decode"
274. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_003|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode"
275. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_002:router_002|finalHardware_mm_interconnect_0_router_002_default_decode:the_default_decode"
276. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_001:router_001|finalHardware_mm_interconnect_0_router_001_default_decode:the_default_decode"
277. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router:router|finalHardware_mm_interconnect_0_router_default_decode:the_default_decode"
278. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo"
279. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent"
280. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo"
281. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent"
282. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo"
283. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent"
284. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo"
285. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent"
286. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo"
287. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent"
288. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo"
289. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent"
290. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo"
291. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent"
292. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo"
293. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent"
294. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo"
295. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent"
296. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo"
297. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo"
298. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent"
299. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo"
300. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent"
301. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
302. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
303. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo"
304. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent"
305. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent"
306. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent"
307. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esp32_spi_spi_control_port_translator"
308. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_s1_translator"
309. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_4_s1_translator"
310. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_s1_translator"
311. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_2_s1_translator"
312. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_s1_translator"
313. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_0_s1_translator"
314. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator"
315. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_s1_translator"
316. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_s1_translator"
317. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator"
318. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
319. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator"
320. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator"
321. Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator"
322. Port Connectivity Checks: "finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"
323. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect"
324. Port Connectivity Checks: "finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_comb_slave_translator0"
325. Port Connectivity Checks: "finalHardware:u0|altera_customins_master_translator:nios2_custom_instruction_master_translator"
326. Port Connectivity Checks: "finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll"
327. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy"
328. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
329. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
330. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_pib:the_finalHardware_nios2_cpu_nios2_oci_pib"
331. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_fifo:the_finalHardware_nios2_cpu_nios2_oci_fifo|finalHardware_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_finalHardware_nios2_cpu_nios2_oci_fifo_wrptr_inc"
332. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dtrace:the_finalHardware_nios2_cpu_nios2_oci_dtrace|finalHardware_nios2_cpu_nios2_oci_td_mode:finalHardware_nios2_cpu_nios2_oci_trc_ctrl_td_mode"
333. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_itrace:the_finalHardware_nios2_cpu_nios2_oci_itrace"
334. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dbrk:the_finalHardware_nios2_cpu_nios2_oci_dbrk"
335. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_xbrk:the_finalHardware_nios2_cpu_nios2_oci_xbrk"
336. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug"
337. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci"
338. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_test_bench:the_finalHardware_nios2_cpu_test_bench"
339. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu"
340. Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2"
341. Port Connectivity Checks: "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic"
342. Port Connectivity Checks: "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0"
343. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a"
344. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c"
345. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b"
346. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e"
347. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f"
348. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c"
349. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d"
350. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a"
351. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b"
352. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c"
353. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a"
354. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b"
355. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c"
356. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d"
357. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e"
358. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a"
359. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c"
360. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d"
361. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c"
362. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
363. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
364. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
365. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
366. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
367. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
368. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a"
369. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a"
370. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b"
371. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b"
372. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b"
373. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c"
374. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a"
375. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a"
376. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b"
377. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a"
378. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b"
379. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c"
380. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c"
381. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d"
382. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e"
383. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a"
384. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b"
385. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b"
386. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a"
387. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b"
388. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c"
389. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a"
390. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b"
391. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c"
392. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a"
393. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b"
394. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c"
395. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a"
396. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c"
397. Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c"
398. Port Connectivity Checks: "finalHardware:u0|finalHardware_esp32_spi:esp32_spi"
399. Port Connectivity Checks: "finalHardware:u0|finalHardware_dram:dram|finalHardware_dram_input_efifo_module:the_finalHardware_dram_input_efifo_module"
400. Port Connectivity Checks: "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"
401. Port Connectivity Checks: "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"
402. Port Connectivity Checks: "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer"
403. Port Connectivity Checks: "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"
404. Port Connectivity Checks: "finalHardware:u0"
405. Post-Synthesis Netlist Statistics for Top Partition
406. Elapsed Time Per Partition
407. Analysis & Synthesis Messages
408. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 16 14:46:44 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; finalMasterHardware                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,739                                       ;
;     Total combinational functions  ; 4,944                                       ;
;     Dedicated logic registers      ; 2,671                                       ;
; Total registers                    ; 2671                                        ;
; Total pins                         ; 185                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,264                                      ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                               ;
+------------------------------------------------------------------+--------------------+---------------------+
; Option                                                           ; Setting            ; Default Value       ;
+------------------------------------------------------------------+--------------------+---------------------+
; Device                                                           ; 10M50DAF484C7G     ;                     ;
; Top-level entity name                                            ; top                ; finalMasterHardware ;
; Family name                                                      ; MAX 10             ; Cyclone V           ;
; Use smart compilation                                            ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                      ; Off                ; Off                 ;
; Restructure Multiplexers                                         ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                 ;
; Preserve fewer node names                                        ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable              ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                         ; Auto               ; Auto                ;
; Safe State Machine                                               ; Off                ; Off                 ;
; Extract Verilog State Machines                                   ; On                 ; On                  ;
; Extract VHDL State Machines                                      ; On                 ; On                  ;
; Ignore Verilog initial constructs                                ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                  ;
; Parallel Synthesis                                               ; On                 ; On                  ;
; DSP Block Balancing                                              ; Auto               ; Auto                ;
; NOT Gate Push-Back                                               ; On                 ; On                  ;
; Power-Up Don't Care                                              ; On                 ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                 ;
; Remove Duplicate Registers                                       ; On                 ; On                  ;
; Ignore CARRY Buffers                                             ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                ; Off                 ;
; Ignore SOFT Buffers                                              ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                 ;
; Optimization Technique                                           ; Balanced           ; Balanced            ;
; Carry Chain Length                                               ; 70                 ; 70                  ;
; Auto Carry Chains                                                ; On                 ; On                  ;
; Auto Open-Drain Pins                                             ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                 ;
; Auto ROM Replacement                                             ; On                 ; On                  ;
; Auto RAM Replacement                                             ; On                 ; On                  ;
; Auto DSP Block Replacement                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                 ; On                  ;
; Strict RAM Replacement                                           ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                 ;
; Auto RAM Block Balancing                                         ; On                 ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                 ;
; Auto Resource Sharing                                            ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                 ;
; Timing-Driven Synthesis                                          ; On                 ; On                  ;
; Report Parameter Settings                                        ; On                 ; On                  ;
; Report Source Assignments                                        ; On                 ; On                  ;
; Report Connectivity Checks                                       ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                 ;
; Synchronization Register Chain Length                            ; 2                  ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation  ;
; HDL message level                                                ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                 ;
; Clock MUX Protection                                             ; On                 ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                 ;
; Block Design Naming                                              ; Auto               ; Auto                ;
; SDC constraint protection                                        ; Off                ; Off                 ;
; Synthesis Effort                                                 ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                  ;
+------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processors 10-16       ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                                                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                            ; Library       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; top.v                                                                                                                                                                                   ; yes             ; User Verilog HDL File                        ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v                                                                                                   ;               ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v                                                                     ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd                                                    ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd                                                    ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPCompareFused/FPCompareFused.vhd                                        ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPCompareFused/FPCompareFused.vhd                                        ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPDiv/FPDiv.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPDiv/FPDiv.vhd                                                          ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMinMaxFused/FPMinMaxFused.vhd                                          ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMinMaxFused/FPMinMaxFused.vhd                                          ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd                                                        ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPNeg_Abs/FPAbs.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPNeg_Abs/FPAbs.vhd                                                      ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPNeg_Abs/FPNeg.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPNeg_Abs/FPNeg.vhd                                                      ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd                                                ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd                                                ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd                                                ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd                                                ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_avalon_sc_fifo.v                                                  ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_master_translator.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_master_translator.v                                     ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_slave_translator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_slave_translator.sv                                     ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_arbitrator.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_arbitrator.sv                                              ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter.sv                                           ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter_uncmpr.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter_uncmpr.sv                                    ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_uncompressor.sv                                      ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_master_agent.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_master_agent.sv                                            ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_master_translator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_master_translator.sv                                       ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_slave_agent.sv                                             ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_slave_translator.sv                                        ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_width_adapter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_width_adapter.sv                                           ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_reset_controller.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_reset_controller.v                                                ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_reset_synchronizer.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_reset_synchronizer.v                                              ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init.v                                  ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v                             ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_serial_bus_controller.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_serial_bus_controller.v                      ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_slow_clock_generator.v                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_slow_clock_generator.v                       ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_altpll.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_altpll.v                                                       ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_avalon_reset_from_locked_signal.v                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_avalon_reset_from_locked_signal.v                              ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v                                        ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_dram.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_dram.v                                                     ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_esp32_spi.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_esp32_spi.v                                                ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_fph2.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_fph2.v                                                     ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_hex_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_hex_0.v                                                    ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_irq_mapper.sv                                              ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v                                              ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_keys_0.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_keys_0.v                                                   ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v                                        ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter.v                      ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_001.v                  ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_003.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_003.v                  ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_demux.sv                             ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_demux_001.sv                         ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_mux.sv                               ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_mux_002.sv                           ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router.sv                                ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_001.sv                            ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_002.sv                            ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_003.sv                            ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_004.sv                            ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_005.sv                            ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_demux.sv                             ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_mux.sv                               ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_mux_001.sv                           ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2.v                                                    ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v                                                ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_sysclk.v                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_sysclk.v                             ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_tck.v                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_tck.v                                ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_wrapper.v                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_wrapper.v                            ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_test_bench.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_test_bench.v                                     ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_custom_instruction_master_comb_xconnect.sv           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_custom_instruction_master_comb_xconnect.sv           ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_custom_instruction_master_multi_xconnect.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_custom_instruction_master_multi_xconnect.sv          ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_sys_clk.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_sys_clk.v                                                  ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_sys_sdram_pll.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_sys_sdram_pll.v                                            ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_combi.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_combi.vhd                                                        ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi.vhd                                                        ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_datapath.vhd                                               ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_datapath.vhd                                               ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_dspba_library.vhd                                          ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_dspba_library.vhd                                          ; finalHardware ;
; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_dspba_library_package.vhd                                  ; yes             ; Auto-Found VHDL File                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_dspba_library_package.vhd                                  ; finalHardware ;
; lpm_mult.tdf                                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                             ;               ;
; aglobal201.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                           ;               ;
; lpm_add_sub.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                          ;               ;
; multcore.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                                                             ;               ;
; bypassff.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                             ;               ;
; altshift.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                             ;               ;
; db/mult_vst.tdf                                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/mult_vst.tdf                                                                                         ;               ;
; db/mult_0tt.tdf                                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/mult_0tt.tdf                                                                                         ;               ;
; db/mult_50u.tdf                                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/mult_50u.tdf                                                                                         ;               ;
; scfifo.tdf                                                                                                                                                                              ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                               ;               ;
; a_regfifo.inc                                                                                                                                                                           ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                            ;               ;
; a_dpfifo.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                             ;               ;
; a_i2fifo.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                             ;               ;
; a_fffifo.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                             ;               ;
; a_f2fifo.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                             ;               ;
; db/scfifo_9621.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/scfifo_9621.tdf                                                                                      ;               ;
; db/a_dpfifo_bb01.tdf                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/a_dpfifo_bb01.tdf                                                                                    ;               ;
; db/a_fefifo_7cf.tdf                                                                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/a_fefifo_7cf.tdf                                                                                     ;               ;
; db/cntr_337.tdf                                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/cntr_337.tdf                                                                                         ;               ;
; db/altsyncram_dtn1.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altsyncram_dtn1.tdf                                                                                  ;               ;
; db/cntr_n2b.tdf                                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/cntr_n2b.tdf                                                                                         ;               ;
; alt_jtag_atlantic.v                                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                      ;               ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                           ; yes             ; Encrypted Megafunction                       ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                            ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                        ;               ;
; altsyncram.tdf                                                                                                                                                                          ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                           ;               ;
; stratix_ram_block.inc                                                                                                                                                                   ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                    ;               ;
; lpm_mux.inc                                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                              ;               ;
; lpm_decode.inc                                                                                                                                                                          ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                           ;               ;
; a_rdenreg.inc                                                                                                                                                                           ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                            ;               ;
; altrom.inc                                                                                                                                                                              ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                               ;               ;
; altram.inc                                                                                                                                                                              ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                               ;               ;
; altdpram.inc                                                                                                                                                                            ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                             ;               ;
; db/altsyncram_s0c1.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altsyncram_s0c1.tdf                                                                                  ;               ;
; altera_std_synchronizer.v                                                                                                                                                               ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                ;               ;
; db/altsyncram_0n61.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altsyncram_0n61.tdf                                                                                  ;               ;
; sld_virtual_jtag_basic.v                                                                                                                                                                ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                 ;               ;
; altpll.tdf                                                                                                                                                                              ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                               ;               ;
; stratix_pll.inc                                                                                                                                                                         ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                          ;               ;
; stratixii_pll.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                        ;               ;
; cycloneii_pll.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                        ;               ;
; db/altpll_nea2.tdf                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altpll_nea2.tdf                                                                                      ;               ;
; sld_hub.vhd                                                                                                                                                                             ; yes             ; Encrypted Megafunction                       ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                              ; altera_sld    ;
; db/ip/sld5f0b9853/alt_sld_fab.v                                                                                                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/alt_sld_fab.v                                                                         ; alt_sld_fab   ;
; db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab   ;
; db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab   ;
; db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab   ;
; db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                                      ; yes             ; Encrypted Auto-Found VHDL File               ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab   ;
; db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                                                                                                                                        ; yes             ; Encrypted Megafunction                       ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                         ;               ;
; sld_rom_sr.vhd                                                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                           ;               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,739                                                                                                                                                 ;
;                                             ;                                                                                                                                                       ;
; Total combinational functions               ; 4944                                                                                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                       ;
;     -- 4 input functions                    ; 2509                                                                                                                                                  ;
;     -- 3 input functions                    ; 1626                                                                                                                                                  ;
;     -- <=2 input functions                  ; 809                                                                                                                                                   ;
;                                             ;                                                                                                                                                       ;
; Logic elements by mode                      ;                                                                                                                                                       ;
;     -- normal mode                          ; 4117                                                                                                                                                  ;
;     -- arithmetic mode                      ; 827                                                                                                                                                   ;
;                                             ;                                                                                                                                                       ;
; Total registers                             ; 2671                                                                                                                                                  ;
;     -- Dedicated logic registers            ; 2671                                                                                                                                                  ;
;     -- I/O registers                        ; 0                                                                                                                                                     ;
;                                             ;                                                                                                                                                       ;
; I/O pins                                    ; 185                                                                                                                                                   ;
; Total memory bits                           ; 11264                                                                                                                                                 ;
;                                             ;                                                                                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                                                                                     ;
;                                             ;                                                                                                                                                       ;
; Total PLLs                                  ; 1                                                                                                                                                     ;
;     -- PLLs                                 ; 1                                                                                                                                                     ;
;                                             ;                                                                                                                                                       ;
; Maximum fan-out node                        ; finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_nea2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 2619                                                                                                                                                  ;
; Total fan-out                               ; 27689                                                                                                                                                 ;
; Average fan-out                             ; 3.38                                                                                                                                                  ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                                                                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                                  ; Library Name  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------+
; |top                                                                                                                                                                                                   ; 4944 (0)            ; 2671 (0)                  ; 11264       ; 0          ; 4            ; 2       ; 1         ; 185  ; 0            ; 0          ; |top                                                                                                                                                                                                                                                                                                                                                                                           ; top                                                          ; work          ;
;    |finalHardware:u0|                                                                                                                                                                                  ; 4794 (0)            ; 2588 (0)                  ; 11264       ; 0          ; 4            ; 2       ; 1         ; 0    ; 0            ; 0          ; |top|finalHardware:u0                                                                                                                                                                                                                                                                                                                                                                          ; finalHardware                                                ; finalHardware ;
;       |altera_reset_controller:rst_controller|                                                                                                                                                         ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                                      ; finalHardware ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                              ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                    ; finalHardware ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                                    ; finalHardware ;
;       |finalHardware_accelerometer_spi:accelerometer_spi|                                                                                                                                              ; 128 (44)            ; 108 (37)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi                                                                                                                                                                                                                                                                                                                        ; finalHardware_accelerometer_spi                              ; finalHardware ;
;          |altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer|                                                                                                                               ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer                                                                                                                                                                                                                                                          ; altera_up_accelerometer_spi_auto_init                        ; finalHardware ;
;          |altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|                                                                                                                             ; 8 (8)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller                                                                                                                                                                                                                                                        ; altera_up_accelerometer_spi_auto_init_ctrl                   ; finalHardware ;
;          |altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|                                                                                                                     ; 63 (56)             ; 52 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                                ; altera_up_accelerometer_spi_serial_bus_controller            ; finalHardware ;
;             |altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator|                                                                                                           ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                                 ; altera_up_accelerometer_spi_slow_clock_generator             ; finalHardware ;
;       |finalHardware_dram:dram|                                                                                                                                                                        ; 275 (221)           ; 250 (158)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_dram:dram                                                                                                                                                                                                                                                                                                                                                  ; finalHardware_dram                                           ; finalHardware ;
;          |finalHardware_dram_input_efifo_module:the_finalHardware_dram_input_efifo_module|                                                                                                             ; 54 (54)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_dram:dram|finalHardware_dram_input_efifo_module:the_finalHardware_dram_input_efifo_module                                                                                                                                                                                                                                                                  ; finalHardware_dram_input_efifo_module                        ; finalHardware ;
;       |finalHardware_esp32_spi:esp32_spi|                                                                                                                                                              ; 197 (197)           ; 253 (253)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_esp32_spi:esp32_spi                                                                                                                                                                                                                                                                                                                                        ; finalHardware_esp32_spi                                      ; finalHardware ;
;       |finalHardware_fph2:fph2|                                                                                                                                                                        ; 1892 (0)            ; 496 (0)                   ; 0           ; 0          ; 4            ; 2       ; 1         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2                                                                                                                                                                                                                                                                                                                                                  ; finalHardware_fph2                                           ; finalHardware ;
;          |fpoint2_combi:fpci_combi|                                                                                                                                                                    ; 119 (6)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi                                                                                                                                                                                                                                                                                                                         ; fpoint2_combi                                                ; finalhardware ;
;             |FPCompareFused:\COMP_GEN:compare|                                                                                                                                                         ; 62 (62)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare                                                                                                                                                                                                                                                                                        ; FPCompareFused                                               ; finalhardware ;
;             |FPMinMaxFused:\COMP_GEN:FPMinMax|                                                                                                                                                         ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax                                                                                                                                                                                                                                                                                        ; FPMinMaxFused                                                ; finalhardware ;
;          |fpoint2_multi:fpci_multi|                                                                                                                                                                    ; 1773 (9)            ; 496 (5)                   ; 0           ; 0          ; 4            ; 2       ; 1         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi                                                                                                                                                                                                                                                                                                                         ; fpoint2_multi                                                ; finalhardware ;
;             |fpoint2_multi_datapath:datapath|                                                                                                                                                          ; 1764 (198)          ; 491 (0)                   ; 0           ; 0          ; 4            ; 2       ; 1         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath                                                                                                                                                                                                                                                                                         ; fpoint2_multi_datapath                                       ; finalhardware ;
;                |FPAddSub:\ARITH_GEN:addsub|                                                                                                                                                            ; 597 (574)           ; 235 (89)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub                                                                                                                                                                                                                                                              ; FPAddSub                                                     ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a|                                                                ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a                                                                                                                                          ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a|                                                                     ; 9 (9)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a                                                                                                                                               ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a                                                                                                                                                ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c|                                                                        ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c                                                                                                                                                  ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b                                                                                                                                                 ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c                                                                                                                                                 ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d                                                                                                                                                 ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e|                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e                                                                                                                                                 ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a|                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a                                                                                                                                                    ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b|                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b                                                                                                                                                    ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b|                                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b                                                                                                                                   ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|                                                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d                                                                                                                                           ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a                                                                                                                                           ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b                                                                                                                                           ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a|                                                                              ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a                                                                                                                                                        ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|        ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c                                                                                  ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|                                                               ; 13 (13)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d                                                                                                                                         ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|                                                                              ; 0 (0)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a                                                                                                                                                        ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|                                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c                                                                                                                                           ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a                                                                                                 ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b| ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b                                                                           ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b                                                                           ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c|                                                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c                                                                                                                                                     ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a                                                                                                                                          ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c|                                                                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c                                                                                                                                                   ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b|                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b                                                                                                                                         ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e                                                                                                   ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d|                   ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d                                                                                             ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                |FPDiv:\ARITH_GEN:div|                                                                                                                                                                  ; 381 (381)           ; 123 (123)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div                                                                                                                                                                                                                                                                    ; FPDiv                                                        ; finalhardware ;
;                |FPMult:\ARITH_GEN:multiply|                                                                                                                                                            ; 161 (161)           ; 64 (34)                   ; 0           ; 0          ; 4            ; 2       ; 1         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply                                                                                                                                                                                                                                                              ; FPMult                                                       ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c|                                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c                                                                                                                                                                          ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a                                                                                                                                                                    ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b                                                                                                                                                                    ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b                                                                                                                                                                   ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a                                                                                                                                                                   ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c                                                                                                                                                                    ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c                                                                                                                                                                   ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a|                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a                                                                                                                                                                             ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b|                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b                                                                                                                                                                             ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a|                                                                                             ; 0 (0)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a                                                                                                                                                                       ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c|                                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c                                                                                                                                                  ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c                                                                                                                                                                           ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|                                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component                                                                                                                                                                                                            ; lpm_mult                                                     ; work          ;
;                      |mult_0tt:auto_generated|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_0tt:auto_generated                                                                                                                                                                                    ; mult_0tt                                                     ; work          ;
;                   |lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|                                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component                                                                                                                                                                                                           ; lpm_mult                                                     ; work          ;
;                      |mult_vst:auto_generated|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_vst:auto_generated                                                                                                                                                                                   ; mult_vst                                                     ; work          ;
;                   |lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|                                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component                                                                                                                                                                                                        ; lpm_mult                                                     ; work          ;
;                      |mult_50u:auto_generated|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_50u:auto_generated                                                                                                                                                                                ; mult_50u                                                     ; work          ;
;                |FloatToInt:\CON_GEN:Float2Int|                                                                                                                                                         ; 203 (203)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int                                                                                                                                                                                                                                                           ; FloatToInt                                                   ; finalhardware ;
;                |IntToFloat:\CON_GEN:int2float|                                                                                                                                                         ; 224 (224)           ; 69 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float                                                                                                                                                                                                                                                           ; IntToFloat                                                   ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a|                                                                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a                                                                                                                                                              ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c|                                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c                                                                                                                                                                       ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f|                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f                                                                                                                               ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e|                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e                                                                                                                               ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;                   |fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|                                                      ; 0 (0)               ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c                                                                                                                             ; fpoint2_multi_dspba_delay                                    ; finalhardware ;
;       |finalHardware_hex_0:hex_0|                                                                                                                                                                      ; 11 (11)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_hex_0:hex_0                                                                                                                                                                                                                                                                                                                                                ; finalHardware_hex_0                                          ; finalHardware ;
;       |finalHardware_hex_0:hex_1|                                                                                                                                                                      ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_hex_0:hex_1                                                                                                                                                                                                                                                                                                                                                ; finalHardware_hex_0                                          ; finalHardware ;
;       |finalHardware_hex_0:hex_2|                                                                                                                                                                      ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_hex_0:hex_2                                                                                                                                                                                                                                                                                                                                                ; finalHardware_hex_0                                          ; finalHardware ;
;       |finalHardware_hex_0:hex_3|                                                                                                                                                                      ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_hex_0:hex_3                                                                                                                                                                                                                                                                                                                                                ; finalHardware_hex_0                                          ; finalHardware ;
;       |finalHardware_hex_0:hex_4|                                                                                                                                                                      ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_hex_0:hex_4                                                                                                                                                                                                                                                                                                                                                ; finalHardware_hex_0                                          ; finalHardware ;
;       |finalHardware_hex_0:hex_5|                                                                                                                                                                      ; 8 (8)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_hex_0:hex_5                                                                                                                                                                                                                                                                                                                                                ; finalHardware_hex_0                                          ; finalHardware ;
;       |finalHardware_jtag_uart_0:jtag_uart_0|                                                                                                                                                          ; 139 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                    ; finalHardware_jtag_uart_0                                    ; finalHardware ;
;          |alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|                                                                                                                               ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                      ; alt_jtag_atlantic                                            ; work          ;
;          |finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|                                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                          ; finalHardware_jtag_uart_0_scfifo_r                           ; finalHardware ;
;             |scfifo:rfifo|                                                                                                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                             ; scfifo                                                       ; work          ;
;                |scfifo_9621:auto_generated|                                                                                                                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                  ; scfifo_9621                                                  ; work          ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                                                                               ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                             ; a_dpfifo_bb01                                                ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                         ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                     ; a_fefifo_7cf                                                 ; work          ;
;                         |cntr_337:count_usedw|                                                                                                                                                         ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                ; cntr_337                                                     ; work          ;
;                      |altsyncram_dtn1:FIFOram|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                     ; altsyncram_dtn1                                              ; work          ;
;                      |cntr_n2b:rd_ptr_count|                                                                                                                                                           ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                       ; cntr_n2b                                                     ; work          ;
;                      |cntr_n2b:wr_ptr|                                                                                                                                                                 ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                             ; cntr_n2b                                                     ; work          ;
;          |finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|                                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                          ; finalHardware_jtag_uart_0_scfifo_w                           ; finalHardware ;
;             |scfifo:wfifo|                                                                                                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                             ; scfifo                                                       ; work          ;
;                |scfifo_9621:auto_generated|                                                                                                                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                  ; scfifo_9621                                                  ; work          ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                                                                               ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                             ; a_dpfifo_bb01                                                ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                         ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                     ; a_fefifo_7cf                                                 ; work          ;
;                         |cntr_337:count_usedw|                                                                                                                                                         ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                ; cntr_337                                                     ; work          ;
;                      |altsyncram_dtn1:FIFOram|                                                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                     ; altsyncram_dtn1                                              ; work          ;
;                      |cntr_n2b:rd_ptr_count|                                                                                                                                                           ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                       ; cntr_n2b                                                     ; work          ;
;                      |cntr_n2b:wr_ptr|                                                                                                                                                                 ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                             ; cntr_n2b                                                     ; work          ;
;       |finalHardware_keys_0:keys_0|                                                                                                                                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_keys_0:keys_0                                                                                                                                                                                                                                                                                                                                              ; finalHardware_keys_0                                         ; finalHardware ;
;       |finalHardware_mm_interconnect_0:mm_interconnect_0|                                                                                                                                              ; 797 (0)             ; 588 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                        ; finalHardware_mm_interconnect_0                              ; finalHardware ;
;          |altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|                                                                                                  ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo|                                                                                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|                                                                                                                                                ; 67 (67)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|                                                                                                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|                                                                                                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|                                                                                                                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|                                                                                                                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|                                                                                                                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|                                                                                                                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|                                                                                                                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                                                                                          ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|                                                                                                                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                                                                                  ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|                                                                                                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                        ; finalHardware ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                   ; finalHardware ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                                                                                ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                              ; finalHardware ;
;          |altera_merlin_master_translator:nios2_instruction_master_translator|                                                                                                                         ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                              ; finalHardware ;
;          |altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|                                                                                                       ; 13 (5)              ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                    ; finalHardware ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                                            ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                             ; finalHardware ;
;          |altera_merlin_slave_agent:dram_s1_agent|                                                                                                                                                     ; 16 (8)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                    ; finalHardware ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                                            ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                             ; finalHardware ;
;          |altera_merlin_slave_agent:hex_1_s1_agent|                                                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                    ; finalHardware ;
;          |altera_merlin_slave_agent:hex_2_s1_agent|                                                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                    ; finalHardware ;
;          |altera_merlin_slave_agent:hex_3_s1_agent|                                                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                    ; finalHardware ;
;          |altera_merlin_slave_agent:hex_4_s1_agent|                                                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                    ; finalHardware ;
;          |altera_merlin_slave_agent:hex_5_s1_agent|                                                                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                    ; finalHardware ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                    ; finalHardware ;
;          |altera_merlin_slave_agent:sys_clk_s1_agent|                                                                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                    ; finalHardware ;
;          |altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator|                                                                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_slave_translator:esp32_spi_spi_control_port_translator|                                                                                                                        ; 6 (6)               ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esp32_spi_spi_control_port_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_slave_translator:hex_0_s1_translator|                                                                                                                                          ; 6 (6)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_0_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_slave_translator:hex_1_s1_translator|                                                                                                                                          ; 6 (6)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_slave_translator:hex_2_s1_translator|                                                                                                                                          ; 6 (6)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_2_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_slave_translator:hex_3_s1_translator|                                                                                                                                          ; 6 (6)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_slave_translator:hex_4_s1_translator|                                                                                                                                          ; 6 (6)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_4_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_slave_translator:hex_5_s1_translator|                                                                                                                                          ; 6 (6)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                                                                                     ; 10 (10)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_slave_translator:keys_0_s1_translator|                                                                                                                                         ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                                                                                             ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_slave_translator:sys_clk_s1_translator|                                                                                                                                        ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                               ; finalHardware ;
;          |altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|                                                                                         ; 36 (36)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                                  ; finalHardware ;
;          |altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|                                                                                         ; 29 (29)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                                  ; finalHardware ;
;          |altera_merlin_width_adapter:dram_s1_cmd_width_adapter|                                                                                                                                       ; 46 (46)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                                  ; finalHardware ;
;          |altera_merlin_width_adapter:dram_s1_rsp_width_adapter|                                                                                                                                       ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                                  ; finalHardware ;
;          |finalHardware_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                                                         ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                    ; finalHardware_mm_interconnect_0_cmd_demux                    ; finalHardware ;
;          |finalHardware_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                            ; finalHardware_mm_interconnect_0_cmd_demux_001                ; finalHardware ;
;          |finalHardware_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                            ; finalHardware_mm_interconnect_0_cmd_demux_001                ; finalHardware ;
;          |finalHardware_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                            ; finalHardware_mm_interconnect_0_cmd_demux_001                ; finalHardware ;
;          |finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                                                                                     ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                ; finalHardware_mm_interconnect_0_cmd_mux_002                  ; finalHardware ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                                     ; finalHardware ;
;          |finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                                                                                     ; 53 (49)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                ; finalHardware_mm_interconnect_0_cmd_mux_002                  ; finalHardware ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                                     ; finalHardware ;
;          |finalHardware_mm_interconnect_0_router:router|                                                                                                                                               ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                          ; finalHardware_mm_interconnect_0_router                       ; finalHardware ;
;          |finalHardware_mm_interconnect_0_router_001:router_001|                                                                                                                                       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                  ; finalHardware_mm_interconnect_0_router_001                   ; finalHardware ;
;          |finalHardware_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                                                             ; 163 (163)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                        ; finalHardware_mm_interconnect_0_rsp_mux                      ; finalHardware ;
;          |finalHardware_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                                                                     ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                ; finalHardware_mm_interconnect_0_rsp_mux_001                  ; finalHardware ;
;       |finalHardware_nios2:nios2|                                                                                                                                                                      ; 1109 (0)            ; 600 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2                                                                                                                                                                                                                                                                                                                                                ; finalHardware_nios2                                          ; finalHardware ;
;          |finalHardware_nios2_cpu:cpu|                                                                                                                                                                 ; 1109 (810)          ; 600 (329)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; finalHardware_nios2_cpu                                      ; finalHardware ;
;             |finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|                                                                                                                  ; 299 (42)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci                                                                                                                                                                                                                                            ; finalHardware_nios2_cpu_nios2_oci                            ; finalHardware ;
;                |finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|                                                                                           ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper                                                                                                                                                ; finalHardware_nios2_cpu_debug_slave_wrapper                  ; finalHardware ;
;                   |finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|                                                                                          ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk                                                      ; finalHardware_nios2_cpu_debug_slave_sysclk                   ; finalHardware ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                      ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                      ; work          ;
;                   |finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|                                                                                                ; 82 (82)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck                                                            ; finalHardware_nios2_cpu_debug_slave_tck                      ; finalHardware ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                      ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                      ; work          ;
;                   |sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy|                                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                                       ; work          ;
;                |finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|                                                                                                 ; 10 (10)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg                                                                                                                                                      ; finalHardware_nios2_cpu_nios2_avalon_reg                     ; finalHardware ;
;                |finalHardware_nios2_cpu_nios2_oci_break:the_finalHardware_nios2_cpu_nios2_oci_break|                                                                                                   ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_break:the_finalHardware_nios2_cpu_nios2_oci_break                                                                                                                                                        ; finalHardware_nios2_cpu_nios2_oci_break                      ; finalHardware ;
;                |finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug|                                                                                                   ; 8 (8)               ; 8 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug                                                                                                                                                        ; finalHardware_nios2_cpu_nios2_oci_debug                      ; finalHardware ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                                      ; work          ;
;                |finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|                                                                                                         ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem                                                                                                                                                              ; finalHardware_nios2_cpu_nios2_ocimem                         ; finalHardware ;
;                   |finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram                                                                           ; finalHardware_nios2_cpu_ociram_sp_ram_module                 ; finalHardware ;
;                      |altsyncram:the_altsyncram|                                                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                   ; work          ;
;                         |altsyncram_0n61:auto_generated|                                                                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                              ; work          ;
;             |finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a                                                                                                                                                                                                                             ; finalHardware_nios2_cpu_register_bank_a_module               ; finalHardware ;
;                |altsyncram:the_altsyncram|                                                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                                   ; work          ;
;                   |altsyncram_s0c1:auto_generated|                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                    ; altsyncram_s0c1                                              ; work          ;
;             |finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b                                                                                                                                                                                                                             ; finalHardware_nios2_cpu_register_bank_b_module               ; finalHardware ;
;                |altsyncram:the_altsyncram|                                                                                                                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                                   ; work          ;
;                   |altsyncram_s0c1:auto_generated|                                                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                    ; altsyncram_s0c1                                              ; work          ;
;       |finalHardware_nios2_custom_instruction_master_comb_xconnect:nios2_custom_instruction_master_comb_xconnect|                                                                                      ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2_custom_instruction_master_comb_xconnect:nios2_custom_instruction_master_comb_xconnect                                                                                                                                                                                                                                                                ; finalHardware_nios2_custom_instruction_master_comb_xconnect  ; finalHardware ;
;       |finalHardware_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                                              ; finalHardware_nios2_custom_instruction_master_multi_xconnect ; finalHardware ;
;       |finalHardware_sys_clk:sys_clk|                                                                                                                                                                  ; 131 (131)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_sys_clk:sys_clk                                                                                                                                                                                                                                                                                                                                            ; finalHardware_sys_clk                                        ; finalHardware ;
;       |finalHardware_sys_sdram_pll:sys_sdram_pll|                                                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll                                                                                                                                                                                                                                                                                                                                ; finalHardware_sys_sdram_pll                                  ; finalHardware ;
;          |altera_up_altpll:sys_pll|                                                                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll                                                                                                                                                                                                                                                                                                       ; altera_up_altpll                                             ; finalHardware ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                                                                       ; altpll                                                       ; work          ;
;                |altpll_nea2:auto_generated|                                                                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_nea2:auto_generated                                                                                                                                                                                                                                            ; altpll_nea2                                                  ; work          ;
;    |sld_hub:auto_hub|                                                                                                                                                                                  ; 150 (1)             ; 83 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                                      ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                                                ; 149 (0)             ; 83 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                                  ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                                                          ; 149 (0)             ; 83 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                       ; alt_sld_fab                                                  ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                                                      ; 149 (1)             ; 83 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                                      ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                                                           ; 148 (0)             ; 77 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric                            ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                                                       ; 148 (106)           ; 77 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                          ; sld_jtag_hub                                                 ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                                                         ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                  ; sld_rom_sr                                                   ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                                                       ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                ; sld_shadow_jsm                                               ; altera_sld    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File                                                                                    ;
+--------+-------------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                    ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                    ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                    ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                    ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                    ;
; N/A    ; Qsys                                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0                                                                                                                                                                                                                                                    ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_new_sdram_controller              ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_dram:dram                                                                                                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_spi                               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_esp32_spi:esp32_spi                                                                                                                                                                                                                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_nios_custom_instr_floating_point_2       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_fph2:fph2                                                                                                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_nios_custom_instr_floating_point_2_combi ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi                                                                                                                                                                                                   ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_nios_custom_instr_floating_point_2_multi ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi                                                                                                                                                                                                   ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_pio                               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_hex_0:hex_0                                                                                                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_pio                               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_hex_0:hex_1                                                                                                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_pio                               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_hex_0:hex_2                                                                                                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_pio                               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_hex_0:hex_3                                                                                                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_pio                               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_hex_0:hex_4                                                                                                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_pio                               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_hex_0:hex_5                                                                                                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_irq_mapper                               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_irq_mapper:irq_mapper                                                                                                                                                                                                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_jtag_uart                         ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_pio                               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_keys_0:keys_0                                                                                                                                                                                                                        ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_mm_interconnect                          ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo                                                                                                       ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_burst_adapter                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter                                                                                                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_width_adapter                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_width_adapter                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator                                                                                                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalHardware_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003|finalHardware_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; error_adapter                                   ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent                                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo                                                                                                                                                   ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo                                                                                                                                                     ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_burst_adapter                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_s1_burst_adapter                                                                                                                                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_width_adapter                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_width_adapter                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_s1_translator                                                                                                                                                ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent                                                                                                                                       ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo                                                                                                                                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esp32_spi_spi_control_port_translator                                                                                                                             ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent                                                                                                                                                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo                                                                                                                                                    ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_0_s1_translator                                                                                                                                               ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent                                                                                                                                                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo                                                                                                                                                    ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_s1_translator                                                                                                                                               ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent                                                                                                                                                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo                                                                                                                                                    ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_2_s1_translator                                                                                                                                               ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent                                                                                                                                                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo                                                                                                                                                    ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_s1_translator                                                                                                                                               ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent                                                                                                                                                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo                                                                                                                                                    ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_4_s1_translator                                                                                                                                               ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent                                                                                                                                                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo                                                                                                                                                    ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_s1_translator                                                                                                                                               ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                    ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                               ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent                                                                                                                                                        ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo                                                                                                                                                   ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_master_agent                      ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                               ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_master_translator                 ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                     ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                       ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_master_agent                      ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                        ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_master_translator                 ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router:router                                                                                                                                                    ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_001:router_001                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_002:router_002                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_003                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_004:router_004                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_005:router_005                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_006                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_007                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_008                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_009                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_010                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_011                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_012                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_013                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_router                            ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_014                                                                                                                                            ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent                                                                                                                                                       ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo                                                                                                                                                  ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_s1_translator                                                                                                                                             ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_nios2_gen2                               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_nios2:nios2                                                                                                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_nios2_gen2_unit                          ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu                                                                                                                                                                                              ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_customins_slave_translator               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_comb_slave_translator0                                                                                                                                                           ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_customins_xconnect                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_nios2_custom_instruction_master_comb_xconnect:nios2_custom_instruction_master_comb_xconnect                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_customins_slave_translator               ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0                                                                                                                                                          ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_customins_xconnect                       ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect                                                                                                                                        ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_customins_master_translator              ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|altera_customins_master_translator:nios2_custom_instruction_master_translator                                                                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_reset_controller                         ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                             ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_reset_controller                         ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                         ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
; Altera ; altera_avalon_timer                             ; 20.1    ; N/A          ; N/A          ; |top|finalHardware:u0|finalHardware_sys_clk:sys_clk                                                                                                                                                                                                                      ; /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/finalHardware.qsys ;
+--------+-------------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |top|finalHardware:u0|finalHardware_dram:dram|m_next                         ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|finalHardware:u0|finalHardware_dram:dram|m_state                                                                                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |top|finalHardware:u0|finalHardware_dram:dram|i_next ;
+------------+------------+------------+------------+------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000       ;
+------------+------------+------------+------------+------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                ;
+------------+------------+------------+------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |top|finalHardware:u0|finalHardware_dram:dram|i_state                           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|s_serial_transfer                                                                                                                                                                                                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                            ;
+--------------------------------------+------------------------------------+-------------------------------------+--------------------------------------+--------------------------------+------------------------------------+
; Name                                 ; s_serial_protocol.STATE_3_TRANSFER ; s_serial_protocol.STATE_2_START_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ; s_serial_protocol.STATE_4_STOP_BIT ;
+--------------------------------------+------------------------------------+-------------------------------------+--------------------------------------+--------------------------------+------------------------------------+
; s_serial_protocol.STATE_0_IDLE       ; 0                                  ; 0                                   ; 0                                    ; 0                              ; 0                                  ;
; s_serial_protocol.STATE_1_INITIALIZE ; 0                                  ; 0                                   ; 1                                    ; 1                              ; 0                                  ;
; s_serial_protocol.STATE_2_START_BIT  ; 0                                  ; 1                                   ; 0                                    ; 1                              ; 0                                  ;
; s_serial_protocol.STATE_3_TRANSFER   ; 1                                  ; 0                                   ; 0                                    ; 1                              ; 0                                  ;
; s_serial_protocol.STATE_4_STOP_BIT   ; 0                                  ; 0                                   ; 0                                    ; 1                              ; 1                                  ;
+--------------------------------------+------------------------------------+-------------------------------------+--------------------------------------+--------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                         ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esp32_spi_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_4_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_4_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_2_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[7..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_s1_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[4..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ipending_reg[4..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_im:the_finalHardware_nios2_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_im:the_finalHardware_nios2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dbrk:the_finalHardware_nios2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dbrk:the_finalHardware_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dbrk:the_finalHardware_nios2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_xbrk:the_finalHardware_nios2_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[2..31]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0,1,26]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_dram:dram|i_addr[4,5]                                                                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|data_out[14,15]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                    ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                    ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                             ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                              ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                              ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                              ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                              ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                             ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                          ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                          ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][47]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][46]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][44]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][45]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][31]                                                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7]                                                                                                  ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][30]                                                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6]                                                                                                  ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][29]                                                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5]                                                                                                  ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][28]                                                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4]                                                                                                  ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][27]                                                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3]                                                                                                  ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][26]                                                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2]                                                                                                  ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][25]                                                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1]                                                                                                  ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][24]                                                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0]                                                                                                  ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][23]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][23]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][22]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][22]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][21]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][21]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][20]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][20]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][19]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][19]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][18]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][18]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][17]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][17]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][16]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][16]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][15]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][15]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][14]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][14]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][13]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][13]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][12]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][12]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][11]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][11]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][10]                                                          ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][10]                                                        ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][9]                                                           ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][9]                                                         ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][8]                                                           ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][8]                                                         ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][7]                                                           ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][7]                                                         ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][6]                                                           ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][6]                                                         ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][5]                                                           ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][5]                                                         ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][4]                                                           ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][4]                                                         ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][3]                                                           ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][3]                                                         ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][2]                                                           ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][2]                                                         ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][1]                                                           ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][1]                                                         ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][0]                                                           ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][0]                                                         ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1,26]                                                                                                                                                                 ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                                    ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]                                                                             ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                                    ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b|delay_signals[1][0]                                                                               ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                                    ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|delay_signals[2][0]                                                                            ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                                    ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7]                                                                 ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6]                                                                 ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5]                                                                 ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4]                                                                 ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3]                                                                 ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2]                                                                 ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]                        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1]                                                                 ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|delay_signals[1][0]                                                                       ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0]                                                                                                                    ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|delay_signals[1][0]                             ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                                                                       ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]                                                                               ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|delay_signals[1][0]                                                                            ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2]                                                                                                                ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|delay_signals[0][0]                             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][21] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][21]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][20] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][20]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][19] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][19]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][18] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][18]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][17] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][17] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][16] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][16] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][15] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][15] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][14] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][14] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10] ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10]             ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]   ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]   ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]   ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]   ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]   ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]   ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]   ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]   ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]        ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]              ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]  ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]              ;
; finalHardware:u0|finalHardware_dram:dram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_dram:dram|i_addr[12]                                                                                                                                                                                                                                                                                       ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                             ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                             ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][43]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent|hold_waitrequest                                                                                                                                                                                             ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator|waitrequest_reset_override                                                                                                                                             ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esp32_spi_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_2_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_4_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                     ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                         ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][44]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][45]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                  ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                          ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                          ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                          ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                          ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                             ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                             ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                              ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                              ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                              ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                              ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                             ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man_x3[0]                                                                                                                                                                                                    ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|denom_man[0]                                                                                                                                                                                                       ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|data_out[7]                                                                                                                                                                                            ; Merged with finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|data_out[5]                                                                                                                                                                                            ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_break:the_finalHardware_nios2_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dbrk:the_finalHardware_nios2_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_break:the_finalHardware_nios2_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                ; Merged with finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_esp32_spi:esp32_spi|slowcount[1]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16]             ; Merged with finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d|delay_signals[0][5]                         ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_dram:dram|m_next~9                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_dram:dram|m_next~10                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_dram:dram|m_next~13                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_dram:dram|m_next~14                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_dram:dram|m_next~16                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_dram:dram|i_next~4                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_dram:dram|i_next~5                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_dram:dram|i_next~6                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_dram:dram|i_state~14                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_dram:dram|i_state~15                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_dram:dram|i_state~16                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|s_serial_transfer~2                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|s_serial_transfer~3                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|s_serial_transfer~4                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|DRsize.011 ; Merged with finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|DRsize.001 ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][11]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][12]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][13]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][14]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][15]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][16]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][17]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][18]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][19]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][20]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][21]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][22]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][23]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][24]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][26]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][27]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][28]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][29]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][30]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][31]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][32]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][33]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][34]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][11]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[2]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][12]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[3]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][13]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[4]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][14]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[5]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][15]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[6]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][16]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[7]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][17]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[8]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][18]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[9]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][19]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[10]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][20]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[11]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][21]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[12]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][22]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[13]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][23]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[14]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][24]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[15]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][25]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[16]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][26]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[17]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][27]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[18]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][28]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[19]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][29]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[20]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][30]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[21]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][31]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[22]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[23]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[24]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[25]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[26]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][36]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[27]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 1353                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][11],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][12],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][13],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][14],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][15],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][21],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][22],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][23],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][24],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][25],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][26],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][27],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][28],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][29],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][30],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][31],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][32],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][33],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][34],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][36],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][11],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][12],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][13],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[4],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][14],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[5],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][15],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[6],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][16],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[7],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][17],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[8],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][18],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[9],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][19],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[10],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][20],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[11],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][21],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[12],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][22],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[13],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][23],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[14],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][24],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[15],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][25],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[16],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][26],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[17],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][27],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[18],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][28],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[19],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][29],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[20],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][30],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[21],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][31],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[22],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][32],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[23],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][33],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[24],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][34],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[25],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][35],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[26],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][36],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[27]                                                                                                                                                    ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                     ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_use_reg                                                                                                                                                       ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                           ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                             ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                            ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                           ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                        ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                            ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                              ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                              ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                     ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dbrk:the_finalHardware_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dbrk:the_finalHardware_nios2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_break:the_finalHardware_nios2_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                            ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                              ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                        ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                          ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                        ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                          ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                        ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                          ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                        ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                          ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                           ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                           ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                           ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                            ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                              ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                            ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                              ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                            ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                              ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|DRsize.101 ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                        ; Stuck at VCC                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                        ; Stuck at VCC                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                          ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                            ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                            ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                            ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                            ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                            ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                            ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                           ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                          ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                       ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                  ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                 ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dbrk:the_finalHardware_nios2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_break:the_finalHardware_nios2_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[18]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[19]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[20]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[21]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[22]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[23]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[24]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[25]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[26]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[27]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[28]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[29]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[30]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[31]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[17]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[3]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                             ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                           ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                           ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                           ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                           ; Lost Fanouts                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                             ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[2]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[4]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[5]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[6]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[7]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[8]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[9]                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[10]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[11]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[12]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[13]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[14]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[15]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; finalHardware:u0|finalHardware_keys_0:keys_0|readdata[16]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2671  ;
; Number of registers using Synchronous Clear  ; 122   ;
; Number of registers using Synchronous Load   ; 272   ;
; Number of registers using Asynchronous Clear ; 1943  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1418  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; finalHardware:u0|finalHardware_sys_clk:sys_clk|internal_counter[0]                                                                                                                                                                                                                                                              ; 3       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|internal_counter[1]                                                                                                                                                                                                                                                              ; 3       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|internal_counter[2]                                                                                                                                                                                                                                                              ; 3       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|internal_counter[3]                                                                                                                                                                                                                                                              ; 3       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|internal_counter[4]                                                                                                                                                                                                                                                              ; 3       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|internal_counter[7]                                                                                                                                                                                                                                                              ; 3       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|internal_counter[9]                                                                                                                                                                                                                                                              ; 3       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|internal_counter[10]                                                                                                                                                                                                                                                             ; 3       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|internal_counter[15]                                                                                                                                                                                                                                                             ; 3       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|internal_counter[16]                                                                                                                                                                                                                                                             ; 3       ;
; finalHardware:u0|finalHardware_dram:dram|m_cmd[1]                                                                                                                                                                                                                                                                               ; 2       ;
; finalHardware:u0|finalHardware_dram:dram|m_cmd[3]                                                                                                                                                                                                                                                                               ; 1       ;
; finalHardware:u0|finalHardware_dram:dram|m_cmd[2]                                                                                                                                                                                                                                                                               ; 2       ;
; finalHardware:u0|finalHardware_dram:dram|m_cmd[0]                                                                                                                                                                                                                                                                               ; 2       ;
; finalHardware:u0|finalHardware_dram:dram|i_addr[12]                                                                                                                                                                                                                                                                             ; 11      ;
; finalHardware:u0|finalHardware_dram:dram|i_cmd[1]                                                                                                                                                                                                                                                                               ; 2       ;
; finalHardware:u0|finalHardware_dram:dram|i_cmd[3]                                                                                                                                                                                                                                                                               ; 2       ;
; finalHardware:u0|finalHardware_dram:dram|i_cmd[2]                                                                                                                                                                                                                                                                               ; 2       ;
; finalHardware:u0|finalHardware_dram:dram|i_cmd[0]                                                                                                                                                                                                                                                                               ; 2       ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                       ; 24      ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|i_read                                                                                                                                                                                                                                                   ; 6       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                 ; 2       ;
; finalHardware:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                     ; 1       ;
; finalHardware:u0|finalHardware_dram:dram|refresh_counter[13]                                                                                                                                                                                                                                                                    ; 2       ;
; finalHardware:u0|finalHardware_dram:dram|refresh_counter[10]                                                                                                                                                                                                                                                                    ; 2       ;
; finalHardware:u0|finalHardware_dram:dram|refresh_counter[9]                                                                                                                                                                                                                                                                     ; 2       ;
; finalHardware:u0|finalHardware_dram:dram|refresh_counter[8]                                                                                                                                                                                                                                                                     ; 2       ;
; finalHardware:u0|finalHardware_dram:dram|refresh_counter[4]                                                                                                                                                                                                                                                                     ; 2       ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                                                                                                                                    ; 3       ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|counter[2]                                                                                                                                                                                                                                                    ; 2       ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|counter[0]                                                                                                                                                                                                                                                    ; 4       ;
; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                                                                                                                                    ; 3       ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                           ; 5       ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; 11      ;
; finalHardware:u0|finalHardware_esp32_spi:esp32_spi|spi_slave_select_reg[0]                                                                                                                                                                                                                                                      ; 2       ;
; finalHardware:u0|finalHardware_esp32_spi:esp32_spi|stateZero                                                                                                                                                                                                                                                                    ; 1       ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                  ; 1       ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                  ; 4       ;
; finalHardware:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                     ; 2       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                           ; 9       ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                    ; 3       ;
; finalHardware:u0|finalHardware_esp32_spi:esp32_spi|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                              ; 1       ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; 1       ;
; finalHardware:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                     ; 1       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ; 2       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                             ; 2       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                             ; 2       ;
; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                             ; 2       ;
; finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                         ; 2       ;
; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                       ; 3       ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; 1       ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 1       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|period_h_register[0]                                                                                                                                                                                                                                                             ; 2       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|period_l_register[0]                                                                                                                                                                                                                                                             ; 2       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|period_l_register[1]                                                                                                                                                                                                                                                             ; 2       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|period_l_register[2]                                                                                                                                                                                                                                                             ; 2       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|period_l_register[3]                                                                                                                                                                                                                                                             ; 2       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|period_l_register[4]                                                                                                                                                                                                                                                             ; 2       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|period_l_register[7]                                                                                                                                                                                                                                                             ; 2       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|period_l_register[9]                                                                                                                                                                                                                                                             ; 2       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|period_l_register[10]                                                                                                                                                                                                                                                            ; 2       ;
; finalHardware:u0|finalHardware_sys_clk:sys_clk|period_l_register[15]                                                                                                                                                                                                                                                            ; 2       ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 68                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|count[0]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_4_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|data_reg[21]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[0]                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|data_reg[4]                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter|data_reg[9]                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|rom_address[0]                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_esp32_spi:esp32_spi|shift_reg[10]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_s1_translator|wait_latency_counter[0]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esp32_spi_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                     ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|address_reg[1]                                                                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|data_reg[3]                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                ;
; 8:1                ; 24 bits   ; 120 LEs       ; 48 LEs               ; 72 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_esp32_spi:esp32_spi|data_to_cpu[12]                                                                                                                                                                                                                                                                    ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_esp32_spi:esp32_spi|data_to_cpu[8]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|data_reg[6]                                                                                                                                                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15]                                                                                                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[6]                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_unbiased_exp[5]                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|div_cnt[0]                                                                                                                                                                                                     ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|MonDReg[16]                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|MonDReg[12]                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_break:the_finalHardware_nios2_cpu_nios2_oci_break|break_readreg[22]                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|readdata[3]                                                                                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|address_for_transfer[0]                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|readdata[7]                                                                                                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|readdata[2]                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|start_external_transfer                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|sr[27] ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[2]                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                      ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                       ;
; 6:1                ; 21 bits   ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][14]                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|MonAReg[3]                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_dram:dram|finalHardware_dram_input_efifo_module:the_finalHardware_dram_input_efifo_module|entries[0]                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_dram:dram|m_dqm[1]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_alu_result[18]                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                ;
; 6:1                ; 22 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_man[20]                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[24]                                                                                                                                                                                                         ;
; 6:1                ; 21 bits   ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; Yes        ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|pr[11]                                                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_dram:dram|m_addr[12]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_dram:dram|m_addr[4]                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_dram:dram|m_addr[2]                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|quot_exp[0]                                                                                                                                                                                                    ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |top|finalHardware:u0|finalHardware_dram:dram|active_addr[1]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|finalHardware:u0|finalHardware_dram:dram|m_data[14]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux33                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|E_logic_result[5]                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|Add1                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|is_nan                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div|is_infinity                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux71                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux67                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux61                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux16                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|cStage_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[8]                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|vCount_uid172_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_a[1]                                                                                                                                       ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux88                                                                                                                                                                                                 ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_rf_wr_data[7]                                                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|W_rf_wr_data[3]                                                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux63                                                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux59                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux18                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux24                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int|Mux89                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|Mux19                                                                                                                                                                                                    ;
; 12:1               ; 30 bits   ; 240 LEs       ; 90 LEs               ; 150 LEs                ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi|Mux5                                                                                                                                                                                                                                                                ;
; 12:1               ; 22 bits   ; 176 LEs       ; 132 LEs              ; 44 LEs                 ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux12                                                                                                                                                                                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; No         ; |top|finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                       ;
; 18:1               ; 8 bits    ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |top|finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux2                                                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top|finalHardware:u0|finalHardware_dram:dram|Selector35                                                                                                                                                                                                                                                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top|finalHardware:u0|finalHardware_dram:dram|Selector28                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_dram:dram ;
+-----------------------------+-------+------+--------------------+
; Assignment                  ; Value ; From ; To                 ;
+-----------------------------+-------+------+--------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0    ;
+-----------------------------+-------+------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax ;
+-----------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                               ;
+-----------------------------------------+-------+------+------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                ;
+-----------------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare ;
+-----------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                               ;
+-----------------------------------------+-------+------+------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                ;
+-----------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                         ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                          ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                         ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                          ;
+-----------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                            ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                             ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                            ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                             ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                             ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalHardware:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi ;
+-----------------+----------------------------------+------------------------------------------------------------+
; Parameter Name  ; Value                            ; Type                                                       ;
+-----------------+----------------------------------+------------------------------------------------------------+
; DW              ; 15                               ; Signed Integer                                             ;
; CFG_TYPE        ; 00000000                         ; Unsigned Binary                                            ;
; READ_MASK       ; 0000000011111111                 ; Unsigned Binary                                            ;
; WRITE_MASK      ; 0000000000000000                 ; Unsigned Binary                                            ;
; RESTART_COUNTER ; 00000000000000000000000000001001 ; Unsigned Binary                                            ;
; AIRS            ; 11                               ; Signed Integer                                             ;
; AIAW            ; 3                                ; Signed Integer                                             ;
; SBCW            ; 4                                ; Signed Integer                                             ;
; SCCW            ; 4                                ; Signed Integer                                             ;
+-----------------+----------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 11    ; Signed Integer                                                                                                                                         ;
; AW             ; 3     ; Signed Integer                                                                                                                                         ;
; DW             ; 15    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                 ;
; CW             ; 4     ; Signed Integer                                                                                                                                                 ;
; SCCW           ; 4     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 4     ; Signed Integer                                                                                                                                                                                                                                ;
; COUNTER_INC    ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2 ;
+--------------------+-------+----------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                     ;
+--------------------+-------+----------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                           ;
; root_present       ; 0     ; Signed Integer                                           ;
; conversion_present ; 1     ; Signed Integer                                           ;
; comparison_present ; 1     ; Signed Integer                                           ;
+--------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi ;
+--------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                    ;
; comparison_present ; 1     ; Signed Integer                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi ;
+--------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                    ;
; root_present       ; 0     ; Signed Integer                                                                    ;
; conversion_present ; 1     ; Signed Integer                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; arithmetic_present ; 1     ; Signed Integer                                                                                                    ;
; root_present       ; 0     ; Signed Integer                                                                                                    ;
; conversion_present ; 1     ; Signed Integer                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                             ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                   ;
; LPM_WIDTHA                                     ; 9        ; Signed Integer                                                                                                                                                   ;
; LPM_WIDTHB                                     ; 6        ; Signed Integer                                                                                                                                                   ;
; LPM_WIDTHP                                     ; 15       ; Signed Integer                                                                                                                                                   ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                          ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                                                          ;
; LPM_PIPELINE                                   ; 1        ; Signed Integer                                                                                                                                                   ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                          ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                          ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                          ;
; CBXI_PARAMETER                                 ; mult_vst ; Untyped                                                                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                          ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                            ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                  ;
; LPM_WIDTHA                                     ; 6        ; Signed Integer                                                                                                                                                  ;
; LPM_WIDTHB                                     ; 9        ; Signed Integer                                                                                                                                                  ;
; LPM_WIDTHP                                     ; 15       ; Signed Integer                                                                                                                                                  ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                         ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                                                         ;
; LPM_PIPELINE                                   ; 1        ; Signed Integer                                                                                                                                                  ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                         ;
; CBXI_PARAMETER                                 ; mult_0tt ; Untyped                                                                                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                         ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                                                                ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                                                                      ;
; LPM_WIDTHA                                     ; 18       ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHB                                     ; 18       ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHP                                     ; 36       ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                                                                                                             ;
; LPM_WIDTHS                                     ; 1        ; Signed Integer                                                                                                                                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                                                                                                             ;
; LPM_PIPELINE                                   ; 1        ; Signed Integer                                                                                                                                                      ;
; LATENCY                                        ; 0        ; Untyped                                                                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES      ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_50u ; Untyped                                                                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                                                                             ;
+------------------------------------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 2      ; Signed Integer                                                                                         ;
; OUTCLK0_DIV    ; 1      ; Signed Integer                                                                                         ;
; OUTCLK1_MULT   ; 2      ; Signed Integer                                                                                         ;
; OUTCLK1_DIV    ; 1      ; Signed Integer                                                                                         ;
; OUTCLK2_MULT   ; 2      ; Signed Integer                                                                                         ;
; OUTCLK2_DIV    ; 1      ; Signed Integer                                                                                         ;
; PHASE_SHIFT    ; -3000  ; Signed Integer                                                                                         ;
; DEVICE_FAMILY  ; MAX 10 ; String                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                      ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                               ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                               ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK1_PHASE_SHIFT              ; -3000             ; Signed Integer                                                                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                      ;
; M                             ; 0                 ; Untyped                                                                                                      ;
; N                             ; 1                 ; Untyped                                                                                                      ;
; M2                            ; 1                 ; Untyped                                                                                                      ;
; N2                            ; 1                 ; Untyped                                                                                                      ;
; SS                            ; 1                 ; Untyped                                                                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                                                                      ;
; M_PH                          ; 0                 ; Untyped                                                                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                      ;
; INTENDED_DEVICE_FAMILY        ; MAX 10            ; Untyped                                                                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                                      ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                      ;
; CBXI_PARAMETER                ; altpll_nea2       ; Untyped                                                                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                      ;
; DEVICE_FAMILY                 ; MAX 10            ; Untyped                                                                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|altera_customins_master_translator:nios2_custom_instruction_master_translator ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 1     ; Signed Integer                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_comb_slave_translator0 ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 4     ; Signed Integer                                                                                                              ;
; USE_DONE         ; 0     ; Signed Integer                                                                                                              ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                         ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 3     ; Signed Integer                                                                                                               ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                               ;
; NUM_FIXED_CYCLES ; 1     ; Signed Integer                                                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                         ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                                         ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_2_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_4_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esp32_spi_spi_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 56    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 41    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 38    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 39    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_READ            ; 40    ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 61    ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 58    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 65    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 62    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 46    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 69    ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 67    ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                                                    ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                                    ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                    ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                    ;
; FIFO_DATA_W               ; 80    ; Signed Integer                                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 80    ; Signed Integer                                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                               ;
; DATA_WIDTH          ; 80    ; Signed Integer                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router:router|finalHardware_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_001:router_001|finalHardware_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_002:router_002|finalHardware_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_003|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_004:router_004|finalHardware_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_005:router_005|finalHardware_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_006|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_007|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_008|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_009|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_010|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_011|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_012|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_013|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_014|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                              ;
; PKT_BEGIN_BURST           ; 56    ; Signed Integer                                                                                                                                                              ;
; PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                                                              ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 46    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 39    ; Signed Integer                                                                                                                                                              ;
; PKT_TRANS_READ            ; 40    ; Signed Integer                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 53    ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 52    ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                                                              ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                                              ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 45    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L ; 43    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; ST_DATA_W      ; 79    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
; ST_CHANNEL_W   ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_CHANNEL_W   ; 13    ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 36    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 37    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 43    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 45    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 46    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 48    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 49    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 51    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 74    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 75    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 42    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 52    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 53    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 76    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 78    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 39    ; Signed Integer                                                                                                                                                              ;
; IN_ST_DATA_W                  ; 79    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                              ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                                ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                                                              ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 42    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 52    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 53    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                                              ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalHardware:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                             ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                              ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                                                                                                  ;
; Entity Instance                       ; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component    ;
;     -- LPM_WIDTHA                     ; 9                                                                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 6                                                                                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                 ;
; Entity Instance                       ; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component     ;
;     -- LPM_WIDTHA                     ; 6                                                                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                 ;
; Entity Instance                       ; finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                                 ;
;     -- LPM_WIDTHB                     ; 18                                                                                                                                                                                 ;
;     -- LPM_WIDTHP                     ; 36                                                                                                                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                 ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                             ;
; Entity Instance            ; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                            ;
; Entity Instance            ; finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                        ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                               ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                   ;
; Entity Instance               ; finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                              ;
;     -- PLL_TYPE               ; FAST                                                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                   ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                  ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                 ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                          ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                  ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[25..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_005:router_005|finalHardware_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_004:router_004|finalHardware_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_003|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_002:router_002|finalHardware_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_001:router_001|finalHardware_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router:router|finalHardware_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esp32_spi_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:esp32_spi_spi_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_4_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_4_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_2_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esp32_spi_spi_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_4_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_2_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                       ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                                        ;
; ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                                        ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                           ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                                            ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_comb_slave_translator0" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                     ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------+
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_clk       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_clken     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_reset     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_start     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_done      ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_clk        ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_clken      ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_reset_req  ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_reset      ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_start      ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_done       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|altera_customins_master_translator:nios2_custom_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; ci_slave_multi_dataa   ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_multi_datab   ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_multi_result  ; Output ; Info     ; Explicitly unconnected                                                        ;
; ci_slave_multi_n       ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_multi_readra  ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_multi_readrb  ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_multi_writerc ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_multi_a       ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_multi_b       ; Input  ; Info     ; Stuck at GND                                                                  ;
; ci_slave_multi_c       ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll" ;
+---------+--------+----------+-----------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------+
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_pib:the_finalHardware_nios2_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_fifo:the_finalHardware_nios2_cpu_nios2_oci_fifo|finalHardware_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_finalHardware_nios2_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dtrace:the_finalHardware_nios2_cpu_nios2_oci_dtrace|finalHardware_nios2_cpu_nios2_oci_td_mode:finalHardware_nios2_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_itrace:the_finalHardware_nios2_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dbrk:the_finalHardware_nios2_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_xbrk:the_finalHardware_nios2_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_test_bench:the_finalHardware_nios2_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu"                                         ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; W_ci_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_nios2:nios2" ;
+---------------------+--------+----------+------------------------------+
; Port                ; Type   ; Severity ; Details                      ;
+---------------------+--------+----------+------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected       ;
+---------------------+--------+----------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic"                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0"                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                          ;
; xout[26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
; xout[22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
; xout[18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
; xout[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                ;
; xout[10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
; xout[6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
; xout[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
; xout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                ;
; xout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                       ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_esp32_spi:esp32_spi"                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_dram:dram|finalHardware_dram_input_efifo_module:the_finalHardware_dram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                       ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                             ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                             ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                     ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[15..8] ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; data_out[15..8]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer"                         ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                             ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; rom_address ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "rom_address[4..4]" will be connected to GND. ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; ack             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalHardware:u0"                                                                                                                                                                                      ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; accelerometer_G_SENSOR_INT ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hex_5_export               ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; hex_4_export               ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; hex_3_export               ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; hex_2_export               ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; hex_1_export               ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; hex_0_export               ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 224                         ;
; cycloneiii_ff         ; 2588                        ;
;     CLR               ; 890                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 15                          ;
;     CLR SLD           ; 133                         ;
;     ENA               ; 442                         ;
;     ENA CLR           ; 765                         ;
;     ENA CLR SCLR      ; 27                          ;
;     ENA CLR SLD       ; 81                          ;
;     ENA SCLR          ; 25                          ;
;     ENA SCLR SLD      ; 14                          ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 27                          ;
;     SLD               ; 7                           ;
;     plain             ; 149                         ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 4800                        ;
;     arith             ; 819                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 342                         ;
;         3 data inputs ; 473                         ;
;     normal            ; 3981                        ;
;         0 data inputs ; 21                          ;
;         1 data inputs ; 71                          ;
;         2 data inputs ; 335                         ;
;         3 data inputs ; 1117                        ;
;         4 data inputs ; 2437                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 112                         ;
;                       ;                             ;
; Max LUT depth         ; 15.40                       ;
; Average LUT depth     ; 5.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Mar 16 14:46:06 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalMasterHardware -c finalMasterHardware
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "finalHardware.qsys"
Info (12250): 2023.03.16.14:46:13 Progress: Loading finalEsp32Hardware/finalHardware.qsys
Info (12250): 2023.03.16.14:46:13 Progress: Reading input file
Info (12250): 2023.03.16.14:46:13 Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module accelerometer_spi
Info (12250): 2023.03.16.14:46:14 Progress: Adding clk_0 [clock_source 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module clk_0
Info (12250): 2023.03.16.14:46:14 Progress: Adding dram [altera_avalon_new_sdram_controller 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module dram
Info (12250): 2023.03.16.14:46:14 Progress: Adding esp32_spi [altera_avalon_spi 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module esp32_spi
Info (12250): 2023.03.16.14:46:14 Progress: Adding fph2 [altera_nios_custom_instr_floating_point_2 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module fph2
Info (12250): 2023.03.16.14:46:14 Progress: Adding hex_0 [altera_avalon_pio 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module hex_0
Info (12250): 2023.03.16.14:46:14 Progress: Adding hex_1 [altera_avalon_pio 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module hex_1
Info (12250): 2023.03.16.14:46:14 Progress: Adding hex_2 [altera_avalon_pio 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module hex_2
Info (12250): 2023.03.16.14:46:14 Progress: Adding hex_3 [altera_avalon_pio 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module hex_3
Info (12250): 2023.03.16.14:46:14 Progress: Adding hex_4 [altera_avalon_pio 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module hex_4
Info (12250): 2023.03.16.14:46:14 Progress: Adding hex_5 [altera_avalon_pio 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module hex_5
Info (12250): 2023.03.16.14:46:14 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module jtag_uart_0
Info (12250): 2023.03.16.14:46:14 Progress: Adding keys_0 [altera_avalon_pio 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module keys_0
Info (12250): 2023.03.16.14:46:14 Progress: Adding nios2 [altera_nios2_gen2 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module nios2
Info (12250): 2023.03.16.14:46:14 Progress: Adding sys_clk [altera_avalon_timer 20.1]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module sys_clk
Info (12250): 2023.03.16.14:46:14 Progress: Adding sys_sdram_pll [altera_up_avalon_sys_sdram_pll 18.0]
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing module sys_sdram_pll
Info (12250): 2023.03.16.14:46:14 Progress: Building connections
Info (12250): 2023.03.16.14:46:14 Progress: Parameterizing connections
Info (12250): 2023.03.16.14:46:14 Progress: Validating
Info (12250): 2023.03.16.14:46:14 Progress: Done reading input file
Info (12250): FinalHardware.dram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): FinalHardware.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): FinalHardware.keys_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): FinalHardware.sys_sdram_pll: Refclk Freq: 50.0
Info (12250): FinalHardware: Generating finalHardware "finalHardware" for QUARTUS_SYNTH
Warning (12251): FinalHardware: "No matching role found for nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning (12251): FinalHardware: "No matching role found for nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info (12250): Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode
Info (12250): Accelerometer_spi: "finalHardware" instantiated altera_up_avalon_accelerometer_spi "accelerometer_spi"
Info (12250): Dram: Starting RTL generation for module 'finalHardware_dram'
Info (12250): Dram:   Generation command is [exec /home/omar/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omar/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalHardware_dram --dir=/tmp/alt9432_6850679194282978567.dir/0003_dram_gen/ --quartus_dir=/home/omar/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9432_6850679194282978567.dir/0003_dram_gen//finalHardware_dram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Dram: Done RTL generation for module 'finalHardware_dram'
Info (12250): Dram: "finalHardware" instantiated altera_avalon_new_sdram_controller "dram"
Info (12250): Esp32_spi: Starting RTL generation for module 'finalHardware_esp32_spi'
Info (12250): Esp32_spi:   Generation command is [exec /home/omar/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omar/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=finalHardware_esp32_spi --dir=/tmp/alt9432_6850679194282978567.dir/0004_esp32_spi_gen/ --quartus_dir=/home/omar/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9432_6850679194282978567.dir/0004_esp32_spi_gen//finalHardware_esp32_spi_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Esp32_spi: Done RTL generation for module 'finalHardware_esp32_spi'
Info (12250): Esp32_spi: "finalHardware" instantiated altera_avalon_spi "esp32_spi"
Info (12250): Fph2: "finalHardware" instantiated altera_nios_custom_instr_floating_point_2 "fph2"
Info (12250): Hex_0: Starting RTL generation for module 'finalHardware_hex_0'
Info (12250): Hex_0:   Generation command is [exec /home/omar/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omar/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalHardware_hex_0 --dir=/tmp/alt9432_6850679194282978567.dir/0005_hex_0_gen/ --quartus_dir=/home/omar/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9432_6850679194282978567.dir/0005_hex_0_gen//finalHardware_hex_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Hex_0: Done RTL generation for module 'finalHardware_hex_0'
Info (12250): Hex_0: "finalHardware" instantiated altera_avalon_pio "hex_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'finalHardware_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec /home/omar/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omar/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalHardware_jtag_uart_0 --dir=/tmp/alt9432_6850679194282978567.dir/0006_jtag_uart_0_gen/ --quartus_dir=/home/omar/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9432_6850679194282978567.dir/0006_jtag_uart_0_gen//finalHardware_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'finalHardware_jtag_uart_0'
Info (12250): Jtag_uart_0: "finalHardware" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Keys_0: Starting RTL generation for module 'finalHardware_keys_0'
Info (12250): Keys_0:   Generation command is [exec /home/omar/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/omar/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalHardware_keys_0 --dir=/tmp/alt9432_6850679194282978567.dir/0007_keys_0_gen/ --quartus_dir=/home/omar/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9432_6850679194282978567.dir/0007_keys_0_gen//finalHardware_keys_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Keys_0: Done RTL generation for module 'finalHardware_keys_0'
Info (12250): Keys_0: "finalHardware" instantiated altera_avalon_pio "keys_0"
Info (12250): Nios2: "finalHardware" instantiated altera_nios2_gen2 "nios2"
Info (12250): Sys_clk: Starting RTL generation for module 'finalHardware_sys_clk'
Info (12250): Sys_clk:   Generation command is [exec /home/omar/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/omar/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=finalHardware_sys_clk --dir=/tmp/alt9432_6850679194282978567.dir/0008_sys_clk_gen/ --quartus_dir=/home/omar/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9432_6850679194282978567.dir/0008_sys_clk_gen//finalHardware_sys_clk_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sys_clk: Done RTL generation for module 'finalHardware_sys_clk'
Info (12250): Sys_clk: "finalHardware" instantiated altera_avalon_timer "sys_clk"
Info (12250): Sys_sdram_pll: "finalHardware" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll"
Info (12250): Nios2_custom_instruction_master_translator: "finalHardware" instantiated altera_customins_master_translator "nios2_custom_instruction_master_translator"
Info (12250): Nios2_custom_instruction_master_comb_xconnect: "finalHardware" instantiated altera_customins_xconnect "nios2_custom_instruction_master_comb_xconnect"
Info (12250): Nios2_custom_instruction_master_comb_slave_translator0: "finalHardware" instantiated altera_customins_slave_translator "nios2_custom_instruction_master_comb_slave_translator0"
Info (12250): Nios2_custom_instruction_master_multi_xconnect: "finalHardware" instantiated altera_customins_xconnect "nios2_custom_instruction_master_multi_xconnect"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "finalHardware" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "finalHardware" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "finalHardware" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpci_combi: "fph2" instantiated altera_nios_custom_instr_floating_point_2_combi "fpci_combi"
Info (12250): Fpci_multi: "fph2" instantiated altera_nios_custom_instr_floating_point_2_multi "fpci_multi"
Info (12250): Cpu: Starting RTL generation for module 'finalHardware_nios2_cpu'
Info (12250): Cpu:   Generation command is [exec /home/omar/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/omar/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/omar/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/omar/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=finalHardware_nios2_cpu --dir=/tmp/alt9432_6850679194282978567.dir/0017_cpu_gen/ --quartus_bindir=/home/omar/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt9432_6850679194282978567.dir/0017_cpu_gen//finalHardware_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2023.03.16 14:46:20 (*) Starting Nios II generation
Info (12250): Cpu: # 2023.03.16 14:46:20 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2023.03.16 14:46:20 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2023.03.16 14:46:20 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2023.03.16 14:46:20 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2023.03.16 14:46:21 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'finalHardware_nios2_cpu'
Info (12250): Cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Sys_pll: "sys_sdram_pll" instantiated altera_up_altpll "sys_pll"
Info (12250): Reset_from_locked: "sys_sdram_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info (12250): Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator"
Info (12250): Nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info (12250): Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent"
Info (12250): Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_arbitrator.sv
Info (12250): Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"
Info (12250): Reusing file /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info (12250): FinalHardware: Done "finalHardware" with 49 modules, 91 files
Info (12249): Finished elaborating Platform Designer system entity "finalHardware.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/finalHardware.v
    Info (12023): Found entity 1: finalHardware File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd
    Info (12022): Found design unit 1: FPAddSub-normal File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 59
    Info (12023): Found entity 1: FPAddSub File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/FPCompareFused/FPCompareFused.vhd
    Info (12022): Found design unit 1: FPCompareFused-normal File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPCompareFused/FPCompareFused.vhd Line: 56
    Info (12023): Found entity 1: FPCompareFused File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPCompareFused/FPCompareFused.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/FPDiv/FPDiv.vhd
    Info (12022): Found design unit 1: FPDiv-beh File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPDiv/FPDiv.vhd Line: 37
    Info (12023): Found entity 1: FPDiv File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPDiv/FPDiv.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/FPMinMaxFused/FPMinMaxFused.vhd
    Info (12022): Found design unit 1: FPMinMaxFused-normal File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 57
    Info (12023): Found entity 1: FPMinMaxFused File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/FPMult/FPMult.vhd
    Info (12022): Found design unit 1: FPMult-normal File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 58
    Info (12023): Found entity 1: FPMult File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/FPNeg_Abs/FPAbs.vhd
    Info (12022): Found design unit 1: FPAbs-normal File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPNeg_Abs/FPAbs.vhd Line: 34
    Info (12023): Found entity 1: FPAbs File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPNeg_Abs/FPAbs.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/FPNeg_Abs/FPNeg.vhd
    Info (12022): Found design unit 1: FPNeg-normal File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPNeg_Abs/FPNeg.vhd Line: 34
    Info (12023): Found entity 1: FPNeg File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPNeg_Abs/FPNeg.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/FPSqrt/FPSqrt.vhd
    Info (12022): Found design unit 1: FPSqrt-normal File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPSqrt/FPSqrt.vhd Line: 60
    Info (12023): Found entity 1: FPSqrt File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPSqrt/FPSqrt.vhd Line: 48
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/finalHardware/submodules/FPSqrt/FPSqrt_safe_path.vhd
    Info (12022): Found design unit 1: FPSqrt_safe_path (finalhardware) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPSqrt/FPSqrt_safe_path.vhd Line: 18
    Info (12022): Found design unit 2: FPSqrt_safe_path-body File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPSqrt/FPSqrt_safe_path.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd
    Info (12022): Found design unit 1: FloatToInt-normal File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd Line: 55
    Info (12023): Found entity 1: FloatToInt File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd
    Info (12022): Found design unit 1: IntToFloat-normal File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd Line: 58
    Info (12023): Found entity 1: IntToFloat File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/finalHardware/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/finalHardware/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_auto_init File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init.v Line: 29
Warning (10238): Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_accelerometer_spi_auto_init_ctrl" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_up_accelerometer_spi_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_serial_bus_controller File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_up_accelerometer_spi_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_slow_clock_generator File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_slow_clock_generator.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v
    Info (12023): Found entity 1: finalHardware_accelerometer_spi File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/finalHardware/submodules/finalHardware_dram.v
    Info (12023): Found entity 1: finalHardware_dram_input_efifo_module File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_dram.v Line: 21
    Info (12023): Found entity 2: finalHardware_dram File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_dram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_esp32_spi.v
    Info (12023): Found entity 1: finalHardware_esp32_spi File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_esp32_spi.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_fph2.v
    Info (12023): Found entity 1: finalHardware_fph2 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_fph2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_hex_0.v
    Info (12023): Found entity 1: finalHardware_hex_0 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_hex_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_irq_mapper.sv
    Info (12023): Found entity 1: finalHardware_irq_mapper File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v
    Info (12023): Found entity 1: finalHardware_jtag_uart_0_sim_scfifo_w File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: finalHardware_jtag_uart_0_scfifo_w File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: finalHardware_jtag_uart_0_sim_scfifo_r File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: finalHardware_jtag_uart_0_scfifo_r File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: finalHardware_jtag_uart_0 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_keys_0.v
    Info (12023): Found entity 1: finalHardware_keys_0 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_keys_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_avalon_st_adapter File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_avalon_st_adapter_001 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_003.v
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_avalon_st_adapter_003 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_003.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_cmd_demux File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_cmd_demux_001 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_cmd_mux File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_cmd_mux_002 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_router_default_decode File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: finalHardware_mm_interconnect_0_router File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_router_001_default_decode File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: finalHardware_mm_interconnect_0_router_001 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_router_002_default_decode File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: finalHardware_mm_interconnect_0_router_002 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_router_003_default_decode File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: finalHardware_mm_interconnect_0_router_003 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_router_004_default_decode File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: finalHardware_mm_interconnect_0_router_004 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_router_005_default_decode File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: finalHardware_mm_interconnect_0_router_005 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_rsp_demux File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_rsp_mux File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: finalHardware_mm_interconnect_0_rsp_mux_001 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_nios2.v
    Info (12023): Found entity 1: finalHardware_nios2 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v
    Info (12023): Found entity 1: finalHardware_nios2_cpu_register_bank_a_module File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 21
    Info (12023): Found entity 2: finalHardware_nios2_cpu_register_bank_b_module File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 87
    Info (12023): Found entity 3: finalHardware_nios2_cpu_nios2_oci_debug File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 153
    Info (12023): Found entity 4: finalHardware_nios2_cpu_nios2_oci_break File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 295
    Info (12023): Found entity 5: finalHardware_nios2_cpu_nios2_oci_xbrk File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 588
    Info (12023): Found entity 6: finalHardware_nios2_cpu_nios2_oci_dbrk File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 795
    Info (12023): Found entity 7: finalHardware_nios2_cpu_nios2_oci_itrace File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 982
    Info (12023): Found entity 8: finalHardware_nios2_cpu_nios2_oci_td_mode File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1115
    Info (12023): Found entity 9: finalHardware_nios2_cpu_nios2_oci_dtrace File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1183
    Info (12023): Found entity 10: finalHardware_nios2_cpu_nios2_oci_compute_input_tm_cnt File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1265
    Info (12023): Found entity 11: finalHardware_nios2_cpu_nios2_oci_fifo_wrptr_inc File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1337
    Info (12023): Found entity 12: finalHardware_nios2_cpu_nios2_oci_fifo_cnt_inc File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1380
    Info (12023): Found entity 13: finalHardware_nios2_cpu_nios2_oci_fifo File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1427
    Info (12023): Found entity 14: finalHardware_nios2_cpu_nios2_oci_pib File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1913
    Info (12023): Found entity 15: finalHardware_nios2_cpu_nios2_oci_im File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1936
    Info (12023): Found entity 16: finalHardware_nios2_cpu_nios2_performance_monitors File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2006
    Info (12023): Found entity 17: finalHardware_nios2_cpu_nios2_avalon_reg File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2023
    Info (12023): Found entity 18: finalHardware_nios2_cpu_ociram_sp_ram_module File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2116
    Info (12023): Found entity 19: finalHardware_nios2_cpu_nios2_ocimem File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2181
    Info (12023): Found entity 20: finalHardware_nios2_cpu_nios2_oci File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2362
    Info (12023): Found entity 21: finalHardware_nios2_cpu File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: finalHardware_nios2_cpu_debug_slave_sysclk File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: finalHardware_nios2_cpu_debug_slave_tck File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: finalHardware_nios2_cpu_debug_slave_wrapper File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_nios2_cpu_test_bench.v
    Info (12023): Found entity 1: finalHardware_nios2_cpu_test_bench File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_nios2_custom_instruction_master_comb_xconnect.sv
    Info (12023): Found entity 1: finalHardware_nios2_custom_instruction_master_comb_xconnect File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_custom_instruction_master_comb_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_nios2_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: finalHardware_nios2_custom_instruction_master_multi_xconnect File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_custom_instruction_master_multi_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_sys_clk.v
    Info (12023): Found entity 1: finalHardware_sys_clk File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_sys_clk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/finalHardware/submodules/finalHardware_sys_sdram_pll.v
    Info (12023): Found entity 1: finalHardware_sys_sdram_pll File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_sys_sdram_pll.v Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/fpoint2_combi.vhd
    Info (12022): Found design unit 1: fpoint2_combi-fpcombi File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_combi.vhd Line: 33
    Info (12023): Found entity 1: fpoint2_combi File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_combi.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/fpoint2_multi.vhd
    Info (12022): Found design unit 1: fpoint2_multi-fpmulti File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi.vhd Line: 37
    Info (12023): Found entity 1: fpoint2_multi File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/fpoint2_multi_datapath.vhd
    Info (12022): Found design unit 1: fpoint2_multi_datapath-fp_data_path File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_datapath.vhd Line: 37
    Info (12023): Found entity 1: fpoint2_multi_datapath File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_datapath.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/finalHardware/submodules/fpoint2_multi_dspba_library.vhd
    Info (12022): Found design unit 1: fpoint2_multi_dspba_delay-delay File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_dspba_library.vhd Line: 45
    Info (12023): Found entity 1: fpoint2_multi_dspba_delay File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_dspba_library.vhd Line: 30
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/finalHardware/submodules/fpoint2_multi_dspba_library_package.vhd
    Info (12022): Found design unit 1: fpoint2_multi_dspba_library_package (finalhardware) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_dspba_library_package.vhd Line: 29
Warning (10037): Verilog HDL or VHDL warning at finalHardware_dram.v(318): conditional expression evaluates to a constant File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_dram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at finalHardware_dram.v(328): conditional expression evaluates to a constant File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_dram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at finalHardware_dram.v(338): conditional expression evaluates to a constant File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_dram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at finalHardware_dram.v(682): conditional expression evaluates to a constant File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_dram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at finalHardware_esp32_spi.v(402): conditional expression evaluates to a constant File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_esp32_spi.v Line: 402
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "LEDR" at top.v(38) has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 38
Warning (10034): Output port "VGA_B" at top.v(44) has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 44
Warning (10034): Output port "VGA_G" at top.v(45) has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 45
Warning (10034): Output port "VGA_R" at top.v(47) has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 47
Warning (10034): Output port "VGA_HS" at top.v(46) has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 46
Warning (10034): Output port "VGA_VS" at top.v(48) has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 48
Info (12128): Elaborating entity "finalHardware" for hierarchy "finalHardware:u0" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 100
Info (12128): Elaborating entity "finalHardware_accelerometer_spi" for hierarchy "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 238
Warning (10230): Verilog HDL assignment warning at finalHardware_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v Line: 226
Warning (10230): Verilog HDL assignment warning at finalHardware_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v Line: 241
Info (12128): Elaborating entity "altera_up_accelerometer_spi_auto_init_ctrl" for hierarchy "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v Line: 340
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 137
Info (12128): Elaborating entity "altera_up_accelerometer_spi_auto_init" for hierarchy "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v Line: 354
Info (12128): Elaborating entity "altera_up_accelerometer_spi_serial_bus_controller" for hierarchy "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_accelerometer_spi.v Line: 375
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 215
Info (12128): Elaborating entity "altera_up_accelerometer_spi_slow_clock_generator" for hierarchy "finalHardware:u0|finalHardware_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 267
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_accelerometer_spi_slow_clock_generator.v Line: 110
Info (12128): Elaborating entity "finalHardware_dram" for hierarchy "finalHardware:u0|finalHardware_dram:dram" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 261
Info (12128): Elaborating entity "finalHardware_dram_input_efifo_module" for hierarchy "finalHardware:u0|finalHardware_dram:dram|finalHardware_dram_input_efifo_module:the_finalHardware_dram_input_efifo_module" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_dram.v Line: 298
Info (12128): Elaborating entity "finalHardware_esp32_spi" for hierarchy "finalHardware:u0|finalHardware_esp32_spi:esp32_spi" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 277
Info (12128): Elaborating entity "finalHardware_fph2" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 299
Info (12128): Elaborating entity "fpoint2_combi" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_fph2.v Line: 83
Info (12128): Elaborating entity "FPNeg" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi|FPNeg:\ARITH_GEN:neg_map" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_combi.vhd Line: 87
Info (12128): Elaborating entity "FPAbs" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi|FPAbs:\ARITH_GEN:abs_map" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_combi.vhd Line: 92
Info (12128): Elaborating entity "FPMinMaxFused" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi|FPMinMaxFused:\COMP_GEN:FPMinMax" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_combi.vhd Line: 130
Warning (10036): Verilog HDL or VHDL warning at FPMinMaxFused.vhd(63): object "VCC_q" assigned a value but never read File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 63
Warning (10812): VHDL warning at FPMinMaxFused.vhd(364): sensitivity list already contains join_uid68_fpMinMaxFusedTest_q File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMinMaxFused/FPMinMaxFused.vhd Line: 364
Info (12128): Elaborating entity "FPCompareFused" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_combi:fpci_combi|FPCompareFused:\COMP_GEN:compare" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_combi.vhd Line: 137
Warning (10036): Verilog HDL or VHDL warning at FPCompareFused.vhd(62): object "VCC_q" assigned a value but never read File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPCompareFused/FPCompareFused.vhd Line: 62
Warning (10492): VHDL Process Statement warning at FPCompareFused.vhd(536): signal "GND_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPCompareFused/FPCompareFused.vhd Line: 536
Info (12128): Elaborating entity "fpoint2_multi" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_fph2.v Line: 100
Info (12128): Elaborating entity "fpoint2_multi_datapath" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi.vhd Line: 116
Info (12128): Elaborating entity "FPDiv" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:\ARITH_GEN:div" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_datapath.vhd Line: 127
Info (12128): Elaborating entity "FPMult" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_datapath.vhd Line: 138
Warning (10492): VHDL Process Statement warning at FPMult.vhd(840): signal "cstAllZWE_uid16_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 840
Warning (10492): VHDL Process Statement warning at FPMult.vhd(842): signal "cstAllOWE_uid14_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 842
Warning (10492): VHDL Process Statement warning at FPMult.vhd(843): signal "cstAllOWE_uid14_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 843
Warning (10492): VHDL Process Statement warning at FPMult.vhd(861): signal "cstAllZWF_uid15_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 861
Warning (10492): VHDL Process Statement warning at FPMult.vhd(863): signal "cstAllZWF_uid15_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 863
Warning (10492): VHDL Process Statement warning at FPMult.vhd(864): signal "oneFracRPostExc2_uid81_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 864
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 432
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 458
Info (12130): Elaborated megafunction instantiation "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 458
Info (12133): Instantiated megafunction "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component" with the following parameter: File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 458
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vst.tdf
    Info (12023): Found entity 1: mult_vst File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/mult_vst.tdf Line: 29
Info (12128): Elaborating entity "mult_vst" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_vst:auto_generated" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 492
Info (12130): Elaborated megafunction instantiation "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 492
Info (12133): Instantiated megafunction "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component" with the following parameter: File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 492
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0tt.tdf
    Info (12023): Found entity 1: mult_0tt File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/mult_0tt.tdf Line: 29
Info (12128): Elaborating entity "mult_0tt" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_0tt:auto_generated" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 533
Info (12130): Elaborated megafunction instantiation "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 533
Info (12133): Instantiated megafunction "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component" with the following parameter: File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 533
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_50u.tdf
    Info (12023): Found entity 1: mult_50u File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/mult_50u.tdf Line: 29
Info (12128): Elaborating entity "mult_50u" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_50u:auto_generated" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 581
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPMult/FPMult.vhd Line: 599
Info (12128): Elaborating entity "FPAddSub" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_datapath.vhd Line: 147
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(657): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 657
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(676): signal "VCC_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 676
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1281): signal "shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1281
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1372): signal "countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1372
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1373): signal "countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1373
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1374): signal "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1374
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1375): signal "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1375
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1548): signal "leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1548
Warning (10812): VHDL warning at FPAddSub.vhd(1590): sensitivity list already contains fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1590
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1645): signal "VCC_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1645
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1891): signal "cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1891
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1893): signal "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1893
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1894): signal "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1894
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1917): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1917
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1919): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1919
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1920): signal "oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1920
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 742
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 827
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1292
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1319
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1420
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1476
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1484
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1496
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1508
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1528
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:\ARITH_GEN:addsub|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FPAddSub/FPAddSub.vhd Line: 1627
Info (12128): Elaborating entity "IntToFloat" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_datapath.vhd Line: 164
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(264): signal "zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd Line: 264
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(443): signal "maxCount_uid11_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd Line: 443
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(551): signal "expZ_uid30_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd Line: 551
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(552): signal "expInf_uid21_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd Line: 552
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(553): signal "expInf_uid21_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd Line: 553
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(577): signal "fracZ_uid24_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd Line: 577
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd Line: 331
Info (12128): Elaborating entity "fpoint2_multi_dspba_delay" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:\CON_GEN:int2float|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/IntToFloat/IntToFloat.vhd Line: 339
Info (12128): Elaborating entity "FloatToInt" for hierarchy "finalHardware:u0|finalHardware_fph2:fph2|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:\CON_GEN:Float2Int" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/fpoint2_multi_datapath.vhd Line: 175
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(165): signal "d0_uid29_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd Line: 165
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(166): signal "d1_uid28_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd Line: 166
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(167): signal "d3_uid26_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd Line: 167
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(168): signal "d3_uid26_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd Line: 168
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(327): signal "maxPosValueS_uid36_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd Line: 327
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(328): signal "maxNegValueS_uid37_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd Line: 328
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(329): signal "maxNegValueU_uid41_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/FloatToInt/FloatToInt.vhd Line: 329
Info (12128): Elaborating entity "finalHardware_hex_0" for hierarchy "finalHardware:u0|finalHardware_hex_0:hex_0" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 310
Info (12128): Elaborating entity "finalHardware_jtag_uart_0" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 378
Info (12128): Elaborating entity "finalHardware_jtag_uart_0_scfifo_w" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/scfifo_9621.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/a_dpfifo_bb01.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/scfifo_9621.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altsyncram_dtn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/a_dpfifo_bb01.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_w:the_finalHardware_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/a_dpfifo_bb01.tdf Line: 45
Info (12128): Elaborating entity "finalHardware_jtag_uart_0_scfifo_r" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|finalHardware_jtag_uart_0_scfifo_r:the_finalHardware_jtag_uart_0_scfifo_r" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "finalHardware:u0|finalHardware_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalHardware_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "finalHardware_keys_0" for hierarchy "finalHardware:u0|finalHardware_keys_0:keys_0" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 386
Info (12128): Elaborating entity "finalHardware_nios2" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 432
Info (12128): Elaborating entity "finalHardware_nios2_cpu" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2.v Line: 99
Info (12128): Elaborating entity "finalHardware_nios2_cpu_test_bench" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_test_bench:the_finalHardware_nios2_cpu_test_bench" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 3601
Info (12128): Elaborating entity "finalHardware_nios2_cpu_register_bank_a_module" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 4133
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 58
Info (12133): Instantiated megafunction "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altsyncram_s0c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_a_module:finalHardware_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "finalHardware_nios2_cpu_register_bank_b_module" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_register_bank_b_module:finalHardware_nios2_cpu_register_bank_b" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 4151
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 4670
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_debug" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 220
Info (12133): Instantiated megafunction "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_debug:the_finalHardware_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_break" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_break:the_finalHardware_nios2_cpu_nios2_oci_break" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2561
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_xbrk" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_xbrk:the_finalHardware_nios2_cpu_nios2_oci_xbrk" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2582
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_dbrk" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dbrk:the_finalHardware_nios2_cpu_nios2_oci_dbrk" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2608
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_itrace" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_itrace:the_finalHardware_nios2_cpu_nios2_oci_itrace" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2624
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_dtrace" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dtrace:the_finalHardware_nios2_cpu_nios2_oci_dtrace" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2639
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_td_mode" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_dtrace:the_finalHardware_nios2_cpu_nios2_oci_dtrace|finalHardware_nios2_cpu_nios2_oci_td_mode:finalHardware_nios2_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1233
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_fifo" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_fifo:the_finalHardware_nios2_cpu_nios2_oci_fifo" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2654
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_fifo:the_finalHardware_nios2_cpu_nios2_oci_fifo|finalHardware_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_finalHardware_nios2_cpu_nios2_oci_compute_input_tm_cnt" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1546
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_fifo:the_finalHardware_nios2_cpu_nios2_oci_fifo|finalHardware_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_finalHardware_nios2_cpu_nios2_oci_fifo_wrptr_inc" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1555
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_fifo:the_finalHardware_nios2_cpu_nios2_oci_fifo|finalHardware_nios2_cpu_nios2_oci_fifo_cnt_inc:the_finalHardware_nios2_cpu_nios2_oci_fifo_cnt_inc" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 1564
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_pib" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_pib:the_finalHardware_nios2_cpu_nios2_oci_pib" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2659
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_oci_im" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_oci_im:the_finalHardware_nios2_cpu_nios2_oci_im" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2673
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_avalon_reg" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_avalon_reg:the_finalHardware_nios2_cpu_nios2_avalon_reg" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2692
Info (12128): Elaborating entity "finalHardware_nios2_cpu_nios2_ocimem" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2712
Info (12128): Elaborating entity "finalHardware_nios2_cpu_ociram_sp_ram_module" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2156
Info (12133): Instantiated megafunction "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altsyncram_0n61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_nios2_ocimem:the_finalHardware_nios2_cpu_nios2_ocimem|finalHardware_nios2_cpu_ociram_sp_ram_module:finalHardware_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "finalHardware_nios2_cpu_debug_slave_wrapper" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu.v Line: 2814
Info (12128): Elaborating entity "finalHardware_nios2_cpu_debug_slave_tck" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_tck:the_finalHardware_nios2_cpu_debug_slave_tck" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "finalHardware_nios2_cpu_debug_slave_sysclk" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|finalHardware_nios2_cpu_debug_slave_sysclk:the_finalHardware_nios2_cpu_debug_slave_sysclk" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy" with the following parameter: File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_nios2_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "finalHardware:u0|finalHardware_nios2:nios2|finalHardware_nios2_cpu:cpu|finalHardware_nios2_cpu_nios2_oci:the_finalHardware_nios2_cpu_nios2_oci|finalHardware_nios2_cpu_debug_slave_wrapper:the_finalHardware_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalHardware_nios2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "finalHardware_sys_clk" for hierarchy "finalHardware:u0|finalHardware_sys_clk:sys_clk" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 443
Info (12128): Elaborating entity "finalHardware_sys_sdram_pll" for hierarchy "finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 451
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_sys_sdram_pll.v Line: 35
Info (12128): Elaborating entity "altpll" for hierarchy "finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_nea2.tdf
    Info (12023): Found entity 1: altpll_nea2 File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altpll_nea2.tdf Line: 26
Info (12128): Elaborating entity "altpll_nea2" for hierarchy "finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_nea2:auto_generated" File: /home/omar/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_sys_sdram_pll.v Line: 40
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "finalHardware:u0|altera_customins_master_translator:nios2_custom_instruction_master_translator" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 512
Warning (10034): Output port "ci_slave_multi_result" at altera_customins_master_translator.v(51) has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_master_translator.v Line: 51
Info (12128): Elaborating entity "finalHardware_nios2_custom_instruction_master_comb_xconnect" for hierarchy "finalHardware:u0|finalHardware_nios2_custom_instruction_master_comb_xconnect:nios2_custom_instruction_master_comb_xconnect" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 539
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_comb_slave_translator0" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 582
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "finalHardware_nios2_custom_instruction_master_multi_xconnect" for hierarchy "finalHardware:u0|finalHardware_nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 621
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "finalHardware:u0|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 664
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 755
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 1019
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 1079
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 1143
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 1207
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 1271
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dram_s1_translator" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 1335
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_s1_translator" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 1399
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_0_s1_translator" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 1463
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esp32_spi_spi_control_port_translator" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 1911
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 1992
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 2073
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 2157
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 2198
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 2282
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 2323
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 2532
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rsp_fifo" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 2573
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 2614
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router:router" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 3755
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router_default_decode" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router:router|finalHardware_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router.sv Line: 196
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router_001" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_001:router_001" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 3771
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router_001_default_decode" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_001:router_001|finalHardware_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router_002" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_002:router_002" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 3787
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router_002_default_decode" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_002:router_002|finalHardware_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router_003" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_003" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 3803
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router_003_default_decode" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_003:router_003|finalHardware_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router_004" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_004:router_004" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 3819
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router_004_default_decode" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_004:router_004|finalHardware_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router_005" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_005:router_005" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 3835
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_router_005_default_decode" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_router_005:router_005|finalHardware_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4029
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_s1_burst_adapter" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4079
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_cmd_demux" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4168
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_cmd_demux_001" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4191
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_cmd_mux" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4208
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_cmd_mux_002" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4248
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_rsp_demux" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4441
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_rsp_mux" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4746
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_mux.sv Line: 486
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_rsp_mux_001" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4769
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4835
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_rsp_width_adapter" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4901
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 4967
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dram_s1_cmd_width_adapter" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 5033
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_avalon_st_adapter" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 5062
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalHardware_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 5091
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|finalHardware_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_avalon_st_adapter_003" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0.v Line: 5149
Info (12128): Elaborating entity "finalHardware_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" for hierarchy "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|finalHardware_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003|finalHardware_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_mm_interconnect_0_avalon_st_adapter_003.v Line: 200
Info (12128): Elaborating entity "finalHardware_irq_mapper" for hierarchy "finalHardware:u0|finalHardware_irq_mapper:irq_mapper" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 765
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "finalHardware:u0|altera_reset_controller:rst_controller" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 828
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "finalHardware:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "finalHardware:u0|altera_reset_controller:rst_controller_001" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/finalHardware.v Line: 891
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_up_altpll.v Line: 140
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.16.14:46:28 Progress: Loading sld5f0b9853/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f0b9853/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/sld5f0b9853/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "finalHardware:u0|finalHardware_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 59
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 63
Info (13000): Registers with preset signals will power-up high File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/ip/finalHardware/submodules/finalHardware_dram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 58
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 17
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 27
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 28
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 29
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 30
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 31
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 32
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 38
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 38
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 38
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 38
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 38
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 38
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 38
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 38
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 38
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 38
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 44
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 44
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 44
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 44
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 45
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 45
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 45
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 45
    Warning (13410): Pin "VGA_HS" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 46
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 47
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 47
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 47
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 47
    Warning (13410): Pin "VGA_VS" is stuck at GND File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 48
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 488 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/output_files/finalMasterHardware.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "finalHardware:u0|finalHardware_sys_sdram_pll:sys_sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_nea2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/db/altpll_nea2.tdf Line: 28
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 11
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 41
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/top.v Line: 52
Info (21057): Implemented 6351 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 6044 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 181 warnings
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Thu Mar 16 14:46:44 2023
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/omar/Documents/IP/Information-Processing-Group-Project/finalEsp32Hardware/output_files/finalMasterHardware.map.smsg.


