# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do picorv32_quartus_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/luis/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/luis/Documents/PicoRV32_quartus/picorv32 {/home/luis/Documents/PicoRV32_quartus/picorv32/picorv32.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:44:14 on May 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/luis/Documents/PicoRV32_quartus/picorv32" /home/luis/Documents/PicoRV32_quartus/picorv32/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 12:44:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/luis/Documents/PicoRV32_quartus/picorv32 {/home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:44:14 on May 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/luis/Documents/PicoRV32_quartus/picorv32" /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v 
# -- Compiling module testbench
# -- Compiling module picorv32_wrapper
# -- Compiling module wb_ram
# 
# Top level modules:
# 	testbench
# End time: 12:44:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 12:44:14 on May 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 2 FSMs in module "picorv32(fast)".
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/picorv32.v(2933): (vopt-2685) [TFMPC] - Too few port connections for 'picorv32_core'.  Expected 27, found 22.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/picorv32.v(2933): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_wstrb'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/picorv32.v(2933): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_wdata'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/picorv32.v(2933): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_addr'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/picorv32.v(2933): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_write'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/picorv32.v(2933): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_read'.
# ** Note: (vopt-143) Recognized 1 FSM in module "picorv32_wb(fast)".
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v(120): (vopt-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 24, found 15.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v(120): (vopt-2718) [TFMPC] - Missing connection for port 'eoi'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v(120): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_ready'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v(120): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_wait'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v(120): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rd'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v(120): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_wr'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v(120): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rs2'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v(120): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rs1'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v(120): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_insn'.
# ** Warning: /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v(120): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_valid'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=16.
# Loading work.testbench(fast)
# Loading work.picorv32_wrapper(fast)
# Loading work.wb_ram(fast)
# Loading work.picorv32_wb(fast)
# Loading work.picorv32(fast)
# Loading work.picorv32_pcpi_div(fast)
# Loading work.picorv32_pcpi_mul(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# TIMEOUT
# ** Note: $finish    : /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v(24)
#    Time: 10 ms  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at /home/luis/Documents/PicoRV32_quartus/picorv32/testbench_wb.v line 24
# End time: 17:23:08 on May 09,2023, Elapsed time: 4:38:54
# Errors: 0, Warnings: 16
