/* Copyright (c) Advanced Micro Devices, Inc., or its affiliates.
 * SPDX-License-Identifier: MIT
 *
 * rocke/instance_conv_implicit_gemm_wgrad.h -- C99 port of the implicit-GEMM
 * backward-weight (wgrad) convolution kernel instance builder
 * rocke/instances/common/conv_implicit_gemm_wgrad.py (NHWK x NHWC -> KYXC).
 *
 * GEMM orientation (wgrad vs forward):
 *
 *   Forward (conv_implicit_gemm.py):
 *     M     = N*Ho*Wo    (output spatial positions)
 *     N_fwd = K          (output channels)
 *     K_fwd = Y*X*C      (filter x input channel)
 *     A: NHWC, B: KYXC, D: NHWK
 *
 *   Wgrad (this file):
 *     M     = K          (output channels -- weight rows)
 *     N_wg  = Y*X*C      (filter spatial x input channel -- weight cols)
 *     K_wg  = N*Ho*Wo    (output spatial positions -- reduction)
 *     A: dY (NHWK), B: X (NHWC), D: dW (KYXC)
 *
 * The C99 port mirrors the Python WgradConvSpec dataclass and the
 * build_implicit_gemm_conv_wgrad() builder.
 *
 *   Python (conv_implicit_gemm_wgrad.py)   C99 (this header)
 *   -----------------------------------    -----------------------------------------
 *   @dataclass WgradConvSpec               rocke_implicit_gemm_conv_wgrad_spec_t
 *   spec.* @property / methods             rocke_wgrad_conv_spec_*(...)
 *   is_valid_wgrad_spec(spec, arch)        rocke_implicit_gemm_conv_wgrad_is_valid_spec
 *   make_dy_descriptor(p)                  rocke_wgrad_make_dy_descriptor
 *   make_dw_descriptor(p)                  rocke_wgrad_make_dw_descriptor
 *   make_x_wgrad_descriptor(p)             rocke_wgrad_make_x_descriptor
 *   build_implicit_gemm_conv_wgrad(spec)   rocke_build_implicit_gemm_conv_wgrad
 *   (+ convenience: build -> lower .ll)    rocke_conv_implicit_gemm_wgrad_lower_to_llvm
 *
 * Split-K: when split_k > 1 the kernel partitions K_wg into slices along the
 * Z grid axis and atomic-adds each CTA's partial f32
 * accumulator directly into dW.  Supported output dtypes: fp32 (scalar atomic),
 * bf16/fp16 (packed <2 x dtype> atomic, gfx940+).  split_k == -1 triggers
 * automatic selection via the CK formula.  split_k == 1 disables split-K (the
 * default: normal store).  The degree is never compiled in: the slice count
 * and width are the `ks_count` / `ks` kernargs, so every split_k > 1 builds
 * the same kernel and the degree is chosen at launch.
 *
 * ConvProblem is reused verbatim from the already-ported value-type helper
 * (helper_rocke.instances.common.conv_implicit_gemm.h); this header includes it.
 */
#ifndef ROCKE_INSTANCE_CONV_IMPLICIT_GEMM_WGRAD_H
#define ROCKE_INSTANCE_CONV_IMPLICIT_GEMM_WGRAD_H

#include <stdbool.h>

/* Column pad (in elements) for the K-outer wgrad LDS tile. Keeps the row stride
 * off a multiple of the LDS bank period while staying 16-byte aligned for the
 * wide store. Mirrors _KOUTER_PAD in conv_implicit_gemm_wgrad.py. */
#define ROCKE_WGRAD_KOUTER_PAD 8

/* The wave64 regime's arch. The K-outer tile is fed by an LDS transpose read
 * that exists in two regimes: ds_read_tr16_b64 on gfx950 (wave64) and
 * ds_load_tr16_b128 on gfx1250 (wave32); the validator accepts both and pins
 * each arch to its wave size. Retained for the wave64 half.
 * Mirrors _LDS_K_OUTER_ARCH in conv_implicit_gemm_wgrad.py. */
#define ROCKE_WGRAD_LDS_K_OUTER_ARCH "gfx950"
#include <stddef.h>

#include "rocke/helper_rocke.instances.common.conv_implicit_gemm.h" /* rocke_conv_problem_t */
#include "rocke/ir.h"
#include "rocke/lower_llvm.h"

#ifdef __cplusplus
extern "C" {
#endif

/* ============================================================ *
 * WgradConvSpec   (Python lines 256-451)
 * ============================================================ *
 *
 * One concrete implicit-GEMM backward-weight convolution configuration.
 * Field order follows the Python dataclass declaration order.
 *
 * pipeline / epilogue are compared by strcmp:
 *   pipeline : "mem" | "compv3" | "compv4"
 *   epilogue : "default" | "cshuffle"
 *
 * split_k:
 *   -1 = auto (resolved at build time via CK formula)
 *    1 = disabled (default, normal store)
 *   >1 = split-K (atomic epilogue); the degree is a launch parameter
 *
 * Caller contract when split_k > 1:
 *   1. Zero-initialise the dW buffer before EVERY launch:
 *        hipMemset(dW_ptr, 0, dW_bytes)
 *      The kernel only issues atomic-adds, never a direct store, so any
 *      non-zero initial content accumulates into the result, producing
 *      silently wrong gradients with no runtime error.
 *   2. Launch with grid (ceil(wg_N/tile_n), ceil(wg_M/tile_m),
 *      groups * ks_count), passing the degree ks_count (> 1) and the slice
 *      width ks as kernargs.
 *
 * When split_k == 1 the kernel writes dW normally (no atomics, no pre-zeroing
 * required).
 *
 * dtype_a / dtype_b / dtype_d: "fp16" | "bf16" | "fp32" (default all "fp16").
 */
typedef struct rocke_implicit_gemm_conv_wgrad_spec
{
    rocke_conv_problem_t problem;
    const char* name; /* default "conv_igemm_wgrad" */

    /* dtype fields (ConvDataSpec) */
    const char* dtype_a; /* default "fp16" */
    const char* dtype_b; /* default "fp16" */
    const char* dtype_d; /* default "fp16" */
    const char* dtype_acc; /* default "fp32" */

    int tile_m; /* default 64 */
    int tile_n; /* default 64 */
    int tile_k; /* default 64 */

    int warp_m; /* default 2 */
    int warp_n; /* default 2 */

    int warp_tile_m; /* default 32 */
    int warp_tile_n; /* default 32 */
    int warp_tile_k; /* default 16 */

    int wave_size; /* default 64 */

    const char* pipeline; /* default "mem"     */
    const char* epilogue; /* default "default" */
    bool async_dma; /* default false */
    bool unroll_k; /* default false */
    /* Store the A/B tiles K-outer (LDS[k][m] / LDS[k][n]) and feed the MFMA with
     * gfx950 ds_read_b64_tr_b16 transpose reads instead of transposing on store.
     * Mirrors WgradConvSpec.lds_k_outer. Default false: strictly additive, so
     * every existing config emits byte-identical IR. */
    bool lds_k_outer; /* default false */

    bool has_lds_k_pad; /* false => Python None */
    int lds_k_pad;
    void* lds_layout; /* NULL => Python None */

    bool chiplet_swizzle; /* default false */
    int chiplet_wgm; /* default 8  */
    int chiplet_num_xcds; /* default 8  */
    int chiplet_chunk_size; /* default 64 */

    bool has_waves_per_eu; /* false => Python None */
    int waves_per_eu;

    bool has_vector_size_a;
    int vector_size_a;
    bool has_vector_size_b;
    int vector_size_b;
    bool has_vector_size_c;
    int vector_size_c;

    /* ConvAccumulatorEpilogue (bias/scale/relu/clamp) is omitted in the
     * initial port; the default identity epilogue is always used.  Add when
     * needed. */

    /* split_k: -1 = auto, 1 = off, >1 = split-K (degree chosen at launch). */
    int split_k; /* default 1 */

    /* two_stage: when true and split_k > 1, Stage 1 f32-atomic-adds its
     * partial sums into a scratch buffer (ws_ptr / ws_bytes kernel params)
     * instead of 16-bit-atomic-adding into dW.  Stage 2
     * (conv_wgrad_workspace_reduce) folds the replica slabs and casts to
     * dtype_d.  This is how split-K reaches a 16-bit dW whose row length
     * wg_N is odd, which the packed <2 x dtype> atomic cannot address. */
    bool two_stage; /* default false */

    /* ws_replicas: number of scratch slabs a group's K-slices spread their
     * atomics over.  A dW-sized scratch is a few dozen cache lines, so
     * pointing every CTA at one slab serialises the atomics in L2; R slabs
     * cut that R-fold and Stage 2 folds them back with a fixed unrolled add.
     * Scratch size is groups * R * wg_M * wg_N * 4 bytes. */
    int ws_replicas; /* default 8 */
} rocke_implicit_gemm_conv_wgrad_spec_t;

/* Default-constructed spec (every field == Python dataclass default). */
rocke_implicit_gemm_conv_wgrad_spec_t rocke_implicit_gemm_conv_wgrad_spec_default(void);

/* ---- WgradConvSpec @property analogues (pure int arithmetic) ---- */

/* spec.block_size: warp_m * warp_n * wave_size. */
int rocke_wgrad_conv_spec_block_size(const rocke_implicit_gemm_conv_wgrad_spec_t* s);

/* spec.k_atoms_per_tile_k: tile_k / warp_tile_k. */
int rocke_wgrad_conv_spec_k_atoms_per_tile_k(const rocke_implicit_gemm_conv_wgrad_spec_t* s);

/* spec.mfmas_per_warp_m: tile_m / (warp_m * warp_tile_m). */
int rocke_wgrad_conv_spec_mfmas_per_warp_m(const rocke_implicit_gemm_conv_wgrad_spec_t* s);

/* spec.mfmas_per_warp_n: tile_n / (warp_n * warp_tile_n). */
int rocke_wgrad_conv_spec_mfmas_per_warp_n(const rocke_implicit_gemm_conv_wgrad_spec_t* s);

/* spec.wg_M: output channels per group (p.K / p.groups). */
int rocke_wgrad_conv_spec_wg_M(const rocke_implicit_gemm_conv_wgrad_spec_t* s);

/* spec.wg_N: filter spatial x input channels per group (Z * Y * X * C/groups). */
int rocke_wgrad_conv_spec_wg_N(const rocke_implicit_gemm_conv_wgrad_spec_t* s);

/* Is THIS spec's output guaranteed bit-exact across runs?  This is a per-spec
 * predicate, not a property of the kernel family:
 *
 *   split_k <= 1  -> true.  Plain store, no atomics, one CTA per output tile.
 *   split_k >  1  -> false.  The epilogue adds atomically, so the summation
 *                    order is scheduler-dependent and f32/f16 addition is not
 *                    associative.  two_stage=true is NOT an exception: its
 *                    Stage 1 f32-atomic-adds into shared replica slabs, and
 *                    Stage 2's ordered fold over those slabs cannot un-reorder
 *                    sums that were already reordered inside one.
 *
 * So a deterministic wgrad is still available -- ask for split_k <= 1 -- but a
 * split-K wgrad, two-stage or not, is not one.  Hosts that need bit-exactness
 * should gate on this predicate rather than on two_stage. */
bool rocke_wgrad_conv_spec_is_deterministic(const rocke_implicit_gemm_conv_wgrad_spec_t* s);

/* Returns the workspace buffer size in bytes required for the two-stage
 * wgrad path.  Formula: groups * ws_replicas * wg_M * wg_N * 4 (always f32).
 * Returns 0 when two_stage=false or there is no split (split_k == 1, or the
 * unresolved auto sentinel -1); the size does not depend on the degree.
 * Analogous to rocke_streamk_gemm_workspace_bytes / rocke_moe_fused_workspace_bytes. */
size_t rocke_wgrad_conv_workspace_bytes(const rocke_implicit_gemm_conv_wgrad_spec_t* s);

/* spec.wg_K: output spatial positions (N * Ho * Wo [* Do]). */
int rocke_wgrad_conv_spec_wg_K(const rocke_implicit_gemm_conv_wgrad_spec_t* s);

/* spec.wg_K_padded(): wg_K rounded up to tile_k * split_k. */
int rocke_wgrad_conv_spec_wg_K_padded(const rocke_implicit_gemm_conv_wgrad_spec_t* s);

/* spec.kernel_name() -> NUL-terminated into out (capacity out_cap). */
rocke_status_t rocke_wgrad_conv_spec_kernel_name(const rocke_implicit_gemm_conv_wgrad_spec_t* s,
                                                 char* out,
                                                 size_t out_cap);

/* is_valid_wgrad_spec(spec, arch) -> (ok, reason).
 * arch NULL => "gfx950".  Returns false + reason string on reject. */
bool rocke_implicit_gemm_conv_wgrad_is_valid_spec(const rocke_implicit_gemm_conv_wgrad_spec_t* s,
                                                  const char* arch,
                                                  char* reason,
                                                  size_t reason_cap);

/* ============================================================ *
 * Descriptor builders   (Python lines 147-248)
 * ============================================================ *
 *
 *   make_dy_descriptor(p):       (k_wg, k_out=m_wg) -> NHWK offset.
 *   make_x_wgrad_descriptor(p):  (k_wg, n_wg) -> NHWC offset (== make_a_descriptor).
 *   make_dw_descriptor(p):       (m_wg, n_wg) -> KYXC offset.
 */
struct rocke_tensor_descriptor; /* fwd (full decl in helper transforms header) */

struct rocke_tensor_descriptor* rocke_wgrad_make_dy_descriptor(rocke_ir_builder_t* b,
                                                               const rocke_conv_problem_t* p,
                                                               const char* dtype);

struct rocke_tensor_descriptor* rocke_wgrad_make_x_descriptor(rocke_ir_builder_t* b,
                                                              const rocke_conv_problem_t* p,
                                                              const char* dtype);

struct rocke_tensor_descriptor* rocke_wgrad_make_dw_descriptor(rocke_ir_builder_t* b,
                                                               const rocke_conv_problem_t* p,
                                                               const char* dtype);

/* ============================================================ *
 * build_implicit_gemm_conv_wgrad
 * ============================================================ *
 *
 * Builds the IR for one implicit-GEMM backward-weight conv kernel.
 *
 * Convenience: rocke_build_implicit_gemm_conv_wgrad_new inits `b` from
 * spec.kernel_name() then builds. The caller owns `b` and frees it with
 * rocke_ir_builder_free().
 *
 * rocke_conv_implicit_gemm_wgrad_lower_to_llvm builds a stock-body kernel and
 * lowers it to .ll text in one shot; internally owns and frees its IRBuilder.
 */
rocke_kernel_def_t* rocke_build_implicit_gemm_conv_wgrad(
    rocke_ir_builder_t* b, const rocke_implicit_gemm_conv_wgrad_spec_t* spec, const char* arch);

rocke_kernel_def_t* rocke_build_implicit_gemm_conv_wgrad_new(
    rocke_ir_builder_t* b, const rocke_implicit_gemm_conv_wgrad_spec_t* spec, const char* arch);

rocke_status_t
    rocke_conv_implicit_gemm_wgrad_lower_to_llvm(const rocke_implicit_gemm_conv_wgrad_spec_t* spec,
                                                 const char* arch,
                                                 rocke_llvm_flavor_t flavor,
                                                 char** out_ll,
                                                 char* err,
                                                 size_t err_cap);

#ifdef __cplusplus
} /* extern "C" */
#endif

#endif /* ROCKE_INSTANCE_CONV_IMPLICIT_GEMM_WGRAD_H */
