// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wout_address0,
        wout_ce0,
        wout_we0,
        wout_d0,
        wout_q0,
        wout_address1,
        wout_ce1,
        wout_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] wout_address0;
output   wout_ce0;
output   wout_we0;
output  [31:0] wout_d0;
input  [31:0] wout_q0;
output  [5:0] wout_address1;
output   wout_ce1;
input  [31:0] wout_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln12_reg_370;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [6:0] i_reg_365;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [6:0] i_reg_365_pp0_iter1_reg;
wire   [0:0] icmp_ln12_fu_135_p2;
wire   [5:0] trunc_ln12_fu_141_p1;
reg   [5:0] trunc_ln12_reg_374;
reg   [31:0] wout_load_2_reg_390;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] wout_load_3_reg_395;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] add_ln16_2_fu_338_p2;
reg   [31:0] add_ln16_2_reg_410;
wire   [63:0] zext_ln16_fu_162_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln27_fu_151_p1;
wire   [63:0] zext_ln13_fu_183_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln37_fu_193_p1;
wire   [63:0] zext_ln12_fu_344_p1;
wire    ap_block_pp0_stage2;
reg   [6:0] i_1_fu_74;
wire   [6:0] add_ln12_fu_167_p2;
wire    ap_loop_init;
reg    wout_ce1_local;
reg   [5:0] wout_address1_local;
reg    wout_ce0_local;
reg   [5:0] wout_address0_local;
reg    wout_we0_local;
wire   [31:0] add_ln16_3_fu_352_p2;
wire   [5:0] add_ln13_1_fu_145_p2;
wire   [5:0] add_ln16_fu_156_p2;
wire   [5:0] add_ln13_fu_178_p2;
wire   [5:0] add_ln14_fu_188_p2;
wire   [28:0] shr3_fu_226_p4;
wire   [21:0] shr10_fu_268_p4;
wire   [18:0] trunc_ln38_fu_264_p1;
wire   [12:0] lshr_ln3_fu_254_p4;
wire   [16:0] trunc_ln37_fu_250_p1;
wire   [14:0] lshr_ln2_fu_240_p4;
wire   [17:0] trunc_ln28_fu_222_p1;
wire   [13:0] lshr_ln1_fu_212_p4;
wire   [31:0] zext_ln39_fu_278_p1;
wire   [31:0] or_ln16_1_fu_290_p3;
wire   [31:0] xor_ln16_fu_306_p2;
wire   [31:0] or_ln_fu_282_p3;
wire   [6:0] trunc_ln27_fu_208_p1;
wire   [24:0] lshr_ln_fu_198_p4;
wire   [31:0] or_ln16_3_fu_318_p3;
wire   [31:0] zext_ln29_fu_236_p1;
wire   [31:0] xor_ln16_2_fu_326_p2;
wire   [31:0] or_ln16_2_fu_298_p3;
wire   [31:0] xor_ln16_3_fu_332_p2;
wire   [31:0] xor_ln16_1_fu_312_p2;
wire   [31:0] add_ln16_1_fu_348_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_1_fu_74 = 7'd0;
#0 ap_done_reg = 1'b0;
end

wGenerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_1_fu_74 <= 7'd16;
    end else if (((icmp_ln12_fu_135_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_1_fu_74 <= add_ln12_fu_167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln16_2_reg_410 <= add_ln16_2_fu_338_p2;
        i_reg_365 <= i_1_fu_74;
        i_reg_365_pp0_iter1_reg <= i_reg_365;
        icmp_ln12_reg_370 <= icmp_ln12_fu_135_p2;
        trunc_ln12_reg_374 <= trunc_ln12_fu_141_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        wout_load_2_reg_390 <= wout_q1;
        wout_load_3_reg_395 <= wout_q0;
    end
end

always @ (*) begin
    if (((icmp_ln12_reg_370 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        wout_address0_local = zext_ln12_fu_344_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wout_address0_local = zext_ln37_fu_193_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wout_address0_local = zext_ln27_fu_151_p1;
    end else begin
        wout_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wout_address1_local = zext_ln13_fu_183_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wout_address1_local = zext_ln16_fu_162_p1;
    end else begin
        wout_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        wout_ce0_local = 1'b1;
    end else begin
        wout_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        wout_ce1_local = 1'b1;
    end else begin
        wout_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        wout_we0_local = 1'b1;
    end else begin
        wout_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln12_fu_167_p2 = (i_1_fu_74 + 7'd1);

assign add_ln13_1_fu_145_p2 = ($signed(trunc_ln12_fu_141_p1) + $signed(6'd48));

assign add_ln13_fu_178_p2 = ($signed(trunc_ln12_reg_374) + $signed(6'd49));

assign add_ln14_fu_188_p2 = ($signed(trunc_ln12_reg_374) + $signed(6'd62));

assign add_ln16_1_fu_348_p2 = (wout_load_2_reg_390 + wout_load_3_reg_395);

assign add_ln16_2_fu_338_p2 = (xor_ln16_3_fu_332_p2 + xor_ln16_1_fu_312_p2);

assign add_ln16_3_fu_352_p2 = (add_ln16_2_reg_410 + add_ln16_1_fu_348_p2);

assign add_ln16_fu_156_p2 = ($signed(trunc_ln12_fu_141_p1) + $signed(6'd57));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign icmp_ln12_fu_135_p2 = ((i_1_fu_74 == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_212_p4 = {{wout_q1[31:18]}};

assign lshr_ln2_fu_240_p4 = {{wout_q0[31:17]}};

assign lshr_ln3_fu_254_p4 = {{wout_q0[31:19]}};

assign lshr_ln_fu_198_p4 = {{wout_q1[31:7]}};

assign or_ln16_1_fu_290_p3 = {{trunc_ln37_fu_250_p1}, {lshr_ln2_fu_240_p4}};

assign or_ln16_2_fu_298_p3 = {{trunc_ln28_fu_222_p1}, {lshr_ln1_fu_212_p4}};

assign or_ln16_3_fu_318_p3 = {{trunc_ln27_fu_208_p1}, {lshr_ln_fu_198_p4}};

assign or_ln_fu_282_p3 = {{trunc_ln38_fu_264_p1}, {lshr_ln3_fu_254_p4}};

assign shr10_fu_268_p4 = {{wout_q0[31:10]}};

assign shr3_fu_226_p4 = {{wout_q1[31:3]}};

assign trunc_ln12_fu_141_p1 = i_1_fu_74[5:0];

assign trunc_ln27_fu_208_p1 = wout_q1[6:0];

assign trunc_ln28_fu_222_p1 = wout_q1[17:0];

assign trunc_ln37_fu_250_p1 = wout_q0[16:0];

assign trunc_ln38_fu_264_p1 = wout_q0[18:0];

assign wout_address0 = wout_address0_local;

assign wout_address1 = wout_address1_local;

assign wout_ce0 = wout_ce0_local;

assign wout_ce1 = wout_ce1_local;

assign wout_d0 = add_ln16_3_fu_352_p2;

assign wout_we0 = wout_we0_local;

assign xor_ln16_1_fu_312_p2 = (xor_ln16_fu_306_p2 ^ or_ln_fu_282_p3);

assign xor_ln16_2_fu_326_p2 = (zext_ln29_fu_236_p1 ^ or_ln16_3_fu_318_p3);

assign xor_ln16_3_fu_332_p2 = (xor_ln16_2_fu_326_p2 ^ or_ln16_2_fu_298_p3);

assign xor_ln16_fu_306_p2 = (zext_ln39_fu_278_p1 ^ or_ln16_1_fu_290_p3);

assign zext_ln12_fu_344_p1 = i_reg_365_pp0_iter1_reg;

assign zext_ln13_fu_183_p1 = add_ln13_fu_178_p2;

assign zext_ln16_fu_162_p1 = add_ln16_fu_156_p2;

assign zext_ln27_fu_151_p1 = add_ln13_1_fu_145_p2;

assign zext_ln29_fu_236_p1 = shr3_fu_226_p4;

assign zext_ln37_fu_193_p1 = add_ln14_fu_188_p2;

assign zext_ln39_fu_278_p1 = shr10_fu_268_p4;

endmodule //wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2
