set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {my_first_fpga.vho my_first_fpga_vhd.sdo}}
	{{"Fast Model"} {my_first_fpga_fast.vho my_first_fpga_vhd_fast.sdo}}
}
