# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:51 on May 17,2022
# vlog -reportprogress 300 ./adder10.sv 
# -- Compiling module adder10
# -- Compiling module adder10_testbench
# 
# Top level modules:
# 	adder10_testbench
# End time: 23:39:51 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work adder10_testbench 
# Start time: 23:39:51 on May 17,2022
# Loading sv_std.std
# Loading work.adder10_testbench
# Loading work.adder10
# Loading work.full_adder
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: there  Hostname: HEIBAI  ProcessID: 11688
#           Attempting to use alternate WLF file "./wlftzz2196".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzz2196
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:02 on May 17,2022
# vlog -reportprogress 300 ./counter_testbench.sv 
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:41:02 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:02 on May 17,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 23:41:03 on May 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:41:03 on May 17,2022, Elapsed time: 0:01:12
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 23:41:03 on May 17,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: there  Hostname: HEIBAI  ProcessID: 11688
#           Attempting to use alternate WLF file "./wlfth18jyd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth18jyd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter_testbench.sv(32)
#    Time: 1650 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter_testbench.sv line 32
add wave -position end  sim:/counter_testbench/clk
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/there/OneDrive - UW/CSE 369/lab7/counter_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:16 on May 17,2022
# vlog -reportprogress 300 ./counter_testbench.sv 
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:41:16 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:16 on May 17,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 23:41:16 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:41:18 on May 17,2022, Elapsed time: 0:00:15
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 23:41:18 on May 17,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: there  Hostname: HEIBAI  ProcessID: 11688
#           Attempting to use alternate WLF file "./wlftrvj7sb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrvj7sb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter_testbench.sv(32)
#    Time: 1650 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter_testbench.sv line 32
add wave -position end  sim:/counter_testbench/clk
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/there/OneDrive - UW/CSE 369/lab7/counter_testbench_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:45 on May 17,2022
# vlog -reportprogress 300 ./counter_testbench.sv 
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 23:41:45 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:45 on May 17,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 23:41:45 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:41:47 on May 17,2022, Elapsed time: 0:00:29
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 23:41:47 on May 17,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: there  Hostname: HEIBAI  ProcessID: 11688
#           Attempting to use alternate WLF file "./wlftih78b8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftih78b8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter_testbench.sv(32)
#    Time: 1650 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter_testbench.sv line 32
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:38 on May 17,2022
# vlog -reportprogress 300 ./lfsr_9_testbench.sv 
# -- Compiling module lfsr_9_testbench
# 
# Top level modules:
# 	lfsr_9_testbench
# End time: 23:42:38 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:38 on May 17,2022
# vlog -reportprogress 300 ./lfsr_9.sv 
# -- Compiling module lfsr_9
# 
# Top level modules:
# 	lfsr_9
# End time: 23:42:38 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:42:40 on May 17,2022, Elapsed time: 0:00:53
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work lfsr_9_testbench 
# Start time: 23:42:40 on May 17,2022
# Loading sv_std.std
# Loading work.lfsr_9_testbench
# Loading work.lfsr_9
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: there  Hostname: HEIBAI  ProcessID: 11688
#           Attempting to use alternate WLF file "./wlft9c5aie".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9c5aie
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./lfsr_9_testbench.sv(23)
#    Time: 51350 ps  Iteration: 1  Instance: /lfsr_9_testbench
# Break in Module lfsr_9_testbench at ./lfsr_9_testbench.sv line 23
add wave -position end  sim:/lfsr_9_testbench/clk
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/there/OneDrive - UW/CSE 369/lab7/lfsr_9_testbench_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:31 on May 17,2022
# vlog -reportprogress 300 ./lfsr_9_testbench.sv 
# -- Compiling module lfsr_9_testbench
# 
# Top level modules:
# 	lfsr_9_testbench
# End time: 23:43:31 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:31 on May 17,2022
# vlog -reportprogress 300 ./lfsr_9.sv 
# -- Compiling module lfsr_9
# 
# Top level modules:
# 	lfsr_9
# End time: 23:43:31 on May 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:43:33 on May 17,2022, Elapsed time: 0:00:53
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work lfsr_9_testbench 
# Start time: 23:43:33 on May 17,2022
# Loading sv_std.std
# Loading work.lfsr_9_testbench
# Loading work.lfsr_9
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: there  Hostname: HEIBAI  ProcessID: 11688
#           Attempting to use alternate WLF file "./wlftn7yi2i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn7yi2i
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./lfsr_9_testbench.sv(23)
#    Time: 51350 ps  Iteration: 1  Instance: /lfsr_9_testbench
# Break in Module lfsr_9_testbench at ./lfsr_9_testbench.sv line 23
# End time: 23:52:06 on May 17,2022, Elapsed time: 0:08:33
# Errors: 0, Warnings: 2
