From 3cdf66da5b36c93e543642f5b0681b30cd7d88ea Mon Sep 17 00:00:00 2001
From: Ganesh Biradar <gbiradar@intrinsyc.com>
Date: Fri, 11 Jan 2019 18:56:10 +0530
Subject: [PATCH 322/334] [8278] arm64: dts: qcom: Add DSI1 node for MSM8996

Change-Id: Ia99b813a4836dd34e9457f0d20c320108844eb99
(cherry picked from commit e32a68138fee5ef9e87248f6c8f3253d36ed0376)
---
 arch/arm64/boot/dts/qcom/msm8996.dtsi | 87 +++++++++++++++++++++++++++
 1 file changed, 87 insertions(+)

diff --git a/arch/arm64/boot/dts/qcom/msm8996.dtsi b/arch/arm64/boot/dts/qcom/msm8996.dtsi
index 994be4cd5af5..1082886b8d1f 100644
--- a/arch/arm64/boot/dts/qcom/msm8996.dtsi
+++ b/arch/arm64/boot/dts/qcom/msm8996.dtsi
@@ -1766,6 +1766,13 @@
 
 					port@0 {
 						reg = <0>;
+						mdp5_intf1_out: endpoint {
+							remote-endpoint = <&dsi0_in>;
+						};
+					};
+
+					port@1 {
+						reg = <2>;
 						mdp5_intf3_out: endpoint {
 							remote-endpoint = <&hdmi_in>;
 						};
@@ -1773,6 +1780,86 @@
 				};
 			};
 
+			dsi0: dsi@994000 {
+				compatible = "qcom,mdss-dsi-ctrl";
+				reg = <0x994000 0x400>;
+				reg-names = "dsi_ctrl";
+
+				interrupt-parent = <&mdss>;
+				interrupts = <4 0>;
+
+				clocks = <&mmcc MDSS_MDP_CLK>,
+					 <&mmcc MMSS_MMAGIC_AHB_CLK>,
+					 <&mmcc MDSS_AHB_CLK>,
+					 <&mmcc MDSS_AXI_CLK>,
+					 <&mmcc MMSS_MISC_AHB_CLK>,
+					 <&mmcc MDSS_BYTE0_CLK>,
+					 <&mmcc MDSS_PCLK0_CLK>,
+					 <&mmcc MDSS_ESC0_CLK>;
+
+				clock-names = "mdp_core_clk",
+					      "mmagic_iface_clk",
+					      "iface_clk",
+					      "bus_clk",
+					      "core_mmss_clk",
+					      "byte_clk",
+					      "pixel_clk",
+					      "core_clk";
+
+				assigned-clocks = <&mmcc BYTE0_CLK_SRC>,
+						  <&mmcc PCLK0_CLK_SRC>;
+				assigned-clock-parents = <&dsi0_phy 0>,
+							 <&dsi0_phy 1>;
+
+				phys = <&dsi0_phy>;
+				phy-names = "dsi-phy";
+
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				vddio-supply = <&pm8994_l14>;
+				vdda-supply = <&pm8994_l19>;
+				vcca-supply = <&pm8994_l22>;
+
+				status = "okay";
+				ports {
+					#address-cells = <1>;
+					#size-cells = <0>;
+
+					port@0 {
+						reg = <0>;
+						dsi0_in: endpoint {
+							remote-endpoint = <&mdp5_intf1_out>;
+						};
+					};
+
+					port@1 {
+						reg = <1>;
+						dsi0_out: endpoint {
+						};
+					};
+				};
+			};
+
+			dsi0_phy: dsi-phy@994400 {
+				compatible = "qcom,dsi-phy-14nm";
+				reg = <0x994400 0x7c>,
+				      <0x994500 0x280>,
+				      <0x994800 0x100>;
+				reg-names = "dsi_phy",
+					    "dsi_phy_lane",
+					    "dsi_pll";
+
+				#clock-cells = <1>;
+
+				clocks = <&mmcc MMSS_MMAGIC_AHB_CLK>,
+					 <&mmcc MDSS_AHB_CLK>;
+				clock-names = "mmagic_iface_clk",
+					      "iface_clk";
+			/*	vddio-supply = <&pm8994_l14>;*/
+				status = "okay";
+			};
+
 			hdmi: hdmi-tx@9a0000 {
 				compatible = "qcom,hdmi-tx-8996";
 				reg =	<0x009a0000 0x50c>,
-- 
2.24.1

