//  ----------------------------------------------------------------------
//  File Name   : GenCFold/gpt_reg_venusa.h
//  Description : C header file generated by Python script.
//  Author      : dlchang
//  Script Ver  : LS.AUTO_REG.2024.12.12
//  SVN Revision: Can't find <<VenusA_SoC_Memory_Mapping.xlsx>> SVN detail info,pls chk£¡£¡
//  Create Time : 2025-04-18 09:52:08
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __GPT_REGFILE_H__
#define __GPT_REGFILE_H__

#include <stdint.h>

#define GPT_ID_OFFSET                               0x000
#define GPT_ID_MAJOR_Pos                            4
#define GPT_ID_MAJOR_Msk                            0xf0
#define GPT_ID_MINOR_Pos                            0
#define GPT_ID_MINOR_Msk                            0xf

#define GPT_CH0_CLK_CTRL_OFFSET                     0x004
#define GPT_CH0_CLK_CTRL_CH0_CLK_DIV_LD_Pos         24
#define GPT_CH0_CLK_CTRL_CH0_CLK_DIV_LD_Msk         0x1000000
#define GPT_CH0_CLK_CTRL_CH0_CLK_PREDIV_LD_Pos      23
#define GPT_CH0_CLK_CTRL_CH0_CLK_PREDIV_LD_Msk      0x800000
#define GPT_CH0_CLK_CTRL_CH0_CLK_INVERT_Pos         22
#define GPT_CH0_CLK_CTRL_CH0_CLK_INVERT_Msk         0x400000
#define GPT_CH0_CLK_CTRL_CH0_CLK_GATE_Pos           21
#define GPT_CH0_CLK_CTRL_CH0_CLK_GATE_Msk           0x200000
#define GPT_CH0_CLK_CTRL_CH0_CLK_SEL_Pos            19
#define GPT_CH0_CLK_CTRL_CH0_CLK_SEL_Msk            0x180000
#define GPT_CH0_CLK_CTRL_CH0_CLK_DIV_Pos            16
#define GPT_CH0_CLK_CTRL_CH0_CLK_DIV_Msk            0x70000
#define GPT_CH0_CLK_CTRL_CH0_CLK_PREDIV_Pos         0
#define GPT_CH0_CLK_CTRL_CH0_CLK_PREDIV_Msk         0xffff

#define GPT_CH1_CLK_CTRL_OFFSET                     0x008
#define GPT_CH1_CLK_CTRL_CH1_CLK_DIV_LD_Pos         24
#define GPT_CH1_CLK_CTRL_CH1_CLK_DIV_LD_Msk         0x1000000
#define GPT_CH1_CLK_CTRL_CH1_CLK_PREDIV_LD_Pos      23
#define GPT_CH1_CLK_CTRL_CH1_CLK_PREDIV_LD_Msk      0x800000
#define GPT_CH1_CLK_CTRL_CH1_CLK_INVERT_Pos         22
#define GPT_CH1_CLK_CTRL_CH1_CLK_INVERT_Msk         0x400000
#define GPT_CH1_CLK_CTRL_CH1_CLK_GATE_Pos           21
#define GPT_CH1_CLK_CTRL_CH1_CLK_GATE_Msk           0x200000
#define GPT_CH1_CLK_CTRL_CH1_CLK_SEL_Pos            19
#define GPT_CH1_CLK_CTRL_CH1_CLK_SEL_Msk            0x180000
#define GPT_CH1_CLK_CTRL_CH1_CLK_DIV_Pos            16
#define GPT_CH1_CLK_CTRL_CH1_CLK_DIV_Msk            0x70000
#define GPT_CH1_CLK_CTRL_CH1_CLK_PREDIV_Pos         0
#define GPT_CH1_CLK_CTRL_CH1_CLK_PREDIV_Msk         0xffff

#define GPT_CH0_CTRL_OFFSET                         0x00C
#define GPT_CH0_CTRL_CH0_PWM_OUT_EN_Pos             24
#define GPT_CH0_CTRL_CH0_PWM_OUT_EN_Msk             0xf000000
#define GPT_CH0_CTRL_CH0_PWM_POLARITY_Pos           20
#define GPT_CH0_CTRL_CH0_PWM_POLARITY_Msk           0xf00000
#define GPT_CH0_CTRL_CH0_PWM_POLARITY_INIT_Pos      16
#define GPT_CH0_CTRL_CH0_PWM_POLARITY_INIT_Msk      0xf0000
#define GPT_CH0_CTRL_CH0_START_Pos                  15
#define GPT_CH0_CTRL_CH0_START_Msk                  0x8000
#define GPT_CH0_CTRL_CH0_STOP_Pos                   14
#define GPT_CH0_CTRL_CH0_STOP_Msk                   0x4000
#define GPT_CH0_CTRL_CH0_CLK_CNT_GATE_Pos           13
#define GPT_CH0_CTRL_CH0_CLK_CNT_GATE_Msk           0x2000
#define GPT_CH0_CTRL_CH0_CH_MODE_Pos                3
#define GPT_CH0_CTRL_CH0_CH_MODE_Msk                0x38
#define GPT_CH0_CTRL_CH0_OPERATION_Pos              0
#define GPT_CH0_CTRL_CH0_OPERATION_Msk              0x7

#define GPT_CH1_CTRL_OFFSET                         0x010
#define GPT_CH1_CTRL_CH1_PWM_OUT_EN_Pos             24
#define GPT_CH1_CTRL_CH1_PWM_OUT_EN_Msk             0xf000000
#define GPT_CH1_CTRL_CH1_PWM_POLARITY_Pos           20
#define GPT_CH1_CTRL_CH1_PWM_POLARITY_Msk           0xf00000
#define GPT_CH1_CTRL_CH1_PWM_POLARITY_INIT_Pos      16
#define GPT_CH1_CTRL_CH1_PWM_POLARITY_INIT_Msk      0xf0000
#define GPT_CH1_CTRL_CH1_START_Pos                  15
#define GPT_CH1_CTRL_CH1_START_Msk                  0x8000
#define GPT_CH1_CTRL_CH1_STOP_Pos                   14
#define GPT_CH1_CTRL_CH1_STOP_Msk                   0x4000
#define GPT_CH1_CTRL_CH1_CLK_CNT_GATE_Pos           13
#define GPT_CH1_CTRL_CH1_CLK_CNT_GATE_Msk           0x2000
#define GPT_CH1_CTRL_CH1_CH_MODE_Pos                3
#define GPT_CH1_CTRL_CH1_CH_MODE_Msk                0x38
#define GPT_CH1_CTRL_CH1_OPERATION_Pos              0
#define GPT_CH1_CTRL_CH1_OPERATION_Msk              0x7

#define GPT_CH0_RELOAD_OFFSET                       0x014
#define GPT_CH0_RELOAD_CH0_COUNTER_VALUE_Pos        16
#define GPT_CH0_RELOAD_CH0_COUNTER_VALUE_Msk        0xffff0000
#define GPT_CH0_RELOAD_CH0_RELOAD_UP_CFG_Pos        0
#define GPT_CH0_RELOAD_CH0_RELOAD_UP_CFG_Msk        0xffff

#define GPT_CH1_RELOAD_OFFSET                       0x018
#define GPT_CH1_RELOAD_CH1_COUNTER_VALUE_Pos        16
#define GPT_CH1_RELOAD_CH1_COUNTER_VALUE_Msk        0xffff0000
#define GPT_CH1_RELOAD_CH1_RELOAD_UP_CFG_Pos        0
#define GPT_CH1_RELOAD_CH1_RELOAD_UP_CFG_Msk        0xffff

#define GPT_CH_CNT_CTRL_OFFSET                      0x01C
#define GPT_CH_CNT_CTRL_SYN_CH_EN_Pos               28
#define GPT_CH_CNT_CTRL_SYN_CH_EN_Msk               0x30000000
#define GPT_CH_CNT_CTRL_TIMER1_PWM_EN_Pos           26
#define GPT_CH_CNT_CTRL_TIMER1_PWM_EN_Msk           0xc000000
#define GPT_CH_CNT_CTRL_TIMER0_EN_Pos               24
#define GPT_CH_CNT_CTRL_TIMER0_EN_Msk               0x3000000
#define GPT_CH_CNT_CTRL_CH_NUM_Pos                  22
#define GPT_CH_CNT_CTRL_CH_NUM_Msk                  0xc00000
#define GPT_CH_CNT_CTRL_CH1_TIMER1_RUN_MODE_Pos     20
#define GPT_CH_CNT_CTRL_CH1_TIMER1_RUN_MODE_Msk     0x300000
#define GPT_CH_CNT_CTRL_CH1_TIMER0_RUN_MODE_Pos     18
#define GPT_CH_CNT_CTRL_CH1_TIMER0_RUN_MODE_Msk     0xc0000
#define GPT_CH_CNT_CTRL_CH0_TIMER1_RUN_MODE_Pos     16
#define GPT_CH_CNT_CTRL_CH0_TIMER1_RUN_MODE_Msk     0x30000
#define GPT_CH_CNT_CTRL_CH0_TIMER0_RUN_MODE_Pos     14
#define GPT_CH_CNT_CTRL_CH0_TIMER0_RUN_MODE_Msk     0xc000
#define GPT_CH_CNT_CTRL_CH1_TIMER1_CNT_MODE_Pos     12
#define GPT_CH_CNT_CTRL_CH1_TIMER1_CNT_MODE_Msk     0x3000
#define GPT_CH_CNT_CTRL_CH1_TIMER0_CNT_MODE_Pos     10
#define GPT_CH_CNT_CTRL_CH1_TIMER0_CNT_MODE_Msk     0xc00
#define GPT_CH_CNT_CTRL_CH0_TIMER1_CNT_MODE_Pos     8
#define GPT_CH_CNT_CTRL_CH0_TIMER1_CNT_MODE_Msk     0x300
#define GPT_CH_CNT_CTRL_CH0_TIMER0_CNT_MODE_Pos     6
#define GPT_CH_CNT_CTRL_CH0_TIMER0_CNT_MODE_Msk     0xc0
#define GPT_CH_CNT_CTRL_CNT_RESET_Pos               4
#define GPT_CH_CNT_CTRL_CNT_RESET_Msk               0x30
#define GPT_CH_CNT_CTRL_CNT_STOP_Pos                2
#define GPT_CH_CNT_CTRL_CNT_STOP_Msk                0xc
#define GPT_CH_CNT_CTRL_CNT_START_Pos               0
#define GPT_CH_CNT_CTRL_CNT_START_Msk               0x3

#define GPT_CH_MATCH_0_OFFSET                       0x020
#define GPT_CH_MATCH_0_CH1_MATCH_0_Pos              16
#define GPT_CH_MATCH_0_CH1_MATCH_0_Msk              0xffff0000
#define GPT_CH_MATCH_0_CH0_MATCH_0_Pos              0
#define GPT_CH_MATCH_0_CH0_MATCH_0_Msk              0xffff

#define GPT_CH0_PWM_CFG0_OFFSET                     0x024
#define GPT_CH0_PWM_CFG0_CH0_PWM1_DUTY_HIGH_Pos     16
#define GPT_CH0_PWM_CFG0_CH0_PWM1_DUTY_HIGH_Msk     0xffff0000
#define GPT_CH0_PWM_CFG0_CH0_PWM0_DUTY_HIGH_Pos     0
#define GPT_CH0_PWM_CFG0_CH0_PWM0_DUTY_HIGH_Msk     0xffff

#define GPT_CH0_PWM_CFG1_OFFSET                     0x028
#define GPT_CH0_PWM_CFG1_CH0_PWM3_DUTY_HIGH_Pos     16
#define GPT_CH0_PWM_CFG1_CH0_PWM3_DUTY_HIGH_Msk     0xffff0000
#define GPT_CH0_PWM_CFG1_CH0_PWM2_DUTY_HIGH_Pos     0
#define GPT_CH0_PWM_CFG1_CH0_PWM2_DUTY_HIGH_Msk     0xffff

#define GPT_CH0_PWM_CFG2_OFFSET                     0x02C
#define GPT_CH0_PWM_CFG2_CH0_PWM_START_DLY_TIME_Pos    1
#define GPT_CH0_PWM_CFG2_CH0_PWM_START_DLY_TIME_Msk    0x1fffe
#define GPT_CH0_PWM_CFG2_CH0_PWM_START_DLY_EN_Pos    0
#define GPT_CH0_PWM_CFG2_CH0_PWM_START_DLY_EN_Msk    0x1

#define GPT_CH0_PWM_CFG3_OFFSET                     0x030
#define GPT_CH0_PWM_CFG3_CH0_PWM1_PH_DLY_Pos        16
#define GPT_CH0_PWM_CFG3_CH0_PWM1_PH_DLY_Msk        0xffff0000
#define GPT_CH0_PWM_CFG3_CH0_PWM0_PH_DLY_Pos        0
#define GPT_CH0_PWM_CFG3_CH0_PWM0_PH_DLY_Msk        0xffff

#define GPT_CH0_PWM_CFG4_OFFSET                     0x034
#define GPT_CH0_PWM_CFG4_CH0_PWM3_PH_DLY_Pos        16
#define GPT_CH0_PWM_CFG4_CH0_PWM3_PH_DLY_Msk        0xffff0000
#define GPT_CH0_PWM_CFG4_CH0_PWM2_PH_DLY_Pos        0
#define GPT_CH0_PWM_CFG4_CH0_PWM2_PH_DLY_Msk        0xffff

#define GPT_CH1_PWM_CFG0_OFFSET                     0x040
#define GPT_CH1_PWM_CFG0_CH1_PWM1_DUTY_HIGH_Pos     16
#define GPT_CH1_PWM_CFG0_CH1_PWM1_DUTY_HIGH_Msk     0xffff0000
#define GPT_CH1_PWM_CFG0_CH1_PWM0_DUTY_HIGH_Pos     0
#define GPT_CH1_PWM_CFG0_CH1_PWM0_DUTY_HIGH_Msk     0xffff

#define GPT_CH1_PWM_CFG1_OFFSET                     0x044
#define GPT_CH1_PWM_CFG1_CH1_PWM3_DUTY_HIGH_Pos     16
#define GPT_CH1_PWM_CFG1_CH1_PWM3_DUTY_HIGH_Msk     0xffff0000
#define GPT_CH1_PWM_CFG1_CH1_PWM2_DUTY_HIGH_Pos     0
#define GPT_CH1_PWM_CFG1_CH1_PWM2_DUTY_HIGH_Msk     0xffff

#define GPT_CH1_PWM_CFG2_OFFSET                     0x048
#define GPT_CH1_PWM_CFG2_CH1_PWM_START_DLY_TIME_Pos    1
#define GPT_CH1_PWM_CFG2_CH1_PWM_START_DLY_TIME_Msk    0x1fffe
#define GPT_CH1_PWM_CFG2_CH1_PWM_START_DLY_EN_Pos    0
#define GPT_CH1_PWM_CFG2_CH1_PWM_START_DLY_EN_Msk    0x1

#define GPT_CH1_PWM_CFG3_OFFSET                     0x04C
#define GPT_CH1_PWM_CFG3_CH1_PWM1_PH_DLY_Pos        16
#define GPT_CH1_PWM_CFG3_CH1_PWM1_PH_DLY_Msk        0xffff0000
#define GPT_CH1_PWM_CFG3_CH1_PWM0_PH_DLY_Pos        0
#define GPT_CH1_PWM_CFG3_CH1_PWM0_PH_DLY_Msk        0xffff

#define GPT_CH1_PWM_CFG4_OFFSET                     0x050
#define GPT_CH1_PWM_CFG4_CH1_PWM3_PH_DLY_Pos        16
#define GPT_CH1_PWM_CFG4_CH1_PWM3_PH_DLY_Msk        0xffff0000
#define GPT_CH1_PWM_CFG4_CH1_PWM2_PH_DLY_Pos        0
#define GPT_CH1_PWM_CFG4_CH1_PWM2_PH_DLY_Msk        0xffff

#define GPT_DEBUG_SEL_OFFSET                        0x060
#define GPT_DEBUG_SEL_CH1_DEBUG_SEL_Pos             3
#define GPT_DEBUG_SEL_CH1_DEBUG_SEL_Msk             0x18
#define GPT_DEBUG_SEL_CH0_DEBUG_SEL_Pos             1
#define GPT_DEBUG_SEL_CH0_DEBUG_SEL_Msk             0x6
#define GPT_DEBUG_SEL_DEBUG_SEL_CH_Pos              0
#define GPT_DEBUG_SEL_DEBUG_SEL_CH_Msk              0x1

#define GPT_IMR_ISR_GPT_OFFSET                      0x080
#define GPT_IMR_ISR_GPT_PWM_CYCLE_INT_ISR_Pos       29
#define GPT_IMR_ISR_GPT_PWM_CYCLE_INT_ISR_Msk       0x60000000
#define GPT_IMR_ISR_GPT_PWM_REPEAT_INT_ISR_Pos      27
#define GPT_IMR_ISR_GPT_PWM_REPEAT_INT_ISR_Msk      0x18000000
#define GPT_IMR_ISR_GPT_TIMER1_INT_ISR_Pos          24
#define GPT_IMR_ISR_GPT_TIMER1_INT_ISR_Msk          0x3000000
#define GPT_IMR_ISR_GPT_TIMER0_INT_ISR_Pos          22
#define GPT_IMR_ISR_GPT_TIMER0_INT_ISR_Msk          0xc00000
#define GPT_IMR_ISR_GPT_PWM_TH_INT_ISR_Pos          20
#define GPT_IMR_ISR_GPT_PWM_TH_INT_ISR_Msk          0x300000
#define GPT_IMR_ISR_GPT_PWM_CYCLE_INT_MASK_Pos      13
#define GPT_IMR_ISR_GPT_PWM_CYCLE_INT_MASK_Msk      0x6000
#define GPT_IMR_ISR_GPT_PWM_REPEAT_INT_MASK_Pos     11
#define GPT_IMR_ISR_GPT_PWM_REPEAT_INT_MASK_Msk     0x1800
#define GPT_IMR_ISR_GPT_TIMER1_INT_MASK_Pos         8
#define GPT_IMR_ISR_GPT_TIMER1_INT_MASK_Msk         0x300
#define GPT_IMR_ISR_GPT_TIMER0_INT_MASK_Pos         6
#define GPT_IMR_ISR_GPT_TIMER0_INT_MASK_Msk         0xc0
#define GPT_IMR_ISR_GPT_PWM_TH_INT_MASK_Pos         4
#define GPT_IMR_ISR_GPT_PWM_TH_INT_MASK_Msk         0x30

#define GPT_IRSR_ICR_GPT_OFFSET                     0x084
#define GPT_IRSR_ICR_GPT_PWM_CYCLE_INT_CLR_Pos      29
#define GPT_IRSR_ICR_GPT_PWM_CYCLE_INT_CLR_Msk      0x60000000
#define GPT_IRSR_ICR_GPT_PWM_REPEAT_INT_CLR_Pos     27
#define GPT_IRSR_ICR_GPT_PWM_REPEAT_INT_CLR_Msk     0x18000000
#define GPT_IRSR_ICR_GPT_TIMER1_INT_CLR_Pos         24
#define GPT_IRSR_ICR_GPT_TIMER1_INT_CLR_Msk         0x3000000
#define GPT_IRSR_ICR_GPT_TIMER0_INT_CLR_Pos         22
#define GPT_IRSR_ICR_GPT_TIMER0_INT_CLR_Msk         0xc00000
#define GPT_IRSR_ICR_GPT_PWM_TH_INT_CLR_Pos         20
#define GPT_IRSR_ICR_GPT_PWM_TH_INT_CLR_Msk         0x300000
#define GPT_IRSR_ICR_GPT_PWM_CYCLE_INT_IRSR_Pos     13
#define GPT_IRSR_ICR_GPT_PWM_CYCLE_INT_IRSR_Msk     0x6000
#define GPT_IRSR_ICR_GPT_PWM_REPEAT_INT_IRSR_Pos    11
#define GPT_IRSR_ICR_GPT_PWM_REPEAT_INT_IRSR_Msk    0x1800
#define GPT_IRSR_ICR_GPT_TIMER1_INT_IRSR_Pos        8
#define GPT_IRSR_ICR_GPT_TIMER1_INT_IRSR_Msk        0x300
#define GPT_IRSR_ICR_GPT_TIMER0_INT_IRSR_Pos        6
#define GPT_IRSR_ICR_GPT_TIMER0_INT_IRSR_Msk        0xc0
#define GPT_IRSR_ICR_GPT_PWM_TH_INT_IRSR_Pos        4
#define GPT_IRSR_ICR_GPT_PWM_TH_INT_IRSR_Msk        0x30

#define GPT_PWM_REPEAT_OFFSET                       0x090
#define GPT_PWM_REPEAT_CH1_PWM_REPEAT_Pos           16
#define GPT_PWM_REPEAT_CH1_PWM_REPEAT_Msk           0xffff0000
#define GPT_PWM_REPEAT_CH0_PWM_REPEAT_Pos           0
#define GPT_PWM_REPEAT_CH0_PWM_REPEAT_Msk           0xffff

#define GPT_PWM_TH_OFFSET                           0x094
#define GPT_PWM_TH_CH1_PWM_TH_Pos                   16
#define GPT_PWM_TH_CH1_PWM_TH_Msk                   0xffff0000
#define GPT_PWM_TH_CH0_PWM_TH_Pos                   0
#define GPT_PWM_TH_CH0_PWM_TH_Msk                   0xffff

#define GPT_SHADOW_LOAD_OFFSET                      0x0A0
#define GPT_SHADOW_LOAD_SHADOW_LOAD_IMME_Pos        2
#define GPT_SHADOW_LOAD_SHADOW_LOAD_IMME_Msk        0xc
#define GPT_SHADOW_LOAD_SHADOW_LOAD_ACTIVE_Pos      0
#define GPT_SHADOW_LOAD_SHADOW_LOAD_ACTIVE_Msk      0x3

struct GPT_REG_ID_BITS
{
    volatile uint32_t MINOR                         : 4; // bit 0~3
    volatile uint32_t MAJOR                         : 4; // bit 4~7
    volatile uint32_t RESV_8_31                     : 24; // bit 8~31
};

union GPT_REG_ID {
    volatile uint32_t                               all;
    struct GPT_REG_ID_BITS                          bit;
};

struct GPT_REG_CH0_CLK_CTRL_BITS
{
    volatile uint32_t CH0_CLK_PREDIV                : 16; // bit 0~15
    volatile uint32_t CH0_CLK_DIV                   : 3; // bit 16~18
    volatile uint32_t CH0_CLK_SEL                   : 2; // bit 19~20
    volatile uint32_t CH0_CLK_GATE                  : 1; // bit 21~21
    volatile uint32_t CH0_CLK_INVERT                : 1; // bit 22~22
    volatile uint32_t CH0_CLK_PREDIV_LD             : 1; // bit 23~23
    volatile uint32_t CH0_CLK_DIV_LD                : 1; // bit 24~24
    volatile uint32_t RESV_25_31                    : 7; // bit 25~31
};

union GPT_REG_CH0_CLK_CTRL {
    volatile uint32_t                               all;
    struct GPT_REG_CH0_CLK_CTRL_BITS                bit;
};

struct GPT_REG_CH1_CLK_CTRL_BITS
{
    volatile uint32_t CH1_CLK_PREDIV                : 16; // bit 0~15
    volatile uint32_t CH1_CLK_DIV                   : 3; // bit 16~18
    volatile uint32_t CH1_CLK_SEL                   : 2; // bit 19~20
    volatile uint32_t CH1_CLK_GATE                  : 1; // bit 21~21
    volatile uint32_t CH1_CLK_INVERT                : 1; // bit 22~22
    volatile uint32_t CH1_CLK_PREDIV_LD             : 1; // bit 23~23
    volatile uint32_t CH1_CLK_DIV_LD                : 1; // bit 24~24
    volatile uint32_t RESV_25_31                    : 7; // bit 25~31
};

union GPT_REG_CH1_CLK_CTRL {
    volatile uint32_t                               all;
    struct GPT_REG_CH1_CLK_CTRL_BITS                bit;
};

struct GPT_REG_CH0_CTRL_BITS
{
    volatile uint32_t CH0_OPERATION                 : 3; // bit 0~2
    volatile uint32_t CH0_CH_MODE                   : 3; // bit 3~5
    volatile uint32_t RESV_6_12                     : 7; // bit 6~12
    volatile uint32_t CH0_CLK_CNT_GATE              : 1; // bit 13~13
    volatile uint32_t CH0_STOP                      : 1; // bit 14~14
    volatile uint32_t CH0_START                     : 1; // bit 15~15
    volatile uint32_t CH0_PWM_POLARITY_INIT         : 4; // bit 16~19
    volatile uint32_t CH0_PWM_POLARITY              : 4; // bit 20~23
    volatile uint32_t CH0_PWM_OUT_EN                : 4; // bit 24~27
    volatile uint32_t RESV_28_31                    : 4; // bit 28~31
};

union GPT_REG_CH0_CTRL {
    volatile uint32_t                               all;
    struct GPT_REG_CH0_CTRL_BITS                    bit;
};

struct GPT_REG_CH1_CTRL_BITS
{
    volatile uint32_t CH1_OPERATION                 : 3; // bit 0~2
    volatile uint32_t CH1_CH_MODE                   : 3; // bit 3~5
    volatile uint32_t RESV_6_12                     : 7; // bit 6~12
    volatile uint32_t CH1_CLK_CNT_GATE              : 1; // bit 13~13
    volatile uint32_t CH1_STOP                      : 1; // bit 14~14
    volatile uint32_t CH1_START                     : 1; // bit 15~15
    volatile uint32_t CH1_PWM_POLARITY_INIT         : 4; // bit 16~19
    volatile uint32_t CH1_PWM_POLARITY              : 4; // bit 20~23
    volatile uint32_t CH1_PWM_OUT_EN                : 4; // bit 24~27
    volatile uint32_t RESV_28_31                    : 4; // bit 28~31
};

union GPT_REG_CH1_CTRL {
    volatile uint32_t                               all;
    struct GPT_REG_CH1_CTRL_BITS                    bit;
};

struct GPT_REG_CH0_RELOAD_BITS
{
    volatile uint32_t CH0_RELOAD_UP_CFG             : 16; // bit 0~15
    volatile uint32_t CH0_COUNTER_VALUE             : 16; // bit 16~31
};

union GPT_REG_CH0_RELOAD {
    volatile uint32_t                               all;
    struct GPT_REG_CH0_RELOAD_BITS                  bit;
};

struct GPT_REG_CH1_RELOAD_BITS
{
    volatile uint32_t CH1_RELOAD_UP_CFG             : 16; // bit 0~15
    volatile uint32_t CH1_COUNTER_VALUE             : 16; // bit 16~31
};

union GPT_REG_CH1_RELOAD {
    volatile uint32_t                               all;
    struct GPT_REG_CH1_RELOAD_BITS                  bit;
};

struct GPT_REG_CH_CNT_CTRL_BITS
{
    volatile uint32_t CNT_START                     : 2; // bit 0~1
    volatile uint32_t CNT_STOP                      : 2; // bit 2~3
    volatile uint32_t CNT_RESET                     : 2; // bit 4~5
    volatile uint32_t CH0_TIMER0_CNT_MODE           : 2; // bit 6~7
    volatile uint32_t CH0_TIMER1_CNT_MODE           : 2; // bit 8~9
    volatile uint32_t CH1_TIMER0_CNT_MODE           : 2; // bit 10~11
    volatile uint32_t CH1_TIMER1_CNT_MODE           : 2; // bit 12~13
    volatile uint32_t CH0_TIMER0_RUN_MODE           : 2; // bit 14~15
    volatile uint32_t CH0_TIMER1_RUN_MODE           : 2; // bit 16~17
    volatile uint32_t CH1_TIMER0_RUN_MODE           : 2; // bit 18~19
    volatile uint32_t CH1_TIMER1_RUN_MODE           : 2; // bit 20~21
    volatile uint32_t CH_NUM                        : 2; // bit 22~23
    volatile uint32_t TIMER0_EN                     : 2; // bit 24~25
    volatile uint32_t TIMER1_PWM_EN                 : 2; // bit 26~27
    volatile uint32_t SYN_CH_EN                     : 2; // bit 28~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union GPT_REG_CH_CNT_CTRL {
    volatile uint32_t                               all;
    struct GPT_REG_CH_CNT_CTRL_BITS                 bit;
};

struct GPT_REG_CH_MATCH_0_BITS
{
    volatile uint32_t CH0_MATCH_0                   : 16; // bit 0~15
    volatile uint32_t CH1_MATCH_0                   : 16; // bit 16~31
};

union GPT_REG_CH_MATCH_0 {
    volatile uint32_t                               all;
    struct GPT_REG_CH_MATCH_0_BITS                  bit;
};

struct GPT_REG_CH0_PWM_CFG0_BITS
{
    volatile uint32_t CH0_PWM0_DUTY_HIGH            : 16; // bit 0~15
    volatile uint32_t CH0_PWM1_DUTY_HIGH            : 16; // bit 16~31
};

union GPT_REG_CH0_PWM_CFG0 {
    volatile uint32_t                               all;
    struct GPT_REG_CH0_PWM_CFG0_BITS                bit;
};

struct GPT_REG_CH0_PWM_CFG1_BITS
{
    volatile uint32_t CH0_PWM2_DUTY_HIGH            : 16; // bit 0~15
    volatile uint32_t CH0_PWM3_DUTY_HIGH            : 16; // bit 16~31
};

union GPT_REG_CH0_PWM_CFG1 {
    volatile uint32_t                               all;
    struct GPT_REG_CH0_PWM_CFG1_BITS                bit;
};

struct GPT_REG_CH0_PWM_CFG2_BITS
{
    volatile uint32_t CH0_PWM_START_DLY_EN          : 1; // bit 0~0
    volatile uint32_t CH0_PWM_START_DLY_TIME        : 16; // bit 1~16
    volatile uint32_t RESV_17_31                    : 15; // bit 17~31
};

union GPT_REG_CH0_PWM_CFG2 {
    volatile uint32_t                               all;
    struct GPT_REG_CH0_PWM_CFG2_BITS                bit;
};

struct GPT_REG_CH0_PWM_CFG3_BITS
{
    volatile uint32_t CH0_PWM0_PH_DLY               : 16; // bit 0~15
    volatile uint32_t CH0_PWM1_PH_DLY               : 16; // bit 16~31
};

union GPT_REG_CH0_PWM_CFG3 {
    volatile uint32_t                               all;
    struct GPT_REG_CH0_PWM_CFG3_BITS                bit;
};

struct GPT_REG_CH0_PWM_CFG4_BITS
{
    volatile uint32_t CH0_PWM2_PH_DLY               : 16; // bit 0~15
    volatile uint32_t CH0_PWM3_PH_DLY               : 16; // bit 16~31
};

union GPT_REG_CH0_PWM_CFG4 {
    volatile uint32_t                               all;
    struct GPT_REG_CH0_PWM_CFG4_BITS                bit;
};

struct GPT_REG_CH1_PWM_CFG0_BITS
{
    volatile uint32_t CH1_PWM0_DUTY_HIGH            : 16; // bit 0~15
    volatile uint32_t CH1_PWM1_DUTY_HIGH            : 16; // bit 16~31
};

union GPT_REG_CH1_PWM_CFG0 {
    volatile uint32_t                               all;
    struct GPT_REG_CH1_PWM_CFG0_BITS                bit;
};

struct GPT_REG_CH1_PWM_CFG1_BITS
{
    volatile uint32_t CH1_PWM2_DUTY_HIGH            : 16; // bit 0~15
    volatile uint32_t CH1_PWM3_DUTY_HIGH            : 16; // bit 16~31
};

union GPT_REG_CH1_PWM_CFG1 {
    volatile uint32_t                               all;
    struct GPT_REG_CH1_PWM_CFG1_BITS                bit;
};

struct GPT_REG_CH1_PWM_CFG2_BITS
{
    volatile uint32_t CH1_PWM_START_DLY_EN          : 1; // bit 0~0
    volatile uint32_t CH1_PWM_START_DLY_TIME        : 16; // bit 1~16
    volatile uint32_t RESV_17_31                    : 15; // bit 17~31
};

union GPT_REG_CH1_PWM_CFG2 {
    volatile uint32_t                               all;
    struct GPT_REG_CH1_PWM_CFG2_BITS                bit;
};

struct GPT_REG_CH1_PWM_CFG3_BITS
{
    volatile uint32_t CH1_PWM0_PH_DLY               : 16; // bit 0~15
    volatile uint32_t CH1_PWM1_PH_DLY               : 16; // bit 16~31
};

union GPT_REG_CH1_PWM_CFG3 {
    volatile uint32_t                               all;
    struct GPT_REG_CH1_PWM_CFG3_BITS                bit;
};

struct GPT_REG_CH1_PWM_CFG4_BITS
{
    volatile uint32_t CH1_PWM2_PH_DLY               : 16; // bit 0~15
    volatile uint32_t CH1_PWM3_PH_DLY               : 16; // bit 16~31
};

union GPT_REG_CH1_PWM_CFG4 {
    volatile uint32_t                               all;
    struct GPT_REG_CH1_PWM_CFG4_BITS                bit;
};

struct GPT_REG_DEBUG_SEL_BITS
{
    volatile uint32_t DEBUG_SEL_CH                  : 1; // bit 0~0
    volatile uint32_t CH0_DEBUG_SEL                 : 2; // bit 1~2
    volatile uint32_t CH1_DEBUG_SEL                 : 2; // bit 3~4
    volatile uint32_t RESV_5_31                     : 27; // bit 5~31
};

union GPT_REG_DEBUG_SEL {
    volatile uint32_t                               all;
    struct GPT_REG_DEBUG_SEL_BITS                   bit;
};

struct GPT_REG_IMR_ISR_GPT_BITS
{
    volatile uint32_t RESV_0_3                      : 4; // bit 0~3
    volatile uint32_t PWM_TH_INT_MASK               : 2; // bit 4~5
    volatile uint32_t TIMER0_INT_MASK               : 2; // bit 6~7
    volatile uint32_t TIMER1_INT_MASK               : 2; // bit 8~9
    volatile uint32_t RESV_10_10                    : 1; // bit 10~10
    volatile uint32_t PWM_REPEAT_INT_MASK           : 2; // bit 11~12
    volatile uint32_t PWM_CYCLE_INT_MASK            : 2; // bit 13~14
    volatile uint32_t RESV_15_19                    : 5; // bit 15~19
    volatile uint32_t PWM_TH_INT_ISR                : 2; // bit 20~21
    volatile uint32_t TIMER0_INT_ISR                : 2; // bit 22~23
    volatile uint32_t TIMER1_INT_ISR                : 2; // bit 24~25
    volatile uint32_t RESV_26_26                    : 1; // bit 26~26
    volatile uint32_t PWM_REPEAT_INT_ISR            : 2; // bit 27~28
    volatile uint32_t PWM_CYCLE_INT_ISR             : 2; // bit 29~30
    volatile uint32_t RESV_31_31                    : 1; // bit 31~31
};

union GPT_REG_IMR_ISR_GPT {
    volatile uint32_t                               all;
    struct GPT_REG_IMR_ISR_GPT_BITS                 bit;
};

struct GPT_REG_IRSR_ICR_GPT_BITS
{
    volatile uint32_t RESV_0_3                      : 4; // bit 0~3
    volatile uint32_t PWM_TH_INT_IRSR               : 2; // bit 4~5
    volatile uint32_t TIMER0_INT_IRSR               : 2; // bit 6~7
    volatile uint32_t TIMER1_INT_IRSR               : 2; // bit 8~9
    volatile uint32_t RESV_10_10                    : 1; // bit 10~10
    volatile uint32_t PWM_REPEAT_INT_IRSR           : 2; // bit 11~12
    volatile uint32_t PWM_CYCLE_INT_IRSR            : 2; // bit 13~14
    volatile uint32_t RESV_15_19                    : 5; // bit 15~19
    volatile uint32_t PWM_TH_INT_CLR                : 2; // bit 20~21
    volatile uint32_t TIMER0_INT_CLR                : 2; // bit 22~23
    volatile uint32_t TIMER1_INT_CLR                : 2; // bit 24~25
    volatile uint32_t RESV_26_26                    : 1; // bit 26~26
    volatile uint32_t PWM_REPEAT_INT_CLR            : 2; // bit 27~28
    volatile uint32_t PWM_CYCLE_INT_CLR             : 2; // bit 29~30
    volatile uint32_t RESV_31_31                    : 1; // bit 31~31
};

union GPT_REG_IRSR_ICR_GPT {
    volatile uint32_t                               all;
    struct GPT_REG_IRSR_ICR_GPT_BITS                bit;
};

struct GPT_REG_PWM_REPEAT_BITS
{
    volatile uint32_t CH0_PWM_REPEAT                : 16; // bit 0~15
    volatile uint32_t CH1_PWM_REPEAT                : 16; // bit 16~31
};

union GPT_REG_PWM_REPEAT {
    volatile uint32_t                               all;
    struct GPT_REG_PWM_REPEAT_BITS                  bit;
};

struct GPT_REG_PWM_TH_BITS
{
    volatile uint32_t CH0_PWM_TH                    : 16; // bit 0~15
    volatile uint32_t CH1_PWM_TH                    : 16; // bit 16~31
};

union GPT_REG_PWM_TH {
    volatile uint32_t                               all;
    struct GPT_REG_PWM_TH_BITS                      bit;
};

struct GPT_REG_SHADOW_LOAD_BITS
{
    volatile uint32_t SHADOW_LOAD_ACTIVE            : 2; // bit 0~1
    volatile uint32_t SHADOW_LOAD_IMME              : 2; // bit 2~3
    volatile uint32_t RESV_4_31                     : 28; // bit 4~31
};

union GPT_REG_SHADOW_LOAD {
    volatile uint32_t                               all;
    struct GPT_REG_SHADOW_LOAD_BITS                 bit;
};

typedef struct
{
    union GPT_REG_ID                                REG_ID;      // 0x000
    union GPT_REG_CH0_CLK_CTRL                      REG_CH0_CLK_CTRL; // 0x004
    union GPT_REG_CH1_CLK_CTRL                      REG_CH1_CLK_CTRL; // 0x008
    union GPT_REG_CH0_CTRL                          REG_CH0_CTRL; // 0x00C
    union GPT_REG_CH1_CTRL                          REG_CH1_CTRL; // 0x010
    union GPT_REG_CH0_RELOAD                        REG_CH0_RELOAD; // 0x014
    union GPT_REG_CH1_RELOAD                        REG_CH1_RELOAD; // 0x018
    union GPT_REG_CH_CNT_CTRL                       REG_CH_CNT_CTRL; // 0x01C
    union GPT_REG_CH_MATCH_0                        REG_CH_MATCH_0; // 0x020
    union GPT_REG_CH0_PWM_CFG0                      REG_CH0_PWM_CFG0; // 0x024
    union GPT_REG_CH0_PWM_CFG1                      REG_CH0_PWM_CFG1; // 0x028
    union GPT_REG_CH0_PWM_CFG2                      REG_CH0_PWM_CFG2; // 0x02C
    union GPT_REG_CH0_PWM_CFG3                      REG_CH0_PWM_CFG3; // 0x030
    union GPT_REG_CH0_PWM_CFG4                      REG_CH0_PWM_CFG4; // 0x034
    volatile uint32_t                               REG_RESV_0X38_0X3C[2];
    union GPT_REG_CH1_PWM_CFG0                      REG_CH1_PWM_CFG0; // 0x040
    union GPT_REG_CH1_PWM_CFG1                      REG_CH1_PWM_CFG1; // 0x044
    union GPT_REG_CH1_PWM_CFG2                      REG_CH1_PWM_CFG2; // 0x048
    union GPT_REG_CH1_PWM_CFG3                      REG_CH1_PWM_CFG3; // 0x04C
    union GPT_REG_CH1_PWM_CFG4                      REG_CH1_PWM_CFG4; // 0x050
    volatile uint32_t                               REG_RESV_0X54_0X5C[3];
    union GPT_REG_DEBUG_SEL                         REG_DEBUG_SEL; // 0x060
    volatile uint32_t                               REG_RESV_0X64_0X7C[7];
    union GPT_REG_IMR_ISR_GPT                       REG_IMR_ISR_GPT; // 0x080
    union GPT_REG_IRSR_ICR_GPT                      REG_IRSR_ICR_GPT; // 0x084
    volatile uint32_t                               REG_RESV_0X88_0X8C[2];
    union GPT_REG_PWM_REPEAT                        REG_PWM_REPEAT; // 0x090
    union GPT_REG_PWM_TH                            REG_PWM_TH;  // 0x094
    volatile uint32_t                               REG_RESV_0X98_0X9C[2];
    union GPT_REG_SHADOW_LOAD                       REG_SHADOW_LOAD; // 0x0A0
} GPT_RegDef;


#endif // __GPT_REGFILE_H__

