// Seed: 162086263
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    .id_10(id_5),
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = id_2;
  assign id_10[1'h0] = 1;
  wire id_11 = |id_5;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output wor id_2,
    input wand id_3,
    input tri id_4
    , id_7,
    output tri1 id_5
);
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7, id_8, id_7, id_7
  );
  initial id_5 = 1'b0;
endmodule
