//
// Generated (version 2022.2-SP4.2<build 132111>) at Fri Sep 22 19:45:36 2023
//

module ipml_spram_v1_5_ram_1port
(
    input [4:0] addr,
    input [7:0] wr_data,
    input clk,
    input rst,
    input wr_en,
    output [7:0] rd_data
);
    wire [17:0] QA_bus;
    wire [17:0] QB_bus;
    wire clk_en_b;

    GTP_DRM9K /* \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K  */ #(
            .GRS_EN("FALSE"), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("ASYNC"), 
            .RAM_MODE("SINGLE_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(32), 
            .RAM_ADDR_WIDTH(8), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K  (
            .DOA ({QA_bus[17], QA_bus[16], QA_bus[15], QA_bus[14], QA_bus[13], QA_bus[12], QA_bus[11], QA_bus[10], QA_bus[9], QA_bus[8], rd_data[7], rd_data[6], rd_data[5], rd_data[4], rd_data[3], rd_data[2], rd_data[1], rd_data[0]}),
            .DOB (QB_bus),
            .ADDRA ({1'b0, 1'b0, 1'b0, addr[4], addr[3], addr[2], addr[1], addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({1'b0, 1'b0, 1'b0, addr[4], addr[3], addr[2], addr[1], addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, wr_data[7], wr_data[6], wr_data[5], wr_data[4], wr_data[3], wr_data[2], wr_data[1], wr_data[0]}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (clk_en_b),
            .CLKA (clk),
            .CLKB (clk),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (rst),
            .RSTB (rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v:510

    GTP_INV N26 (
            .Z (clk_en_b),
            .I (wr_en));


endmodule


module ram_1port
(
    input [4:0] addr,
    input [7:0] wr_data,
    input clk,
    input rst,
    input wr_en,
    output [7:0] rd_data
);

    ipml_spram_v1_5_ram_1port U_ipml_spram_ram_1port (
            .rd_data (rd_data),
            .addr (addr),
            .wr_data (wr_data),
            .clk (clk),
            .rst (rst),
            .wr_en (wr_en));
	// ../ipcore/ram_1port/ram_1port.v:124


endmodule


module ram_rw
(
    input N5,
    input clk,
    output [4:0] ram_addr,
    output [7:0] ram_wr_data,
    output ram_rw_en
);
    wire N10;
    wire N28;
    wire [5:0] N35;
    wire [4:0] N37;
    wire [7:0] N39;
    wire _N40;
    wire _N48;
    wire _N63;
    wire _N64;
    wire _N65;
    wire _N66;
    wire _N67;
    wire _N68;
    wire _N71;
    wire _N72;
    wire _N73;
    wire _N74;
    wire _N89;
    wire ram_en;
    wire [5:0] rw_cnt;

    GTP_LUT3 /* N9_mux4_4 */ #(
            .INIT(8'b01111111))
        N9_mux4_4 (
            .Z (_N89),
            .I0 (rw_cnt[0]),
            .I1 (rw_cnt[1]),
            .I2 (rw_cnt[2]));
	// LUT = (~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N10 */ #(
            .INIT(32'b10101010101010100010101010101010))
        N10_vname (
            .Z (N10),
            .I0 (ram_en),
            .I1 (rw_cnt[3]),
            .I2 (rw_cnt[4]),
            .I3 (rw_cnt[5]),
            .I4 (_N89));
    // defparam N10_vname.orig_name = N10;
	// LUT = (I0&~I3)|(I0&~I2)|(I0&~I1)|(I0&I4) ;
	// ../../rtl/ram_rw.v:51

    GTP_LUT5CARRY /* N12_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N12_1_1 (
            .COUT (_N71),
            .Z (N35[1]),
            .CIN (),
            .I0 (rw_cnt[0]),
            .I1 (rw_cnt[1]),
            .I2 (N10),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:52

    GTP_LUT5CARRY /* N12_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N12_1_2 (
            .COUT (_N72),
            .Z (N35[2]),
            .CIN (_N71),
            .I0 (rw_cnt[0]),
            .I1 (rw_cnt[1]),
            .I2 (N10),
            .I3 (rw_cnt[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:52

    GTP_LUT5CARRY /* N12_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N12_1_3 (
            .COUT (_N73),
            .Z (N35[3]),
            .CIN (_N72),
            .I0 (),
            .I1 (rw_cnt[3]),
            .I2 (N10),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:52

    GTP_LUT5CARRY /* N12_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N12_1_4 (
            .COUT (_N74),
            .Z (N35[4]),
            .CIN (_N73),
            .I0 (),
            .I1 (rw_cnt[4]),
            .I2 (N10),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:52

    GTP_LUT5CARRY /* N12_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N12_1_5 (
            .COUT (),
            .Z (N35[5]),
            .CIN (_N74),
            .I0 (),
            .I1 (rw_cnt[5]),
            .I2 (N10),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:52

    GTP_LUT2 /* N21_ac1 */ #(
            .INIT(4'b1000))
        N21_ac1 (
            .Z (_N40),
            .I0 (ram_addr[0]),
            .I1 (ram_addr[1]));
	// LUT = I0&I1 ;

    GTP_LUT4 /* N21_ac3 */ #(
            .INIT(16'b1000000000000000))
        N21_ac3 (
            .Z (_N48),
            .I0 (ram_addr[0]),
            .I1 (ram_addr[1]),
            .I2 (ram_addr[2]),
            .I3 (ram_addr[3]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N28 */ #(
            .INIT(32'b00000000101010100000000000101010))
        N28_vname (
            .Z (N28),
            .I0 (ram_en),
            .I1 (rw_cnt[3]),
            .I2 (rw_cnt[4]),
            .I3 (rw_cnt[5]),
            .I4 (_N89));
    // defparam N28_vname.orig_name = N28;
	// LUT = (I0&~I2&~I3)|(I0&~I1&~I3)|(I0&~I3&I4) ;

    GTP_LUT2 /* N28_1 */ #(
            .INIT(4'b0010))
        N28_1 (
            .Z (ram_rw_en),
            .I0 (ram_en),
            .I1 (rw_cnt[5]));
	// LUT = I0&~I1 ;

    GTP_LUT5CARRY /* N30_1_1 */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N30_1_1 (
            .COUT (_N63),
            .Z (N39[1]),
            .CIN (),
            .I0 (ram_wr_data[0]),
            .I1 (ram_wr_data[1]),
            .I2 (N28),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:72

    GTP_LUT5CARRY /* N30_1_2 */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N30_1_2 (
            .COUT (_N64),
            .Z (N39[2]),
            .CIN (_N63),
            .I0 (ram_wr_data[0]),
            .I1 (ram_wr_data[1]),
            .I2 (N28),
            .I3 (ram_wr_data[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:72

    GTP_LUT5CARRY /* N30_1_3 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N30_1_3 (
            .COUT (_N65),
            .Z (N39[3]),
            .CIN (_N64),
            .I0 (),
            .I1 (ram_wr_data[3]),
            .I2 (N28),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:72

    GTP_LUT5CARRY /* N30_1_4 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N30_1_4 (
            .COUT (_N66),
            .Z (N39[4]),
            .CIN (_N65),
            .I0 (),
            .I1 (ram_wr_data[4]),
            .I2 (N28),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:72

    GTP_LUT5CARRY /* N30_1_5 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N30_1_5 (
            .COUT (_N67),
            .Z (N39[5]),
            .CIN (_N66),
            .I0 (),
            .I1 (ram_wr_data[5]),
            .I2 (N28),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:72

    GTP_LUT5CARRY /* N30_1_6 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N30_1_6 (
            .COUT (_N68),
            .Z (N39[6]),
            .CIN (_N67),
            .I0 (),
            .I1 (ram_wr_data[6]),
            .I2 (N28),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:72

    GTP_LUT5CARRY /* N30_1_7 */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N30_1_7 (
            .COUT (),
            .Z (N39[7]),
            .CIN (_N68),
            .I0 (),
            .I1 (ram_wr_data[7]),
            .I2 (N28),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../../rtl/ram_rw.v:72

    GTP_LUT2 /* \N35[0]  */ #(
            .INIT(4'b0010))
        \N35[0]  (
            .Z (N35[0]),
            .I0 (ram_en),
            .I1 (rw_cnt[0]));
	// LUT = I0&~I1 ;
	// ../../rtl/ram_rw.v:48

    GTP_LUT2 /* \N37[0]  */ #(
            .INIT(4'b0100))
        \N37[0]  (
            .Z (N37[0]),
            .I0 (ram_addr[0]),
            .I1 (ram_en));
	// LUT = ~I0&I1 ;
	// ../../rtl/ram_rw.v:58

    GTP_LUT5 /* \N37[1]  */ #(
            .INIT(32'b00000110000000000110011000000000))
        \N37[1]  (
            .Z (N37[1]),
            .I0 (ram_addr[0]),
            .I1 (ram_addr[1]),
            .I2 (ram_addr[4]),
            .I3 (ram_en),
            .I4 (_N48));
	// LUT = (I0&~I1&I3&~I4)|(~I0&I1&I3&~I4)|(I0&~I1&~I2&I3)|(~I0&I1&~I2&I3) ;
	// ../../rtl/ram_rw.v:58

    GTP_LUT3 /* \N37[2]  */ #(
            .INIT(8'b01001000))
        \N37[2]  (
            .Z (N37[2]),
            .I0 (ram_addr[2]),
            .I1 (ram_en),
            .I2 (_N40));
	// LUT = (I0&I1&~I2)|(~I0&I1&I2) ;

    GTP_LUT4 /* \N37[3]  */ #(
            .INIT(16'b0110000011000000))
        \N37[3]  (
            .Z (N37[3]),
            .I0 (ram_addr[2]),
            .I1 (ram_addr[3]),
            .I2 (ram_en),
            .I3 (_N40));
	// LUT = (I1&I2&~I3)|(~I0&I1&I2)|(I0&~I1&I2&I3) ;

    GTP_LUT5 /* \N37[4]  */ #(
            .INIT(32'b01111000000000001111000000000000))
        \N37[4]  (
            .Z (N37[4]),
            .I0 (ram_addr[2]),
            .I1 (ram_addr[3]),
            .I2 (ram_addr[4]),
            .I3 (ram_en),
            .I4 (_N40));
	// LUT = (I2&I3&~I4)|(~I1&I2&I3)|(~I0&I2&I3)|(I0&I1&~I2&I3&I4) ;
	// ../../rtl/ram_rw.v:58

    GTP_LUT2 /* \N39[0]_1  */ #(
            .INIT(4'b0100))
        \N39[0]_1  (
            .Z (N39[0]),
            .I0 (ram_wr_data[0]),
            .I1 (N28));
	// LUT = ~I0&I1 ;
	// ../../rtl/ram_rw.v:68

    GTP_DFF_C /* \ram_addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_addr[0]  (
            .Q (ram_addr[0]),
            .C (N5),
            .CLK (clk),
            .D (N37[0]));
	// ../../rtl/ram_rw.v:58

    GTP_DFF_C /* \ram_addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_addr[1]  (
            .Q (ram_addr[1]),
            .C (N5),
            .CLK (clk),
            .D (N37[1]));
	// ../../rtl/ram_rw.v:58

    GTP_DFF_C /* \ram_addr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_addr[2]  (
            .Q (ram_addr[2]),
            .C (N5),
            .CLK (clk),
            .D (N37[2]));
	// ../../rtl/ram_rw.v:58

    GTP_DFF_C /* \ram_addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_addr[3]  (
            .Q (ram_addr[3]),
            .C (N5),
            .CLK (clk),
            .D (N37[3]));
	// ../../rtl/ram_rw.v:58

    GTP_DFF_C /* \ram_addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_addr[4]  (
            .Q (ram_addr[4]),
            .C (N5),
            .CLK (clk),
            .D (N37[4]));
	// ../../rtl/ram_rw.v:58

    GTP_DFF_C /* ram_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ram_en_vname (
            .Q (ram_en),
            .C (N5),
            .CLK (clk),
            .D (1'b1));
    // defparam ram_en_vname.orig_name = ram_en;
	// ../../rtl/ram_rw.v:40

    GTP_DFF_C /* \ram_wr_data[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_wr_data[0]  (
            .Q (ram_wr_data[0]),
            .C (N5),
            .CLK (clk),
            .D (N39[0]));
	// ../../rtl/ram_rw.v:68

    GTP_DFF_C /* \ram_wr_data[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_wr_data[1]  (
            .Q (ram_wr_data[1]),
            .C (N5),
            .CLK (clk),
            .D (N39[1]));
	// ../../rtl/ram_rw.v:68

    GTP_DFF_C /* \ram_wr_data[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_wr_data[2]  (
            .Q (ram_wr_data[2]),
            .C (N5),
            .CLK (clk),
            .D (N39[2]));
	// ../../rtl/ram_rw.v:68

    GTP_DFF_C /* \ram_wr_data[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_wr_data[3]  (
            .Q (ram_wr_data[3]),
            .C (N5),
            .CLK (clk),
            .D (N39[3]));
	// ../../rtl/ram_rw.v:68

    GTP_DFF_C /* \ram_wr_data[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_wr_data[4]  (
            .Q (ram_wr_data[4]),
            .C (N5),
            .CLK (clk),
            .D (N39[4]));
	// ../../rtl/ram_rw.v:68

    GTP_DFF_C /* \ram_wr_data[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_wr_data[5]  (
            .Q (ram_wr_data[5]),
            .C (N5),
            .CLK (clk),
            .D (N39[5]));
	// ../../rtl/ram_rw.v:68

    GTP_DFF_C /* \ram_wr_data[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_wr_data[6]  (
            .Q (ram_wr_data[6]),
            .C (N5),
            .CLK (clk),
            .D (N39[6]));
	// ../../rtl/ram_rw.v:68

    GTP_DFF_C /* \ram_wr_data[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ram_wr_data[7]  (
            .Q (ram_wr_data[7]),
            .C (N5),
            .CLK (clk),
            .D (N39[7]));
	// ../../rtl/ram_rw.v:68

    GTP_DFF_C /* \rw_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rw_cnt[0]  (
            .Q (rw_cnt[0]),
            .C (N5),
            .CLK (clk),
            .D (N35[0]));
	// ../../rtl/ram_rw.v:48

    GTP_DFF_C /* \rw_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rw_cnt[1]  (
            .Q (rw_cnt[1]),
            .C (N5),
            .CLK (clk),
            .D (N35[1]));
	// ../../rtl/ram_rw.v:48

    GTP_DFF_C /* \rw_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rw_cnt[2]  (
            .Q (rw_cnt[2]),
            .C (N5),
            .CLK (clk),
            .D (N35[2]));
	// ../../rtl/ram_rw.v:48

    GTP_DFF_C /* \rw_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rw_cnt[3]  (
            .Q (rw_cnt[3]),
            .C (N5),
            .CLK (clk),
            .D (N35[3]));
	// ../../rtl/ram_rw.v:48

    GTP_DFF_C /* \rw_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rw_cnt[4]  (
            .Q (rw_cnt[4]),
            .C (N5),
            .CLK (clk),
            .D (N35[4]));
	// ../../rtl/ram_rw.v:48

    GTP_DFF_C /* \rw_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rw_cnt[5]  (
            .Q (rw_cnt[5]),
            .C (N5),
            .CLK (clk),
            .D (N35[5]));
	// ../../rtl/ram_rw.v:48


endmodule


module ip_1port_ram
(
    input sys_clk,
    input sys_rst_n,
    output [4:0] ram_addr,
    output [7:0] ram_rd_data,
    output [7:0] ram_wr_data,
    output ram_rw_en
);
	// SDC constraint : (object sys_clk) (id 1000) (clock clk) (1 : E:/PDS/ip_1port_ram/prj/ip_1port_ram.fdc)
    wire N1;
    wire [4:0] nt_ram_addr;
    wire [7:0] nt_ram_rd_data;
    wire nt_ram_rw_en;
    wire [7:0] nt_ram_wr_data;
    wire nt_sys_clk;
    wire nt_sys_rst_n;

    GTP_GRS GRS_INST (
            .GRS_N (1'b1));

    GTP_INV N1_vname (
            .Z (N1),
            .I (nt_sys_rst_n));
    // defparam N1_vname.orig_name = N1;

    GTP_OUTBUF /* \ram_addr_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_addr_obuf[0]  (
            .O (ram_addr[0]),
            .I (nt_ram_addr[0]));
	// ../../rtl/ip_1port_ram.v:28

    GTP_OUTBUF /* \ram_addr_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_addr_obuf[1]  (
            .O (ram_addr[1]),
            .I (nt_ram_addr[1]));
	// ../../rtl/ip_1port_ram.v:28

    GTP_OUTBUF /* \ram_addr_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_addr_obuf[2]  (
            .O (ram_addr[2]),
            .I (nt_ram_addr[2]));
	// ../../rtl/ip_1port_ram.v:28

    GTP_OUTBUF /* \ram_addr_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_addr_obuf[3]  (
            .O (ram_addr[3]),
            .I (nt_ram_addr[3]));
	// ../../rtl/ip_1port_ram.v:28

    GTP_OUTBUF /* \ram_addr_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_addr_obuf[4]  (
            .O (ram_addr[4]),
            .I (nt_ram_addr[4]));
	// ../../rtl/ip_1port_ram.v:28

    GTP_OUTBUF /* \ram_rd_data_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_rd_data_obuf[0]  (
            .O (ram_rd_data[0]),
            .I (nt_ram_rd_data[0]));
	// ../../rtl/ip_1port_ram.v:27

    GTP_OUTBUF /* \ram_rd_data_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_rd_data_obuf[1]  (
            .O (ram_rd_data[1]),
            .I (nt_ram_rd_data[1]));
	// ../../rtl/ip_1port_ram.v:27

    GTP_OUTBUF /* \ram_rd_data_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_rd_data_obuf[2]  (
            .O (ram_rd_data[2]),
            .I (nt_ram_rd_data[2]));
	// ../../rtl/ip_1port_ram.v:27

    GTP_OUTBUF /* \ram_rd_data_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_rd_data_obuf[3]  (
            .O (ram_rd_data[3]),
            .I (nt_ram_rd_data[3]));
	// ../../rtl/ip_1port_ram.v:27

    GTP_OUTBUF /* \ram_rd_data_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_rd_data_obuf[4]  (
            .O (ram_rd_data[4]),
            .I (nt_ram_rd_data[4]));
	// ../../rtl/ip_1port_ram.v:27

    GTP_OUTBUF /* \ram_rd_data_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_rd_data_obuf[5]  (
            .O (ram_rd_data[5]),
            .I (nt_ram_rd_data[5]));
	// ../../rtl/ip_1port_ram.v:27

    GTP_OUTBUF /* \ram_rd_data_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_rd_data_obuf[6]  (
            .O (ram_rd_data[6]),
            .I (nt_ram_rd_data[6]));
	// ../../rtl/ip_1port_ram.v:27

    GTP_OUTBUF /* \ram_rd_data_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_rd_data_obuf[7]  (
            .O (ram_rd_data[7]),
            .I (nt_ram_rd_data[7]));
	// ../../rtl/ip_1port_ram.v:27

    GTP_OUTBUF /* ram_rw_en_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        ram_rw_en_obuf (
            .O (ram_rw_en),
            .I (nt_ram_rw_en));
	// ../../rtl/ip_1port_ram.v:29

    GTP_OUTBUF /* \ram_wr_data_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_wr_data_obuf[0]  (
            .O (ram_wr_data[0]),
            .I (nt_ram_wr_data[0]));
	// ../../rtl/ip_1port_ram.v:26

    GTP_OUTBUF /* \ram_wr_data_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_wr_data_obuf[1]  (
            .O (ram_wr_data[1]),
            .I (nt_ram_wr_data[1]));
	// ../../rtl/ip_1port_ram.v:26

    GTP_OUTBUF /* \ram_wr_data_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_wr_data_obuf[2]  (
            .O (ram_wr_data[2]),
            .I (nt_ram_wr_data[2]));
	// ../../rtl/ip_1port_ram.v:26

    GTP_OUTBUF /* \ram_wr_data_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_wr_data_obuf[3]  (
            .O (ram_wr_data[3]),
            .I (nt_ram_wr_data[3]));
	// ../../rtl/ip_1port_ram.v:26

    GTP_OUTBUF /* \ram_wr_data_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_wr_data_obuf[4]  (
            .O (ram_wr_data[4]),
            .I (nt_ram_wr_data[4]));
	// ../../rtl/ip_1port_ram.v:26

    GTP_OUTBUF /* \ram_wr_data_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_wr_data_obuf[5]  (
            .O (ram_wr_data[5]),
            .I (nt_ram_wr_data[5]));
	// ../../rtl/ip_1port_ram.v:26

    GTP_OUTBUF /* \ram_wr_data_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_wr_data_obuf[6]  (
            .O (ram_wr_data[6]),
            .I (nt_ram_wr_data[6]));
	// ../../rtl/ip_1port_ram.v:26

    GTP_OUTBUF /* \ram_wr_data_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \ram_wr_data_obuf[7]  (
            .O (ram_wr_data[7]),
            .I (nt_ram_wr_data[7]));
	// ../../rtl/ip_1port_ram.v:26

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="V9", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* sys_clk_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        sys_clk_ibuf (
            .O (nt_sys_clk),
            .I (sys_clk));
	// ../../rtl/ip_1port_ram.v:21

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="C4", PAP_IO_VCCIO="1.8", PAP_IO_STANDARD="LVCMOS18", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* sys_rst_n_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        sys_rst_n_ibuf (
            .O (nt_sys_rst_n),
            .I (sys_rst_n));
	// ../../rtl/ip_1port_ram.v:22

    ram_1port u_ram_1port (
            .rd_data (nt_ram_rd_data),
            .addr (nt_ram_addr),
            .wr_data (nt_ram_wr_data),
            .clk (nt_sys_clk),
            .rst (N1),
            .wr_en (nt_ram_rw_en));
	// ../../rtl/ip_1port_ram.v:38

    ram_rw u_ram_rw (
            .ram_addr (nt_ram_addr),
            .ram_wr_data (nt_ram_wr_data),
            .ram_rw_en (nt_ram_rw_en),
            .N5 (N1),
            .clk (nt_sys_clk));
	// ../../rtl/ip_1port_ram.v:48


endmodule

