{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 01:59:43 2015 " "Info: Processing started: Wed Dec 16 01:59:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clk_gen -c clk_gen " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clk_gen -c clk_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Info (12023): Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "mod_10_counter.v(28) " "Warning (10263): Verilog HDL Event Control warning at mod_10_counter.v(28): event expression contains \"\|\" or \"\|\|\"" {  } { { "mod_10_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_10_counter.v" 28 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_10_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mod_10_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_10_counter " "Info (12023): Found entity 1: mod_10_counter" {  } { { "mod_10_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_10_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_async_reset.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file dff_async_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_async_reset " "Info (12023): Found entity 1: dff_async_reset" {  } { { "dff_async_reset.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/dff_async_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_25000000.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file counter_mod_25000000.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_25000000 " "Info (12023): Found entity 1: counter_mod_25000000" {  } { { "counter_mod_25000000.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/counter_mod_25000000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Info (12023): Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mode_selector " "Info (12023): Found entity 2: mode_selector" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "bcd_to_seg.v(56) " "Warning (10261): Verilog HDL Event Control warning at bcd_to_seg.v(56): Event Control contains a complex event expression" {  } { { "bcd_to_seg.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/bcd_to_seg.v" 56 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_seg.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file bcd_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seg " "Info (12023): Found entity 1: bcd_to_seg" {  } { { "bcd_to_seg.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/bcd_to_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_6_re_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mod_6_re_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_06_re_counter " "Info (12023): Found entity 1: mod_06_re_counter" {  } { { "mod_6_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_6_re_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_10_re_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mod_10_re_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_10_re_counter " "Info (12023): Found entity 1: mod_10_re_counter" {  } { { "mod_10_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_10_re_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_24_re_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mod_24_re_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_24_re_counter " "Info (12023): Found entity 1: mod_24_re_counter" {  } { { "mod_24_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_24_re_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_12_re_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mod_12_re_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_12_re_counter " "Info (12023): Found entity 1: mod_12_re_counter" {  } { { "mod_12_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_12_re_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led_counter_decoder.v(20) " "Warning (10268): Verilog HDL information at led_counter_decoder.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_counter_decoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file led_counter_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_counter_decoder " "Info (12023): Found entity 1: led_counter_decoder" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "select_mod_clk.v(6) " "Warning (10262): Verilog HDL Event Control warning at select_mod_clk.v(6): event expression is a constant" {  } { { "select_mod_clk.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/select_mod_clk.v" 6 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_mod_clk.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file select_mod_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_mod_clk " "Info (12023): Found entity 1: select_mod_clk" {  } { { "select_mod_clk.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/select_mod_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "decoer_selecter.v(44) " "Warning (10262): Verilog HDL Event Control warning at decoer_selecter.v(44): event expression is a constant" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decoer_selecter.v(44) " "Warning (10268): Verilog HDL information at decoer_selecter.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoer_selecter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file decoer_selecter.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoer_selecter " "Info (12023): Found entity 1: decoer_selecter" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slot_machine.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file slot_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 slot_machine " "Info (12023): Found entity 1: slot_machine" {  } { { "slot_machine.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/slot_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 slot_display " "Info (12023): Found entity 2: slot_display" {  } { { "slot_machine.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/slot_machine.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 go_stop_mode " "Info (12023): Found entity 3: go_stop_mode" {  } { { "slot_machine.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/slot_machine.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 slot_counter " "Info (12023): Found entity 4: slot_counter" {  } { { "slot_machine.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/slot_machine.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 random " "Info (12023): Found entity 5: random" {  } { { "slot_machine.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/slot_machine.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 stop_count " "Info (12023): Found entity 6: stop_count" {  } { { "slot_machine.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/slot_machine.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 clk_100Hz_mod " "Info (12023): Found entity 7: clk_100Hz_mod" {  } { { "slot_machine.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/slot_machine.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count1 clk_gen.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(54): created implicit net for \"game_count1\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count2 clk_gen.v(55) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(55): created implicit net for \"game_count2\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count3 clk_gen.v(56) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(56): created implicit net for \"game_count3\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count4 clk_gen.v(57) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(57): created implicit net for \"game_count4\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count5 clk_gen.v(58) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(58): created implicit net for \"game_count5\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count6 clk_gen.v(59) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(59): created implicit net for \"game_count6\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_count8 clk_gen.v(61) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(61): created implicit net for \"game_count8\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button clk_gen.v(66) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(66): created implicit net for \"button\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw1_button3 clk_gen.v(83) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(83): created implicit net for \"sw1_button3\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw2_button3 clk_gen.v(83) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(83): created implicit net for \"sw2_button3\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "switch1 clk_gen.v(84) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(84): created implicit net for \"switch1\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "switch2 clk_gen.v(84) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(84): created implicit net for \"switch2\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "switch1and2 clk_gen.v(85) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(85): created implicit net for \"switch1and2\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "toggle_key clk_gen.v(111) " "Warning (10236): Verilog HDL Implicit Net warning at clk_gen.v(111): created implicit net for \"toggle_key\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "back_t1 bcd_to_seg.v(77) " "Warning (10236): Verilog HDL Implicit Net warning at bcd_to_seg.v(77): created implicit net for \"back_t1\"" {  } { { "bcd_to_seg.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/bcd_to_seg.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "back_t2 bcd_to_seg.v(78) " "Warning (10236): Verilog HDL Implicit Net warning at bcd_to_seg.v(78): created implicit net for \"back_t2\"" {  } { { "bcd_to_seg.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/bcd_to_seg.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk_gen " "Info (12127): Elaborating entity \"clk_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR9 clk_gen.v(25) " "Warning (10034): Output port \"LEDR9\" at clk_gen.v(25) has no driver" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:SSD1 " "Info (12128): Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:SSD1\"" {  } { { "clk_gen.v" "SSD1" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_ap_decoder.v 1 1 " "Warning (12125): Using design file seven_seg_ap_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_AP_decoder " "Info (12023): Found entity 1: seven_seg_AP_decoder" {  } { { "seven_seg_ap_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/seven_seg_ap_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_AP_decoder seven_seg_AP_decoder:APD " "Info (12128): Elaborating entity \"seven_seg_AP_decoder\" for hierarchy \"seven_seg_AP_decoder:APD\"" {  } { { "clk_gen.v" "APD" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "alm.v(34) " "Warning (10262): Verilog HDL Event Control warning at alm.v(34): event expression is a constant" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alm.v(34) " "Warning (10268): Verilog HDL information at alm.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alm alm.v(4) " "Warning (10238): Verilog Module Declaration warning at alm.v(4): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alm\"" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 4 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alm.v 1 1 " "Warning (12125): Using design file alm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alm " "Info (12023): Found entity 1: alm" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ampm alm.v(83) " "Warning (10236): Verilog HDL Implicit Net warning at alm.v(83): created implicit net for \"ampm\"" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alm alm:AL " "Info (12128): Elaborating entity \"alm\" for hierarchy \"alm:AL\"" {  } { { "clk_gen.v" "AL" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alm_AP alm.v(29) " "Warning (10036): Verilog HDL or VHDL warning at alm.v(29): object \"alm_AP\" assigned a value but never read" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flg_tap alm.v(31) " "Warning (10036): Verilog HDL or VHDL warning at alm.v(31): object \"flg_tap\" assigned a value but never read" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alm.v(39) " "Warning (10230): Verilog HDL assignment warning at alm.v(39): truncated value with size 4 to match size of target (1)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alm.v(40) " "Warning (10230): Verilog HDL assignment warning at alm.v(40): truncated value with size 4 to match size of target (1)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alm.v(41) " "Warning (10230): Verilog HDL assignment warning at alm.v(41): truncated value with size 4 to match size of target (1)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 alm.v(42) " "Warning (10230): Verilog HDL assignment warning at alm.v(42): truncated value with size 4 to match size of target (1)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alm_min01 alm.v(34) " "Warning (10240): Verilog HDL Always Construct warning at alm.v(34): inferring latch(es) for variable \"alm_min01\", which holds its previous value in one or more paths through the always construct" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alm_min10 alm.v(34) " "Warning (10240): Verilog HDL Always Construct warning at alm.v(34): inferring latch(es) for variable \"alm_min10\", which holds its previous value in one or more paths through the always construct" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alm_hou01 alm.v(34) " "Warning (10240): Verilog HDL Always Construct warning at alm.v(34): inferring latch(es) for variable \"alm_hou01\", which holds its previous value in one or more paths through the always construct" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alm_hou10 alm.v(34) " "Warning (10240): Verilog HDL Always Construct warning at alm.v(34): inferring latch(es) for variable \"alm_hou10\", which holds its previous value in one or more paths through the always construct" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blink_count11 alm.v(34) " "Warning (10240): Verilog HDL Always Construct warning at alm.v(34): inferring latch(es) for variable \"blink_count11\", which holds its previous value in one or more paths through the always construct" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blink_count22 alm.v(34) " "Warning (10240): Verilog HDL Always Construct warning at alm.v(34): inferring latch(es) for variable \"blink_count22\", which holds its previous value in one or more paths through the always construct" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blink_count33 alm.v(34) " "Warning (10240): Verilog HDL Always Construct warning at alm.v(34): inferring latch(es) for variable \"blink_count33\", which holds its previous value in one or more paths through the always construct" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blink_count44 alm.v(34) " "Warning (10240): Verilog HDL Always Construct warning at alm.v(34): inferring latch(es) for variable \"blink_count44\", which holds its previous value in one or more paths through the always construct" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blink_count55 alm.v(34) " "Warning (10240): Verilog HDL Always Construct warning at alm.v(34): inferring latch(es) for variable \"blink_count55\", which holds its previous value in one or more paths through the always construct" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blink_count66 alm.v(34) " "Warning (10240): Verilog HDL Always Construct warning at alm.v(34): inferring latch(es) for variable \"blink_count66\", which holds its previous value in one or more paths through the always construct" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alm_hou10 alm.v(34) " "Info (10041): Inferred latch for \"alm_hou10\" at alm.v(34)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alm_hou01 alm.v(34) " "Info (10041): Inferred latch for \"alm_hou01\" at alm.v(34)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alm_min10 alm.v(34) " "Info (10041): Inferred latch for \"alm_min10\" at alm.v(34)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alm_min01 alm.v(34) " "Info (10041): Inferred latch for \"alm_min01\" at alm.v(34)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count66\[0\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count66\[0\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count66\[1\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count66\[1\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count66\[2\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count66\[2\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count66\[3\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count66\[3\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count55\[0\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count55\[0\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count55\[1\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count55\[1\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count55\[2\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count55\[2\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count55\[3\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count55\[3\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count44\[0\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count44\[0\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count44\[1\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count44\[1\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count44\[2\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count44\[2\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count44\[3\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count44\[3\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count33\[0\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count33\[0\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count33\[1\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count33\[1\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count33\[2\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count33\[2\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count33\[3\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count33\[3\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count22\[0\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count22\[0\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count22\[1\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count22\[1\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count22\[2\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count22\[2\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count22\[3\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count22\[3\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count11\[0\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count11\[0\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count11\[1\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count11\[1\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count11\[2\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count11\[2\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blink_count11\[3\] alm.v(57) " "Info (10041): Inferred latch for \"blink_count11\[3\]\" at alm.v(57)" {  } { { "alm.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_10_re_counter alm:AL\|mod_10_re_counter:CNT11 " "Info (12128): Elaborating entity \"mod_10_re_counter\" for hierarchy \"alm:AL\|mod_10_re_counter:CNT11\"" {  } { { "alm.v" "CNT11" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mod_10_re_counter.v(17) " "Warning (10230): Verilog HDL assignment warning at mod_10_re_counter.v(17): truncated value with size 32 to match size of target (4)" {  } { { "mod_10_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_10_re_counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_06_re_counter alm:AL\|mod_06_re_counter:CNT22 " "Info (12128): Elaborating entity \"mod_06_re_counter\" for hierarchy \"alm:AL\|mod_06_re_counter:CNT22\"" {  } { { "alm.v" "CNT22" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mod_6_re_counter.v(19) " "Warning (10230): Verilog HDL assignment warning at mod_6_re_counter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "mod_6_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_6_re_counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry_m mod_6_re_counter.v(4) " "Warning (10034): Output port \"carry_m\" at mod_6_re_counter.v(4) has no driver" {  } { { "mod_6_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_6_re_counter.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_24_re_counter alm:AL\|mod_24_re_counter:CNT2424 " "Info (12128): Elaborating entity \"mod_24_re_counter\" for hierarchy \"alm:AL\|mod_24_re_counter:CNT2424\"" {  } { { "alm.v" "CNT2424" { Text "D:/Users/gkagu/Desktop/digital1211/clock/alm.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mod_24_re_counter.v(17) " "Warning (10230): Verilog HDL assignment warning at mod_24_re_counter.v(17): truncated value with size 32 to match size of target (4)" {  } { { "mod_24_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_24_re_counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mod_24_re_counter.v(21) " "Warning (10230): Verilog HDL assignment warning at mod_24_re_counter.v(21): truncated value with size 32 to match size of target (1)" {  } { { "mod_24_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_24_re_counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mod_24_re_counter.v(34) " "Warning (10230): Verilog HDL assignment warning at mod_24_re_counter.v(34): truncated value with size 32 to match size of target (4)" {  } { { "mod_24_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_24_re_counter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry_p mod_24_re_counter.v(4) " "Warning (10034): Output port \"carry_p\" at mod_24_re_counter.v(4) has no driver" {  } { { "mod_24_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_24_re_counter.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoer_selecter decoer_selecter:DS " "Info (12128): Elaborating entity \"decoer_selecter\" for hierarchy \"decoer_selecter:DS\"" {  } { { "clk_gen.v" "DS" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd_out1 decoer_selecter.v(44) " "Warning (10240): Verilog HDL Always Construct warning at decoer_selecter.v(44): inferring latch(es) for variable \"bcd_out1\", which holds its previous value in one or more paths through the always construct" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd_out2 decoer_selecter.v(44) " "Warning (10240): Verilog HDL Always Construct warning at decoer_selecter.v(44): inferring latch(es) for variable \"bcd_out2\", which holds its previous value in one or more paths through the always construct" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd_out3 decoer_selecter.v(44) " "Warning (10240): Verilog HDL Always Construct warning at decoer_selecter.v(44): inferring latch(es) for variable \"bcd_out3\", which holds its previous value in one or more paths through the always construct" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd_out4 decoer_selecter.v(44) " "Warning (10240): Verilog HDL Always Construct warning at decoer_selecter.v(44): inferring latch(es) for variable \"bcd_out4\", which holds its previous value in one or more paths through the always construct" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd_out5 decoer_selecter.v(44) " "Warning (10240): Verilog HDL Always Construct warning at decoer_selecter.v(44): inferring latch(es) for variable \"bcd_out5\", which holds its previous value in one or more paths through the always construct" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd_out6 decoer_selecter.v(44) " "Warning (10240): Verilog HDL Always Construct warning at decoer_selecter.v(44): inferring latch(es) for variable \"bcd_out6\", which holds its previous value in one or more paths through the always construct" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd_out7 decoer_selecter.v(44) " "Warning (10240): Verilog HDL Always Construct warning at decoer_selecter.v(44): inferring latch(es) for variable \"bcd_out7\", which holds its previous value in one or more paths through the always construct" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd_out_led decoer_selecter.v(44) " "Warning (10240): Verilog HDL Always Construct warning at decoer_selecter.v(44): inferring latch(es) for variable \"bcd_out_led\", which holds its previous value in one or more paths through the always construct" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state decoer_selecter.v(44) " "Warning (10240): Verilog HDL Always Construct warning at decoer_selecter.v(44): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out_led\[0\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out_led\[0\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out_led\[1\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out_led\[1\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out_led\[2\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out_led\[2\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out_led\[3\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out_led\[3\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out7\[0\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out7\[0\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out7\[1\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out7\[1\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out7\[2\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out7\[2\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out7\[3\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out7\[3\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out6\[0\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out6\[0\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out6\[1\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out6\[1\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out6\[2\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out6\[2\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out6\[3\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out6\[3\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out5\[0\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out5\[0\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out5\[1\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out5\[1\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out5\[2\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out5\[2\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out5\[3\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out5\[3\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out4\[0\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out4\[0\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out4\[1\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out4\[1\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out4\[2\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out4\[2\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out4\[3\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out4\[3\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out3\[0\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out3\[0\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out3\[1\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out3\[1\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out3\[2\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out3\[2\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out3\[3\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out3\[3\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out2\[0\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out2\[0\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out2\[1\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out2\[1\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out2\[2\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out2\[2\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out2\[3\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out2\[3\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out1\[0\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out1\[0\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out1\[1\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out1\[1\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out1\[2\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out1\[2\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd_out1\[3\] decoer_selecter.v(44) " "Info (10041): Inferred latch for \"bcd_out1\[3\]\" at decoer_selecter.v(44)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state decoer_selecter.v(73) " "Info (10041): Inferred latch for \"state\" at decoer_selecter.v(73)" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_counter_decoder led_counter_decoder:LD " "Info (12128): Elaborating entity \"led_counter_decoder\" for hierarchy \"led_counter_decoder:LD\"" {  } { { "clk_gen.v" "LD" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(36) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(36): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(48) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(48): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(49) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(49): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(60) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(60): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(61) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(61): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(62) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(62): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(72) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(72): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(73) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(73): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(74) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(74): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(75) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(75): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(84) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(84): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(85) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(85): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(86) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(86): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(87) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(87): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(88) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(88): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(96) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(96): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(97) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(97): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(98) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(98): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(99) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(99): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(100) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(100): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(101) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(101): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(108) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(108): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(109) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(109): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(110) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(110): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(111) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(111): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(112) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(112): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(113) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(113): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(114) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(114): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(120) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(120): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(121) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(121): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(122) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(122): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(123) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(123): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(124) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(124): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(125) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(125): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(126) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(126): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(127) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(127): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(132) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(132): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(133) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(133): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(134) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(134): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(135) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(135): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(136) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(136): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(137) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(137): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(138) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(138): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(139) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(139): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk led_counter_decoder.v(140) " "Warning (10235): Verilog HDL Always Construct warning at led_counter_decoder.v(140): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR0 led_counter_decoder.v(20) " "Warning (10240): Verilog HDL Always Construct warning at led_counter_decoder.v(20): inferring latch(es) for variable \"LEDR0\", which holds its previous value in one or more paths through the always construct" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR1 led_counter_decoder.v(20) " "Warning (10240): Verilog HDL Always Construct warning at led_counter_decoder.v(20): inferring latch(es) for variable \"LEDR1\", which holds its previous value in one or more paths through the always construct" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR2 led_counter_decoder.v(20) " "Warning (10240): Verilog HDL Always Construct warning at led_counter_decoder.v(20): inferring latch(es) for variable \"LEDR2\", which holds its previous value in one or more paths through the always construct" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR3 led_counter_decoder.v(20) " "Warning (10240): Verilog HDL Always Construct warning at led_counter_decoder.v(20): inferring latch(es) for variable \"LEDR3\", which holds its previous value in one or more paths through the always construct" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR4 led_counter_decoder.v(20) " "Warning (10240): Verilog HDL Always Construct warning at led_counter_decoder.v(20): inferring latch(es) for variable \"LEDR4\", which holds its previous value in one or more paths through the always construct" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR5 led_counter_decoder.v(20) " "Warning (10240): Verilog HDL Always Construct warning at led_counter_decoder.v(20): inferring latch(es) for variable \"LEDR5\", which holds its previous value in one or more paths through the always construct" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR6 led_counter_decoder.v(20) " "Warning (10240): Verilog HDL Always Construct warning at led_counter_decoder.v(20): inferring latch(es) for variable \"LEDR6\", which holds its previous value in one or more paths through the always construct" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR7 led_counter_decoder.v(20) " "Warning (10240): Verilog HDL Always Construct warning at led_counter_decoder.v(20): inferring latch(es) for variable \"LEDR7\", which holds its previous value in one or more paths through the always construct" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR8 led_counter_decoder.v(20) " "Warning (10240): Verilog HDL Always Construct warning at led_counter_decoder.v(20): inferring latch(es) for variable \"LEDR8\", which holds its previous value in one or more paths through the always construct" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR8 led_counter_decoder.v(34) " "Info (10041): Inferred latch for \"LEDR8\" at led_counter_decoder.v(34)" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR7 led_counter_decoder.v(34) " "Info (10041): Inferred latch for \"LEDR7\" at led_counter_decoder.v(34)" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR6 led_counter_decoder.v(34) " "Info (10041): Inferred latch for \"LEDR6\" at led_counter_decoder.v(34)" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR5 led_counter_decoder.v(34) " "Info (10041): Inferred latch for \"LEDR5\" at led_counter_decoder.v(34)" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR4 led_counter_decoder.v(34) " "Info (10041): Inferred latch for \"LEDR4\" at led_counter_decoder.v(34)" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR3 led_counter_decoder.v(34) " "Info (10041): Inferred latch for \"LEDR3\" at led_counter_decoder.v(34)" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR2 led_counter_decoder.v(34) " "Info (10041): Inferred latch for \"LEDR2\" at led_counter_decoder.v(34)" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR1 led_counter_decoder.v(34) " "Info (10041): Inferred latch for \"LEDR1\" at led_counter_decoder.v(34)" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR0 led_counter_decoder.v(34) " "Info (10041): Inferred latch for \"LEDR0\" at led_counter_decoder.v(34)" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_selector mode_selector:M1 " "Info (12128): Elaborating entity \"mode_selector\" for hierarchy \"mode_selector:M1\"" {  } { { "clk_gen.v" "M1" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_gen.v(123) " "Warning (10230): Verilog HDL assignment warning at clk_gen.v(123): truncated value with size 32 to match size of target (2)" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_mod_25000000 counter_mod_25000000:U1 " "Info (12128): Elaborating entity \"counter_mod_25000000\" for hierarchy \"counter_mod_25000000:U1\"" {  } { { "clk_gen.v" "U1" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter_mod_25000000.v(16) " "Warning (10230): Verilog HDL assignment warning at counter_mod_25000000.v(16): truncated value with size 32 to match size of target (25)" {  } { { "counter_mod_25000000.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/counter_mod_25000000.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_async_reset dff_async_reset:U2 " "Info (12128): Elaborating entity \"dff_async_reset\" for hierarchy \"dff_async_reset:U2\"" {  } { { "clk_gen.v" "U2" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seg bcd_to_seg:BTS " "Info (12128): Elaborating entity \"bcd_to_seg\" for hierarchy \"bcd_to_seg:BTS\"" {  } { { "clk_gen.v" "BTS" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alm_min01 bcd_to_seg.v(47) " "Warning (10036): Verilog HDL or VHDL warning at bcd_to_seg.v(47): object \"alm_min01\" assigned a value but never read" {  } { { "bcd_to_seg.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/bcd_to_seg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alm_min10 bcd_to_seg.v(48) " "Warning (10036): Verilog HDL or VHDL warning at bcd_to_seg.v(48): object \"alm_min10\" assigned a value but never read" {  } { { "bcd_to_seg.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/bcd_to_seg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alm_hou01 bcd_to_seg.v(49) " "Warning (10036): Verilog HDL or VHDL warning at bcd_to_seg.v(49): object \"alm_hou01\" assigned a value but never read" {  } { { "bcd_to_seg.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/bcd_to_seg.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alm_hou10 bcd_to_seg.v(50) " "Warning (10036): Verilog HDL or VHDL warning at bcd_to_seg.v(50): object \"alm_hou10\" assigned a value but never read" {  } { { "bcd_to_seg.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/bcd_to_seg.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "num bcd_to_seg.v(54) " "Warning (10036): Verilog HDL or VHDL warning at bcd_to_seg.v(54): object \"num\" assigned a value but never read" {  } { { "bcd_to_seg.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/bcd_to_seg.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_to_seg.v(65) " "Warning (10230): Verilog HDL assignment warning at bcd_to_seg.v(65): truncated value with size 32 to match size of target (4)" {  } { { "bcd_to_seg.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/bcd_to_seg.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "Warning (12241): 19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info (13025): Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led_counter_decoder:LD\|LEDR5 led_counter_decoder:LD\|LEDR3 " "Info (13026): Duplicate LATCH primitive \"led_counter_decoder:LD\|LEDR5\" merged with LATCH primitive \"led_counter_decoder:LD\|LEDR3\"" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led_counter_decoder:LD\|LEDR6 led_counter_decoder:LD\|LEDR3 " "Info (13026): Duplicate LATCH primitive \"led_counter_decoder:LD\|LEDR6\" merged with LATCH primitive \"led_counter_decoder:LD\|LEDR3\"" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led_counter_decoder:LD\|LEDR7 led_counter_decoder:LD\|LEDR3 " "Info (13026): Duplicate LATCH primitive \"led_counter_decoder:LD\|LEDR7\" merged with LATCH primitive \"led_counter_decoder:LD\|LEDR3\"" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoer_selecter:DS\|state " "Warning (13012): Latch decoer_selecter:DS\|state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw1 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal sw1" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_counter_decoder:LD\|LEDR0 " "Warning (13012): Latch led_counter_decoder:LD\|LEDR0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw1 " "Warning (13013): Ports ENA and CLR on the latch are fed by the same signal sw1" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_counter_decoder:LD\|LEDR1 " "Warning (13012): Latch led_counter_decoder:LD\|LEDR1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw1 " "Warning (13013): Ports ENA and CLR on the latch are fed by the same signal sw1" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_counter_decoder:LD\|LEDR2 " "Warning (13012): Latch led_counter_decoder:LD\|LEDR2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw1 " "Warning (13013): Ports ENA and CLR on the latch are fed by the same signal sw1" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_counter_decoder:LD\|LEDR3 " "Warning (13012): Latch led_counter_decoder:LD\|LEDR3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw1 " "Warning (13013): Ports ENA and CLR on the latch are fed by the same signal sw1" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_counter_decoder:LD\|LEDR4 " "Warning (13012): Latch led_counter_decoder:LD\|LEDR4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw1 " "Warning (13013): Ports ENA and CLR on the latch are fed by the same signal sw1" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_counter_decoder:LD\|LEDR8 " "Warning (13012): Latch led_counter_decoder:LD\|LEDR8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR sw1 " "Warning (13013): Ports ENA and CLR on the latch are fed by the same signal sw1" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info (13025): Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led_counter_decoder:LD\|LEDR1 led_counter_decoder:LD\|LEDR0 " "Info (13026): Duplicate LATCH primitive \"led_counter_decoder:LD\|LEDR1\" merged with LATCH primitive \"led_counter_decoder:LD\|LEDR0\"" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led_counter_decoder:LD\|LEDR2 led_counter_decoder:LD\|LEDR0 " "Info (13026): Duplicate LATCH primitive \"led_counter_decoder:LD\|LEDR2\" merged with LATCH primitive \"led_counter_decoder:LD\|LEDR0\"" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "led_counter_decoder:LD\|LEDR4 led_counter_decoder:LD\|LEDR0 " "Info (13026): Duplicate LATCH primitive \"led_counter_decoder:LD\|LEDR4\" merged with LATCH primitive \"led_counter_decoder:LD\|LEDR0\"" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 7 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg7\[3\] VCC " "Warning (13410): Pin \"seven_seg7\[3\]\" is stuck at VCC" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg8\[0\] VCC " "Warning (13410): Pin \"seven_seg8\[0\]\" is stuck at VCC" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg8\[1\] VCC " "Warning (13410): Pin \"seven_seg8\[1\]\" is stuck at VCC" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg8\[2\] VCC " "Warning (13410): Pin \"seven_seg8\[2\]\" is stuck at VCC" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg8\[3\] VCC " "Warning (13410): Pin \"seven_seg8\[3\]\" is stuck at VCC" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg8\[4\] VCC " "Warning (13410): Pin \"seven_seg8\[4\]\" is stuck at VCC" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg8\[5\] VCC " "Warning (13410): Pin \"seven_seg8\[5\]\" is stuck at VCC" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg8\[6\] VCC " "Warning (13410): Pin \"seven_seg8\[6\]\" is stuck at VCC" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR9 GND " "Warning (13410): Pin \"LEDR9\" is stuck at GND" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info (17049): 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bcd_to_seg:BTS\|tap~3 " "Info (17050): Register \"bcd_to_seg:BTS\|tap~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bcd_to_seg:BTS\|tap~4 " "Info (17050): Register \"bcd_to_seg:BTS\|tap~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bcd_to_seg:BTS\|tap~5 " "Info (17050): Register \"bcd_to_seg:BTS\|tap~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "bcd_to_seg:BTS\|tap~6 " "Info (17050): Register \"bcd_to_seg:BTS\|tap~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/gkagu/Desktop/digital1211/clock/output_files/clk_gen.map.smsg " "Info (144001): Generated suppressed messages file D:/Users/gkagu/Desktop/digital1211/clock/output_files/clk_gen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning (21074): Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "Warning (15610): No output dependent on input pin \"sw3\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw4 " "Warning (15610): No output dependent on input pin \"sw4\"" {  } { { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Info (21057): Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info (21058): Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Info (21059): Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Info (21061): Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Info: Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 01:59:46 2015 " "Info: Processing ended: Wed Dec 16 01:59:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 01:59:46 2015 " "Info: Processing started: Wed Dec 16 01:59:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clk_gen -c clk_gen " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clk_gen -c clk_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "clk_gen EP2C35F672C6 " "Info (119006): Selected device EP2C35F672C6 for design \"clk_gen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info (176445): Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info (176445): Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info (169125): Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 465 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info (169125): Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 466 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 467 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DS\|state\|combout " "Warning (335094): Node \"DS\|state\|combout\" is a latch" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 41 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LD\|LEDR0\|combout " "Warning (335094): Node \"LD\|LEDR0\|combout\" is a latch" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 3 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LD\|LEDR3\|combout " "Warning (335094): Node \"LD\|LEDR3\|combout\" is a latch" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 6 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LD\|LEDR8\|combout " "Warning (335094): Node \"LD\|LEDR8\|combout\" is a latch" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 11 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clk_gen.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'clk_gen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DS\|state~0  from: datac  to: combout " "Info (332098): Cell: DS\|state~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info (176353): Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 7 0 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 100 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bcd_to_seg:BTS\|mod_24_re_counter:CNT24\|clk_button  " "Info (176353): Automatically promoted node bcd_to_seg:BTS\|mod_24_re_counter:CNT24\|clk_button " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "mod_24_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_24_re_counter.v" 9 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_to_seg:BTS|mod_24_re_counter:CNT24|clk_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 190 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|clk_button  " "Info (176353): Automatically promoted node bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|clk_button " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "mod_10_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_10_re_counter.v" 6 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_to_seg:BTS|mod_10_re_counter:CNT1|clk_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 226 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|clk_button  " "Info (176353): Automatically promoted node bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|clk_button " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "mod_10_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_10_re_counter.v" 6 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_to_seg:BTS|mod_10_re_counter:CNT3|clk_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 212 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p  " "Info (176353): Automatically promoted node bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bcd_to_seg:BTS\|mod_06_re_counter:CNT2\|carry_p " "Info (176357): Destination node bcd_to_seg:BTS\|mod_06_re_counter:CNT2\|carry_p" {  } { { "mod_6_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_6_re_counter.v" 3 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_to_seg:BTS|mod_06_re_counter:CNT2|carry_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 222 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mod_10_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_10_re_counter.v" 3 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_to_seg:BTS|mod_10_re_counter:CNT1|carry_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 229 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p  " "Info (176353): Automatically promoted node bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bcd_to_seg:BTS\|mod_06_re_counter:CNT4\|carry_p " "Info (176357): Destination node bcd_to_seg:BTS\|mod_06_re_counter:CNT4\|carry_p" {  } { { "mod_6_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_6_re_counter.v" 3 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_to_seg:BTS|mod_06_re_counter:CNT4|carry_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 208 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mod_10_re_counter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/mod_10_re_counter.v" 3 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_to_seg:BTS|mod_10_re_counter:CNT3|carry_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 215 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoer_selecter:DS\|bcd_out2\[2\]~3  " "Info (176353): Automatically promoted node decoer_selecter:DS\|bcd_out2\[2\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoer_selecter:DS\|bcd_out3\[0\]~3 " "Info (176357): Destination node decoer_selecter:DS\|bcd_out3\[0\]~3" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoer_selecter:DS|bcd_out3[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 296 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoer_selecter:DS\|bcd_out3\[1\]~4 " "Info (176357): Destination node decoer_selecter:DS\|bcd_out3\[1\]~4" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoer_selecter:DS|bcd_out3[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 297 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "decoer_selecter:DS\|bcd_out3\[3\]~5 " "Info (176357): Destination node decoer_selecter:DS\|bcd_out3\[3\]~5" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoer_selecter:DS|bcd_out3[3]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 298 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 44 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { decoer_selecter:DS|bcd_out2[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 276 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "button4 (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Info (176353): Automatically promoted node button4 (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { button4 } } } { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "button4" } } } } { "clk_gen.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/clk_gen.v" 7 0 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { button4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/gkagu/Desktop/digital1211/clock/" { { 0 { 0 ""} 0 99 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y12 X65_Y23 " "Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "66 " "Warning (306006): Found 66 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[0\] 0 " "Info (306007): Pin \"seven_seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[1\] 0 " "Info (306007): Pin \"seven_seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[2\] 0 " "Info (306007): Pin \"seven_seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[3\] 0 " "Info (306007): Pin \"seven_seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[4\] 0 " "Info (306007): Pin \"seven_seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[5\] 0 " "Info (306007): Pin \"seven_seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[6\] 0 " "Info (306007): Pin \"seven_seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[0\] 0 " "Info (306007): Pin \"seven_seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[1\] 0 " "Info (306007): Pin \"seven_seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[2\] 0 " "Info (306007): Pin \"seven_seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[3\] 0 " "Info (306007): Pin \"seven_seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[4\] 0 " "Info (306007): Pin \"seven_seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[5\] 0 " "Info (306007): Pin \"seven_seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[6\] 0 " "Info (306007): Pin \"seven_seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[0\] 0 " "Info (306007): Pin \"seven_seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[1\] 0 " "Info (306007): Pin \"seven_seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[2\] 0 " "Info (306007): Pin \"seven_seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[3\] 0 " "Info (306007): Pin \"seven_seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[4\] 0 " "Info (306007): Pin \"seven_seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[5\] 0 " "Info (306007): Pin \"seven_seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[6\] 0 " "Info (306007): Pin \"seven_seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[0\] 0 " "Info (306007): Pin \"seven_seg4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[1\] 0 " "Info (306007): Pin \"seven_seg4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[2\] 0 " "Info (306007): Pin \"seven_seg4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[3\] 0 " "Info (306007): Pin \"seven_seg4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[4\] 0 " "Info (306007): Pin \"seven_seg4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[5\] 0 " "Info (306007): Pin \"seven_seg4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[6\] 0 " "Info (306007): Pin \"seven_seg4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[0\] 0 " "Info (306007): Pin \"seven_seg5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[1\] 0 " "Info (306007): Pin \"seven_seg5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[2\] 0 " "Info (306007): Pin \"seven_seg5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[3\] 0 " "Info (306007): Pin \"seven_seg5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[4\] 0 " "Info (306007): Pin \"seven_seg5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[5\] 0 " "Info (306007): Pin \"seven_seg5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[6\] 0 " "Info (306007): Pin \"seven_seg5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[0\] 0 " "Info (306007): Pin \"seven_seg6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[1\] 0 " "Info (306007): Pin \"seven_seg6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[2\] 0 " "Info (306007): Pin \"seven_seg6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[3\] 0 " "Info (306007): Pin \"seven_seg6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[4\] 0 " "Info (306007): Pin \"seven_seg6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[5\] 0 " "Info (306007): Pin \"seven_seg6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[6\] 0 " "Info (306007): Pin \"seven_seg6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[0\] 0 " "Info (306007): Pin \"seven_seg7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[1\] 0 " "Info (306007): Pin \"seven_seg7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[2\] 0 " "Info (306007): Pin \"seven_seg7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[3\] 0 " "Info (306007): Pin \"seven_seg7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[4\] 0 " "Info (306007): Pin \"seven_seg7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[5\] 0 " "Info (306007): Pin \"seven_seg7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[6\] 0 " "Info (306007): Pin \"seven_seg7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[0\] 0 " "Info (306007): Pin \"seven_seg8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[1\] 0 " "Info (306007): Pin \"seven_seg8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[2\] 0 " "Info (306007): Pin \"seven_seg8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[3\] 0 " "Info (306007): Pin \"seven_seg8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[4\] 0 " "Info (306007): Pin \"seven_seg8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[5\] 0 " "Info (306007): Pin \"seven_seg8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[6\] 0 " "Info (306007): Pin \"seven_seg8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR0 0 " "Info (306007): Pin \"LEDR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR1 0 " "Info (306007): Pin \"LEDR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR2 0 " "Info (306007): Pin \"LEDR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR3 0 " "Info (306007): Pin \"LEDR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR4 0 " "Info (306007): Pin \"LEDR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR5 0 " "Info (306007): Pin \"LEDR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR6 0 " "Info (306007): Pin \"LEDR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7 0 " "Info (306007): Pin \"LEDR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR8 0 " "Info (306007): Pin \"LEDR8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR9 0 " "Info (306007): Pin \"LEDR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Info: Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 01:59:53 2015 " "Info: Processing ended: Wed Dec 16 01:59:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 01:59:54 2015 " "Info: Processing started: Wed Dec 16 01:59:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clk_gen -c clk_gen " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off clk_gen -c clk_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 01:59:54 2015 " "Info: Processing started: Wed Dec 16 01:59:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clk_gen -c clk_gen " "Info: Command: quartus_sta clk_gen -c clk_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DS\|state\|combout " "Warning (335094): Node \"DS\|state\|combout\" is a latch" {  } { { "decoer_selecter.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/decoer_selecter.v" 41 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LD\|LEDR0\|combout " "Warning (335094): Node \"LD\|LEDR0\|combout\" is a latch" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 3 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LD\|LEDR3\|combout " "Warning (335094): Node \"LD\|LEDR3\|combout\" is a latch" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 6 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LD\|LEDR8\|combout " "Warning (335094): Node \"LD\|LEDR8\|combout\" is a latch" {  } { { "led_counter_decoder.v" "" { Text "D:/Users/gkagu/Desktop/digital1211/clock/led_counter_decoder.v" 11 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clk_gen.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'clk_gen.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button3 button3 " "Info (332105): create_clock -period 1.000 -name button3 button3" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button2 button2 " "Info (332105): create_clock -period 1.000 -name button2 button2" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p " "Info (332105): create_clock -period 1.000 -name bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p " "Info (332105): create_clock -period 1.000 -name bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_mod_25000000:U1\|counter_out\[24\] counter_mod_25000000:U1\|counter_out\[24\] " "Info (332105): create_clock -period 1.000 -name counter_mod_25000000:U1\|counter_out\[24\] counter_mod_25000000:U1\|counter_out\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button1 button1 " "Info (332105): create_clock -period 1.000 -name button1 button1" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info (332105): create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw1 sw1 " "Info (332105): create_clock -period 1.000 -name sw1 sw1" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DS\|state~0  from: datac  to: combout " "Info (332098): Cell: DS\|state~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.824 " "Info (332146): Worst-case setup slack is -2.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.824       -64.711 clk  " "Info (332119):    -2.824       -64.711 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.823        -2.320 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p  " "Info (332119):    -1.823        -2.320 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.767       -14.296 button3  " "Info (332119):    -1.767       -14.296 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460        -0.460 sw1  " "Info (332119):    -0.460        -0.460 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449        -0.449 button2  " "Info (332119):    -0.449        -0.449 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335        -0.846 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p  " "Info (332119):    -0.335        -0.846 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 button1  " "Info (332119):     0.379         0.000 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 counter_mod_25000000:U1\|counter_out\[24\]  " "Info (332119):     0.379         0.000 counter_mod_25000000:U1\|counter_out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.071 " "Info (332146): Worst-case hold slack is -2.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071       -15.283 clk  " "Info (332119):    -2.071       -15.283 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.891        -6.308 sw1  " "Info (332119):    -1.891        -6.308 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.448        -0.448 button1  " "Info (332119):    -0.448        -0.448 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p  " "Info (332119):     0.391         0.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p  " "Info (332119):     0.391         0.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 button2  " "Info (332119):     0.391         0.000 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 button3  " "Info (332119):     0.391         0.000 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 counter_mod_25000000:U1\|counter_out\[24\]  " "Info (332119):     0.391         0.000 counter_mod_25000000:U1\|counter_out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.345 " "Info (332146): Worst-case recovery slack is -0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345        -0.345 sw1  " "Info (332119):    -0.345        -0.345 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.860 " "Info (332146): Worst-case removal slack is -0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860        -2.194 sw1  " "Info (332119):    -0.860        -2.194 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Info (332146): Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clk  " "Info (332119):    -1.380       -26.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 sw1  " "Info (332119):    -1.380        -2.380 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -20.222 button3  " "Info (332119):    -1.222       -20.222 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 button2  " "Info (332119):    -1.222        -3.222 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 button1  " "Info (332119):    -1.222        -2.222 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p  " "Info (332119):    -0.500        -4.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p  " "Info (332119):    -0.500        -4.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 counter_mod_25000000:U1\|counter_out\[24\]  " "Info (332119):    -0.500        -1.000 counter_mod_25000000:U1\|counter_out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "66 " "Warning (306006): Found 66 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[0\] 0 " "Info (306007): Pin \"seven_seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[1\] 0 " "Info (306007): Pin \"seven_seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[2\] 0 " "Info (306007): Pin \"seven_seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[3\] 0 " "Info (306007): Pin \"seven_seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[4\] 0 " "Info (306007): Pin \"seven_seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[5\] 0 " "Info (306007): Pin \"seven_seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg1\[6\] 0 " "Info (306007): Pin \"seven_seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[0\] 0 " "Info (306007): Pin \"seven_seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[1\] 0 " "Info (306007): Pin \"seven_seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[2\] 0 " "Info (306007): Pin \"seven_seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[3\] 0 " "Info (306007): Pin \"seven_seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[4\] 0 " "Info (306007): Pin \"seven_seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[5\] 0 " "Info (306007): Pin \"seven_seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg2\[6\] 0 " "Info (306007): Pin \"seven_seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[0\] 0 " "Info (306007): Pin \"seven_seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[1\] 0 " "Info (306007): Pin \"seven_seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[2\] 0 " "Info (306007): Pin \"seven_seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[3\] 0 " "Info (306007): Pin \"seven_seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[4\] 0 " "Info (306007): Pin \"seven_seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[5\] 0 " "Info (306007): Pin \"seven_seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg3\[6\] 0 " "Info (306007): Pin \"seven_seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[0\] 0 " "Info (306007): Pin \"seven_seg4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[1\] 0 " "Info (306007): Pin \"seven_seg4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[2\] 0 " "Info (306007): Pin \"seven_seg4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[3\] 0 " "Info (306007): Pin \"seven_seg4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[4\] 0 " "Info (306007): Pin \"seven_seg4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[5\] 0 " "Info (306007): Pin \"seven_seg4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg4\[6\] 0 " "Info (306007): Pin \"seven_seg4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[0\] 0 " "Info (306007): Pin \"seven_seg5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[1\] 0 " "Info (306007): Pin \"seven_seg5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[2\] 0 " "Info (306007): Pin \"seven_seg5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[3\] 0 " "Info (306007): Pin \"seven_seg5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[4\] 0 " "Info (306007): Pin \"seven_seg5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[5\] 0 " "Info (306007): Pin \"seven_seg5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg5\[6\] 0 " "Info (306007): Pin \"seven_seg5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[0\] 0 " "Info (306007): Pin \"seven_seg6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[1\] 0 " "Info (306007): Pin \"seven_seg6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[2\] 0 " "Info (306007): Pin \"seven_seg6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[3\] 0 " "Info (306007): Pin \"seven_seg6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[4\] 0 " "Info (306007): Pin \"seven_seg6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[5\] 0 " "Info (306007): Pin \"seven_seg6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg6\[6\] 0 " "Info (306007): Pin \"seven_seg6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[0\] 0 " "Info (306007): Pin \"seven_seg7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[1\] 0 " "Info (306007): Pin \"seven_seg7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[2\] 0 " "Info (306007): Pin \"seven_seg7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[3\] 0 " "Info (306007): Pin \"seven_seg7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[4\] 0 " "Info (306007): Pin \"seven_seg7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[5\] 0 " "Info (306007): Pin \"seven_seg7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg7\[6\] 0 " "Info (306007): Pin \"seven_seg7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[0\] 0 " "Info (306007): Pin \"seven_seg8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[1\] 0 " "Info (306007): Pin \"seven_seg8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[2\] 0 " "Info (306007): Pin \"seven_seg8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[3\] 0 " "Info (306007): Pin \"seven_seg8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[4\] 0 " "Info (306007): Pin \"seven_seg8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[5\] 0 " "Info (306007): Pin \"seven_seg8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seven_seg8\[6\] 0 " "Info (306007): Pin \"seven_seg8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR0 0 " "Info (306007): Pin \"LEDR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR1 0 " "Info (306007): Pin \"LEDR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR2 0 " "Info (306007): Pin \"LEDR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR3 0 " "Info (306007): Pin \"LEDR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR4 0 " "Info (306007): Pin \"LEDR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR5 0 " "Info (306007): Pin \"LEDR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR6 0 " "Info (306007): Pin \"LEDR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR7 0 " "Info (306007): Pin \"LEDR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR8 0 " "Info (306007): Pin \"LEDR8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR9 0 " "Info (306007): Pin \"LEDR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DS\|state~0  from: datac  to: combout " "Info (332098): Cell: DS\|state~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.770 " "Info (332146): Worst-case setup slack is -0.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.770       -16.742 clk  " "Info (332119):    -0.770       -16.742 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609        -0.609 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p  " "Info (332119):    -0.609        -0.609 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326        -1.462 button3  " "Info (332119):    -0.326        -1.462 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p  " "Info (332119):     0.180         0.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 sw1  " "Info (332119):     0.225         0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320         0.000 button2  " "Info (332119):     0.320         0.000 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 button1  " "Info (332119):     0.665         0.000 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 counter_mod_25000000:U1\|counter_out\[24\]  " "Info (332119):     0.665         0.000 counter_mod_25000000:U1\|counter_out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.407 " "Info (332146): Worst-case hold slack is -1.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.407       -17.499 clk  " "Info (332119):    -1.407       -17.499 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.134        -3.657 sw1  " "Info (332119):    -1.134        -3.657 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225        -0.225 button1  " "Info (332119):    -0.225        -0.225 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p  " "Info (332119):     0.215         0.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p  " "Info (332119):     0.215         0.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 button2  " "Info (332119):     0.215         0.000 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 button3  " "Info (332119):     0.215         0.000 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 counter_mod_25000000:U1\|counter_out\[24\]  " "Info (332119):     0.215         0.000 counter_mod_25000000:U1\|counter_out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.652 " "Info (332146): Worst-case recovery slack is 0.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652         0.000 sw1  " "Info (332119):     0.652         0.000 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.685 " "Info (332146): Worst-case removal slack is -0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685        -1.879 sw1  " "Info (332119):    -0.685        -1.879 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Info (332146): Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -26.380 clk  " "Info (332119):    -1.380       -26.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 sw1  " "Info (332119):    -1.380        -2.380 sw1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -20.222 button3  " "Info (332119):    -1.222       -20.222 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 button2  " "Info (332119):    -1.222        -3.222 button2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 button1  " "Info (332119):    -1.222        -2.222 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p  " "Info (332119):    -0.500        -4.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT1\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p  " "Info (332119):    -0.500        -4.000 bcd_to_seg:BTS\|mod_10_re_counter:CNT3\|carry_p " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 counter_mod_25000000:U1\|counter_out\[24\]  " "Info (332119):    -0.500        -1.000 counter_mod_25000000:U1\|counter_out\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Info: Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 01:59:58 2015 " "Info: Processing ended: Wed Dec 16 01:59:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Info: Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 01:59:59 2015 " "Info: Processing ended: Wed Dec 16 01:59:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 02:00:00 2015 " "Info: Processing started: Wed Dec 16 02:00:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clk_gen -c clk_gen " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off clk_gen -c clk_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "clk_gen.vo\", \"clk_gen_fast.vo clk_gen_v.sdo clk_gen_v_fast.sdo D:/Users/gkagu/Desktop/digital1211/clock/simulation/modelsim/ simulation " "Info (204026): Generated files \"clk_gen.vo\", \"clk_gen_fast.vo\", \"clk_gen_v.sdo\" and \"clk_gen_v_fast.sdo\" in directory \"D:/Users/gkagu/Desktop/digital1211/clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 02:00:00 2015 " "Info: Processing ended: Wed Dec 16 02:00:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 166 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 166 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
