# compile vhdl design source files
vhdl xil_defaultlib  "../../../PWM_Project.srcs/sources_1/new/Finite_State_Machine.vhd"
vhdl xil_defaultlib  "../../../PWM_Project.srcs/sim_1/new/FSM_TB.vhd"

# Do not sort compile order
nosort
