
*** Running vivado
    with args -log ex3.vds -m64 -mode batch -messageDb vivado.pb -notrace -source ex3.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source ex3.tcl -notrace
Command: synth_design -top ex3 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 262.684 ; gain = 91.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ex3' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:42]
WARNING: [Synth 8-614] signal 'result_quo' is read in the process but is not in the sensitivity list [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:48]
WARNING: [Synth 8-614] signal 'result_res' is read in the process but is not in the sensitivity list [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:48]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[0] with 1st driver pin 'VCC' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:36]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[0] with 2nd driver pin 'GND' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:36]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[0] is connected to constant driver, other driver is ignored [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:36]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[1] with 1st driver pin 'GND' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:36]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[1] with 2nd driver pin 'VCC' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:36]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[1] is connected to constant driver, other driver is ignored [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ex3' (1#1) [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:42]
WARNING: [Synth 8-3917] design ex3 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design ex3 has port an[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 299.805 ; gain = 128.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 299.805 ; gain = 128.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Y:/Development/ect_ua/reconfigurable-computation/Aula0102RR/Rodrigo/Nexys4_Master.xdc]
Finished Parsing XDC File [Y:/Development/ect_ua/reconfigurable-computation/Aula0102RR/Rodrigo/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/Development/ect_ua/reconfigurable-computation/Aula0102RR/Rodrigo/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 590.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'result_quo_reg' and it is trimmed from '9' to '8' bits. [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'result_quo_reg' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'result_res_reg' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ex3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design ex3 has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design ex3 has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design ex3 has port an[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 590.703 ; gain = 419.648

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 590.703 ; gain = 419.648

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 590.703 ; gain = 419.648

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[6] with 1st driver pin 'i_64/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[6] with 2nd driver pin 'i_57/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[0] with 1st driver pin 'i_65/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[0] with 2nd driver pin 'i_58/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[5] with 1st driver pin 'i_66/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[5] with 2nd driver pin 'i_59/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[4] with 1st driver pin 'i_67/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[4] with 2nd driver pin 'i_60/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[3] with 1st driver pin 'i_68/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[3] with 2nd driver pin 'i_61/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[1] with 1st driver pin 'i_69/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[1] with 2nd driver pin 'i_62/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[2] with 1st driver pin 'i_70/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]
CRITICAL WARNING: [Synth 8-3352] multi-driven net seg_OBUF[2] with 2nd driver pin 'i_63/O' [Y:/Development/ect_ua/reconfigurable-computation/Aula03/aula_03/aula_03.srcs/sources_1/new/ex3.vhd:50]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        7|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    45|
|2     |LUT1   |     1|
|3     |LUT2   |    24|
|4     |LUT3   |   102|
|5     |LUT4   |    19|
|6     |LUT5   |     8|
|7     |LUT6   |    22|
|8     |LD     |    15|
|9     |IBUF   |    16|
|10    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   267|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 590.703 ; gain = 419.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 14 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 590.703 ; gain = 109.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 590.703 ; gain = 419.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 15 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE (inverted pins: G): 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 21 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 590.703 ; gain = 403.781
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 590.703 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb 28 14:47:35 2016...
