

module nand_tb;

reg A, B;

wire Y;

nand_gate nandgate(.A(A), .B(B), .Y(Y));

initial begin

	$dumpfile ("nandgate.vcd");

	$dumpvars;

	#10 A=1'b0; #10 B=1'b0;

	#10 A=1'b0; #10 B=1'b1;

	#10 A=1'b1; #10 B=1'b0;

	#10 A=1'b1; #10 B=1'b1;

	#10

	#10 $finish;

end

always@(Y)

	$monitor("time = %0t \tInputs: A=%b, \t B=%b, \tOutput: Y=%b", $time, A, B, Y);

endmodule
