/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [17:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_34z;
  wire [10:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [27:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = ~(celloutsig_0_16z[3] | celloutsig_0_12z);
  assign celloutsig_0_12z = ~celloutsig_0_10z;
  assign celloutsig_1_1z = ~((celloutsig_1_0z[3] | in_data[188]) & (in_data[130] | celloutsig_1_0z[1]));
  assign celloutsig_1_8z = ~((celloutsig_1_5z[5] | celloutsig_1_5z[7]) & (celloutsig_1_3z[1] | celloutsig_1_5z[3]));
  assign celloutsig_0_13z = ~((in_data[3] | in_data[47]) & (celloutsig_0_8z[3] | _00_));
  reg [8:0] _07_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _07_ <= 9'h000;
    else _07_ <= { celloutsig_0_1z[8:2], celloutsig_0_5z, celloutsig_0_6z };
  assign { _00_, _01_[7:0] } = _07_;
  assign celloutsig_1_4z = { celloutsig_1_2z[8:4], celloutsig_1_1z } === { celloutsig_1_2z[1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_5z[1:0], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z } === { celloutsig_1_12z[23], celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_1z[14:2] <= { in_data[22:15], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z } <= { celloutsig_1_5z[7:1], celloutsig_1_9z };
  assign celloutsig_0_31z = { celloutsig_0_21z[17:14], celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_21z[17:10], celloutsig_0_21z[17:10], celloutsig_0_21z[1:0], celloutsig_0_13z } <= { _00_, _01_[7:3], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_10z = ! { celloutsig_1_0z[2], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_38z = { celloutsig_0_30z[2], _00_, _01_[7:0] } || { _01_[7:0], celloutsig_0_25z, celloutsig_0_24z };
  assign celloutsig_1_19z = { celloutsig_1_0z[2:0], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_13z } || { celloutsig_1_5z[6:0], celloutsig_1_13z };
  assign celloutsig_0_24z = celloutsig_0_0z & ~(celloutsig_0_17z);
  assign celloutsig_0_8z = { celloutsig_0_3z, _00_, _01_[7:0] } % { 1'h1, in_data[59:51] };
  assign celloutsig_0_1z = in_data[54:31] % { 1'h1, in_data[63:45], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = { _00_, _01_[7:6], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_5z } % { 1'h1, celloutsig_0_11z[9:7], celloutsig_0_11z[13], celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[165:160], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z[3:1], in_data[96] };
  assign celloutsig_1_3z = in_data[111:99] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[127:125], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z } % { 1'h1, celloutsig_1_2z[13:0], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_16z = { _01_[6:2], celloutsig_0_14z, celloutsig_0_5z } % { 1'h1, celloutsig_0_11z[13], celloutsig_0_11z[9], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_30z = { celloutsig_0_28z[7:6], celloutsig_0_24z } % { 1'h1, celloutsig_0_1z[9:8] };
  assign celloutsig_1_0z = in_data[171] ? in_data[125:122] : in_data[137:134];
  assign celloutsig_0_28z = celloutsig_0_1z[15] ? { _01_[5:0], celloutsig_0_20z, celloutsig_0_6z } : { celloutsig_0_18z[8:2], celloutsig_0_19z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_5z } != { _01_[4], celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_15z } != in_data[35:32];
  assign celloutsig_0_25z = { celloutsig_0_9z[1:0], celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_13z } != { celloutsig_0_18z[6:0], celloutsig_0_24z };
  assign celloutsig_0_37z = { celloutsig_0_31z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_15z } | { celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_34z, celloutsig_0_19z };
  assign celloutsig_0_9z = celloutsig_0_1z[23:21] | { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_34z = { celloutsig_0_21z[15:10], celloutsig_0_21z[17], celloutsig_0_2z } | celloutsig_0_18z[9:2];
  assign celloutsig_1_13z = & { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_15z = & { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_1z[1:0], celloutsig_0_0z };
  assign celloutsig_0_22z = & { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_2z, in_data[78:60] };
  assign celloutsig_1_6z = | celloutsig_1_2z[11:1];
  assign celloutsig_0_6z = | { celloutsig_0_1z[16:7], celloutsig_0_3z };
  assign celloutsig_0_14z = | { celloutsig_0_1z[21:19], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_4z = celloutsig_0_1z[10] & celloutsig_0_3z;
  assign celloutsig_0_0z = ~^ in_data[89:86];
  assign celloutsig_0_2z = ~^ celloutsig_0_1z[21:15];
  assign celloutsig_0_3z = ~^ { celloutsig_0_1z[11:0], celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 8'h00;
    else if (clkin_data[96]) celloutsig_1_5z = celloutsig_1_3z[10:3];
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 4'h0;
    else if (!clkin_data[96]) celloutsig_1_7z = { celloutsig_1_2z[13:11], celloutsig_1_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 3'h0;
    else if (clkin_data[96]) celloutsig_1_9z = { celloutsig_1_7z[1:0], celloutsig_1_8z };
  assign celloutsig_0_17z = ~((celloutsig_0_2z & celloutsig_0_11z[8]) | (celloutsig_0_12z & celloutsig_0_11z[12]));
  assign { celloutsig_0_11z[11], celloutsig_0_11z[13], celloutsig_0_11z[9:8], celloutsig_0_11z[3], celloutsig_0_11z[12], celloutsig_0_11z[2], celloutsig_0_11z[7] } = ~ { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign { celloutsig_0_21z[17:10], celloutsig_0_21z[1:0] } = ~ celloutsig_0_8z;
  assign _01_[8] = _00_;
  assign { celloutsig_0_11z[10], celloutsig_0_11z[6:4], celloutsig_0_11z[1:0] } = { celloutsig_0_11z[13], celloutsig_0_11z[13], celloutsig_0_11z[9:7], celloutsig_0_11z[11] };
  assign celloutsig_0_21z[9:2] = celloutsig_0_21z[17:10];
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
