{
    "name": "Grande-Risco-5",
    "folder": "Grande-Risco-5",
    "sim_files": [
        "rtl/external_peripheral/SPI-Master/tb/tb_spi_master.v",
        "rtl/external_peripheral/DRAM_Controller/tb/async_fifo_tb.sv",
        "rtl/external_peripheral/DRAM_Controller/tb/dram_controller_tb.sv",
        "rtl/external_peripheral/DRAM_Controller/tb/fifo_tb.sv",
        "rtl/external_peripheral/I2C-Master/tb/spi_slave_tb.sv",
        "rtl/external_peripheral/SPI-Slave/tb/spi_slave_tb.sv",
        "testbenchs/alu_tb.sv",
        "testbenchs/async_fifo_tb.sv",
        "testbenchs/bmu_tb.sv",
        "testbenchs/core_tb.sv",
        "testbenchs/d_cache_tb.sv",
        "testbenchs/fifo_tb.sv",
        "testbenchs/gpio_tb.sv",
        "testbenchs/i_cache_tb.sv",
        "testbenchs/immediate_generator_tb.sv",
        "testbenchs/mdu_tb.sv",
        "testbenchs/memory.sv",
        "testbenchs/mux_tb.sv",
        "testbenchs/registers_tb.sv",
        "testbenchs/soc_test.sv",
        "testbenchs/uart_rx_tb.sv",
        "testbenchs/uart_tb.sv",
        "testbenchs/uart_tx_tb.sv"
    ],
    "files": [
        "fpga/artyA7_100t/ip/clk_wiz_0/clk_wiz_0.v",
        "fpga/artyA7_100t/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v",
        "fpga/nexys4_ddr/ip/clk_wiz_0/clk_wiz_0.v",
        "fpga/nexys4_ddr/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v",
        "fpga/opensourceSDRLabKintex7/litedram_core.v",
        "fpga/opensourceSDRLabKintex7/ip/clk_wiz_0/clk_wiz_0.v",
        "fpga/opensourceSDRLabKintex7/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v",
        "fpga/vc709/ip/clk_wiz_0/clk_wiz_0.v",
        "fpga/vc709/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v",
        "rtl/external_peripheral/DRAM_Controller/fpga/opensourceSDRLabKintex7/ip/clk_wiz_0/clk_wiz_0.v",
        "rtl/external_peripheral/DRAM_Controller/fpga/opensourceSDRLabKintex7/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v",
        "rtl/external_peripheral/SPI-Master/fpga/colorlight_i9/main.v",
        "rtl/external_peripheral/SPI-Master/rtl/spi_master.v",
        "fpga/artyA7_100t/main.sv",
        "fpga/colorlight_i9/main.sv",
        "fpga/cyclone10gx/main.sv",
        "fpga/nexys4_ddr/main.sv",
        "fpga/nexys4_ddr_mixed/main.sv",
        "fpga/nexys4_ddr_yosys/main.sv",
        "fpga/opensourceSDRLabKintex7/main.sv",
        "fpga/tangnano20k/main.sv",
        "fpga/vc709/main.sv",
        "fpga/zcu102/main.sv",
        "fpga/zedboard/main.sv",
        "rtl/core/EXMEM.sv",
        "rtl/core/Grande_Risco5.sv",
        "rtl/core/IDEX.sv",
        "rtl/core/IFID.sv",
        "rtl/core/MEMWB.sv",
        "rtl/core/alu.sv",
        "rtl/core/alu_control.sv",
        "rtl/core/bmu.sv",
        "rtl/core/branch_prediction.sv",
        "rtl/core/cache_request_multiplexer.sv",
        "rtl/core/core.sv",
        "rtl/core/csr_unit.sv",
        "rtl/core/d_cache.sv",
        "rtl/core/forwarding_unit.sv",
        "rtl/core/fpu.sv",
        "rtl/core/grande_risco5_types.sv",
        "rtl/core/i_cache.sv",
        "rtl/core/immediate_generator.sv",
        "rtl/core/invalid_ir_check.sv",
        "rtl/core/ir_decomp.sv",
        "rtl/core/mdu.sv",
        "rtl/core/mux.sv",
        "rtl/core/registers.sv",
        "rtl/debug/jtag.sv",
        "rtl/external_peripheral/DRAM_Controller/fpga/artyA7_100t/main.sv",
        "rtl/external_peripheral/DRAM_Controller/fpga/nexys4_ddr/main.sv",
        "rtl/external_peripheral/DRAM_Controller/fpga/opensourceSDRLabKintex7/main.sv",
        "rtl/external_peripheral/DRAM_Controller/fpga/vc709/main.sv",
        "rtl/external_peripheral/DRAM_Controller/rtl/async_fifo.sv",
        "rtl/external_peripheral/DRAM_Controller/rtl/dram_controller.sv",
        "rtl/external_peripheral/DRAM_Controller/rtl/fifo.sv",
        "rtl/external_peripheral/I2C-Master/fpga/colorlight_i9/main.sv",
        "rtl/external_peripheral/I2C-Master/fpga/digilent_arty_a7/main.sv",
        "rtl/external_peripheral/I2C-Master/fpga/nexys4_ddr/main.sv",
        "rtl/external_peripheral/I2C-Master/fpga/opensourceSDRLabKintex7/main.sv",
        "rtl/external_peripheral/I2C-Master/rtl/i2c_master.sv",
        "rtl/external_peripheral/SPI-Slave/debug/clk_divider.sv",
        "rtl/external_peripheral/SPI-Slave/debug/reset.sv",
        "rtl/external_peripheral/SPI-Slave/fpga/colorlight_i9/main.sv",
        "rtl/external_peripheral/SPI-Slave/fpga/digilent_arty_a7/main.sv",
        "rtl/external_peripheral/SPI-Slave/fpga/nexys4_ddr/main.sv",
        "rtl/external_peripheral/SPI-Slave/fpga/opensourceSDRLabKintex7/main.sv",
        "rtl/external_peripheral/SPI-Slave/rtl/spi_slave.sv",
        "rtl/peripheral/async_fifo.sv",
        "rtl/peripheral/fifo.sv",
        "rtl/peripheral/gpio.sv",
        "rtl/peripheral/gpios.sv",
        "rtl/peripheral/hdmi.sv",
        "rtl/peripheral/leds.sv",
        "rtl/peripheral/memory.sv",
        "rtl/peripheral/peripheral_bus.sv",
        "rtl/peripheral/pwm.sv",
        "rtl/peripheral/soc.sv",
        "rtl/peripheral/timer.sv",
        "rtl/peripheral/uart.sv",
        "rtl/peripheral/uart_rx.sv",
        "rtl/peripheral/uart_tx.sv",
        "rtl/peripheral/vga.sv"
    ],
    "include_dirs": [
        "rtl/core",
        "rtl/peripheral"
    ],
    "repository": "https://github.com/JN513/Grande-Risco-5",
    "top_module": "is",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": false
}